<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M471M/R1/S BSP: CLK Exported Functions</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M471M/R1/S BSP<span id="projectnumber">&#160;V3.01.000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M4521</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">CLK Exported Functions<div class="ingroups"><a class="el" href="../../dc/d23/group___standard___driver.html">Standard Driver</a> &raquo; <a class="el" href="../../da/dc3/group___c_l_k___driver.html">CLK Driver</a> &raquo; <a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html">CLK Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for CLK Exported Functions:</div>
<div class="dyncontent">
<div class="center"><img src="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.png" border="0" usemap="#ad7_2dba_2group______c__l__k______e__x__p__o__r__t__e__d______f__u__n__c__t__i__o__n__s" alt=""/></div>
<map name="ad7_2dba_2group______c__l__k______e__x__p__o__r__t__e__d______f__u__n__c__t__i__o__n__s" id="ad7_2dba_2group______c__l__k______e__x__p__o__r__t__e__d______f__u__n__c__t__i__o__n__s">
<area shape="rect" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html" title=" " alt="" coords="5,5,172,31"/>
<area shape="rect" title=" " alt="" coords="220,5,384,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gabfada619ed5deb7ea03f1cdd04159ba4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4">CLK_GetPLLClockFreq</a> (void)</td></tr>
<tr class="memdesc:gabfada619ed5deb7ea03f1cdd04159ba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PLL clock frequency.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4">More...</a><br /></td></tr>
<tr class="separator:gabfada619ed5deb7ea03f1cdd04159ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd724fcf14617495c61879ad1ce24bfe"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafd724fcf14617495c61879ad1ce24bfe">CLK_SysTickDelay</a> (uint32_t us)</td></tr>
<tr class="memdesc:gafd724fcf14617495c61879ad1ce24bfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function execute delay function.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafd724fcf14617495c61879ad1ce24bfe">More...</a><br /></td></tr>
<tr class="separator:gafd724fcf14617495c61879ad1ce24bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f678693e1aadf43a190c1e40f3cbc9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">CLK_DisableCKO</a> (void)</td></tr>
<tr class="memdesc:ga31f678693e1aadf43a190c1e40f3cbc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable clock divider output function.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">More...</a><br /></td></tr>
<tr class="separator:ga31f678693e1aadf43a190c1e40f3cbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5241b9593cac6dd5412d350c0e571e51"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51">CLK_EnableCKO</a> (uint32_t u32ClkSrc, uint32_t u32ClkDiv, uint32_t u32ClkDivBy1En)</td></tr>
<tr class="memdesc:ga5241b9593cac6dd5412d350c0e571e51"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enable clock divider output module clock, enable clock divider output function and set frequency selection.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51">More...</a><br /></td></tr>
<tr class="separator:ga5241b9593cac6dd5412d350c0e571e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4f26f4731fdca63af252773ee72088"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">CLK_PowerDown</a> (void)</td></tr>
<tr class="memdesc:ga8a4f26f4731fdca63af252773ee72088"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter to Power-down mode.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">More...</a><br /></td></tr>
<tr class="separator:ga8a4f26f4731fdca63af252773ee72088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0920dc6df8ce954838d45072f075b347"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">CLK_Idle</a> (void)</td></tr>
<tr class="memdesc:ga0920dc6df8ce954838d45072f075b347"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter to Idle mode.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">More...</a><br /></td></tr>
<tr class="separator:ga0920dc6df8ce954838d45072f075b347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa5076ef7010baaa621da89225c14e57"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">CLK_GetHXTFreq</a> (void)</td></tr>
<tr class="memdesc:gafa5076ef7010baaa621da89225c14e57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get external high speed crystal clock frequency.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">More...</a><br /></td></tr>
<tr class="separator:gafa5076ef7010baaa621da89225c14e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70068a9cb9cc8099f56423a99a0dafcc"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">CLK_GetLXTFreq</a> (void)</td></tr>
<tr class="memdesc:ga70068a9cb9cc8099f56423a99a0dafcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get external low speed crystal clock frequency.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">More...</a><br /></td></tr>
<tr class="separator:ga70068a9cb9cc8099f56423a99a0dafcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ded0f4435751be979927718884488f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a> (void)</td></tr>
<tr class="memdesc:ga27ded0f4435751be979927718884488f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get HCLK frequency.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">More...</a><br /></td></tr>
<tr class="separator:ga27ded0f4435751be979927718884488f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e549d4e546643b1b3cf250e2e90647a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8e549d4e546643b1b3cf250e2e90647a">CLK_GetPCLK0Freq</a> (void)</td></tr>
<tr class="memdesc:ga8e549d4e546643b1b3cf250e2e90647a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PCLK0 frequency.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8e549d4e546643b1b3cf250e2e90647a">More...</a><br /></td></tr>
<tr class="separator:ga8e549d4e546643b1b3cf250e2e90647a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764d2bd8e5cc6f81ed3896438221cb66"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga764d2bd8e5cc6f81ed3896438221cb66">CLK_GetPCLK1Freq</a> (void)</td></tr>
<tr class="memdesc:ga764d2bd8e5cc6f81ed3896438221cb66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PCLK1 frequency.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga764d2bd8e5cc6f81ed3896438221cb66">More...</a><br /></td></tr>
<tr class="separator:ga764d2bd8e5cc6f81ed3896438221cb66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa95d8368f13a4b774dffbf895c750e64"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">CLK_GetCPUFreq</a> (void)</td></tr>
<tr class="memdesc:gaa95d8368f13a4b774dffbf895c750e64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get CPU frequency.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">More...</a><br /></td></tr>
<tr class="separator:gaa95d8368f13a4b774dffbf895c750e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb2dbdffa8c62523cffa7116afbc3297"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">CLK_SetCoreClock</a> (uint32_t u32Hclk)</td></tr>
<tr class="memdesc:gaeb2dbdffa8c62523cffa7116afbc3297"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set HCLK frequency.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">More...</a><br /></td></tr>
<tr class="separator:gaeb2dbdffa8c62523cffa7116afbc3297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a48f2301aa652d88d9235674183a24"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a> (uint32_t u32ClkSrc, uint32_t u32ClkDiv)</td></tr>
<tr class="memdesc:gab1a48f2301aa652d88d9235674183a24"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function set HCLK clock source and HCLK clock divider.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">More...</a><br /></td></tr>
<tr class="separator:gab1a48f2301aa652d88d9235674183a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada76aad06147856dad5f349704112611"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">CLK_SetModuleClock</a> (uint32_t u32ModuleIdx, uint32_t u32ClkSrc, uint32_t u32ClkDiv)</td></tr>
<tr class="memdesc:gada76aad06147856dad5f349704112611"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function set selected module clock source and module clock divider.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">More...</a><br /></td></tr>
<tr class="separator:gada76aad06147856dad5f349704112611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce2943c698a17c51766cf77e1353bf8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ce2943c698a17c51766cf77e1353bf8">CLK_SetSysTickClockSrc</a> (uint32_t u32ClkSrc)</td></tr>
<tr class="memdesc:ga1ce2943c698a17c51766cf77e1353bf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SysTick clock source.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ce2943c698a17c51766cf77e1353bf8">More...</a><br /></td></tr>
<tr class="separator:ga1ce2943c698a17c51766cf77e1353bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfcb464858fe9270881d9edf102b9ed1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">CLK_EnableXtalRC</a> (uint32_t u32ClkMask)</td></tr>
<tr class="memdesc:gadfcb464858fe9270881d9edf102b9ed1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable clock source.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">More...</a><br /></td></tr>
<tr class="separator:gadfcb464858fe9270881d9edf102b9ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7fcb315221079b3c5ebf800253ffee8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">CLK_DisableXtalRC</a> (uint32_t u32ClkMask)</td></tr>
<tr class="memdesc:gad7fcb315221079b3c5ebf800253ffee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable clock source.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">More...</a><br /></td></tr>
<tr class="separator:gad7fcb315221079b3c5ebf800253ffee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga517b9f3157919153e56c85ffb9ccd0ab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">CLK_EnableModuleClock</a> (uint32_t u32ModuleIdx)</td></tr>
<tr class="memdesc:ga517b9f3157919153e56c85ffb9ccd0ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable module clock.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">More...</a><br /></td></tr>
<tr class="separator:ga517b9f3157919153e56c85ffb9ccd0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58ebca80b6dad0a35cbabc28cf910506"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">CLK_DisableModuleClock</a> (uint32_t u32ModuleIdx)</td></tr>
<tr class="memdesc:ga58ebca80b6dad0a35cbabc28cf910506"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable module clock.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">More...</a><br /></td></tr>
<tr class="separator:ga58ebca80b6dad0a35cbabc28cf910506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1d77ec5103fe51b332f3398d434d7f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a> (uint32_t u32PllClkSrc, uint32_t u32PllFreq)</td></tr>
<tr class="memdesc:ga2c1d77ec5103fe51b332f3398d434d7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set PLL frequency.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">More...</a><br /></td></tr>
<tr class="separator:ga2c1d77ec5103fe51b332f3398d434d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a05b75aaf31c9e66d353902271a751"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">CLK_DisablePLL</a> (void)</td></tr>
<tr class="memdesc:gaa8a05b75aaf31c9e66d353902271a751"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">More...</a><br /></td></tr>
<tr class="separator:gaa8a05b75aaf31c9e66d353902271a751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga620c121e9147b128081654d9552efe15"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a> (uint32_t u32ClkMask)</td></tr>
<tr class="memdesc:ga620c121e9147b128081654d9552efe15"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function check selected clock source status.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">More...</a><br /></td></tr>
<tr class="separator:ga620c121e9147b128081654d9552efe15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4dc253bdbb63c0044d71cb37256cf3d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">CLK_EnableSysTick</a> (uint32_t u32ClkSrc, uint32_t u32Count)</td></tr>
<tr class="memdesc:gae4dc253bdbb63c0044d71cb37256cf3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable System Tick counter.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">More...</a><br /></td></tr>
<tr class="separator:gae4dc253bdbb63c0044d71cb37256cf3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d846aeb8260e9b9ea4063647244252"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">CLK_DisableSysTick</a> (void)</td></tr>
<tr class="memdesc:gad9d846aeb8260e9b9ea4063647244252"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable System Tick counter.  <a href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">More...</a><br /></td></tr>
<tr class="separator:gad9d846aeb8260e9b9ea4063647244252"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga31f678693e1aadf43a190c1e40f3cbc9" name="ga31f678693e1aadf43a190c1e40f3cbc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31f678693e1aadf43a190c1e40f3cbc9">&#9670;&nbsp;</a></span>CLK_DisableCKO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_DisableCKO </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable clock divider output function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function disable clock divider output function. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00029">29</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga31f678693e1aadf43a190c1e40f3cbc9_cgraph.png" border="0" usemap="#ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga31f678693e1aadf43a190c1e40f3cbc9_cgraph" alt=""/></div>
<map name="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga31f678693e1aadf43a190c1e40f3cbc9_cgraph" id="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga31f678693e1aadf43a190c1e40f3cbc9_cgraph">
<area shape="rect" title="Disable clock divider output function." alt="" coords="5,5,131,32"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506" title="Disable module clock." alt="" coords="179,5,351,32"/>
</map>
</div>

</div>
</div>
<a id="ga58ebca80b6dad0a35cbabc28cf910506" name="ga58ebca80b6dad0a35cbabc28cf910506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58ebca80b6dad0a35cbabc28cf910506">&#9670;&nbsp;</a></span>CLK_DisableModuleClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_DisableModuleClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ModuleIdx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable module clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ModuleIdx</td><td>is module index. Including :<ul>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b4aed1e44d508f4cec4c2fa010e87a4">PDMA_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b2830e9edec3742c92ebd5269dbf9bc">ISP_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafe4187a4e267e7edace715cb53ca2f4b">EBI_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6e26144a3f4ce1af2e6676332778f87c">CRC_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefc5c5d4f6d46fa66126a8b471e6b333">WDT_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae33357c857a7680e094a3335a441c107">WWDT_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab8d32cdc45f0f40f63a3275249f1a270">RTC_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">TMR0_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">TMR1_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41a6b20c5710598bd2980a833c52c324">TMR2_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a5e7dd49028df1d6ca7236c78fb579d">TMR3_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">CLKO_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga31b22702b1673f42d13e2a26d7d18502">I2C0_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6281d1cecdad4bc845c1062e177c9049">I2C1_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596830ce09a1794429c50f4351919d2d">SPI0_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90108a6efaa99717d1666be2fc2bdabb">SPI1_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28e1e43abf54cf8f715fead42010e7e9">UART0_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga558446e460cc69dfb2ac567e961ab262">UART1_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae429a35dcaf128f08bf0d4fcd939ea77">UART2_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac1def9d3a5b3bb318f5965dd5f4c4838">UART3_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa9b7b984d95cd99a6bf99713428a613">USBD_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadf8bb2406397ef37a68d08dd1eb5fbe5">EADC_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga588a58b8cbf42cb3953de47d45ce4332">SC0_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8bf1d238754b9ce4f9551e9dda7097fb">PWM0_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7ac0d0cbed544005a8e49614caae0b0f">PWM1_MODULE</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function is used to disable module clock. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00503">503</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga58ebca80b6dad0a35cbabc28cf910506_icgraph.png" border="0" usemap="#ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga58ebca80b6dad0a35cbabc28cf910506_icgraph" alt=""/></div>
<map name="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga58ebca80b6dad0a35cbabc28cf910506_icgraph" id="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga58ebca80b6dad0a35cbabc28cf910506_icgraph">
<area shape="rect" title="Disable module clock." alt="" coords="179,5,351,32"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9" title="Disable clock divider output function." alt="" coords="5,5,131,32"/>
</map>
</div>

</div>
</div>
<a id="gaa8a05b75aaf31c9e66d353902271a751" name="gaa8a05b75aaf31c9e66d353902271a751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8a05b75aaf31c9e66d353902271a751">&#9670;&nbsp;</a></span>CLK_DisablePLL()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_DisablePLL </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function set PLL in Power-down mode. <br  />
 The register write-protection function should be disabled before using this function. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00643">643</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaa8a05b75aaf31c9e66d353902271a751_icgraph.png" border="0" usemap="#ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaa8a05b75aaf31c9e66d353902271a751_icgraph" alt=""/></div>
<map name="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaa8a05b75aaf31c9e66d353902271a751_icgraph" id="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaa8a05b75aaf31c9e66d353902271a751_icgraph">
<area shape="rect" title="Disable PLL." alt="" coords="353,5,473,32"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f" title="Set PLL frequency." alt="" coords="188,5,305,32"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297" title="Set HCLK frequency." alt="" coords="5,5,140,32"/>
</map>
</div>

</div>
</div>
<a id="gad9d846aeb8260e9b9ea4063647244252" name="gad9d846aeb8260e9b9ea4063647244252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9d846aeb8260e9b9ea4063647244252">&#9670;&nbsp;</a></span>CLK_DisableSysTick()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_DisableSysTick </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable System Tick counter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function disable System Tick counter. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00715">715</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
<a id="gad7fcb315221079b3c5ebf800253ffee8" name="gad7fcb315221079b3c5ebf800253ffee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7fcb315221079b3c5ebf800253ffee8">&#9670;&nbsp;</a></span>CLK_DisableXtalRC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_DisableXtalRC </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkMask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkMask</td><td>is clock source mask. Including :<ul>
<li><a class="el" href="../../db/d59/group___c_m_s_i_s.html#ga997b6b0ce40b6d6486e56fb47e7de82d">CLK_PWRCTL_HXTEN_Msk</a></li>
<li><a class="el" href="../../db/d59/group___c_m_s_i_s.html#ga1e2de91cb63a55c02cec8f32b933d683">CLK_PWRCTL_LXTEN_Msk</a></li>
<li><a class="el" href="../../db/d59/group___c_m_s_i_s.html#ga695f114b0eb66174c9c72ae567085364">CLK_PWRCTL_HIRCEN_Msk</a></li>
<li><a class="el" href="../../db/d59/group___c_m_s_i_s.html#ga0d6812b9fd2da2fd4af293d6b443f06c">CLK_PWRCTL_LIRCEN_Msk</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function disable clock source. <br  />
 The register write-protection function should be disabled before using this function. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00431">431</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
<a id="ga5241b9593cac6dd5412d350c0e571e51" name="ga5241b9593cac6dd5412d350c0e571e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5241b9593cac6dd5412d350c0e571e51">&#9670;&nbsp;</a></span>CLK_EnableCKO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_EnableCKO </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkDiv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkDivBy1En</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function enable clock divider output module clock, enable clock divider output function and set frequency selection. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkSrc</td><td>is frequency divider function clock source. Including :<ul>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa14d1d497b0d9bed41f0fb80aa7af816">CLK_CLKSEL1_CLKOSEL_HXT</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab55b31d6b6c16148087114935bae7367">CLK_CLKSEL1_CLKOSEL_LXT</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf2038a3ca70532a66f7b537694e16555">CLK_CLKSEL1_CLKOSEL_HCLK</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7241d9745fe0077f577e0cee5c1069eb">CLK_CLKSEL1_CLKOSEL_HIRC</a> </li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkDiv</td><td>is divider output frequency selection. It could be 0~15. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkDivBy1En</td><td>is clock divided by one enabled. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Output selected clock to CKO. The output clock frequency is divided by u32ClkDiv. <br  />
 The formula is: <br  />
 CKO frequency = (Clock source frequency) / 2^(u32ClkDiv + 1) <br  />
 This function is just used to set CKO clock. User must enable I/O for CKO clock output pin by themselves. <br  />
</p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00052">52</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga5241b9593cac6dd5412d350c0e571e51_cgraph.png" border="0" usemap="#ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga5241b9593cac6dd5412d350c0e571e51_cgraph" alt=""/></div>
<map name="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga5241b9593cac6dd5412d350c0e571e51_cgraph" id="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga5241b9593cac6dd5412d350c0e571e51_cgraph">
<area shape="rect" title="This function enable clock divider output module clock, enable clock divider output function and set ..." alt="" coords="5,31,128,57"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab" title="Enable module clock." alt="" coords="176,5,345,32"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611" title="This function set selected module clock source and module clock divider." alt="" coords="186,56,335,83"/>
</map>
</div>

</div>
</div>
<a id="ga517b9f3157919153e56c85ffb9ccd0ab" name="ga517b9f3157919153e56c85ffb9ccd0ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga517b9f3157919153e56c85ffb9ccd0ab">&#9670;&nbsp;</a></span>CLK_EnableModuleClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_EnableModuleClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ModuleIdx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable module clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ModuleIdx</td><td>is module index. Including :<ul>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b4aed1e44d508f4cec4c2fa010e87a4">PDMA_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b2830e9edec3742c92ebd5269dbf9bc">ISP_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafe4187a4e267e7edace715cb53ca2f4b">EBI_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6e26144a3f4ce1af2e6676332778f87c">CRC_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefc5c5d4f6d46fa66126a8b471e6b333">WDT_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae33357c857a7680e094a3335a441c107">WWDT_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab8d32cdc45f0f40f63a3275249f1a270">RTC_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">TMR0_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">TMR1_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41a6b20c5710598bd2980a833c52c324">TMR2_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a5e7dd49028df1d6ca7236c78fb579d">TMR3_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">CLKO_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga31b22702b1673f42d13e2a26d7d18502">I2C0_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6281d1cecdad4bc845c1062e177c9049">I2C1_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596830ce09a1794429c50f4351919d2d">SPI0_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90108a6efaa99717d1666be2fc2bdabb">SPI1_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28e1e43abf54cf8f715fead42010e7e9">UART0_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga558446e460cc69dfb2ac567e961ab262">UART1_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae429a35dcaf128f08bf0d4fcd939ea77">UART2_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac1def9d3a5b3bb318f5965dd5f4c4838">UART3_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa9b7b984d95cd99a6bf99713428a613">USBD_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadf8bb2406397ef37a68d08dd1eb5fbe5">EADC_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga588a58b8cbf42cb3953de47d45ce4332">SC0_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8bf1d238754b9ce4f9551e9dda7097fb">PWM0_MODULE</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7ac0d0cbed544005a8e49614caae0b0f">PWM1_MODULE</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function is used to enable module clock. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00467">467</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga517b9f3157919153e56c85ffb9ccd0ab_icgraph.png" border="0" usemap="#ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga517b9f3157919153e56c85ffb9ccd0ab_icgraph" alt=""/></div>
<map name="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga517b9f3157919153e56c85ffb9ccd0ab_icgraph" id="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga517b9f3157919153e56c85ffb9ccd0ab_icgraph">
<area shape="rect" title="Enable module clock." alt="" coords="176,5,345,32"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51" title="This function enable clock divider output module clock, enable clock divider output function and set ..." alt="" coords="5,5,128,32"/>
</map>
</div>

</div>
</div>
<a id="ga2c1d77ec5103fe51b332f3398d434d7f" name="ga2c1d77ec5103fe51b332f3398d434d7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c1d77ec5103fe51b332f3398d434d7f">&#9670;&nbsp;</a></span>CLK_EnablePLL()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CLK_EnablePLL </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32PllClkSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32PllFreq</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set PLL frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32PllClkSrc</td><td>is PLL clock source. Including :<ul>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bf065dee5f4f3ebefa851bedd5baa4e">CLK_PLLCTL_PLLSRC_HXT</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga870e2e8afdbc1c3627c9e7332b9e2c3f">CLK_PLLCTL_PLLSRC_HIRC</a> </li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32PllFreq</td><td>is PLL frequency. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>PLL frequency</dd></dl>
<p>This function is used to configure PLLCTL register to set specified PLL frequency. <br  />
 The register write-protection function should be disabled before using this function. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00519">519</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga2c1d77ec5103fe51b332f3398d434d7f_cgraph.png" border="0" usemap="#ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga2c1d77ec5103fe51b332f3398d434d7f_cgraph" alt=""/></div>
<map name="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga2c1d77ec5103fe51b332f3398d434d7f_cgraph" id="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga2c1d77ec5103fe51b332f3398d434d7f_cgraph">
<area shape="rect" title="Set PLL frequency." alt="" coords="5,56,123,83"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751" title="Disable PLL." alt="" coords="189,5,309,32"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4" title="Get PLL clock frequency." alt="" coords="171,56,328,83"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15" title="This function check selected clock source status." alt="" coords="174,107,325,133"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga2c1d77ec5103fe51b332f3398d434d7f_icgraph.png" border="0" usemap="#ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga2c1d77ec5103fe51b332f3398d434d7f_icgraph" alt=""/></div>
<map name="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga2c1d77ec5103fe51b332f3398d434d7f_icgraph" id="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga2c1d77ec5103fe51b332f3398d434d7f_icgraph">
<area shape="rect" title="Set PLL frequency." alt="" coords="188,5,305,32"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297" title="Set HCLK frequency." alt="" coords="5,5,140,32"/>
</map>
</div>

</div>
</div>
<a id="gae4dc253bdbb63c0044d71cb37256cf3d" name="gae4dc253bdbb63c0044d71cb37256cf3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4dc253bdbb63c0044d71cb37256cf3d">&#9670;&nbsp;</a></span>CLK_EnableSysTick()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_EnableSysTick </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable System Tick counter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkSrc</td><td>is System Tick clock source. Including:<ul>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga30ec7188fa2dc9303b030c54a9ae2d16">CLK_CLKSEL0_STCLKSEL_HXT</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7111cfca2e63c97822648b939d39c6ac">CLK_CLKSEL0_STCLKSEL_LXT</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gace3c09b57419efd38808a15426e230f9">CLK_CLKSEL0_STCLKSEL_HXT_DIV2</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2d72a0762b1751c3392f5ba24bb4c564">CLK_CLKSEL0_STCLKSEL_HCLK_DIV2</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga33a66fd31295ae71accab4ccd18be5ad">CLK_CLKSEL0_STCLKSEL_HIRC_DIV2</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05b43f9775b946d78d652472a03f0d50">CLK_CLKSEL0_STCLKSEL_HCLK</a> </li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Count</td><td>is System Tick reload value. It could be 0~0xFFFFFF. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function set System Tick clock source, reload value, enable System Tick counter and interrupt. <br  />
 The register write-protection function should be disabled before using this function. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00688">688</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
<a id="gadfcb464858fe9270881d9edf102b9ed1" name="gadfcb464858fe9270881d9edf102b9ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfcb464858fe9270881d9edf102b9ed1">&#9670;&nbsp;</a></span>CLK_EnableXtalRC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_EnableXtalRC </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkMask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkMask</td><td>is clock source mask. Including :<ul>
<li><a class="el" href="../../db/d59/group___c_m_s_i_s.html#ga997b6b0ce40b6d6486e56fb47e7de82d">CLK_PWRCTL_HXTEN_Msk</a></li>
<li><a class="el" href="../../db/d59/group___c_m_s_i_s.html#ga1e2de91cb63a55c02cec8f32b933d683">CLK_PWRCTL_LXTEN_Msk</a></li>
<li><a class="el" href="../../db/d59/group___c_m_s_i_s.html#ga695f114b0eb66174c9c72ae567085364">CLK_PWRCTL_HIRCEN_Msk</a></li>
<li><a class="el" href="../../db/d59/group___c_m_s_i_s.html#ga0d6812b9fd2da2fd4af293d6b443f06c">CLK_PWRCTL_LIRCEN_Msk</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function enable clock source. <br  />
 The register write-protection function should be disabled before using this function. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00415">415</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
<a id="gaa95d8368f13a4b774dffbf895c750e64" name="gaa95d8368f13a4b774dffbf895c750e64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa95d8368f13a4b774dffbf895c750e64">&#9670;&nbsp;</a></span>CLK_GetCPUFreq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CLK_GetCPUFreq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get CPU frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>CPU frequency</dd></dl>
<p>This function get CPU frequency. The frequency unit is Hz. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00182">182</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaa95d8368f13a4b774dffbf895c750e64_cgraph.png" border="0" usemap="#ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaa95d8368f13a4b774dffbf895c750e64_cgraph" alt=""/></div>
<map name="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaa95d8368f13a4b774dffbf895c750e64_cgraph" id="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaa95d8368f13a4b774dffbf895c750e64_cgraph">
<area shape="rect" title="Get CPU frequency." alt="" coords="5,5,133,32"/>
<area shape="rect" href="../../db/dbe/system___m471_m___r1___s_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f" title="Updates the SystemCoreClock with current core Clock retrieved from cpu registers." alt="" coords="181,5,349,32"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4" title="Get PLL clock frequency." alt="" coords="397,5,555,32"/>
</map>
</div>

</div>
</div>
<a id="ga27ded0f4435751be979927718884488f" name="ga27ded0f4435751be979927718884488f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27ded0f4435751be979927718884488f">&#9670;&nbsp;</a></span>CLK_GetHCLKFreq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CLK_GetHCLKFreq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get HCLK frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HCLK frequency</dd></dl>
<p>This function get HCLK frequency. The frequency unit is Hz. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00169">169</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga27ded0f4435751be979927718884488f_cgraph.png" border="0" usemap="#ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga27ded0f4435751be979927718884488f_cgraph" alt=""/></div>
<map name="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga27ded0f4435751be979927718884488f_cgraph" id="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga27ded0f4435751be979927718884488f_cgraph">
<area shape="rect" title="Get HCLK frequency." alt="" coords="5,5,140,32"/>
<area shape="rect" href="../../db/dbe/system___m471_m___r1___s_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f" title="Updates the SystemCoreClock with current core Clock retrieved from cpu registers." alt="" coords="188,5,356,32"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4" title="Get PLL clock frequency." alt="" coords="404,5,561,32"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga27ded0f4435751be979927718884488f_icgraph.png" border="0" usemap="#ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga27ded0f4435751be979927718884488f_icgraph" alt=""/></div>
<map name="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga27ded0f4435751be979927718884488f_icgraph" id="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga27ded0f4435751be979927718884488f_icgraph">
<area shape="rect" title="Get HCLK frequency." alt="" coords="180,56,315,83"/>
<area shape="rect" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07" title="Get the actual frequency of SPI bus clock. Only available in Master mode." alt="" coords="5,5,132,32"/>
<area shape="rect" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44" title="This function make SPI module be ready to transfer." alt="" coords="28,56,109,83"/>
<area shape="rect" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13" title="Set the SPI bus clock." alt="" coords="5,107,132,133"/>
</map>
</div>

</div>
</div>
<a id="gafa5076ef7010baaa621da89225c14e57" name="gafa5076ef7010baaa621da89225c14e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa5076ef7010baaa621da89225c14e57">&#9670;&nbsp;</a></span>CLK_GetHXTFreq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CLK_GetHXTFreq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get external high speed crystal clock frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>External high frequency crystal frequency</dd></dl>
<p>This function get external high frequency crystal frequency. The frequency unit is Hz. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00108">108</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
<a id="ga70068a9cb9cc8099f56423a99a0dafcc" name="ga70068a9cb9cc8099f56423a99a0dafcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70068a9cb9cc8099f56423a99a0dafcc">&#9670;&nbsp;</a></span>CLK_GetLXTFreq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CLK_GetLXTFreq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get external low speed crystal clock frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>External low speed crystal clock frequency</dd></dl>
<p>This function get external low frequency crystal frequency. The frequency unit is Hz. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00123">123</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
<a id="ga8e549d4e546643b1b3cf250e2e90647a" name="ga8e549d4e546643b1b3cf250e2e90647a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e549d4e546643b1b3cf250e2e90647a">&#9670;&nbsp;</a></span>CLK_GetPCLK0Freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CLK_GetPCLK0Freq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get PCLK0 frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>PCLK0 frequency</dd></dl>
<p>This function get PCLK0 frequency. The frequency unit is Hz. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00137">137</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga8e549d4e546643b1b3cf250e2e90647a_cgraph.png" border="0" usemap="#ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga8e549d4e546643b1b3cf250e2e90647a_cgraph" alt=""/></div>
<map name="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga8e549d4e546643b1b3cf250e2e90647a_cgraph" id="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga8e549d4e546643b1b3cf250e2e90647a_cgraph">
<area shape="rect" title="Get PCLK0 frequency." alt="" coords="5,5,148,32"/>
<area shape="rect" href="../../db/dbe/system___m471_m___r1___s_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f" title="Updates the SystemCoreClock with current core Clock retrieved from cpu registers." alt="" coords="196,5,364,32"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4" title="Get PLL clock frequency." alt="" coords="412,5,569,32"/>
</map>
</div>

</div>
</div>
<a id="ga764d2bd8e5cc6f81ed3896438221cb66" name="ga764d2bd8e5cc6f81ed3896438221cb66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga764d2bd8e5cc6f81ed3896438221cb66">&#9670;&nbsp;</a></span>CLK_GetPCLK1Freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CLK_GetPCLK1Freq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get PCLK1 frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>PCLK1 frequency</dd></dl>
<p>This function get PCLK1 frequency. The frequency unit is Hz. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00153">153</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga764d2bd8e5cc6f81ed3896438221cb66_cgraph.png" border="0" usemap="#ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga764d2bd8e5cc6f81ed3896438221cb66_cgraph" alt=""/></div>
<map name="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga764d2bd8e5cc6f81ed3896438221cb66_cgraph" id="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga764d2bd8e5cc6f81ed3896438221cb66_cgraph">
<area shape="rect" title="Get PCLK1 frequency." alt="" coords="5,5,148,32"/>
<area shape="rect" href="../../db/dbe/system___m471_m___r1___s_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f" title="Updates the SystemCoreClock with current core Clock retrieved from cpu registers." alt="" coords="196,5,364,32"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4" title="Get PLL clock frequency." alt="" coords="412,5,569,32"/>
</map>
</div>

</div>
</div>
<a id="gabfada619ed5deb7ea03f1cdd04159ba4" name="gabfada619ed5deb7ea03f1cdd04159ba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfada619ed5deb7ea03f1cdd04159ba4">&#9670;&nbsp;</a></span>CLK_GetPLLClockFreq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t CLK_GetPLLClockFreq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get PLL clock frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>PLL frequency</dd></dl>
<p>This function get PLL frequency. The frequency unit is Hz. </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00326">326</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gabfada619ed5deb7ea03f1cdd04159ba4_icgraph.png" border="0" usemap="#ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gabfada619ed5deb7ea03f1cdd04159ba4_icgraph" alt=""/></div>
<map name="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gabfada619ed5deb7ea03f1cdd04159ba4_icgraph" id="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gabfada619ed5deb7ea03f1cdd04159ba4_icgraph">
<area shape="rect" title="Get PLL clock frequency." alt="" coords="643,436,800,463"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f" title="Set PLL frequency." alt="" coords="452,5,569,32"/>
<area shape="rect" href="../../d6/d72/group___p_w_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2d11697fa73308d4f5ae8ee67c0c7a55" title="Configure PWM capture and get the nearest unit time." alt="" coords="188,56,379,83"/>
<area shape="rect" href="../../d6/d72/group___p_w_m___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5b5c5326f7052513e1b5eec1f71b30c8" title="This function Configure PWM generator and get the nearest frequency in edge aligned auto&#45;reload mode." alt="" coords="191,411,375,437"/>
<area shape="rect" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07" title="Get the actual frequency of SPI bus clock. Only available in Master mode." alt="" coords="9,157,136,184"/>
<area shape="rect" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44" title="This function make SPI module be ready to transfer." alt="" coords="32,259,113,285"/>
<area shape="rect" href="../../dc/db4/group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13" title="Set the SPI bus clock." alt="" coords="9,411,136,437"/>
<area shape="rect" href="../../db/dbe/system___m471_m___r1___s_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f" title="Updates the SystemCoreClock with current core Clock retrieved from cpu registers." alt="" coords="427,284,595,311"/>
<area shape="rect" href="../../d6/de0/group___u_a_r_t___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadcca8d11ae146138c089c65c2a9eb428" title="Open and set UART function." alt="" coords="463,563,558,589"/>
<area shape="rect" href="../../d6/de0/group___u_a_r_t___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab74d997a2c280fedd422b65cc06ed4e1" title="Select and configure IrDA function." alt="" coords="432,613,589,640"/>
<area shape="rect" href="../../d6/de0/group___u_a_r_t___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga83fe107ad6c49af362366874e4a730e9" title="Set UART line configuration." alt="" coords="435,664,586,691"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297" title="Set HCLK frequency." alt="" coords="5,56,140,83"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64" title="Get CPU frequency." alt="" coords="219,309,347,336"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f" title="Get HCLK frequency." alt="" coords="216,208,351,235"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8e549d4e546643b1b3cf250e2e90647a" title="Get PCLK0 frequency." alt="" coords="212,360,355,387"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga764d2bd8e5cc6f81ed3896438221cb66" title="Get PCLK1 frequency." alt="" coords="212,259,355,285"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24" title="This function set HCLK clock source and HCLK clock divider." alt="" coords="229,157,337,184"/>
</map>
</div>

</div>
</div>
<a id="ga0920dc6df8ce954838d45072f075b347" name="ga0920dc6df8ce954838d45072f075b347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0920dc6df8ce954838d45072f075b347">&#9670;&nbsp;</a></span>CLK_Idle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_Idle </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enter to Idle mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function let system enter to Idle mode. <br  />
 The register write-protection function should be disabled before using this function. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00090">90</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
<a id="ga8a4f26f4731fdca63af252773ee72088" name="ga8a4f26f4731fdca63af252773ee72088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a4f26f4731fdca63af252773ee72088">&#9670;&nbsp;</a></span>CLK_PowerDown()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_PowerDown </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enter to Power-down mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function is used to let system enter to Power-down mode. <br  />
 The register write-protection function should be disabled before using this function. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00071">71</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
<a id="gaeb2dbdffa8c62523cffa7116afbc3297" name="gaeb2dbdffa8c62523cffa7116afbc3297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb2dbdffa8c62523cffa7116afbc3297">&#9670;&nbsp;</a></span>CLK_SetCoreClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CLK_SetCoreClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32Hclk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set HCLK frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32Hclk</td><td>is HCLK frequency. The range of u32Hclk is 25 MHz ~ 72 MHz. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HCLK frequency</dd></dl>
<p>This function is used to set HCLK frequency. The frequency unit is Hz. <br  />
 It would configure PLL frequency to 50MHz ~ 144MHz, set HCLK clock divider as 2 and switch HCLK clock source to PLL. <br  />
 The register write-protection function should be disabled before using this function. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00198">198</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaeb2dbdffa8c62523cffa7116afbc3297_cgraph.png" border="0" usemap="#ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaeb2dbdffa8c62523cffa7116afbc3297_cgraph" alt=""/></div>
<map name="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaeb2dbdffa8c62523cffa7116afbc3297_cgraph" id="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gaeb2dbdffa8c62523cffa7116afbc3297_cgraph">
<area shape="rect" title="Set HCLK frequency." alt="" coords="5,107,140,133"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f" title="Set PLL frequency." alt="" coords="188,56,305,83"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15" title="This function check selected clock source status." alt="" coords="362,107,513,133"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24" title="This function set HCLK clock source and HCLK clock divider." alt="" coords="193,157,301,184"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751" title="Disable PLL." alt="" coords="377,5,497,32"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4" title="Get PLL clock frequency." alt="" coords="569,107,727,133"/>
<area shape="rect" href="../../db/dbe/system___m471_m___r1___s_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f" title="Updates the SystemCoreClock with current core Clock retrieved from cpu registers." alt="" coords="353,157,521,184"/>
</map>
</div>

</div>
</div>
<a id="gab1a48f2301aa652d88d9235674183a24" name="gab1a48f2301aa652d88d9235674183a24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1a48f2301aa652d88d9235674183a24">&#9670;&nbsp;</a></span>CLK_SetHCLK()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_SetHCLK </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkDiv</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function set HCLK clock source and HCLK clock divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkSrc</td><td>is HCLK clock source. Including :<ul>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8de89bde1a3f9704d9c9f6ab9d333f81">CLK_CLKSEL0_HCLKSEL_HXT</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga97968b5fe5c2f015b7681aa6f75c7e37">CLK_CLKSEL0_HCLKSEL_LXT</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5c6a5be1eaec8564bade0b245da8abd4">CLK_CLKSEL0_HCLKSEL_PLL</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8939e75a5d1b9249139415d2770ca9ea">CLK_CLKSEL0_HCLKSEL_LIRC</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3f6f2a7682c3b1378e24c1a6502df356">CLK_CLKSEL0_HCLKSEL_HIRC</a> </li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkDiv</td><td>is HCLK clock divider. Including :<ul>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga34235aeb4ed746b74b8c10d074f82e41">CLK_CLKDIV0_HCLK(x)</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function set HCLK clock source and HCLK clock divider. <br  />
 The register write-protection function should be disabled before using this function. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00258">258</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gab1a48f2301aa652d88d9235674183a24_cgraph.png" border="0" usemap="#ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gab1a48f2301aa652d88d9235674183a24_cgraph" alt=""/></div>
<map name="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gab1a48f2301aa652d88d9235674183a24_cgraph" id="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gab1a48f2301aa652d88d9235674183a24_cgraph">
<area shape="rect" title="This function set HCLK clock source and HCLK clock divider." alt="" coords="5,31,113,57"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15" title="This function check selected clock source status." alt="" coords="170,5,321,32"/>
<area shape="rect" href="../../db/dbe/system___m471_m___r1___s_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f" title="Updates the SystemCoreClock with current core Clock retrieved from cpu registers." alt="" coords="161,56,329,83"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4" title="Get PLL clock frequency." alt="" coords="377,56,535,83"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gab1a48f2301aa652d88d9235674183a24_icgraph.png" border="0" usemap="#ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gab1a48f2301aa652d88d9235674183a24_icgraph" alt=""/></div>
<map name="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gab1a48f2301aa652d88d9235674183a24_icgraph" id="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gab1a48f2301aa652d88d9235674183a24_icgraph">
<area shape="rect" title="This function set HCLK clock source and HCLK clock divider." alt="" coords="188,5,296,32"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297" title="Set HCLK frequency." alt="" coords="5,5,140,32"/>
</map>
</div>

</div>
</div>
<a id="gada76aad06147856dad5f349704112611" name="gada76aad06147856dad5f349704112611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada76aad06147856dad5f349704112611">&#9670;&nbsp;</a></span>CLK_SetModuleClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_SetModuleClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ModuleIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkDiv</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function set selected module clock source and module clock divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ModuleIdx</td><td>is module index. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkSrc</td><td>is module clock source. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkDiv</td><td>is module clock divider. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Valid parameter combinations listed in following table:</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">Module index   </th><th class="markdownTableHeadLeft">Clock source   </th><th class="markdownTableHeadLeft">Divider    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefc5c5d4f6d46fa66126a8b471e6b333">WDT_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a9719d10f1a905dba91a38fdd9eb3cf">CLK_CLKSEL1_WDTSEL_LXT</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefc5c5d4f6d46fa66126a8b471e6b333">WDT_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8e4e4ecca98a846acc2660320e300ac0">CLK_CLKSEL1_WDTSEL_HCLK_DIV2048</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefc5c5d4f6d46fa66126a8b471e6b333">WDT_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaca285a1210e9d83e0b21e6cc19216dc2">CLK_CLKSEL1_WDTSEL_LIRC</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab8d32cdc45f0f40f63a3275249f1a270">RTC_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9637e23052cf8ffbf5951a9bf918df15">CLK_CLKSEL3_RTCSEL_LXT</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab8d32cdc45f0f40f63a3275249f1a270">RTC_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga54377dff09f60bbd48e5a01d99949cc6">CLK_CLKSEL3_RTCSEL_LIRC</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">TMR0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga960d78ea1935ed0962fd0e997ce350fa">CLK_CLKSEL1_TMR0SEL_HXT</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">TMR0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac6be8d97891d9550a556a796656af3a2">CLK_CLKSEL1_TMR0SEL_LXT</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">TMR0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ae6d0167560f8a6095c0f54a54710e4">CLK_CLKSEL1_TMR0SEL_PCLK0</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">TMR0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9ebe2e741d1ba911e8b5b0df0dac1c88">CLK_CLKSEL1_TMR0SEL_EXT_TRG</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">TMR0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga27f6d58fe38288757fc6dbe97997feb7">CLK_CLKSEL1_TMR0SEL_LIRC</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">TMR0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8c5fb49e17b87abd576fc7f8d4b534ee">CLK_CLKSEL1_TMR0SEL_HIRC</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">TMR1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf09ef240dc9a4e83204cd408f12f5618">CLK_CLKSEL1_TMR1SEL_HXT</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">TMR1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0ca0cfba6a9de82e1ba869cc365a8e09">CLK_CLKSEL1_TMR1SEL_LXT</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">TMR1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacaf9ac33e064813ca38c0d9c554ea764">CLK_CLKSEL1_TMR1SEL_PCLK0</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">TMR1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga56c0ac3c9b71db6facdded0fba0c2633">CLK_CLKSEL1_TMR1SEL_EXT_TRG</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">TMR1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0327b9388c741a3c2b77404c00a9d565">CLK_CLKSEL1_TMR1SEL_LIRC</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">TMR1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6fe11ba8b825215ccc81c4c77ad79b08">CLK_CLKSEL1_TMR1SEL_HIRC</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41a6b20c5710598bd2980a833c52c324">TMR2_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa7bbfafbef5d4c3fb424b81cee7b75b0">CLK_CLKSEL1_TMR2SEL_HXT</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41a6b20c5710598bd2980a833c52c324">TMR2_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc6a04c5c59e6dcb5148396157e44c1">CLK_CLKSEL1_TMR2SEL_LXT</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41a6b20c5710598bd2980a833c52c324">TMR2_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6ff624a4edb29cfff845e5ad8d030841">CLK_CLKSEL1_TMR2SEL_PCLK1</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41a6b20c5710598bd2980a833c52c324">TMR2_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaec5a1c14431b10a697a5c58373988042">CLK_CLKSEL1_TMR2SEL_EXT_TRG</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41a6b20c5710598bd2980a833c52c324">TMR2_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga55b38c7e8670f96e3f7bff5259e7220c">CLK_CLKSEL1_TMR2SEL_LIRC</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41a6b20c5710598bd2980a833c52c324">TMR2_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac342f7171141cdbe13a61665acb4d5df">CLK_CLKSEL1_TMR2SEL_HIRC</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a5e7dd49028df1d6ca7236c78fb579d">TMR3_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0b91de5ab5ff834c7c8a8a82ae4cfecf">CLK_CLKSEL1_TMR3SEL_HXT</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a5e7dd49028df1d6ca7236c78fb579d">TMR3_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gada589a5aebe7406e856a7547a49336ac">CLK_CLKSEL1_TMR3SEL_LXT</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a5e7dd49028df1d6ca7236c78fb579d">TMR3_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf84b987f9abc6e8d782e3251476b472c">CLK_CLKSEL1_TMR3SEL_PCLK1</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a5e7dd49028df1d6ca7236c78fb579d">TMR3_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga018199a924a6e66e2aefb700338eb233">CLK_CLKSEL1_TMR3SEL_EXT_TRG</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a5e7dd49028df1d6ca7236c78fb579d">TMR3_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf71eb91df15e67ee510e50fb3a6876dc">CLK_CLKSEL1_TMR3SEL_LIRC</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a5e7dd49028df1d6ca7236c78fb579d">TMR3_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac394f8ee512e01f7a281ed7627242073">CLK_CLKSEL1_TMR3SEL_HIRC</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">CLKO_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa14d1d497b0d9bed41f0fb80aa7af816">CLK_CLKSEL1_CLKOSEL_HXT</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">CLKO_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab55b31d6b6c16148087114935bae7367">CLK_CLKSEL1_CLKOSEL_LXT</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">CLKO_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf2038a3ca70532a66f7b537694e16555">CLK_CLKSEL1_CLKOSEL_HCLK</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">CLKO_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7241d9745fe0077f577e0cee5c1069eb">CLK_CLKSEL1_CLKOSEL_HIRC</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596830ce09a1794429c50f4351919d2d">SPI0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga34e0c7415b1e19fe3d41b4f5c6367d72">CLK_CLKSEL2_SPI0SEL_HXT</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596830ce09a1794429c50f4351919d2d">SPI0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3d54309b1fe926e57756e55a28387139">CLK_CLKSEL2_SPI0SEL_PLL</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596830ce09a1794429c50f4351919d2d">SPI0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacb569fcb71d1cf1b8a8954ba8a6c70f8">CLK_CLKSEL2_SPI0SEL_PCLK0</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596830ce09a1794429c50f4351919d2d">SPI0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga405ada549e67a88eba3a33c89cf4e05f">CLK_CLKSEL2_SPI0SEL_HIRC</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90108a6efaa99717d1666be2fc2bdabb">SPI1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad24730b98692770b64d05dc6449e1acb">CLK_CLKSEL2_SPI1SEL_HXT</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90108a6efaa99717d1666be2fc2bdabb">SPI1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90eb0748bb13be54da81e96d57f1e5dd">CLK_CLKSEL2_SPI1SEL_PLL</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90108a6efaa99717d1666be2fc2bdabb">SPI1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8daab5297b23a8e9e230be9a3f20c5d2">CLK_CLKSEL2_SPI1SEL_PCLK1</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90108a6efaa99717d1666be2fc2bdabb">SPI1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacece130dcb2cb7b4373e66b8ea3c6cc4">CLK_CLKSEL2_SPI1SEL_HIRC</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28e1e43abf54cf8f715fead42010e7e9">UART0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacba2f8bf2942f9ee4e80ea02f27dc5b5">CLK_CLKSEL1_UARTSEL_HXT</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga21981cc294c946a350ef8a3a115769a1">CLK_CLKDIV0_UART(x)</a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28e1e43abf54cf8f715fead42010e7e9">UART0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaac2734ec3ad16e249044a06142e99a8c">CLK_CLKSEL1_UARTSEL_PLL</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga21981cc294c946a350ef8a3a115769a1">CLK_CLKDIV0_UART(x)</a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28e1e43abf54cf8f715fead42010e7e9">UART0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae46dc637486ba02e5c5cc0b96d2d2a1b">CLK_CLKSEL1_UARTSEL_LXT</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga21981cc294c946a350ef8a3a115769a1">CLK_CLKDIV0_UART(x)</a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28e1e43abf54cf8f715fead42010e7e9">UART0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4300556ac747ccd752f880148f941b12">CLK_CLKSEL1_UARTSEL_HIRC</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga21981cc294c946a350ef8a3a115769a1">CLK_CLKDIV0_UART(x)</a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga558446e460cc69dfb2ac567e961ab262">UART1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacba2f8bf2942f9ee4e80ea02f27dc5b5">CLK_CLKSEL1_UARTSEL_HXT</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga21981cc294c946a350ef8a3a115769a1">CLK_CLKDIV0_UART(x)</a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga558446e460cc69dfb2ac567e961ab262">UART1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaac2734ec3ad16e249044a06142e99a8c">CLK_CLKSEL1_UARTSEL_PLL</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga21981cc294c946a350ef8a3a115769a1">CLK_CLKDIV0_UART(x)</a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga558446e460cc69dfb2ac567e961ab262">UART1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae46dc637486ba02e5c5cc0b96d2d2a1b">CLK_CLKSEL1_UARTSEL_LXT</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga21981cc294c946a350ef8a3a115769a1">CLK_CLKDIV0_UART(x)</a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga558446e460cc69dfb2ac567e961ab262">UART1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4300556ac747ccd752f880148f941b12">CLK_CLKSEL1_UARTSEL_HIRC</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga21981cc294c946a350ef8a3a115769a1">CLK_CLKDIV0_UART(x)</a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae429a35dcaf128f08bf0d4fcd939ea77">UART2_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacba2f8bf2942f9ee4e80ea02f27dc5b5">CLK_CLKSEL1_UARTSEL_HXT</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga21981cc294c946a350ef8a3a115769a1">CLK_CLKDIV0_UART(x)</a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae429a35dcaf128f08bf0d4fcd939ea77">UART2_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaac2734ec3ad16e249044a06142e99a8c">CLK_CLKSEL1_UARTSEL_PLL</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga21981cc294c946a350ef8a3a115769a1">CLK_CLKDIV0_UART(x)</a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae429a35dcaf128f08bf0d4fcd939ea77">UART2_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae46dc637486ba02e5c5cc0b96d2d2a1b">CLK_CLKSEL1_UARTSEL_LXT</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga21981cc294c946a350ef8a3a115769a1">CLK_CLKDIV0_UART(x)</a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae429a35dcaf128f08bf0d4fcd939ea77">UART2_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4300556ac747ccd752f880148f941b12">CLK_CLKSEL1_UARTSEL_HIRC</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga21981cc294c946a350ef8a3a115769a1">CLK_CLKDIV0_UART(x)</a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac1def9d3a5b3bb318f5965dd5f4c4838">UART3_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacba2f8bf2942f9ee4e80ea02f27dc5b5">CLK_CLKSEL1_UARTSEL_HXT</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga21981cc294c946a350ef8a3a115769a1">CLK_CLKDIV0_UART(x)</a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac1def9d3a5b3bb318f5965dd5f4c4838">UART3_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae46dc637486ba02e5c5cc0b96d2d2a1b">CLK_CLKSEL1_UARTSEL_LXT</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga21981cc294c946a350ef8a3a115769a1">CLK_CLKDIV0_UART(x)</a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac1def9d3a5b3bb318f5965dd5f4c4838">UART3_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaac2734ec3ad16e249044a06142e99a8c">CLK_CLKSEL1_UARTSEL_PLL</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga21981cc294c946a350ef8a3a115769a1">CLK_CLKDIV0_UART(x)</a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac1def9d3a5b3bb318f5965dd5f4c4838">UART3_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4300556ac747ccd752f880148f941b12">CLK_CLKSEL1_UARTSEL_HIRC</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga21981cc294c946a350ef8a3a115769a1">CLK_CLKDIV0_UART(x)</a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa9b7b984d95cd99a6bf99713428a613">USBD_MODULE</a>   </td><td class="markdownTableBodyLeft">x   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaea296a5222cd982d4516480976cca2d8">CLK_CLKDIV0_USB(x)</a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadf8bb2406397ef37a68d08dd1eb5fbe5">EADC_MODULE</a>   </td><td class="markdownTableBodyLeft">x   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28d94717932d20f192b5200866bc1e8c">CLK_CLKDIV0_EADC(x)</a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga588a58b8cbf42cb3953de47d45ce4332">SC0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafeeb9962888a419f87be128d662a753d">CLK_CLKSEL3_SC0SEL_HXT</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf878a451adf9b0d873a1a6e791ddb47f">CLK_CLKDIV1_SC0(x)</a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga588a58b8cbf42cb3953de47d45ce4332">SC0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0cc38e4fd5cc981ae93321fbdc5650c6">CLK_CLKSEL3_SC0SEL_PLL</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf878a451adf9b0d873a1a6e791ddb47f">CLK_CLKDIV1_SC0(x)</a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga588a58b8cbf42cb3953de47d45ce4332">SC0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga750d49280a4f00ad27acb15af0831ce3">CLK_CLKSEL3_SC0SEL_PCLK0</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf878a451adf9b0d873a1a6e791ddb47f">CLK_CLKDIV1_SC0(x)</a>    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga588a58b8cbf42cb3953de47d45ce4332">SC0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5c2d7786967bbed941674c9f6a785019">CLK_CLKSEL3_SC0SEL_HIRC</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf878a451adf9b0d873a1a6e791ddb47f">CLK_CLKDIV1_SC0(x)</a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8bf1d238754b9ce4f9551e9dda7097fb">PWM0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga33b110c141e223c9c163b1a3eec05f1c">CLK_CLKSEL2_PWM0SEL_PLL</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8bf1d238754b9ce4f9551e9dda7097fb">PWM0_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab3f2e9695e7a7b80342fbb82918471f8">CLK_CLKSEL2_PWM0SEL_PCLK0</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7ac0d0cbed544005a8e49614caae0b0f">PWM1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacde1b2047c7f5570b002c81706153094">CLK_CLKSEL2_PWM1SEL_PLL</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7ac0d0cbed544005a8e49614caae0b0f">PWM1_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga11fd0e44832ae31c010c89c0d2762066">CLK_CLKSEL2_PWM1SEL_PCLK1</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae33357c857a7680e094a3335a441c107">WWDT_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa64e963945ef3fe1fb1e5f04093cbd3d">CLK_CLKSEL1_WWDTSEL_HCLK_DIV2048</a>   </td><td class="markdownTableBodyLeft">x    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae33357c857a7680e094a3335a441c107">WWDT_MODULE</a>   </td><td class="markdownTableBodyLeft"><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga928552feeb6c9f9a8d6cf105f74991c2">CLK_CLKSEL1_WWDTSEL_LIRC</a>   </td><td class="markdownTableBodyLeft">x   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00364">364</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gada76aad06147856dad5f349704112611_icgraph.png" border="0" usemap="#ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gada76aad06147856dad5f349704112611_icgraph" alt=""/></div>
<map name="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gada76aad06147856dad5f349704112611_icgraph" id="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gada76aad06147856dad5f349704112611_icgraph">
<area shape="rect" title="This function set selected module clock source and module clock divider." alt="" coords="176,5,325,32"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51" title="This function enable clock divider output module clock, enable clock divider output function and set ..." alt="" coords="5,5,128,32"/>
</map>
</div>

</div>
</div>
<a id="ga1ce2943c698a17c51766cf77e1353bf8" name="ga1ce2943c698a17c51766cf77e1353bf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ce2943c698a17c51766cf77e1353bf8">&#9670;&nbsp;</a></span>CLK_SetSysTickClockSrc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLK_SetSysTickClockSrc </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkSrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SysTick clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkSrc</td><td>is module clock source. Including:<ul>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga30ec7188fa2dc9303b030c54a9ae2d16">CLK_CLKSEL0_STCLKSEL_HXT</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7111cfca2e63c97822648b939d39c6ac">CLK_CLKSEL0_STCLKSEL_LXT</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gace3c09b57419efd38808a15426e230f9">CLK_CLKSEL0_STCLKSEL_HXT_DIV2</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2d72a0762b1751c3392f5ba24bb4c564">CLK_CLKSEL0_STCLKSEL_HCLK_DIV2</a></li>
<li><a class="el" href="../../dc/d51/group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga33a66fd31295ae71accab4ccd18be5ad">CLK_CLKSEL0_STCLKSEL_HIRC_DIV2</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>This function set SysTick clock source. <br  />
 The register write-protection function should be disabled before using this function. </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00398">398</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
<a id="gafd724fcf14617495c61879ad1ce24bfe" name="gafd724fcf14617495c61879ad1ce24bfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd724fcf14617495c61879ad1ce24bfe">&#9670;&nbsp;</a></span>CLK_SysTickDelay()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t CLK_SysTickDelay </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>us</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function execute delay function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">us</td><td>Delay time. The Max value is 2^24 / CPU Clock(MHz). Ex: 72MHz =&gt; 233016us, 50MHz =&gt; 335544us, 48MHz =&gt; 349525us, 28MHz =&gt; 699050us ... </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>clock is not stable </td></tr>
    <tr><td class="paramname">1</td><td>clock is stable</td></tr>
  </table>
  </dd>
</dl>
<p>Use the SysTick to generate the delay time and the unit is in us. The SysTick clock source is from HCLK, i.e the same as system core clock. </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00366">366</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gafd724fcf14617495c61879ad1ce24bfe_icgraph.png" border="0" usemap="#ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gafd724fcf14617495c61879ad1ce24bfe_icgraph" alt=""/></div>
<map name="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gafd724fcf14617495c61879ad1ce24bfe_icgraph" id="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_gafd724fcf14617495c61879ad1ce24bfe_icgraph">
<area shape="rect" title="This function execute delay function." alt="" coords="147,5,281,32"/>
<area shape="rect" href="../../d7/d8b/group___u_s_b_d___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga985468a55b6cf1c7920b99262e276e47" title="This function makes USB host to recognize the device." alt="" coords="5,5,99,32"/>
</map>
</div>

</div>
</div>
<a id="ga620c121e9147b128081654d9552efe15" name="ga620c121e9147b128081654d9552efe15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga620c121e9147b128081654d9552efe15">&#9670;&nbsp;</a></span>CLK_WaitClockReady()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CLK_WaitClockReady </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>u32ClkMask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function check selected clock source status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">u32ClkMask</td><td>is selected clock source. Including :<ul>
<li><a class="el" href="../../db/d59/group___c_m_s_i_s.html#gaaa8ed8c3025ada1ae7c6cfb9fb5dac3f">CLK_STATUS_HXTSTB_Msk</a></li>
<li><a class="el" href="../../db/d59/group___c_m_s_i_s.html#ga429a4f286f03ec0231f1b286a238f9e6">CLK_STATUS_LXTSTB_Msk</a></li>
<li><a class="el" href="../../db/d59/group___c_m_s_i_s.html#gac94aaf459ce0d30103a58e7995c5f49e">CLK_STATUS_HIRCSTB_Msk</a></li>
<li><a class="el" href="../../db/d59/group___c_m_s_i_s.html#ga518836865272018587a28f6d384915ee">CLK_STATUS_LIRCSTB_Msk</a></li>
<li><a class="el" href="../../db/d59/group___c_m_s_i_s.html#ga3ef71a44503651f682161d4213032875">CLK_STATUS_PLLSTB_Msk</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">0</td><td>clock is not stable </td></tr>
    <tr><td class="paramname">1</td><td>clock is stable</td></tr>
  </table>
  </dd>
</dl>
<p>To wait for clock ready by specified clock source stable flag or timeout (~300ms) </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00661">661</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga620c121e9147b128081654d9552efe15_icgraph.png" border="0" usemap="#ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga620c121e9147b128081654d9552efe15_icgraph" alt=""/></div>
<map name="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga620c121e9147b128081654d9552efe15_icgraph" id="ad7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_ga620c121e9147b128081654d9552efe15_icgraph">
<area shape="rect" title="This function check selected clock source status." alt="" coords="353,56,504,83"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f" title="Set PLL frequency." alt="" coords="188,5,305,32"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297" title="Set HCLK frequency." alt="" coords="5,56,140,83"/>
<area shape="rect" href="../../d7/dba/group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24" title="This function set HCLK clock source and HCLK clock divider." alt="" coords="193,107,301,133"/>
</map>
</div>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Feb 15 2023 14:24:18 for M471M/R1/S BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
