ARM GAS  /tmp/ccn407UR.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB208:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "tusb.h"
  25:Core/Src/main.c **** #include "tusb_config.h"
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /tmp/ccn407UR.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** enum  {
  37:Core/Src/main.c ****   BLINK_NOT_MOUNTED = 250,
  38:Core/Src/main.c ****   BLINK_MOUNTED = 1000,
  39:Core/Src/main.c ****   BLINK_SUSPENDED = 2500,
  40:Core/Src/main.c **** };
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** static uint32_t blink_interval_ms = BLINK_NOT_MOUNTED;
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** // Variable that holds the current position in the sequence.
  45:Core/Src/main.c **** uint32_t note_pos = 0;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** // Store example melody as an array of note values
  48:Core/Src/main.c **** uint8_t note_sequence[] =
  49:Core/Src/main.c **** {
  50:Core/Src/main.c ****   74,78,81,86,90,93,98,102,57,61,66,69,73,78,81,85,88,92,97,100,97,92,88,85,81,78,
  51:Core/Src/main.c ****   74,69,66,62,57,62,66,69,74,78,81,86,90,93,97,102,97,93,90,85,81,78,73,68,64,61,
  52:Core/Src/main.c ****   56,61,64,68,74,78,81,86,90,93,98,102
  53:Core/Src/main.c **** };
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PD */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN PM */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END PM */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  63:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  66:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_tx;
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE BEGIN PV */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** uint8_t TX_Buffer[]; //buffer for i2c data
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* USER CODE END PV */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  77:Core/Src/main.c **** void SystemClock_Config(void);
  78:Core/Src/main.c **** static void MX_GPIO_Init(void);
  79:Core/Src/main.c **** static void MX_DMA_Init(void);
  80:Core/Src/main.c **** static void MX_SPI1_Init(void);
  81:Core/Src/main.c **** static void MX_I2C1_Init(void);
  82:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  83:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** void midi_task(void);
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** /* USER CODE END PFP */
  88:Core/Src/main.c **** 
ARM GAS  /tmp/ccn407UR.s 			page 3


  89:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  90:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** /* USER CODE END 0 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** /**
  95:Core/Src/main.c ****   * @brief  The application entry point.
  96:Core/Src/main.c ****   * @retval int
  97:Core/Src/main.c ****   */
  98:Core/Src/main.c **** int main(void)
  99:Core/Src/main.c **** {
 100:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* USER CODE END 1 */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 107:Core/Src/main.c ****   HAL_Init();
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* USER CODE END Init */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* Configure the system clock */
 114:Core/Src/main.c ****   SystemClock_Config();
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   /* USER CODE END SysInit */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /* Initialize all configured peripherals */
 121:Core/Src/main.c ****   MX_GPIO_Init();
 122:Core/Src/main.c ****   MX_DMA_Init();
 123:Core/Src/main.c ****   MX_SPI1_Init();
 124:Core/Src/main.c ****   MX_I2C1_Init();
 125:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 126:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* INITIALIZE TINYUSB */
 129:Core/Src/main.c ****   //tusb_init();
 130:Core/Src/main.c ****   //tud_init(BOARD_TUD_RHPORT);
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   uint8_t slave_address = 0b01011010;
 133:Core/Src/main.c ****   //TX_Buffer[0] = slave_address; // set slave address to AD0 -- put in header file!
 134:Core/Src/main.c ****   //HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 135:Core/Src/main.c ****   //HAL_Delay(100);
 136:Core/Src/main.c ****   /* USER CODE END 2 */
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* Infinite loop */
 139:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 140:Core/Src/main.c ****   while (1)
 141:Core/Src/main.c ****   {
 142:Core/Src/main.c ****     TX_Buffer[0] = slave_address; // set slave address to AD0 -- put in header file!
 143:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 144:Core/Src/main.c ****     //HAL_Delay(100);
 145:Core/Src/main.c ****     TX_Buffer[0] = 0b00000000; // send command byte, select OUT0
ARM GAS  /tmp/ccn407UR.s 			page 4


 146:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 147:Core/Src/main.c ****     //HAL_Delay(100);
 148:Core/Src/main.c ****     TX_Buffer[0] = 0b11111111; // send data byte, full VREF
 149:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 150:Core/Src/main.c ****     HAL_Delay(1000);
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****     TX_Buffer[0] = slave_address; // set slave address to AD0 -- put in header file!
 153:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 154:Core/Src/main.c ****     //HAL_Delay(100);
 155:Core/Src/main.c ****     TX_Buffer[0] = 0b00000000; // send command byte, select OUT0
 156:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 157:Core/Src/main.c ****     //HAL_Delay(100);
 158:Core/Src/main.c ****     TX_Buffer[0] = 0b10000000; // send data byte, half VREF
 159:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 160:Core/Src/main.c ****     HAL_Delay(1000);
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****     TX_Buffer[0] = slave_address; // set slave address to AD0 -- put in header file!
 163:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 164:Core/Src/main.c ****     //HAL_Delay(100);
 165:Core/Src/main.c ****     TX_Buffer[0] = 0b00000000; // send command byte, select OUT0
 166:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 167:Core/Src/main.c ****     //HAL_Delay(100);
 168:Core/Src/main.c ****     TX_Buffer[0] = 0b00000000; // send data byte, GND
 169:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 170:Core/Src/main.c ****     HAL_Delay(1000);
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****     //tud_task(); // tinyusb device task
 173:Core/Src/main.c ****     //midi_task();
 174:Core/Src/main.c ****     //HAL_Delay(1000);
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****     /* USER CODE END WHILE */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 179:Core/Src/main.c ****   }
 180:Core/Src/main.c ****   /* USER CODE END 3 */
 181:Core/Src/main.c **** }
 182:Core/Src/main.c **** 
 183:Core/Src/main.c **** /**
 184:Core/Src/main.c ****   * @brief System Clock Configuration
 185:Core/Src/main.c ****   * @retval None
 186:Core/Src/main.c ****   */
 187:Core/Src/main.c **** void SystemClock_Config(void)
 188:Core/Src/main.c **** {
 189:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 190:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 193:Core/Src/main.c ****   */
 194:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 195:Core/Src/main.c ****   {
 196:Core/Src/main.c ****     Error_Handler();
 197:Core/Src/main.c ****   }
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 200:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 201:Core/Src/main.c ****   */
 202:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
ARM GAS  /tmp/ccn407UR.s 			page 5


 203:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 204:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 205:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 206:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 207:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 208:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 209:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 210:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 211:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 212:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 213:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 214:Core/Src/main.c ****   {
 215:Core/Src/main.c ****     Error_Handler();
 216:Core/Src/main.c ****   }
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 219:Core/Src/main.c ****   */
 220:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 221:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 222:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 223:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 224:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 225:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 228:Core/Src/main.c ****   {
 229:Core/Src/main.c ****     Error_Handler();
 230:Core/Src/main.c ****   }
 231:Core/Src/main.c **** }
 232:Core/Src/main.c **** 
 233:Core/Src/main.c **** /**
 234:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 235:Core/Src/main.c ****   * @param None
 236:Core/Src/main.c ****   * @retval None
 237:Core/Src/main.c ****   */
 238:Core/Src/main.c **** static void MX_I2C1_Init(void)
 239:Core/Src/main.c **** {
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 246:Core/Src/main.c **** 
 247:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 248:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 249:Core/Src/main.c ****   hi2c1.Init.Timing = 0x10909CEC;
 250:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 251:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 252:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 253:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 254:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 255:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 256:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 257:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 258:Core/Src/main.c ****   {
 259:Core/Src/main.c ****     Error_Handler();
ARM GAS  /tmp/ccn407UR.s 			page 6


 260:Core/Src/main.c ****   }
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /** Configure Analogue filter
 263:Core/Src/main.c ****   */
 264:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 265:Core/Src/main.c ****   {
 266:Core/Src/main.c ****     Error_Handler();
 267:Core/Src/main.c ****   }
 268:Core/Src/main.c **** 
 269:Core/Src/main.c ****   /** Configure Digital filter
 270:Core/Src/main.c ****   */
 271:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 272:Core/Src/main.c ****   {
 273:Core/Src/main.c ****     Error_Handler();
 274:Core/Src/main.c ****   }
 275:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 278:Core/Src/main.c **** 
 279:Core/Src/main.c **** }
 280:Core/Src/main.c **** 
 281:Core/Src/main.c **** /**
 282:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 283:Core/Src/main.c ****   * @param None
 284:Core/Src/main.c ****   * @retval None
 285:Core/Src/main.c ****   */
 286:Core/Src/main.c **** static void MX_SPI1_Init(void)
 287:Core/Src/main.c **** {
 288:Core/Src/main.c **** 
 289:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 296:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 297:Core/Src/main.c ****   hspi1.Instance = SPI1;
 298:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 299:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 300:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 301:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 302:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 303:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 304:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 305:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 306:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 307:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 308:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 309:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 310:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 311:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 312:Core/Src/main.c ****   {
 313:Core/Src/main.c ****     Error_Handler();
 314:Core/Src/main.c ****   }
 315:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 316:Core/Src/main.c **** 
ARM GAS  /tmp/ccn407UR.s 			page 7


 317:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 318:Core/Src/main.c **** 
 319:Core/Src/main.c **** }
 320:Core/Src/main.c **** 
 321:Core/Src/main.c **** /**
 322:Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 323:Core/Src/main.c ****   * @param None
 324:Core/Src/main.c ****   * @retval None
 325:Core/Src/main.c ****   */
 326:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 327:Core/Src/main.c **** {
 328:Core/Src/main.c **** 
 329:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 330:Core/Src/main.c **** 
 331:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 334:Core/Src/main.c **** 
 335:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 336:Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 337:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 338:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 339:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 340:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 341:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 342:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 343:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 344:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 345:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 346:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 347:Core/Src/main.c ****   {
 348:Core/Src/main.c ****     Error_Handler();
 349:Core/Src/main.c ****   }
 350:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 351:Core/Src/main.c **** 
 352:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 353:Core/Src/main.c **** 
 354:Core/Src/main.c **** }
 355:Core/Src/main.c **** 
 356:Core/Src/main.c **** /**
 357:Core/Src/main.c ****   * Enable DMA controller clock
 358:Core/Src/main.c ****   */
 359:Core/Src/main.c **** static void MX_DMA_Init(void)
 360:Core/Src/main.c **** {
 361:Core/Src/main.c **** 
 362:Core/Src/main.c ****   /* DMA controller clock enable */
 363:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 364:Core/Src/main.c **** 
 365:Core/Src/main.c ****   /* DMA interrupt init */
 366:Core/Src/main.c ****   /* DMA1_Channel3_IRQn interrupt configuration */
 367:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 368:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 369:Core/Src/main.c **** 
 370:Core/Src/main.c **** }
 371:Core/Src/main.c **** 
 372:Core/Src/main.c **** /**
 373:Core/Src/main.c ****   * @brief GPIO Initialization Function
ARM GAS  /tmp/ccn407UR.s 			page 8


 374:Core/Src/main.c ****   * @param None
 375:Core/Src/main.c ****   * @retval None
 376:Core/Src/main.c ****   */
 377:Core/Src/main.c **** static void MX_GPIO_Init(void)
 378:Core/Src/main.c **** {
  28              		.loc 1 378 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 36
  35              		.cfi_offset 4, -36
  36              		.cfi_offset 5, -32
  37              		.cfi_offset 6, -28
  38              		.cfi_offset 7, -24
  39              		.cfi_offset 8, -20
  40              		.cfi_offset 9, -16
  41              		.cfi_offset 10, -12
  42              		.cfi_offset 11, -8
  43              		.cfi_offset 14, -4
  44 0004 8DB0     		sub	sp, sp, #52
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 88
 379:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  47              		.loc 1 379 3 view .LVU1
  48              		.loc 1 379 20 is_stmt 0 view .LVU2
  49 0006 0024     		movs	r4, #0
  50 0008 0794     		str	r4, [sp, #28]
  51 000a 0894     		str	r4, [sp, #32]
  52 000c 0994     		str	r4, [sp, #36]
  53 000e 0A94     		str	r4, [sp, #40]
  54 0010 0B94     		str	r4, [sp, #44]
 380:Core/Src/main.c **** 
 381:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 382:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  55              		.loc 1 382 3 is_stmt 1 view .LVU3
  56              	.LBB12:
  57              		.loc 1 382 3 view .LVU4
  58              		.loc 1 382 3 view .LVU5
  59 0012 A74B     		ldr	r3, .L3
  60 0014 DA6C     		ldr	r2, [r3, #76]
  61 0016 42F01002 		orr	r2, r2, #16
  62 001a DA64     		str	r2, [r3, #76]
  63              		.loc 1 382 3 view .LVU6
  64 001c DA6C     		ldr	r2, [r3, #76]
  65 001e 02F01002 		and	r2, r2, #16
  66 0022 0192     		str	r2, [sp, #4]
  67              		.loc 1 382 3 view .LVU7
  68 0024 019A     		ldr	r2, [sp, #4]
  69              	.LBE12:
  70              		.loc 1 382 3 view .LVU8
 383:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  71              		.loc 1 383 3 view .LVU9
  72              	.LBB13:
  73              		.loc 1 383 3 view .LVU10
  74              		.loc 1 383 3 view .LVU11
ARM GAS  /tmp/ccn407UR.s 			page 9


  75 0026 DA6C     		ldr	r2, [r3, #76]
  76 0028 42F00402 		orr	r2, r2, #4
  77 002c DA64     		str	r2, [r3, #76]
  78              		.loc 1 383 3 view .LVU12
  79 002e DA6C     		ldr	r2, [r3, #76]
  80 0030 02F00402 		and	r2, r2, #4
  81 0034 0292     		str	r2, [sp, #8]
  82              		.loc 1 383 3 view .LVU13
  83 0036 029A     		ldr	r2, [sp, #8]
  84              	.LBE13:
  85              		.loc 1 383 3 view .LVU14
 384:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  86              		.loc 1 384 3 view .LVU15
  87              	.LBB14:
  88              		.loc 1 384 3 view .LVU16
  89              		.loc 1 384 3 view .LVU17
  90 0038 DA6C     		ldr	r2, [r3, #76]
  91 003a 42F08002 		orr	r2, r2, #128
  92 003e DA64     		str	r2, [r3, #76]
  93              		.loc 1 384 3 view .LVU18
  94 0040 DA6C     		ldr	r2, [r3, #76]
  95 0042 02F08002 		and	r2, r2, #128
  96 0046 0392     		str	r2, [sp, #12]
  97              		.loc 1 384 3 view .LVU19
  98 0048 039A     		ldr	r2, [sp, #12]
  99              	.LBE14:
 100              		.loc 1 384 3 view .LVU20
 385:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 101              		.loc 1 385 3 view .LVU21
 102              	.LBB15:
 103              		.loc 1 385 3 view .LVU22
 104              		.loc 1 385 3 view .LVU23
 105 004a DA6C     		ldr	r2, [r3, #76]
 106 004c 42F00102 		orr	r2, r2, #1
 107 0050 DA64     		str	r2, [r3, #76]
 108              		.loc 1 385 3 view .LVU24
 109 0052 DA6C     		ldr	r2, [r3, #76]
 110 0054 02F00102 		and	r2, r2, #1
 111 0058 0492     		str	r2, [sp, #16]
 112              		.loc 1 385 3 view .LVU25
 113 005a 049A     		ldr	r2, [sp, #16]
 114              	.LBE15:
 115              		.loc 1 385 3 view .LVU26
 386:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 116              		.loc 1 386 3 view .LVU27
 117              	.LBB16:
 118              		.loc 1 386 3 view .LVU28
 119              		.loc 1 386 3 view .LVU29
 120 005c DA6C     		ldr	r2, [r3, #76]
 121 005e 42F00202 		orr	r2, r2, #2
 122 0062 DA64     		str	r2, [r3, #76]
 123              		.loc 1 386 3 view .LVU30
 124 0064 DA6C     		ldr	r2, [r3, #76]
 125 0066 02F00202 		and	r2, r2, #2
 126 006a 0592     		str	r2, [sp, #20]
 127              		.loc 1 386 3 view .LVU31
 128 006c 059A     		ldr	r2, [sp, #20]
ARM GAS  /tmp/ccn407UR.s 			page 10


 129              	.LBE16:
 130              		.loc 1 386 3 view .LVU32
 387:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 131              		.loc 1 387 3 view .LVU33
 132              	.LBB17:
 133              		.loc 1 387 3 view .LVU34
 134              		.loc 1 387 3 view .LVU35
 135 006e DA6C     		ldr	r2, [r3, #76]
 136 0070 42F00802 		orr	r2, r2, #8
 137 0074 DA64     		str	r2, [r3, #76]
 138              		.loc 1 387 3 view .LVU36
 139 0076 DB6C     		ldr	r3, [r3, #76]
 140 0078 03F00803 		and	r3, r3, #8
 141 007c 0693     		str	r3, [sp, #24]
 142              		.loc 1 387 3 view .LVU37
 143 007e 069B     		ldr	r3, [sp, #24]
 144              	.LBE17:
 145              		.loc 1 387 3 view .LVU38
 388:Core/Src/main.c **** 
 389:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 390:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|GPIO_PIN_9|GPIO_PIN_10
 146              		.loc 1 390 3 view .LVU39
 147 0080 DFF83082 		ldr	r8, .L3+4
 148 0084 2246     		mov	r2, r4
 149 0086 40F20971 		movw	r1, #1801
 150 008a 4046     		mov	r0, r8
 151 008c FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL0:
 391:Core/Src/main.c ****                           |XL_CS_Pin, GPIO_PIN_RESET);
 392:Core/Src/main.c **** 
 393:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 394:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 153              		.loc 1 394 3 view .LVU40
 154 0090 DFF82492 		ldr	r9, .L3+8
 155 0094 2246     		mov	r2, r4
 156 0096 0C21     		movs	r1, #12
 157 0098 4846     		mov	r0, r9
 158 009a FFF7FEFF 		bl	HAL_GPIO_WritePin
 159              	.LVL1:
 395:Core/Src/main.c **** 
 396:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 397:Core/Src/main.c ****   HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 160              		.loc 1 397 3 view .LVU41
 161 009e DFF81CB2 		ldr	fp, .L3+12
 162 00a2 2246     		mov	r2, r4
 163 00a4 4FF40061 		mov	r1, #2048
 164 00a8 5846     		mov	r0, fp
 165 00aa FFF7FEFF 		bl	HAL_GPIO_WritePin
 166              	.LVL2:
 398:Core/Src/main.c **** 
 399:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 400:Core/Src/main.c ****   HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 167              		.loc 1 400 3 view .LVU42
 168 00ae DFF810A2 		ldr	r10, .L3+16
 169 00b2 2246     		mov	r2, r4
 170 00b4 8021     		movs	r1, #128
 171 00b6 5046     		mov	r0, r10
ARM GAS  /tmp/ccn407UR.s 			page 11


 172 00b8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 173              	.LVL3:
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****   /*Configure GPIO pins : SAI1_MCK_Pin SAI1_FS_Pin SAI1_SCK_Pin SAI1_SD_Pin
 403:Core/Src/main.c ****                            AUDIO_DIN_Pin */
 404:Core/Src/main.c ****   GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin
 174              		.loc 1 404 3 view .LVU43
 175              		.loc 1 404 23 is_stmt 0 view .LVU44
 176 00bc F423     		movs	r3, #244
 177 00be 0793     		str	r3, [sp, #28]
 405:Core/Src/main.c ****                           |AUDIO_DIN_Pin;
 406:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 178              		.loc 1 406 3 is_stmt 1 view .LVU45
 179              		.loc 1 406 24 is_stmt 0 view .LVU46
 180 00c0 0225     		movs	r5, #2
 181 00c2 0895     		str	r5, [sp, #32]
 407:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 182              		.loc 1 407 3 is_stmt 1 view .LVU47
 183              		.loc 1 407 24 is_stmt 0 view .LVU48
 184 00c4 0994     		str	r4, [sp, #36]
 408:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 185              		.loc 1 408 3 is_stmt 1 view .LVU49
 186              		.loc 1 408 25 is_stmt 0 view .LVU50
 187 00c6 0327     		movs	r7, #3
 188 00c8 0A97     		str	r7, [sp, #40]
 409:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 189              		.loc 1 409 3 is_stmt 1 view .LVU51
 190              		.loc 1 409 29 is_stmt 0 view .LVU52
 191 00ca 0D23     		movs	r3, #13
 192 00cc 0B93     		str	r3, [sp, #44]
 410:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 193              		.loc 1 410 3 is_stmt 1 view .LVU53
 194 00ce 07A9     		add	r1, sp, #28
 195 00d0 4046     		mov	r0, r8
 196 00d2 FFF7FEFF 		bl	HAL_GPIO_Init
 197              	.LVL4:
 411:Core/Src/main.c **** 
 412:Core/Src/main.c ****   /*Configure GPIO pin : AUDIO_RST_Pin */
 413:Core/Src/main.c ****   GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 198              		.loc 1 413 3 view .LVU54
 199              		.loc 1 413 23 is_stmt 0 view .LVU55
 200 00d6 0823     		movs	r3, #8
 201 00d8 0793     		str	r3, [sp, #28]
 414:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 202              		.loc 1 414 3 is_stmt 1 view .LVU56
 203              		.loc 1 414 24 is_stmt 0 view .LVU57
 204 00da 0126     		movs	r6, #1
 205 00dc 0896     		str	r6, [sp, #32]
 415:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 206              		.loc 1 415 3 is_stmt 1 view .LVU58
 207              		.loc 1 415 24 is_stmt 0 view .LVU59
 208 00de 0994     		str	r4, [sp, #36]
 416:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 209              		.loc 1 416 3 is_stmt 1 view .LVU60
 210              		.loc 1 416 25 is_stmt 0 view .LVU61
 211 00e0 0A95     		str	r5, [sp, #40]
 417:Core/Src/main.c ****   HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
ARM GAS  /tmp/ccn407UR.s 			page 12


 212              		.loc 1 417 3 is_stmt 1 view .LVU62
 213 00e2 07A9     		add	r1, sp, #28
 214 00e4 4046     		mov	r0, r8
 215 00e6 FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL5:
 418:Core/Src/main.c **** 
 419:Core/Src/main.c ****   /*Configure GPIO pins : MFX_IRQ_OUT_Pin OTG_FS_OverCurrent_Pin */
 420:Core/Src/main.c ****   GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 217              		.loc 1 420 3 view .LVU63
 218              		.loc 1 420 23 is_stmt 0 view .LVU64
 219 00ea 4FF41053 		mov	r3, #9216
 220 00ee 0793     		str	r3, [sp, #28]
 421:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 221              		.loc 1 421 3 is_stmt 1 view .LVU65
 222              		.loc 1 421 24 is_stmt 0 view .LVU66
 223 00f0 4FF49013 		mov	r3, #1179648
 224 00f4 0893     		str	r3, [sp, #32]
 422:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 225              		.loc 1 422 3 is_stmt 1 view .LVU67
 226              		.loc 1 422 24 is_stmt 0 view .LVU68
 227 00f6 0994     		str	r4, [sp, #36]
 423:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 228              		.loc 1 423 3 is_stmt 1 view .LVU69
 229 00f8 07A9     		add	r1, sp, #28
 230 00fa 5846     		mov	r0, fp
 231 00fc FFF7FEFF 		bl	HAL_GPIO_Init
 232              	.LVL6:
 424:Core/Src/main.c **** 
 425:Core/Src/main.c ****   /*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin PC6
 426:Core/Src/main.c ****                            PC7 PC8 PC9 */
 427:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin|GPIO_PIN_6
 233              		.loc 1 427 3 view .LVU70
 234              		.loc 1 427 23 is_stmt 0 view .LVU71
 235 0100 40F2C733 		movw	r3, #967
 236 0104 0793     		str	r3, [sp, #28]
 428:Core/Src/main.c ****                           |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 429:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 237              		.loc 1 429 3 is_stmt 1 view .LVU72
 238              		.loc 1 429 24 is_stmt 0 view .LVU73
 239 0106 0894     		str	r4, [sp, #32]
 430:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 240              		.loc 1 430 3 is_stmt 1 view .LVU74
 241              		.loc 1 430 24 is_stmt 0 view .LVU75
 242 0108 0994     		str	r4, [sp, #36]
 431:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 243              		.loc 1 431 3 is_stmt 1 view .LVU76
 244 010a 07A9     		add	r1, sp, #28
 245 010c 5846     		mov	r0, fp
 246 010e FFF7FEFF 		bl	HAL_GPIO_Init
 247              	.LVL7:
 432:Core/Src/main.c **** 
 433:Core/Src/main.c ****   /*Configure GPIO pins : VLCD_Pin SEG22_Pin SEG1_Pin */
 434:Core/Src/main.c ****   GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin;
 248              		.loc 1 434 3 view .LVU77
 249              		.loc 1 434 23 is_stmt 0 view .LVU78
 250 0112 3823     		movs	r3, #56
 251 0114 0793     		str	r3, [sp, #28]
ARM GAS  /tmp/ccn407UR.s 			page 13


 435:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 252              		.loc 1 435 3 is_stmt 1 view .LVU79
 253              		.loc 1 435 24 is_stmt 0 view .LVU80
 254 0116 0895     		str	r5, [sp, #32]
 436:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 255              		.loc 1 436 3 is_stmt 1 view .LVU81
 256              		.loc 1 436 24 is_stmt 0 view .LVU82
 257 0118 0994     		str	r4, [sp, #36]
 437:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 258              		.loc 1 437 3 is_stmt 1 view .LVU83
 259              		.loc 1 437 25 is_stmt 0 view .LVU84
 260 011a 0A94     		str	r4, [sp, #40]
 438:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 261              		.loc 1 438 3 is_stmt 1 view .LVU85
 262              		.loc 1 438 29 is_stmt 0 view .LVU86
 263 011c 0B23     		movs	r3, #11
 264 011e 0B93     		str	r3, [sp, #44]
 439:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 265              		.loc 1 439 3 is_stmt 1 view .LVU87
 266 0120 07A9     		add	r1, sp, #28
 267 0122 5846     		mov	r0, fp
 268 0124 FFF7FEFF 		bl	HAL_GPIO_Init
 269              	.LVL8:
 440:Core/Src/main.c **** 
 441:Core/Src/main.c ****   /*Configure GPIO pins : JOY_CENTER_Pin JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin */
 442:Core/Src/main.c ****   GPIO_InitStruct.Pin = JOY_CENTER_Pin|JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin;
 270              		.loc 1 442 3 view .LVU88
 271              		.loc 1 442 23 is_stmt 0 view .LVU89
 272 0128 0F23     		movs	r3, #15
 273 012a 0793     		str	r3, [sp, #28]
 443:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 274              		.loc 1 443 3 is_stmt 1 view .LVU90
 275              		.loc 1 443 24 is_stmt 0 view .LVU91
 276 012c 0894     		str	r4, [sp, #32]
 444:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 277              		.loc 1 444 3 is_stmt 1 view .LVU92
 278              		.loc 1 444 24 is_stmt 0 view .LVU93
 279 012e 0995     		str	r5, [sp, #36]
 445:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 280              		.loc 1 445 3 is_stmt 1 view .LVU94
 281 0130 07A9     		add	r1, sp, #28
 282 0132 4FF09040 		mov	r0, #1207959552
 283 0136 FFF7FEFF 		bl	HAL_GPIO_Init
 284              	.LVL9:
 446:Core/Src/main.c **** 
 447:Core/Src/main.c ****   /*Configure GPIO pin : MFX_WAKEUP_Pin */
 448:Core/Src/main.c ****   GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 285              		.loc 1 448 3 view .LVU95
 286              		.loc 1 448 23 is_stmt 0 view .LVU96
 287 013a 1023     		movs	r3, #16
 288 013c 0793     		str	r3, [sp, #28]
 449:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 289              		.loc 1 449 3 is_stmt 1 view .LVU97
 290              		.loc 1 449 24 is_stmt 0 view .LVU98
 291 013e 4FF49013 		mov	r3, #1179648
 292 0142 0893     		str	r3, [sp, #32]
 450:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccn407UR.s 			page 14


 293              		.loc 1 450 3 is_stmt 1 view .LVU99
 294              		.loc 1 450 24 is_stmt 0 view .LVU100
 295 0144 0994     		str	r4, [sp, #36]
 451:Core/Src/main.c ****   HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 296              		.loc 1 451 3 is_stmt 1 view .LVU101
 297 0146 07A9     		add	r1, sp, #28
 298 0148 4FF09040 		mov	r0, #1207959552
 299 014c FFF7FEFF 		bl	HAL_GPIO_Init
 300              	.LVL10:
 452:Core/Src/main.c **** 
 453:Core/Src/main.c ****   /*Configure GPIO pins : SEG21_Pin SEG2_Pin SEG20_Pin SEG3_Pin
 454:Core/Src/main.c ****                            SEG19_Pin SEG4_Pin SEG11_Pin SEG12_Pin
 455:Core/Src/main.c ****                            COM3_Pin */
 456:Core/Src/main.c ****   GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin
 301              		.loc 1 456 3 view .LVU102
 302              		.loc 1 456 23 is_stmt 0 view .LVU103
 303 0150 4FF23323 		movw	r3, #62003
 304 0154 0793     		str	r3, [sp, #28]
 457:Core/Src/main.c ****                           |SEG19_Pin|SEG4_Pin|SEG11_Pin|SEG12_Pin
 458:Core/Src/main.c ****                           |COM3_Pin;
 459:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 305              		.loc 1 459 3 is_stmt 1 view .LVU104
 306              		.loc 1 459 24 is_stmt 0 view .LVU105
 307 0156 0895     		str	r5, [sp, #32]
 460:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 308              		.loc 1 460 3 is_stmt 1 view .LVU106
 309              		.loc 1 460 24 is_stmt 0 view .LVU107
 310 0158 0994     		str	r4, [sp, #36]
 461:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 311              		.loc 1 461 3 is_stmt 1 view .LVU108
 312              		.loc 1 461 25 is_stmt 0 view .LVU109
 313 015a 0A94     		str	r4, [sp, #40]
 462:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 314              		.loc 1 462 3 is_stmt 1 view .LVU110
 315              		.loc 1 462 29 is_stmt 0 view .LVU111
 316 015c 0B23     		movs	r3, #11
 317 015e 0B93     		str	r3, [sp, #44]
 463:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 318              		.loc 1 463 3 is_stmt 1 view .LVU112
 319 0160 07A9     		add	r1, sp, #28
 320 0162 4846     		mov	r0, r9
 321 0164 FFF7FEFF 		bl	HAL_GPIO_Init
 322              	.LVL11:
 464:Core/Src/main.c **** 
 465:Core/Src/main.c ****   /*Configure GPIO pin : LD_R_Pin */
 466:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD_R_Pin;
 323              		.loc 1 466 3 view .LVU113
 324              		.loc 1 466 23 is_stmt 0 view .LVU114
 325 0168 0423     		movs	r3, #4
 326 016a 0793     		str	r3, [sp, #28]
 467:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 327              		.loc 1 467 3 is_stmt 1 view .LVU115
 328              		.loc 1 467 24 is_stmt 0 view .LVU116
 329 016c 0896     		str	r6, [sp, #32]
 468:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 330              		.loc 1 468 3 is_stmt 1 view .LVU117
 331              		.loc 1 468 24 is_stmt 0 view .LVU118
ARM GAS  /tmp/ccn407UR.s 			page 15


 332 016e 0996     		str	r6, [sp, #36]
 469:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 333              		.loc 1 469 3 is_stmt 1 view .LVU119
 334              		.loc 1 469 25 is_stmt 0 view .LVU120
 335 0170 0A97     		str	r7, [sp, #40]
 470:Core/Src/main.c ****   HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 336              		.loc 1 470 3 is_stmt 1 view .LVU121
 337 0172 07A9     		add	r1, sp, #28
 338 0174 4846     		mov	r0, r9
 339 0176 FFF7FEFF 		bl	HAL_GPIO_Init
 340              	.LVL12:
 471:Core/Src/main.c **** 
 472:Core/Src/main.c ****   /*Configure GPIO pin : LD_G_Pin */
 473:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD_G_Pin;
 341              		.loc 1 473 3 view .LVU122
 342              		.loc 1 473 23 is_stmt 0 view .LVU123
 343 017a 4FF48073 		mov	r3, #256
 344 017e 0793     		str	r3, [sp, #28]
 474:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 345              		.loc 1 474 3 is_stmt 1 view .LVU124
 346              		.loc 1 474 24 is_stmt 0 view .LVU125
 347 0180 0896     		str	r6, [sp, #32]
 475:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 348              		.loc 1 475 3 is_stmt 1 view .LVU126
 349              		.loc 1 475 24 is_stmt 0 view .LVU127
 350 0182 0996     		str	r6, [sp, #36]
 476:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 351              		.loc 1 476 3 is_stmt 1 view .LVU128
 352              		.loc 1 476 25 is_stmt 0 view .LVU129
 353 0184 0A97     		str	r7, [sp, #40]
 477:Core/Src/main.c ****   HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 354              		.loc 1 477 3 is_stmt 1 view .LVU130
 355 0186 07A9     		add	r1, sp, #28
 356 0188 4046     		mov	r0, r8
 357 018a FFF7FEFF 		bl	HAL_GPIO_Init
 358              	.LVL13:
 478:Core/Src/main.c **** 
 479:Core/Src/main.c ****   /*Configure GPIO pins : PE9 PE10 XL_CS_Pin */
 480:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|XL_CS_Pin;
 359              		.loc 1 480 3 view .LVU131
 360              		.loc 1 480 23 is_stmt 0 view .LVU132
 361 018e 40F20163 		movw	r3, #1537
 362 0192 0793     		str	r3, [sp, #28]
 481:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 363              		.loc 1 481 3 is_stmt 1 view .LVU133
 364              		.loc 1 481 24 is_stmt 0 view .LVU134
 365 0194 0896     		str	r6, [sp, #32]
 482:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 366              		.loc 1 482 3 is_stmt 1 view .LVU135
 367              		.loc 1 482 24 is_stmt 0 view .LVU136
 368 0196 0994     		str	r4, [sp, #36]
 483:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 369              		.loc 1 483 3 is_stmt 1 view .LVU137
 370              		.loc 1 483 25 is_stmt 0 view .LVU138
 371 0198 0A94     		str	r4, [sp, #40]
 484:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 372              		.loc 1 484 3 is_stmt 1 view .LVU139
ARM GAS  /tmp/ccn407UR.s 			page 16


 373 019a 07A9     		add	r1, sp, #28
 374 019c 4046     		mov	r0, r8
 375 019e FFF7FEFF 		bl	HAL_GPIO_Init
 376              	.LVL14:
 485:Core/Src/main.c **** 
 486:Core/Src/main.c ****   /*Configure GPIO pins : QSPI_CS_Pin QSPI_D0_Pin QSPI_D1_Pin QSPI_D2_Pin
 487:Core/Src/main.c ****                            QSPI_D3_Pin */
 488:Core/Src/main.c ****   GPIO_InitStruct.Pin = QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin|QSPI_D2_Pin
 377              		.loc 1 488 3 view .LVU140
 378              		.loc 1 488 23 is_stmt 0 view .LVU141
 379 01a2 4FF47843 		mov	r3, #63488
 380 01a6 0793     		str	r3, [sp, #28]
 489:Core/Src/main.c ****                           |QSPI_D3_Pin;
 490:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 381              		.loc 1 490 3 is_stmt 1 view .LVU142
 382              		.loc 1 490 24 is_stmt 0 view .LVU143
 383 01a8 0895     		str	r5, [sp, #32]
 491:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 384              		.loc 1 491 3 is_stmt 1 view .LVU144
 385              		.loc 1 491 24 is_stmt 0 view .LVU145
 386 01aa 0994     		str	r4, [sp, #36]
 492:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 387              		.loc 1 492 3 is_stmt 1 view .LVU146
 388              		.loc 1 492 25 is_stmt 0 view .LVU147
 389 01ac 0A97     		str	r7, [sp, #40]
 493:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 390              		.loc 1 493 3 is_stmt 1 view .LVU148
 391              		.loc 1 493 29 is_stmt 0 view .LVU149
 392 01ae 0A23     		movs	r3, #10
 393 01b0 0B93     		str	r3, [sp, #44]
 494:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 394              		.loc 1 494 3 is_stmt 1 view .LVU150
 395 01b2 07A9     		add	r1, sp, #28
 396 01b4 4046     		mov	r0, r8
 397 01b6 FFF7FEFF 		bl	HAL_GPIO_Init
 398              	.LVL15:
 495:Core/Src/main.c **** 
 496:Core/Src/main.c ****   /*Configure GPIO pins : MFX_I2C_SLC_Pin MFX_I2C_SDA_Pin */
 497:Core/Src/main.c ****   GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 399              		.loc 1 497 3 view .LVU151
 400              		.loc 1 497 23 is_stmt 0 view .LVU152
 401 01ba 4FF44063 		mov	r3, #3072
 402 01be 0793     		str	r3, [sp, #28]
 498:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 403              		.loc 1 498 3 is_stmt 1 view .LVU153
 404              		.loc 1 498 24 is_stmt 0 view .LVU154
 405 01c0 1223     		movs	r3, #18
 406 01c2 0893     		str	r3, [sp, #32]
 499:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 407              		.loc 1 499 3 is_stmt 1 view .LVU155
 408              		.loc 1 499 24 is_stmt 0 view .LVU156
 409 01c4 0994     		str	r4, [sp, #36]
 500:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 410              		.loc 1 500 3 is_stmt 1 view .LVU157
 411              		.loc 1 500 25 is_stmt 0 view .LVU158
 412 01c6 0A97     		str	r7, [sp, #40]
 501:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
ARM GAS  /tmp/ccn407UR.s 			page 17


 413              		.loc 1 501 3 is_stmt 1 view .LVU159
 414              		.loc 1 501 29 is_stmt 0 view .LVU160
 415 01c8 0423     		movs	r3, #4
 416 01ca 0B93     		str	r3, [sp, #44]
 502:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 417              		.loc 1 502 3 is_stmt 1 view .LVU161
 418 01cc 07A9     		add	r1, sp, #28
 419 01ce 4846     		mov	r0, r9
 420 01d0 FFF7FEFF 		bl	HAL_GPIO_Init
 421              	.LVL16:
 503:Core/Src/main.c **** 
 504:Core/Src/main.c ****   /*Configure GPIO pins : SEG18_Pin SEG5_Pin SEG17_Pin SEG6_Pin
 505:Core/Src/main.c ****                            SEG16_Pin SEG7_Pin SEG15_Pin SEG8_Pin */
 506:Core/Src/main.c ****   GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin
 422              		.loc 1 506 3 view .LVU162
 423              		.loc 1 506 23 is_stmt 0 view .LVU163
 424 01d4 4FF47F43 		mov	r3, #65280
 425 01d8 0793     		str	r3, [sp, #28]
 507:Core/Src/main.c ****                           |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
 508:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 426              		.loc 1 508 3 is_stmt 1 view .LVU164
 427              		.loc 1 508 24 is_stmt 0 view .LVU165
 428 01da 0895     		str	r5, [sp, #32]
 509:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 429              		.loc 1 509 3 is_stmt 1 view .LVU166
 430              		.loc 1 509 24 is_stmt 0 view .LVU167
 431 01dc 0994     		str	r4, [sp, #36]
 510:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 432              		.loc 1 510 3 is_stmt 1 view .LVU168
 433              		.loc 1 510 25 is_stmt 0 view .LVU169
 434 01de 0A94     		str	r4, [sp, #40]
 511:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 435              		.loc 1 511 3 is_stmt 1 view .LVU170
 436              		.loc 1 511 29 is_stmt 0 view .LVU171
 437 01e0 0B23     		movs	r3, #11
 438 01e2 0B93     		str	r3, [sp, #44]
 512:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 439              		.loc 1 512 3 is_stmt 1 view .LVU172
 440 01e4 07A9     		add	r1, sp, #28
 441 01e6 5046     		mov	r0, r10
 442 01e8 FFF7FEFF 		bl	HAL_GPIO_Init
 443              	.LVL17:
 513:Core/Src/main.c **** 
 514:Core/Src/main.c ****   /*Configure GPIO pins : COM0_Pin COM1_Pin SEG10_Pin */
 515:Core/Src/main.c ****   GPIO_InitStruct.Pin = COM0_Pin|COM1_Pin|SEG10_Pin;
 444              		.loc 1 515 3 view .LVU173
 445              		.loc 1 515 23 is_stmt 0 view .LVU174
 446 01ec 4FF40343 		mov	r3, #33536
 447 01f0 0793     		str	r3, [sp, #28]
 516:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 448              		.loc 1 516 3 is_stmt 1 view .LVU175
 449              		.loc 1 516 24 is_stmt 0 view .LVU176
 450 01f2 0895     		str	r5, [sp, #32]
 517:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 451              		.loc 1 517 3 is_stmt 1 view .LVU177
 452              		.loc 1 517 24 is_stmt 0 view .LVU178
 453 01f4 0994     		str	r4, [sp, #36]
ARM GAS  /tmp/ccn407UR.s 			page 18


 518:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 454              		.loc 1 518 3 is_stmt 1 view .LVU179
 455              		.loc 1 518 25 is_stmt 0 view .LVU180
 456 01f6 0A94     		str	r4, [sp, #40]
 519:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 457              		.loc 1 519 3 is_stmt 1 view .LVU181
 458              		.loc 1 519 29 is_stmt 0 view .LVU182
 459 01f8 0B23     		movs	r3, #11
 460 01fa 0B93     		str	r3, [sp, #44]
 520:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 461              		.loc 1 520 3 is_stmt 1 view .LVU183
 462 01fc 07A9     		add	r1, sp, #28
 463 01fe 4FF09040 		mov	r0, #1207959552
 464 0202 FFF7FEFF 		bl	HAL_GPIO_Init
 465              	.LVL18:
 521:Core/Src/main.c **** 
 522:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_VBUS_Pin */
 523:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 466              		.loc 1 523 3 view .LVU184
 467              		.loc 1 523 23 is_stmt 0 view .LVU185
 468 0206 4FF40063 		mov	r3, #2048
 469 020a 0793     		str	r3, [sp, #28]
 524:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 470              		.loc 1 524 3 is_stmt 1 view .LVU186
 471              		.loc 1 524 24 is_stmt 0 view .LVU187
 472 020c 0896     		str	r6, [sp, #32]
 525:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 473              		.loc 1 525 3 is_stmt 1 view .LVU188
 474              		.loc 1 525 24 is_stmt 0 view .LVU189
 475 020e 0994     		str	r4, [sp, #36]
 526:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 476              		.loc 1 526 3 is_stmt 1 view .LVU190
 477              		.loc 1 526 25 is_stmt 0 view .LVU191
 478 0210 0A94     		str	r4, [sp, #40]
 527:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 479              		.loc 1 527 3 is_stmt 1 view .LVU192
 480 0212 07A9     		add	r1, sp, #28
 481 0214 5846     		mov	r0, fp
 482 0216 FFF7FEFF 		bl	HAL_GPIO_Init
 483              	.LVL19:
 528:Core/Src/main.c **** 
 529:Core/Src/main.c ****   /*Configure GPIO pins : EXT_RST_Pin GYRO_INT1_Pin */
 530:Core/Src/main.c ****   GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 484              		.loc 1 530 3 view .LVU193
 485              		.loc 1 530 23 is_stmt 0 view .LVU194
 486 021a 4FF0050B 		mov	fp, #5
 487 021e CDF81CB0 		str	fp, [sp, #28]
 531:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 488              		.loc 1 531 3 is_stmt 1 view .LVU195
 489              		.loc 1 531 24 is_stmt 0 view .LVU196
 490 0222 4FF49013 		mov	r3, #1179648
 491 0226 0893     		str	r3, [sp, #32]
 532:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 492              		.loc 1 532 3 is_stmt 1 view .LVU197
 493              		.loc 1 532 24 is_stmt 0 view .LVU198
 494 0228 0994     		str	r4, [sp, #36]
 533:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
ARM GAS  /tmp/ccn407UR.s 			page 19


 495              		.loc 1 533 3 is_stmt 1 view .LVU199
 496 022a 07A9     		add	r1, sp, #28
 497 022c 5046     		mov	r0, r10
 498 022e FFF7FEFF 		bl	HAL_GPIO_Init
 499              	.LVL20:
 534:Core/Src/main.c **** 
 535:Core/Src/main.c ****   /*Configure GPIO pins : MEMS_SCK_Pin MEMS_MISO_Pin MEMS_MOSI_Pin */
 536:Core/Src/main.c ****   GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 500              		.loc 1 536 3 view .LVU200
 501              		.loc 1 536 23 is_stmt 0 view .LVU201
 502 0232 1A23     		movs	r3, #26
 503 0234 0793     		str	r3, [sp, #28]
 537:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 504              		.loc 1 537 3 is_stmt 1 view .LVU202
 505              		.loc 1 537 24 is_stmt 0 view .LVU203
 506 0236 0895     		str	r5, [sp, #32]
 538:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 507              		.loc 1 538 3 is_stmt 1 view .LVU204
 508              		.loc 1 538 24 is_stmt 0 view .LVU205
 509 0238 0994     		str	r4, [sp, #36]
 539:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 510              		.loc 1 539 3 is_stmt 1 view .LVU206
 511              		.loc 1 539 25 is_stmt 0 view .LVU207
 512 023a 0A97     		str	r7, [sp, #40]
 540:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 513              		.loc 1 540 3 is_stmt 1 view .LVU208
 514              		.loc 1 540 29 is_stmt 0 view .LVU209
 515 023c CDF82CB0 		str	fp, [sp, #44]
 541:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 516              		.loc 1 541 3 is_stmt 1 view .LVU210
 517 0240 07A9     		add	r1, sp, #28
 518 0242 5046     		mov	r0, r10
 519 0244 FFF7FEFF 		bl	HAL_GPIO_Init
 520              	.LVL21:
 542:Core/Src/main.c **** 
 543:Core/Src/main.c ****   /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
 544:Core/Src/main.c ****   GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 521              		.loc 1 544 3 view .LVU211
 522              		.loc 1 544 23 is_stmt 0 view .LVU212
 523 0248 6023     		movs	r3, #96
 524 024a 0793     		str	r3, [sp, #28]
 545:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 525              		.loc 1 545 3 is_stmt 1 view .LVU213
 526              		.loc 1 545 24 is_stmt 0 view .LVU214
 527 024c 0895     		str	r5, [sp, #32]
 546:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 528              		.loc 1 546 3 is_stmt 1 view .LVU215
 529              		.loc 1 546 24 is_stmt 0 view .LVU216
 530 024e 0996     		str	r6, [sp, #36]
 547:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 531              		.loc 1 547 3 is_stmt 1 view .LVU217
 532              		.loc 1 547 25 is_stmt 0 view .LVU218
 533 0250 0A97     		str	r7, [sp, #40]
 548:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 534              		.loc 1 548 3 is_stmt 1 view .LVU219
 535              		.loc 1 548 29 is_stmt 0 view .LVU220
 536 0252 0723     		movs	r3, #7
ARM GAS  /tmp/ccn407UR.s 			page 20


 537 0254 0B93     		str	r3, [sp, #44]
 549:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 538              		.loc 1 549 3 is_stmt 1 view .LVU221
 539 0256 07A9     		add	r1, sp, #28
 540 0258 5046     		mov	r0, r10
 541 025a FFF7FEFF 		bl	HAL_GPIO_Init
 542              	.LVL22:
 550:Core/Src/main.c **** 
 551:Core/Src/main.c ****   /*Configure GPIO pin : GYRO_CS_Pin */
 552:Core/Src/main.c ****   GPIO_InitStruct.Pin = GYRO_CS_Pin;
 543              		.loc 1 552 3 view .LVU222
 544              		.loc 1 552 23 is_stmt 0 view .LVU223
 545 025e 8023     		movs	r3, #128
 546 0260 0793     		str	r3, [sp, #28]
 553:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 547              		.loc 1 553 3 is_stmt 1 view .LVU224
 548              		.loc 1 553 24 is_stmt 0 view .LVU225
 549 0262 0896     		str	r6, [sp, #32]
 554:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 550              		.loc 1 554 3 is_stmt 1 view .LVU226
 551              		.loc 1 554 24 is_stmt 0 view .LVU227
 552 0264 0994     		str	r4, [sp, #36]
 555:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 553              		.loc 1 555 3 is_stmt 1 view .LVU228
 554              		.loc 1 555 25 is_stmt 0 view .LVU229
 555 0266 0A97     		str	r7, [sp, #40]
 556:Core/Src/main.c ****   HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 556              		.loc 1 556 3 is_stmt 1 view .LVU230
 557 0268 07A9     		add	r1, sp, #28
 558 026a 5046     		mov	r0, r10
 559 026c FFF7FEFF 		bl	HAL_GPIO_Init
 560              	.LVL23:
 557:Core/Src/main.c **** 
 558:Core/Src/main.c ****   /*Configure GPIO pin : M3V3_REG_ON_Pin */
 559:Core/Src/main.c ****   GPIO_InitStruct.Pin = M3V3_REG_ON_Pin;
 561              		.loc 1 559 3 view .LVU231
 562              		.loc 1 559 23 is_stmt 0 view .LVU232
 563 0270 0823     		movs	r3, #8
 564 0272 0793     		str	r3, [sp, #28]
 560:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 565              		.loc 1 560 3 is_stmt 1 view .LVU233
 566              		.loc 1 560 24 is_stmt 0 view .LVU234
 567 0274 0896     		str	r6, [sp, #32]
 561:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 568              		.loc 1 561 3 is_stmt 1 view .LVU235
 569              		.loc 1 561 24 is_stmt 0 view .LVU236
 570 0276 0994     		str	r4, [sp, #36]
 562:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 571              		.loc 1 562 3 is_stmt 1 view .LVU237
 572              		.loc 1 562 25 is_stmt 0 view .LVU238
 573 0278 0A94     		str	r4, [sp, #40]
 563:Core/Src/main.c ****   HAL_GPIO_Init(M3V3_REG_ON_GPIO_Port, &GPIO_InitStruct);
 574              		.loc 1 563 3 is_stmt 1 view .LVU239
 575 027a 07A9     		add	r1, sp, #28
 576 027c 4846     		mov	r0, r9
 577 027e FFF7FEFF 		bl	HAL_GPIO_Init
 578              	.LVL24:
ARM GAS  /tmp/ccn407UR.s 			page 21


 564:Core/Src/main.c **** 
 565:Core/Src/main.c ****   /*Configure GPIO pin : GYRO_INT2_Pin */
 566:Core/Src/main.c ****   GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 579              		.loc 1 566 3 view .LVU240
 580              		.loc 1 566 23 is_stmt 0 view .LVU241
 581 0282 4FF48073 		mov	r3, #256
 582 0286 0793     		str	r3, [sp, #28]
 567:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 583              		.loc 1 567 3 is_stmt 1 view .LVU242
 584              		.loc 1 567 24 is_stmt 0 view .LVU243
 585 0288 4FF49013 		mov	r3, #1179648
 586 028c 0893     		str	r3, [sp, #32]
 568:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 587              		.loc 1 568 3 is_stmt 1 view .LVU244
 588              		.loc 1 568 24 is_stmt 0 view .LVU245
 589 028e 0994     		str	r4, [sp, #36]
 569:Core/Src/main.c ****   HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 590              		.loc 1 569 3 is_stmt 1 view .LVU246
 591 0290 07A9     		add	r1, sp, #28
 592 0292 4846     		mov	r0, r9
 593 0294 FFF7FEFF 		bl	HAL_GPIO_Init
 594              	.LVL25:
 570:Core/Src/main.c **** 
 571:Core/Src/main.c ****   /*Configure GPIO pin : XL_INT_Pin */
 572:Core/Src/main.c ****   GPIO_InitStruct.Pin = XL_INT_Pin;
 595              		.loc 1 572 3 view .LVU247
 596              		.loc 1 572 23 is_stmt 0 view .LVU248
 597 0298 0795     		str	r5, [sp, #28]
 573:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 598              		.loc 1 573 3 is_stmt 1 view .LVU249
 599              		.loc 1 573 24 is_stmt 0 view .LVU250
 600 029a 4FF49013 		mov	r3, #1179648
 601 029e 0893     		str	r3, [sp, #32]
 574:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 602              		.loc 1 574 3 is_stmt 1 view .LVU251
 603              		.loc 1 574 24 is_stmt 0 view .LVU252
 604 02a0 0994     		str	r4, [sp, #36]
 575:Core/Src/main.c ****   HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 605              		.loc 1 575 3 is_stmt 1 view .LVU253
 606 02a2 07A9     		add	r1, sp, #28
 607 02a4 4046     		mov	r0, r8
 608 02a6 FFF7FEFF 		bl	HAL_GPIO_Init
 609              	.LVL26:
 576:Core/Src/main.c **** 
 577:Core/Src/main.c **** }
 610              		.loc 1 577 1 is_stmt 0 view .LVU254
 611 02aa 0DB0     		add	sp, sp, #52
 612              	.LCFI2:
 613              		.cfi_def_cfa_offset 36
 614              		@ sp needed
 615 02ac BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 616              	.L4:
 617              		.align	2
 618              	.L3:
 619 02b0 00100240 		.word	1073876992
 620 02b4 00100048 		.word	1207963648
 621 02b8 00040048 		.word	1207960576
ARM GAS  /tmp/ccn407UR.s 			page 22


 622 02bc 00080048 		.word	1207961600
 623 02c0 000C0048 		.word	1207962624
 624              		.cfi_endproc
 625              	.LFE208:
 627              		.section	.text.MX_DMA_Init,"ax",%progbits
 628              		.align	1
 629              		.syntax unified
 630              		.thumb
 631              		.thumb_func
 632              		.fpu fpv4-sp-d16
 634              	MX_DMA_Init:
 635              	.LFB207:
 360:Core/Src/main.c **** 
 636              		.loc 1 360 1 is_stmt 1 view -0
 637              		.cfi_startproc
 638              		@ args = 0, pretend = 0, frame = 8
 639              		@ frame_needed = 0, uses_anonymous_args = 0
 640 0000 00B5     		push	{lr}
 641              	.LCFI3:
 642              		.cfi_def_cfa_offset 4
 643              		.cfi_offset 14, -4
 644 0002 83B0     		sub	sp, sp, #12
 645              	.LCFI4:
 646              		.cfi_def_cfa_offset 16
 363:Core/Src/main.c **** 
 647              		.loc 1 363 3 view .LVU256
 648              	.LBB18:
 363:Core/Src/main.c **** 
 649              		.loc 1 363 3 view .LVU257
 363:Core/Src/main.c **** 
 650              		.loc 1 363 3 view .LVU258
 651 0004 0A4B     		ldr	r3, .L7
 652 0006 9A6C     		ldr	r2, [r3, #72]
 653 0008 42F00102 		orr	r2, r2, #1
 654 000c 9A64     		str	r2, [r3, #72]
 363:Core/Src/main.c **** 
 655              		.loc 1 363 3 view .LVU259
 656 000e 9B6C     		ldr	r3, [r3, #72]
 657 0010 03F00103 		and	r3, r3, #1
 658 0014 0193     		str	r3, [sp, #4]
 363:Core/Src/main.c **** 
 659              		.loc 1 363 3 view .LVU260
 660 0016 019B     		ldr	r3, [sp, #4]
 661              	.LBE18:
 363:Core/Src/main.c **** 
 662              		.loc 1 363 3 view .LVU261
 367:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 663              		.loc 1 367 3 view .LVU262
 664 0018 0022     		movs	r2, #0
 665 001a 1146     		mov	r1, r2
 666 001c 0D20     		movs	r0, #13
 667 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 668              	.LVL27:
 368:Core/Src/main.c **** 
 669              		.loc 1 368 3 view .LVU263
 670 0022 0D20     		movs	r0, #13
 671 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /tmp/ccn407UR.s 			page 23


 672              	.LVL28:
 370:Core/Src/main.c **** 
 673              		.loc 1 370 1 is_stmt 0 view .LVU264
 674 0028 03B0     		add	sp, sp, #12
 675              	.LCFI5:
 676              		.cfi_def_cfa_offset 4
 677              		@ sp needed
 678 002a 5DF804FB 		ldr	pc, [sp], #4
 679              	.L8:
 680 002e 00BF     		.align	2
 681              	.L7:
 682 0030 00100240 		.word	1073876992
 683              		.cfi_endproc
 684              	.LFE207:
 686              		.section	.text.midi_task,"ax",%progbits
 687              		.align	1
 688              		.global	midi_task
 689              		.syntax unified
 690              		.thumb
 691              		.thumb_func
 692              		.fpu fpv4-sp-d16
 694              	midi_task:
 695              	.LFB209:
 578:Core/Src/main.c **** 
 579:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 580:Core/Src/main.c **** 
 581:Core/Src/main.c **** void midi_task(void)
 582:Core/Src/main.c **** {
 696              		.loc 1 582 1 is_stmt 1 view -0
 697              		.cfi_startproc
 698              		@ args = 0, pretend = 0, frame = 16
 699              		@ frame_needed = 0, uses_anonymous_args = 0
 700 0000 30B5     		push	{r4, r5, lr}
 701              	.LCFI6:
 702              		.cfi_def_cfa_offset 12
 703              		.cfi_offset 4, -12
 704              		.cfi_offset 5, -8
 705              		.cfi_offset 14, -4
 706 0002 85B0     		sub	sp, sp, #20
 707              	.LCFI7:
 708              		.cfi_def_cfa_offset 32
 583:Core/Src/main.c ****   static uint32_t start_ms = 0;
 709              		.loc 1 583 3 view .LVU266
 584:Core/Src/main.c **** 
 585:Core/Src/main.c ****   uint8_t const cable_num = 0; // MIDI jack associated with USB endpoint
 710              		.loc 1 585 3 view .LVU267
 711              	.LVL29:
 586:Core/Src/main.c ****   uint8_t const channel   = 0; // 0 for channel 1
 712              		.loc 1 586 3 view .LVU268
 587:Core/Src/main.c **** 
 588:Core/Src/main.c ****   // The MIDI interface always creates input and output port/jack descriptors
 589:Core/Src/main.c ****   // regardless of these being used or not. Therefore incoming traffic should be read
 590:Core/Src/main.c ****   // (possibly just discarded) to avoid the sender blocking in IO
 591:Core/Src/main.c ****   uint8_t packet[4];
 713              		.loc 1 591 3 view .LVU269
 592:Core/Src/main.c ****   while ( tud_midi_available() ) tud_midi_packet_read(packet);
 714              		.loc 1 592 3 view .LVU270
ARM GAS  /tmp/ccn407UR.s 			page 24


 715              		.loc 1 592 9 is_stmt 0 view .LVU271
 716 0004 03E0     		b	.L10
 717              	.L11:
 718              		.loc 1 592 34 is_stmt 1 view .LVU272
 719              	.LVL30:
 720              	.LBB19:
 721              	.LBI19:
 722              		.file 2 "tinyusb/src/class/midi/midi_device.h"
   1:tinyusb/src/class/midi/midi_device.h **** /*
   2:tinyusb/src/class/midi/midi_device.h ****  * The MIT License (MIT)
   3:tinyusb/src/class/midi/midi_device.h ****  *
   4:tinyusb/src/class/midi/midi_device.h ****  * Copyright (c) 2019 Ha Thach (tinyusb.org)
   5:tinyusb/src/class/midi/midi_device.h ****  *
   6:tinyusb/src/class/midi/midi_device.h ****  * Permission is hereby granted, free of charge, to any person obtaining a copy
   7:tinyusb/src/class/midi/midi_device.h ****  * of this software and associated documentation files (the "Software"), to deal
   8:tinyusb/src/class/midi/midi_device.h ****  * in the Software without restriction, including without limitation the rights
   9:tinyusb/src/class/midi/midi_device.h ****  * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  10:tinyusb/src/class/midi/midi_device.h ****  * copies of the Software, and to permit persons to whom the Software is
  11:tinyusb/src/class/midi/midi_device.h ****  * furnished to do so, subject to the following conditions:
  12:tinyusb/src/class/midi/midi_device.h ****  *
  13:tinyusb/src/class/midi/midi_device.h ****  * The above copyright notice and this permission notice shall be included in
  14:tinyusb/src/class/midi/midi_device.h ****  * all copies or substantial portions of the Software.
  15:tinyusb/src/class/midi/midi_device.h ****  *
  16:tinyusb/src/class/midi/midi_device.h ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17:tinyusb/src/class/midi/midi_device.h ****  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18:tinyusb/src/class/midi/midi_device.h ****  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  19:tinyusb/src/class/midi/midi_device.h ****  * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  20:tinyusb/src/class/midi/midi_device.h ****  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  21:tinyusb/src/class/midi/midi_device.h ****  * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  22:tinyusb/src/class/midi/midi_device.h ****  * THE SOFTWARE.
  23:tinyusb/src/class/midi/midi_device.h ****  *
  24:tinyusb/src/class/midi/midi_device.h ****  * This file is part of the TinyUSB stack.
  25:tinyusb/src/class/midi/midi_device.h ****  */
  26:tinyusb/src/class/midi/midi_device.h **** 
  27:tinyusb/src/class/midi/midi_device.h **** #ifndef _TUSB_MIDI_DEVICE_H_
  28:tinyusb/src/class/midi/midi_device.h **** #define _TUSB_MIDI_DEVICE_H_
  29:tinyusb/src/class/midi/midi_device.h **** 
  30:tinyusb/src/class/midi/midi_device.h **** #include "class/audio/audio.h"
  31:tinyusb/src/class/midi/midi_device.h **** #include "midi.h"
  32:tinyusb/src/class/midi/midi_device.h **** 
  33:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  34:tinyusb/src/class/midi/midi_device.h **** // Class Driver Configuration
  35:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  36:tinyusb/src/class/midi/midi_device.h **** 
  37:tinyusb/src/class/midi/midi_device.h **** #if !defined(CFG_TUD_MIDI_EP_BUFSIZE) && defined(CFG_TUD_MIDI_EPSIZE)
  38:tinyusb/src/class/midi/midi_device.h ****   #warning CFG_TUD_MIDI_EPSIZE is renamed to CFG_TUD_MIDI_EP_BUFSIZE, please update to use the new 
  39:tinyusb/src/class/midi/midi_device.h ****   #define CFG_TUD_MIDI_EP_BUFSIZE    CFG_TUD_MIDI_EPSIZE
  40:tinyusb/src/class/midi/midi_device.h **** #endif
  41:tinyusb/src/class/midi/midi_device.h **** 
  42:tinyusb/src/class/midi/midi_device.h **** #ifndef CFG_TUD_MIDI_EP_BUFSIZE
  43:tinyusb/src/class/midi/midi_device.h ****   #define CFG_TUD_MIDI_EP_BUFSIZE     (TUD_OPT_HIGH_SPEED ? 512 : 64)
  44:tinyusb/src/class/midi/midi_device.h **** #endif
  45:tinyusb/src/class/midi/midi_device.h **** 
  46:tinyusb/src/class/midi/midi_device.h **** #ifdef __cplusplus
  47:tinyusb/src/class/midi/midi_device.h ****  extern "C" {
  48:tinyusb/src/class/midi/midi_device.h **** #endif
  49:tinyusb/src/class/midi/midi_device.h **** 
ARM GAS  /tmp/ccn407UR.s 			page 25


  50:tinyusb/src/class/midi/midi_device.h **** /** \addtogroup MIDI_Serial Serial
  51:tinyusb/src/class/midi/midi_device.h ****  *  @{
  52:tinyusb/src/class/midi/midi_device.h ****  *  \defgroup   MIDI_Serial_Device Device
  53:tinyusb/src/class/midi/midi_device.h ****  *  @{ */
  54:tinyusb/src/class/midi/midi_device.h **** 
  55:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  56:tinyusb/src/class/midi/midi_device.h **** // Application API (Multiple Interfaces)
  57:tinyusb/src/class/midi/midi_device.h **** // CFG_TUD_MIDI > 1
  58:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  59:tinyusb/src/class/midi/midi_device.h **** 
  60:tinyusb/src/class/midi/midi_device.h **** // Check if midi interface is mounted
  61:tinyusb/src/class/midi/midi_device.h **** bool     tud_midi_n_mounted      (uint8_t itf);
  62:tinyusb/src/class/midi/midi_device.h **** 
  63:tinyusb/src/class/midi/midi_device.h **** // Get the number of bytes available for reading
  64:tinyusb/src/class/midi/midi_device.h **** uint32_t tud_midi_n_available    (uint8_t itf, uint8_t cable_num);
  65:tinyusb/src/class/midi/midi_device.h **** 
  66:tinyusb/src/class/midi/midi_device.h **** // Read byte stream              (legacy)
  67:tinyusb/src/class/midi/midi_device.h **** uint32_t tud_midi_n_stream_read  (uint8_t itf, uint8_t cable_num, void* buffer, uint32_t bufsize);
  68:tinyusb/src/class/midi/midi_device.h **** 
  69:tinyusb/src/class/midi/midi_device.h **** // Write byte Stream             (legacy)
  70:tinyusb/src/class/midi/midi_device.h **** uint32_t tud_midi_n_stream_write (uint8_t itf, uint8_t cable_num, uint8_t const* buffer, uint32_t b
  71:tinyusb/src/class/midi/midi_device.h **** 
  72:tinyusb/src/class/midi/midi_device.h **** // Read event packet             (4 bytes)
  73:tinyusb/src/class/midi/midi_device.h **** bool     tud_midi_n_packet_read  (uint8_t itf, uint8_t packet[4]);
  74:tinyusb/src/class/midi/midi_device.h **** 
  75:tinyusb/src/class/midi/midi_device.h **** // Write event packet            (4 bytes)
  76:tinyusb/src/class/midi/midi_device.h **** bool     tud_midi_n_packet_write (uint8_t itf, uint8_t const packet[4]);
  77:tinyusb/src/class/midi/midi_device.h **** 
  78:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  79:tinyusb/src/class/midi/midi_device.h **** // Application API (Single Interface)
  80:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  81:tinyusb/src/class/midi/midi_device.h **** static inline bool     tud_midi_mounted      (void);
  82:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_available    (void);
  83:tinyusb/src/class/midi/midi_device.h **** 
  84:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_read  (void* buffer, uint32_t bufsize);
  85:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_write (uint8_t cable_num, uint8_t const* buffer, uint32_t bu
  86:tinyusb/src/class/midi/midi_device.h **** 
  87:tinyusb/src/class/midi/midi_device.h **** static inline bool     tud_midi_packet_read  (uint8_t packet[4]);
  88:tinyusb/src/class/midi/midi_device.h **** static inline bool     tud_midi_packet_write (uint8_t const packet[4]);
  89:tinyusb/src/class/midi/midi_device.h **** 
  90:tinyusb/src/class/midi/midi_device.h **** //------------- Deprecated API name  -------------//
  91:tinyusb/src/class/midi/midi_device.h **** // TODO remove after 0.10.0 release
  92:tinyusb/src/class/midi/midi_device.h **** 
  93:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_read() is renamed to tud_midi_stream_read()")
  94:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_read (void* buffer, uint32_t bufsize)
  95:tinyusb/src/class/midi/midi_device.h **** {
  96:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_stream_read(buffer, bufsize);
  97:tinyusb/src/class/midi/midi_device.h **** }
  98:tinyusb/src/class/midi/midi_device.h **** 
  99:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_write() is renamed to tud_midi_stream_write()")
 100:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_write(uint8_t cable_num, uint8_t const* buffer, uint32_t bufsize)
 101:tinyusb/src/class/midi/midi_device.h **** {
 102:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_stream_write(cable_num, buffer, bufsize);
 103:tinyusb/src/class/midi/midi_device.h **** }
 104:tinyusb/src/class/midi/midi_device.h **** 
 105:tinyusb/src/class/midi/midi_device.h **** 
 106:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_send() is renamed to tud_midi_packet_write()")
ARM GAS  /tmp/ccn407UR.s 			page 26


 107:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_send(uint8_t packet[4])
 108:tinyusb/src/class/midi/midi_device.h **** {
 109:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_packet_write(packet);
 110:tinyusb/src/class/midi/midi_device.h **** }
 111:tinyusb/src/class/midi/midi_device.h **** 
 112:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_receive() is renamed to tud_midi_packet_read()")
 113:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_receive(uint8_t packet[4])
 114:tinyusb/src/class/midi/midi_device.h **** {
 115:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_packet_read(packet);
 116:tinyusb/src/class/midi/midi_device.h **** }
 117:tinyusb/src/class/midi/midi_device.h **** 
 118:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 119:tinyusb/src/class/midi/midi_device.h **** // Application Callback API (weak is optional)
 120:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 121:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_WEAK void tud_midi_rx_cb(uint8_t itf);
 122:tinyusb/src/class/midi/midi_device.h **** 
 123:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 124:tinyusb/src/class/midi/midi_device.h **** // Inline Functions
 125:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 126:tinyusb/src/class/midi/midi_device.h **** 
 127:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_mounted (void)
 128:tinyusb/src/class/midi/midi_device.h **** {
 129:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_mounted(0);
 130:tinyusb/src/class/midi/midi_device.h **** }
 131:tinyusb/src/class/midi/midi_device.h **** 
 132:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_available (void)
 133:tinyusb/src/class/midi/midi_device.h **** {
 134:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_available(0, 0);
 135:tinyusb/src/class/midi/midi_device.h **** }
 136:tinyusb/src/class/midi/midi_device.h **** 
 137:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_read (void* buffer, uint32_t bufsize)
 138:tinyusb/src/class/midi/midi_device.h **** {
 139:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_stream_read(0, 0, buffer, bufsize);
 140:tinyusb/src/class/midi/midi_device.h **** }
 141:tinyusb/src/class/midi/midi_device.h **** 
 142:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_write (uint8_t cable_num, uint8_t const* buffer, uint32_t bu
 143:tinyusb/src/class/midi/midi_device.h **** {
 144:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_stream_write(0, cable_num, buffer, bufsize);
 145:tinyusb/src/class/midi/midi_device.h **** }
 146:tinyusb/src/class/midi/midi_device.h **** 
 147:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_packet_read (uint8_t packet[4])
 723              		.loc 2 147 20 view .LVU273
 724              	.LBB20:
 148:tinyusb/src/class/midi/midi_device.h **** {
 149:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_packet_read(0, packet);
 725              		.loc 2 149 3 view .LVU274
 726              		.loc 2 149 10 is_stmt 0 view .LVU275
 727 0006 03A9     		add	r1, sp, #12
 728              	.LVL31:
 729              		.loc 2 149 10 view .LVU276
 730 0008 0020     		movs	r0, #0
 731 000a FFF7FEFF 		bl	tud_midi_n_packet_read
 732              	.LVL32:
 733              	.L10:
 734              		.loc 2 149 10 view .LVU277
 735              	.LBE20:
 736              	.LBE19:
ARM GAS  /tmp/ccn407UR.s 			page 27


 737              		.loc 1 592 9 is_stmt 1 discriminator 1 view .LVU278
 738              	.LBB21:
 739              	.LBI21:
 132:tinyusb/src/class/midi/midi_device.h **** {
 740              		.loc 2 132 24 discriminator 1 view .LVU279
 741              	.LBB22:
 134:tinyusb/src/class/midi/midi_device.h **** }
 742              		.loc 2 134 3 discriminator 1 view .LVU280
 134:tinyusb/src/class/midi/midi_device.h **** }
 743              		.loc 2 134 10 is_stmt 0 discriminator 1 view .LVU281
 744 000e 0021     		movs	r1, #0
 745 0010 0846     		mov	r0, r1
 746 0012 FFF7FEFF 		bl	tud_midi_n_available
 747              	.LVL33:
 748              	.LBE22:
 749              	.LBE21:
 750              		.loc 1 592 9 discriminator 1 view .LVU282
 751 0016 0028     		cmp	r0, #0
 752 0018 F5D1     		bne	.L11
 593:Core/Src/main.c **** 
 594:Core/Src/main.c ****   // send note periodically
 595:Core/Src/main.c ****   /* CONSIDER USING DELAY WITH SYSTICK HANDLER*/
 596:Core/Src/main.c ****   
 597:Core/Src/main.c ****   /*BELOW IS OLD IMPLEMENTATION USING INTERRUPT*/
 598:Core/Src/main.c ****   /*
 599:Core/Src/main.c ****   if (board_millis() - start_ms < 286) return; // not enough time
 600:Core/Src/main.c ****   start_ms += 286;
 601:Core/Src/main.c ****   */
 602:Core/Src/main.c **** 
 603:Core/Src/main.c ****   // Previous positions in the note sequence.
 604:Core/Src/main.c ****   int previous = (int) (note_pos - 1);
 753              		.loc 1 604 3 is_stmt 1 view .LVU283
 754              		.loc 1 604 34 is_stmt 0 view .LVU284
 755 001a 174B     		ldr	r3, .L17
 756 001c 1B68     		ldr	r3, [r3]
 757              	.LVL34:
 605:Core/Src/main.c **** 
 606:Core/Src/main.c ****   // If we currently are at position 0, set the
 607:Core/Src/main.c ****   // previous position to the last note in the sequence.
 608:Core/Src/main.c ****   if (previous < 0) previous = sizeof(note_sequence) - 1;
 758              		.loc 1 608 3 is_stmt 1 view .LVU285
 759              		.loc 1 608 6 is_stmt 0 view .LVU286
 760 001e 5D1E     		subs	r5, r3, #1
 761              	.LVL35:
 762              		.loc 1 608 6 view .LVU287
 763 0020 28D4     		bmi	.L16
 764              	.LVL36:
 765              	.L12:
 609:Core/Src/main.c **** 
 610:Core/Src/main.c ****   // Send Note On for current position at full velocity (127) on channel 1.
 611:Core/Src/main.c ****   uint8_t note_on[3] = { 0x90 | channel, note_sequence[note_pos], 127 };
 766              		.loc 1 611 3 is_stmt 1 view .LVU288
 767              		.loc 1 611 11 is_stmt 0 view .LVU289
 768 0022 9022     		movs	r2, #144
 769 0024 8DF80820 		strb	r2, [sp, #8]
 770              		.loc 1 611 55 view .LVU290
 771 0028 144C     		ldr	r4, .L17+4
ARM GAS  /tmp/ccn407UR.s 			page 28


 772 002a E35C     		ldrb	r3, [r4, r3]	@ zero_extendqisi2
 773              		.loc 1 611 11 view .LVU291
 774 002c 8DF80930 		strb	r3, [sp, #9]
 775 0030 7F23     		movs	r3, #127
 776 0032 8DF80A30 		strb	r3, [sp, #10]
 612:Core/Src/main.c ****   tud_midi_stream_write(cable_num, note_on, 3);
 777              		.loc 1 612 3 is_stmt 1 view .LVU292
 778              	.LVL37:
 779              	.LBB23:
 780              	.LBI23:
 142:tinyusb/src/class/midi/midi_device.h **** {
 781              		.loc 2 142 24 view .LVU293
 782              	.LBB24:
 144:tinyusb/src/class/midi/midi_device.h **** }
 783              		.loc 2 144 3 view .LVU294
 144:tinyusb/src/class/midi/midi_device.h **** }
 784              		.loc 2 144 10 is_stmt 0 view .LVU295
 785 0036 0323     		movs	r3, #3
 786 0038 02AA     		add	r2, sp, #8
 787              	.LVL38:
 144:tinyusb/src/class/midi/midi_device.h **** }
 788              		.loc 2 144 10 view .LVU296
 789 003a 0021     		movs	r1, #0
 790 003c 0846     		mov	r0, r1
 791 003e FFF7FEFF 		bl	tud_midi_n_stream_write
 792              	.LVL39:
 144:tinyusb/src/class/midi/midi_device.h **** }
 793              		.loc 2 144 10 view .LVU297
 794              	.LBE24:
 795              	.LBE23:
 613:Core/Src/main.c **** 
 614:Core/Src/main.c ****   // Send Note Off for previous note.
 615:Core/Src/main.c ****   uint8_t note_off[3] = { 0x80 | channel, note_sequence[previous], 0};
 796              		.loc 1 615 3 is_stmt 1 view .LVU298
 797              		.loc 1 615 11 is_stmt 0 view .LVU299
 798 0042 8023     		movs	r3, #128
 799 0044 8DF80430 		strb	r3, [sp, #4]
 800              		.loc 1 615 56 view .LVU300
 801 0048 635D     		ldrb	r3, [r4, r5]	@ zero_extendqisi2
 802              		.loc 1 615 11 view .LVU301
 803 004a 8DF80530 		strb	r3, [sp, #5]
 804 004e 0020     		movs	r0, #0
 805 0050 8DF80600 		strb	r0, [sp, #6]
 616:Core/Src/main.c ****   tud_midi_stream_write(cable_num, note_off, 3);
 806              		.loc 1 616 3 is_stmt 1 view .LVU302
 807              	.LVL40:
 808              	.LBB25:
 809              	.LBI25:
 142:tinyusb/src/class/midi/midi_device.h **** {
 810              		.loc 2 142 24 view .LVU303
 811              	.LBB26:
 144:tinyusb/src/class/midi/midi_device.h **** }
 812              		.loc 2 144 3 view .LVU304
 144:tinyusb/src/class/midi/midi_device.h **** }
 813              		.loc 2 144 10 is_stmt 0 view .LVU305
 814 0054 0323     		movs	r3, #3
 815 0056 01AA     		add	r2, sp, #4
ARM GAS  /tmp/ccn407UR.s 			page 29


 816              	.LVL41:
 144:tinyusb/src/class/midi/midi_device.h **** }
 817              		.loc 2 144 10 view .LVU306
 818 0058 0146     		mov	r1, r0
 819 005a FFF7FEFF 		bl	tud_midi_n_stream_write
 820              	.LVL42:
 144:tinyusb/src/class/midi/midi_device.h **** }
 821              		.loc 2 144 10 view .LVU307
 822              	.LBE26:
 823              	.LBE25:
 617:Core/Src/main.c **** 
 618:Core/Src/main.c ****   // Increment position
 619:Core/Src/main.c ****   note_pos++;
 824              		.loc 1 619 3 is_stmt 1 view .LVU308
 825              		.loc 1 619 11 is_stmt 0 view .LVU309
 826 005e 064A     		ldr	r2, .L17
 827 0060 1368     		ldr	r3, [r2]
 828 0062 0133     		adds	r3, r3, #1
 829 0064 1360     		str	r3, [r2]
 620:Core/Src/main.c **** 
 621:Core/Src/main.c ****   // If we are at the end of the sequence, start over.
 622:Core/Src/main.c ****   if (note_pos >= sizeof(note_sequence)) note_pos = 0;
 830              		.loc 1 622 3 is_stmt 1 view .LVU310
 831              		.loc 1 622 6 is_stmt 0 view .LVU311
 832 0066 3F2B     		cmp	r3, #63
 833 0068 02D9     		bls	.L9
 834              		.loc 1 622 42 is_stmt 1 discriminator 1 view .LVU312
 835              		.loc 1 622 51 is_stmt 0 discriminator 1 view .LVU313
 836 006a 1346     		mov	r3, r2
 837 006c 0022     		movs	r2, #0
 838 006e 1A60     		str	r2, [r3]
 839              	.L9:
 623:Core/Src/main.c **** }
 840              		.loc 1 623 1 view .LVU314
 841 0070 05B0     		add	sp, sp, #20
 842              	.LCFI8:
 843              		.cfi_remember_state
 844              		.cfi_def_cfa_offset 12
 845              		@ sp needed
 846 0072 30BD     		pop	{r4, r5, pc}
 847              	.LVL43:
 848              	.L16:
 849              	.LCFI9:
 850              		.cfi_restore_state
 608:Core/Src/main.c **** 
 851              		.loc 1 608 30 view .LVU315
 852 0074 3F25     		movs	r5, #63
 853              	.LVL44:
 608:Core/Src/main.c **** 
 854              		.loc 1 608 30 view .LVU316
 855 0076 D4E7     		b	.L12
 856              	.L18:
 857              		.align	2
 858              	.L17:
 859 0078 00000000 		.word	.LANCHOR0
 860 007c 00000000 		.word	.LANCHOR1
 861              		.cfi_endproc
ARM GAS  /tmp/ccn407UR.s 			page 30


 862              	.LFE209:
 864              		.section	.text.Error_Handler,"ax",%progbits
 865              		.align	1
 866              		.global	Error_Handler
 867              		.syntax unified
 868              		.thumb
 869              		.thumb_func
 870              		.fpu fpv4-sp-d16
 872              	Error_Handler:
 873              	.LFB210:
 624:Core/Src/main.c **** 
 625:Core/Src/main.c **** /* USER CODE END 4 */
 626:Core/Src/main.c **** 
 627:Core/Src/main.c **** /**
 628:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 629:Core/Src/main.c ****   * @retval None
 630:Core/Src/main.c ****   */
 631:Core/Src/main.c **** void Error_Handler(void)
 632:Core/Src/main.c **** {
 874              		.loc 1 632 1 is_stmt 1 view -0
 875              		.cfi_startproc
 876              		@ Volatile: function does not return.
 877              		@ args = 0, pretend = 0, frame = 0
 878              		@ frame_needed = 0, uses_anonymous_args = 0
 879              		@ link register save eliminated.
 633:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 634:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 635:Core/Src/main.c ****   __disable_irq();
 880              		.loc 1 635 3 view .LVU318
 881              	.LBB27:
 882              	.LBI27:
 883              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
ARM GAS  /tmp/ccn407UR.s 			page 31


  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
ARM GAS  /tmp/ccn407UR.s 			page 32


  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
ARM GAS  /tmp/ccn407UR.s 			page 33


 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
ARM GAS  /tmp/ccn407UR.s 			page 34


 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 884              		.loc 3 207 27 view .LVU319
 885              	.LBB28:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 886              		.loc 3 209 3 view .LVU320
 887              		.syntax unified
 888              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 889 0000 72B6     		cpsid i
 890              	@ 0 "" 2
 891              		.thumb
 892              		.syntax unified
 893              	.L20:
 894              	.LBE28:
 895              	.LBE27:
 636:Core/Src/main.c ****   while (1)
 896              		.loc 1 636 3 discriminator 1 view .LVU321
 637:Core/Src/main.c ****   {
 638:Core/Src/main.c ****   }
 897              		.loc 1 638 3 discriminator 1 view .LVU322
 636:Core/Src/main.c ****   while (1)
 898              		.loc 1 636 9 discriminator 1 view .LVU323
 899 0002 FEE7     		b	.L20
 900              		.cfi_endproc
 901              	.LFE210:
 903              		.section	.text.MX_SPI1_Init,"ax",%progbits
 904              		.align	1
 905              		.syntax unified
 906              		.thumb
 907              		.thumb_func
 908              		.fpu fpv4-sp-d16
 910              	MX_SPI1_Init:
 911              	.LFB205:
 287:Core/Src/main.c **** 
 912              		.loc 1 287 1 view -0
 913              		.cfi_startproc
 914              		@ args = 0, pretend = 0, frame = 0
 915              		@ frame_needed = 0, uses_anonymous_args = 0
 916 0000 08B5     		push	{r3, lr}
 917              	.LCFI10:
 918              		.cfi_def_cfa_offset 8
 919              		.cfi_offset 3, -8
 920              		.cfi_offset 14, -4
 297:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 921              		.loc 1 297 3 view .LVU325
 297:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 922              		.loc 1 297 18 is_stmt 0 view .LVU326
ARM GAS  /tmp/ccn407UR.s 			page 35


 923 0002 0F48     		ldr	r0, .L25
 924 0004 0F4B     		ldr	r3, .L25+4
 925 0006 0360     		str	r3, [r0]
 298:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 926              		.loc 1 298 3 is_stmt 1 view .LVU327
 298:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 927              		.loc 1 298 19 is_stmt 0 view .LVU328
 928 0008 4FF48273 		mov	r3, #260
 929 000c 4360     		str	r3, [r0, #4]
 299:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 930              		.loc 1 299 3 is_stmt 1 view .LVU329
 299:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 931              		.loc 1 299 24 is_stmt 0 view .LVU330
 932 000e 0023     		movs	r3, #0
 933 0010 8360     		str	r3, [r0, #8]
 300:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 934              		.loc 1 300 3 is_stmt 1 view .LVU331
 300:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 935              		.loc 1 300 23 is_stmt 0 view .LVU332
 936 0012 4FF4E062 		mov	r2, #1792
 937 0016 C260     		str	r2, [r0, #12]
 301:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 938              		.loc 1 301 3 is_stmt 1 view .LVU333
 301:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 939              		.loc 1 301 26 is_stmt 0 view .LVU334
 940 0018 0361     		str	r3, [r0, #16]
 302:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 941              		.loc 1 302 3 is_stmt 1 view .LVU335
 302:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 942              		.loc 1 302 23 is_stmt 0 view .LVU336
 943 001a 4361     		str	r3, [r0, #20]
 303:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 944              		.loc 1 303 3 is_stmt 1 view .LVU337
 303:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 945              		.loc 1 303 18 is_stmt 0 view .LVU338
 946 001c 4FF40072 		mov	r2, #512
 947 0020 8261     		str	r2, [r0, #24]
 304:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 948              		.loc 1 304 3 is_stmt 1 view .LVU339
 304:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 949              		.loc 1 304 32 is_stmt 0 view .LVU340
 950 0022 C361     		str	r3, [r0, #28]
 305:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 951              		.loc 1 305 3 is_stmt 1 view .LVU341
 305:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 952              		.loc 1 305 23 is_stmt 0 view .LVU342
 953 0024 0362     		str	r3, [r0, #32]
 306:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 954              		.loc 1 306 3 is_stmt 1 view .LVU343
 306:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 955              		.loc 1 306 21 is_stmt 0 view .LVU344
 956 0026 4362     		str	r3, [r0, #36]
 307:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 957              		.loc 1 307 3 is_stmt 1 view .LVU345
 307:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 958              		.loc 1 307 29 is_stmt 0 view .LVU346
 959 0028 8362     		str	r3, [r0, #40]
ARM GAS  /tmp/ccn407UR.s 			page 36


 308:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 960              		.loc 1 308 3 is_stmt 1 view .LVU347
 308:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 961              		.loc 1 308 28 is_stmt 0 view .LVU348
 962 002a 0722     		movs	r2, #7
 963 002c C262     		str	r2, [r0, #44]
 309:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 964              		.loc 1 309 3 is_stmt 1 view .LVU349
 309:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 965              		.loc 1 309 24 is_stmt 0 view .LVU350
 966 002e 0363     		str	r3, [r0, #48]
 310:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 967              		.loc 1 310 3 is_stmt 1 view .LVU351
 310:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 968              		.loc 1 310 23 is_stmt 0 view .LVU352
 969 0030 0823     		movs	r3, #8
 970 0032 4363     		str	r3, [r0, #52]
 311:Core/Src/main.c ****   {
 971              		.loc 1 311 3 is_stmt 1 view .LVU353
 311:Core/Src/main.c ****   {
 972              		.loc 1 311 7 is_stmt 0 view .LVU354
 973 0034 FFF7FEFF 		bl	HAL_SPI_Init
 974              	.LVL45:
 311:Core/Src/main.c ****   {
 975              		.loc 1 311 6 view .LVU355
 976 0038 00B9     		cbnz	r0, .L24
 319:Core/Src/main.c **** 
 977              		.loc 1 319 1 view .LVU356
 978 003a 08BD     		pop	{r3, pc}
 979              	.L24:
 313:Core/Src/main.c ****   }
 980              		.loc 1 313 5 is_stmt 1 view .LVU357
 981 003c FFF7FEFF 		bl	Error_Handler
 982              	.LVL46:
 983              	.L26:
 984              		.align	2
 985              	.L25:
 986 0040 00000000 		.word	.LANCHOR2
 987 0044 00300140 		.word	1073819648
 988              		.cfi_endproc
 989              	.LFE205:
 991              		.section	.text.MX_I2C1_Init,"ax",%progbits
 992              		.align	1
 993              		.syntax unified
 994              		.thumb
 995              		.thumb_func
 996              		.fpu fpv4-sp-d16
 998              	MX_I2C1_Init:
 999              	.LFB204:
 239:Core/Src/main.c **** 
 1000              		.loc 1 239 1 view -0
 1001              		.cfi_startproc
 1002              		@ args = 0, pretend = 0, frame = 0
 1003              		@ frame_needed = 0, uses_anonymous_args = 0
 1004 0000 08B5     		push	{r3, lr}
 1005              	.LCFI11:
 1006              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccn407UR.s 			page 37


 1007              		.cfi_offset 3, -8
 1008              		.cfi_offset 14, -4
 248:Core/Src/main.c ****   hi2c1.Init.Timing = 0x10909CEC;
 1009              		.loc 1 248 3 view .LVU359
 248:Core/Src/main.c ****   hi2c1.Init.Timing = 0x10909CEC;
 1010              		.loc 1 248 18 is_stmt 0 view .LVU360
 1011 0002 1148     		ldr	r0, .L35
 1012 0004 114B     		ldr	r3, .L35+4
 1013 0006 0360     		str	r3, [r0]
 249:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1014              		.loc 1 249 3 is_stmt 1 view .LVU361
 249:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1015              		.loc 1 249 21 is_stmt 0 view .LVU362
 1016 0008 114B     		ldr	r3, .L35+8
 1017 000a 4360     		str	r3, [r0, #4]
 250:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1018              		.loc 1 250 3 is_stmt 1 view .LVU363
 250:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1019              		.loc 1 250 26 is_stmt 0 view .LVU364
 1020 000c 0023     		movs	r3, #0
 1021 000e 8360     		str	r3, [r0, #8]
 251:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1022              		.loc 1 251 3 is_stmt 1 view .LVU365
 251:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1023              		.loc 1 251 29 is_stmt 0 view .LVU366
 1024 0010 0122     		movs	r2, #1
 1025 0012 C260     		str	r2, [r0, #12]
 252:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1026              		.loc 1 252 3 is_stmt 1 view .LVU367
 252:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1027              		.loc 1 252 30 is_stmt 0 view .LVU368
 1028 0014 0361     		str	r3, [r0, #16]
 253:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1029              		.loc 1 253 3 is_stmt 1 view .LVU369
 253:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1030              		.loc 1 253 26 is_stmt 0 view .LVU370
 1031 0016 4361     		str	r3, [r0, #20]
 254:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1032              		.loc 1 254 3 is_stmt 1 view .LVU371
 254:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1033              		.loc 1 254 31 is_stmt 0 view .LVU372
 1034 0018 8361     		str	r3, [r0, #24]
 255:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1035              		.loc 1 255 3 is_stmt 1 view .LVU373
 255:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1036              		.loc 1 255 30 is_stmt 0 view .LVU374
 1037 001a C361     		str	r3, [r0, #28]
 256:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1038              		.loc 1 256 3 is_stmt 1 view .LVU375
 256:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1039              		.loc 1 256 28 is_stmt 0 view .LVU376
 1040 001c 0362     		str	r3, [r0, #32]
 257:Core/Src/main.c ****   {
 1041              		.loc 1 257 3 is_stmt 1 view .LVU377
 257:Core/Src/main.c ****   {
 1042              		.loc 1 257 7 is_stmt 0 view .LVU378
 1043 001e FFF7FEFF 		bl	HAL_I2C_Init
ARM GAS  /tmp/ccn407UR.s 			page 38


 1044              	.LVL47:
 257:Core/Src/main.c ****   {
 1045              		.loc 1 257 6 view .LVU379
 1046 0022 50B9     		cbnz	r0, .L32
 264:Core/Src/main.c ****   {
 1047              		.loc 1 264 3 is_stmt 1 view .LVU380
 264:Core/Src/main.c ****   {
 1048              		.loc 1 264 7 is_stmt 0 view .LVU381
 1049 0024 0021     		movs	r1, #0
 1050 0026 0848     		ldr	r0, .L35
 1051 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 1052              	.LVL48:
 264:Core/Src/main.c ****   {
 1053              		.loc 1 264 6 view .LVU382
 1054 002c 38B9     		cbnz	r0, .L33
 271:Core/Src/main.c ****   {
 1055              		.loc 1 271 3 is_stmt 1 view .LVU383
 271:Core/Src/main.c ****   {
 1056              		.loc 1 271 7 is_stmt 0 view .LVU384
 1057 002e 0021     		movs	r1, #0
 1058 0030 0548     		ldr	r0, .L35
 1059 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 1060              	.LVL49:
 271:Core/Src/main.c ****   {
 1061              		.loc 1 271 6 view .LVU385
 1062 0036 20B9     		cbnz	r0, .L34
 279:Core/Src/main.c **** 
 1063              		.loc 1 279 1 view .LVU386
 1064 0038 08BD     		pop	{r3, pc}
 1065              	.L32:
 259:Core/Src/main.c ****   }
 1066              		.loc 1 259 5 is_stmt 1 view .LVU387
 1067 003a FFF7FEFF 		bl	Error_Handler
 1068              	.LVL50:
 1069              	.L33:
 266:Core/Src/main.c ****   }
 1070              		.loc 1 266 5 view .LVU388
 1071 003e FFF7FEFF 		bl	Error_Handler
 1072              	.LVL51:
 1073              	.L34:
 273:Core/Src/main.c ****   }
 1074              		.loc 1 273 5 view .LVU389
 1075 0042 FFF7FEFF 		bl	Error_Handler
 1076              	.LVL52:
 1077              	.L36:
 1078 0046 00BF     		.align	2
 1079              	.L35:
 1080 0048 00000000 		.word	.LANCHOR3
 1081 004c 00540040 		.word	1073763328
 1082 0050 EC9C9010 		.word	277912812
 1083              		.cfi_endproc
 1084              	.LFE204:
 1086              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 1087              		.align	1
 1088              		.syntax unified
 1089              		.thumb
 1090              		.thumb_func
ARM GAS  /tmp/ccn407UR.s 			page 39


 1091              		.fpu fpv4-sp-d16
 1093              	MX_USB_OTG_FS_PCD_Init:
 1094              	.LFB206:
 327:Core/Src/main.c **** 
 1095              		.loc 1 327 1 view -0
 1096              		.cfi_startproc
 1097              		@ args = 0, pretend = 0, frame = 0
 1098              		@ frame_needed = 0, uses_anonymous_args = 0
 1099 0000 08B5     		push	{r3, lr}
 1100              	.LCFI12:
 1101              		.cfi_def_cfa_offset 8
 1102              		.cfi_offset 3, -8
 1103              		.cfi_offset 14, -4
 336:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 1104              		.loc 1 336 3 view .LVU391
 336:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 1105              		.loc 1 336 28 is_stmt 0 view .LVU392
 1106 0002 0B48     		ldr	r0, .L41
 1107 0004 4FF0A043 		mov	r3, #1342177280
 1108 0008 0360     		str	r3, [r0]
 337:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1109              		.loc 1 337 3 is_stmt 1 view .LVU393
 337:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1110              		.loc 1 337 38 is_stmt 0 view .LVU394
 1111 000a 0623     		movs	r3, #6
 1112 000c 4360     		str	r3, [r0, #4]
 338:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1113              		.loc 1 338 3 is_stmt 1 view .LVU395
 338:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1114              		.loc 1 338 30 is_stmt 0 view .LVU396
 1115 000e 0223     		movs	r3, #2
 1116 0010 C360     		str	r3, [r0, #12]
 339:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1117              		.loc 1 339 3 is_stmt 1 view .LVU397
 339:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1118              		.loc 1 339 35 is_stmt 0 view .LVU398
 1119 0012 8361     		str	r3, [r0, #24]
 340:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1120              		.loc 1 340 3 is_stmt 1 view .LVU399
 340:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1121              		.loc 1 340 35 is_stmt 0 view .LVU400
 1122 0014 0023     		movs	r3, #0
 1123 0016 C361     		str	r3, [r0, #28]
 341:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1124              		.loc 1 341 3 is_stmt 1 view .LVU401
 341:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1125              		.loc 1 341 41 is_stmt 0 view .LVU402
 1126 0018 0362     		str	r3, [r0, #32]
 342:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 1127              		.loc 1 342 3 is_stmt 1 view .LVU403
 342:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 1128              		.loc 1 342 35 is_stmt 0 view .LVU404
 1129 001a 4362     		str	r3, [r0, #36]
 343:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1130              		.loc 1 343 3 is_stmt 1 view .LVU405
 343:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1131              		.loc 1 343 48 is_stmt 0 view .LVU406
ARM GAS  /tmp/ccn407UR.s 			page 40


 1132 001c 8362     		str	r3, [r0, #40]
 344:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1133              		.loc 1 344 3 is_stmt 1 view .LVU407
 344:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1134              		.loc 1 344 42 is_stmt 0 view .LVU408
 1135 001e 0363     		str	r3, [r0, #48]
 345:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1136              		.loc 1 345 3 is_stmt 1 view .LVU409
 345:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1137              		.loc 1 345 44 is_stmt 0 view .LVU410
 1138 0020 C362     		str	r3, [r0, #44]
 346:Core/Src/main.c ****   {
 1139              		.loc 1 346 3 is_stmt 1 view .LVU411
 346:Core/Src/main.c ****   {
 1140              		.loc 1 346 7 is_stmt 0 view .LVU412
 1141 0022 FFF7FEFF 		bl	HAL_PCD_Init
 1142              	.LVL53:
 346:Core/Src/main.c ****   {
 1143              		.loc 1 346 6 view .LVU413
 1144 0026 00B9     		cbnz	r0, .L40
 354:Core/Src/main.c **** 
 1145              		.loc 1 354 1 view .LVU414
 1146 0028 08BD     		pop	{r3, pc}
 1147              	.L40:
 348:Core/Src/main.c ****   }
 1148              		.loc 1 348 5 is_stmt 1 view .LVU415
 1149 002a FFF7FEFF 		bl	Error_Handler
 1150              	.LVL54:
 1151              	.L42:
 1152 002e 00BF     		.align	2
 1153              	.L41:
 1154 0030 00000000 		.word	.LANCHOR4
 1155              		.cfi_endproc
 1156              	.LFE206:
 1158              		.section	.text.SystemClock_Config,"ax",%progbits
 1159              		.align	1
 1160              		.global	SystemClock_Config
 1161              		.syntax unified
 1162              		.thumb
 1163              		.thumb_func
 1164              		.fpu fpv4-sp-d16
 1166              	SystemClock_Config:
 1167              	.LFB203:
 188:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1168              		.loc 1 188 1 view -0
 1169              		.cfi_startproc
 1170              		@ args = 0, pretend = 0, frame = 88
 1171              		@ frame_needed = 0, uses_anonymous_args = 0
 1172 0000 00B5     		push	{lr}
 1173              	.LCFI13:
 1174              		.cfi_def_cfa_offset 4
 1175              		.cfi_offset 14, -4
 1176 0002 97B0     		sub	sp, sp, #92
 1177              	.LCFI14:
 1178              		.cfi_def_cfa_offset 96
 189:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1179              		.loc 1 189 3 view .LVU417
ARM GAS  /tmp/ccn407UR.s 			page 41


 189:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1180              		.loc 1 189 22 is_stmt 0 view .LVU418
 1181 0004 4422     		movs	r2, #68
 1182 0006 0021     		movs	r1, #0
 1183 0008 05A8     		add	r0, sp, #20
 1184 000a FFF7FEFF 		bl	memset
 1185              	.LVL55:
 190:Core/Src/main.c **** 
 1186              		.loc 1 190 3 is_stmt 1 view .LVU419
 190:Core/Src/main.c **** 
 1187              		.loc 1 190 22 is_stmt 0 view .LVU420
 1188 000e 0023     		movs	r3, #0
 1189 0010 0093     		str	r3, [sp]
 1190 0012 0193     		str	r3, [sp, #4]
 1191 0014 0293     		str	r3, [sp, #8]
 1192 0016 0393     		str	r3, [sp, #12]
 1193 0018 0493     		str	r3, [sp, #16]
 194:Core/Src/main.c ****   {
 1194              		.loc 1 194 3 is_stmt 1 view .LVU421
 194:Core/Src/main.c ****   {
 1195              		.loc 1 194 7 is_stmt 0 view .LVU422
 1196 001a 4FF40070 		mov	r0, #512
 1197 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 1198              	.LVL56:
 194:Core/Src/main.c ****   {
 1199              		.loc 1 194 6 view .LVU423
 1200 0022 28BB     		cbnz	r0, .L48
 202:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1201              		.loc 1 202 3 is_stmt 1 view .LVU424
 202:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1202              		.loc 1 202 36 is_stmt 0 view .LVU425
 1203 0024 1023     		movs	r3, #16
 1204 0026 0593     		str	r3, [sp, #20]
 203:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1205              		.loc 1 203 3 is_stmt 1 view .LVU426
 203:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1206              		.loc 1 203 30 is_stmt 0 view .LVU427
 1207 0028 0122     		movs	r2, #1
 1208 002a 0B92     		str	r2, [sp, #44]
 204:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1209              		.loc 1 204 3 is_stmt 1 view .LVU428
 204:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1210              		.loc 1 204 41 is_stmt 0 view .LVU429
 1211 002c 0023     		movs	r3, #0
 1212 002e 0C93     		str	r3, [sp, #48]
 205:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1213              		.loc 1 205 3 is_stmt 1 view .LVU430
 205:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1214              		.loc 1 205 35 is_stmt 0 view .LVU431
 1215 0030 6023     		movs	r3, #96
 1216 0032 0D93     		str	r3, [sp, #52]
 206:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1217              		.loc 1 206 3 is_stmt 1 view .LVU432
 206:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1218              		.loc 1 206 34 is_stmt 0 view .LVU433
 1219 0034 0223     		movs	r3, #2
 1220 0036 0F93     		str	r3, [sp, #60]
ARM GAS  /tmp/ccn407UR.s 			page 42


 207:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1221              		.loc 1 207 3 is_stmt 1 view .LVU434
 207:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1222              		.loc 1 207 35 is_stmt 0 view .LVU435
 1223 0038 1092     		str	r2, [sp, #64]
 208:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 1224              		.loc 1 208 3 is_stmt 1 view .LVU436
 208:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 1225              		.loc 1 208 30 is_stmt 0 view .LVU437
 1226 003a 1192     		str	r2, [sp, #68]
 209:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 1227              		.loc 1 209 3 is_stmt 1 view .LVU438
 209:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 1228              		.loc 1 209 30 is_stmt 0 view .LVU439
 1229 003c 2822     		movs	r2, #40
 1230 003e 1292     		str	r2, [sp, #72]
 210:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1231              		.loc 1 210 3 is_stmt 1 view .LVU440
 210:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1232              		.loc 1 210 30 is_stmt 0 view .LVU441
 1233 0040 0722     		movs	r2, #7
 1234 0042 1392     		str	r2, [sp, #76]
 211:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1235              		.loc 1 211 3 is_stmt 1 view .LVU442
 211:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1236              		.loc 1 211 30 is_stmt 0 view .LVU443
 1237 0044 1493     		str	r3, [sp, #80]
 212:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1238              		.loc 1 212 3 is_stmt 1 view .LVU444
 212:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1239              		.loc 1 212 30 is_stmt 0 view .LVU445
 1240 0046 1593     		str	r3, [sp, #84]
 213:Core/Src/main.c ****   {
 1241              		.loc 1 213 3 is_stmt 1 view .LVU446
 213:Core/Src/main.c ****   {
 1242              		.loc 1 213 7 is_stmt 0 view .LVU447
 1243 0048 05A8     		add	r0, sp, #20
 1244 004a FFF7FEFF 		bl	HAL_RCC_OscConfig
 1245              	.LVL57:
 213:Core/Src/main.c ****   {
 1246              		.loc 1 213 6 view .LVU448
 1247 004e 88B9     		cbnz	r0, .L49
 220:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1248              		.loc 1 220 3 is_stmt 1 view .LVU449
 220:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1249              		.loc 1 220 31 is_stmt 0 view .LVU450
 1250 0050 0F23     		movs	r3, #15
 1251 0052 0093     		str	r3, [sp]
 222:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1252              		.loc 1 222 3 is_stmt 1 view .LVU451
 222:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1253              		.loc 1 222 34 is_stmt 0 view .LVU452
 1254 0054 0323     		movs	r3, #3
 1255 0056 0193     		str	r3, [sp, #4]
 223:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1256              		.loc 1 223 3 is_stmt 1 view .LVU453
 223:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
ARM GAS  /tmp/ccn407UR.s 			page 43


 1257              		.loc 1 223 35 is_stmt 0 view .LVU454
 1258 0058 0023     		movs	r3, #0
 1259 005a 0293     		str	r3, [sp, #8]
 224:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1260              		.loc 1 224 3 is_stmt 1 view .LVU455
 224:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1261              		.loc 1 224 36 is_stmt 0 view .LVU456
 1262 005c 0393     		str	r3, [sp, #12]
 225:Core/Src/main.c **** 
 1263              		.loc 1 225 3 is_stmt 1 view .LVU457
 225:Core/Src/main.c **** 
 1264              		.loc 1 225 36 is_stmt 0 view .LVU458
 1265 005e 0493     		str	r3, [sp, #16]
 227:Core/Src/main.c ****   {
 1266              		.loc 1 227 3 is_stmt 1 view .LVU459
 227:Core/Src/main.c ****   {
 1267              		.loc 1 227 7 is_stmt 0 view .LVU460
 1268 0060 0421     		movs	r1, #4
 1269 0062 6846     		mov	r0, sp
 1270 0064 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1271              	.LVL58:
 227:Core/Src/main.c ****   {
 1272              		.loc 1 227 6 view .LVU461
 1273 0068 30B9     		cbnz	r0, .L50
 231:Core/Src/main.c **** 
 1274              		.loc 1 231 1 view .LVU462
 1275 006a 17B0     		add	sp, sp, #92
 1276              	.LCFI15:
 1277              		.cfi_remember_state
 1278              		.cfi_def_cfa_offset 4
 1279              		@ sp needed
 1280 006c 5DF804FB 		ldr	pc, [sp], #4
 1281              	.L48:
 1282              	.LCFI16:
 1283              		.cfi_restore_state
 196:Core/Src/main.c ****   }
 1284              		.loc 1 196 5 is_stmt 1 view .LVU463
 1285 0070 FFF7FEFF 		bl	Error_Handler
 1286              	.LVL59:
 1287              	.L49:
 215:Core/Src/main.c ****   }
 1288              		.loc 1 215 5 view .LVU464
 1289 0074 FFF7FEFF 		bl	Error_Handler
 1290              	.LVL60:
 1291              	.L50:
 229:Core/Src/main.c ****   }
 1292              		.loc 1 229 5 view .LVU465
 1293 0078 FFF7FEFF 		bl	Error_Handler
 1294              	.LVL61:
 1295              		.cfi_endproc
 1296              	.LFE203:
 1298              		.section	.text.main,"ax",%progbits
 1299              		.align	1
 1300              		.global	main
 1301              		.syntax unified
 1302              		.thumb
 1303              		.thumb_func
ARM GAS  /tmp/ccn407UR.s 			page 44


 1304              		.fpu fpv4-sp-d16
 1306              	main:
 1307              	.LFB202:
  99:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1308              		.loc 1 99 1 view -0
 1309              		.cfi_startproc
 1310              		@ args = 0, pretend = 0, frame = 0
 1311              		@ frame_needed = 0, uses_anonymous_args = 0
 1312 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1313              	.LCFI17:
 1314              		.cfi_def_cfa_offset 24
 1315              		.cfi_offset 4, -24
 1316              		.cfi_offset 5, -20
 1317              		.cfi_offset 6, -16
 1318              		.cfi_offset 7, -12
 1319              		.cfi_offset 8, -8
 1320              		.cfi_offset 14, -4
 1321 0004 82B0     		sub	sp, sp, #8
 1322              	.LCFI18:
 1323              		.cfi_def_cfa_offset 32
 107:Core/Src/main.c **** 
 1324              		.loc 1 107 3 view .LVU467
 1325 0006 FFF7FEFF 		bl	HAL_Init
 1326              	.LVL62:
 114:Core/Src/main.c **** 
 1327              		.loc 1 114 3 view .LVU468
 1328 000a FFF7FEFF 		bl	SystemClock_Config
 1329              	.LVL63:
 121:Core/Src/main.c ****   MX_DMA_Init();
 1330              		.loc 1 121 3 view .LVU469
 1331 000e FFF7FEFF 		bl	MX_GPIO_Init
 1332              	.LVL64:
 122:Core/Src/main.c ****   MX_SPI1_Init();
 1333              		.loc 1 122 3 view .LVU470
 1334 0012 FFF7FEFF 		bl	MX_DMA_Init
 1335              	.LVL65:
 123:Core/Src/main.c ****   MX_I2C1_Init();
 1336              		.loc 1 123 3 view .LVU471
 1337 0016 FFF7FEFF 		bl	MX_SPI1_Init
 1338              	.LVL66:
 124:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 1339              		.loc 1 124 3 view .LVU472
 1340 001a FFF7FEFF 		bl	MX_I2C1_Init
 1341              	.LVL67:
 125:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1342              		.loc 1 125 3 view .LVU473
 1343 001e FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 1344              	.LVL68:
 132:Core/Src/main.c ****   //TX_Buffer[0] = slave_address; // set slave address to AD0 -- put in header file!
 1345              		.loc 1 132 3 view .LVU474
 1346              	.L52:
 140:Core/Src/main.c ****   {
 1347              		.loc 1 140 3 discriminator 1 view .LVU475
 142:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1348              		.loc 1 142 5 discriminator 1 view .LVU476
 142:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1349              		.loc 1 142 18 is_stmt 0 discriminator 1 view .LVU477
ARM GAS  /tmp/ccn407UR.s 			page 45


 1350 0022 2F4C     		ldr	r4, .L54
 1351 0024 5A26     		movs	r6, #90
 1352 0026 2670     		strb	r6, [r4]
 143:Core/Src/main.c ****     //HAL_Delay(100);
 1353              		.loc 1 143 5 is_stmt 1 discriminator 1 view .LVU478
 1354 0028 2E4F     		ldr	r7, .L54+4
 1355 002a 4FF47A75 		mov	r5, #1000
 1356 002e 0095     		str	r5, [sp]
 1357 0030 0123     		movs	r3, #1
 1358 0032 2246     		mov	r2, r4
 1359 0034 3146     		mov	r1, r6
 1360 0036 3846     		mov	r0, r7
 1361 0038 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1362              	.LVL69:
 145:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1363              		.loc 1 145 5 discriminator 1 view .LVU479
 145:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1364              		.loc 1 145 18 is_stmt 0 discriminator 1 view .LVU480
 1365 003c 4FF00008 		mov	r8, #0
 1366 0040 84F80080 		strb	r8, [r4]
 146:Core/Src/main.c ****     //HAL_Delay(100);
 1367              		.loc 1 146 5 is_stmt 1 discriminator 1 view .LVU481
 1368 0044 0095     		str	r5, [sp]
 1369 0046 0123     		movs	r3, #1
 1370 0048 2246     		mov	r2, r4
 1371 004a 3146     		mov	r1, r6
 1372 004c 3846     		mov	r0, r7
 1373 004e FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1374              	.LVL70:
 148:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1375              		.loc 1 148 5 discriminator 1 view .LVU482
 148:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1376              		.loc 1 148 18 is_stmt 0 discriminator 1 view .LVU483
 1377 0052 FF23     		movs	r3, #255
 1378 0054 2370     		strb	r3, [r4]
 149:Core/Src/main.c ****     HAL_Delay(1000);
 1379              		.loc 1 149 5 is_stmt 1 discriminator 1 view .LVU484
 1380 0056 0095     		str	r5, [sp]
 1381 0058 0123     		movs	r3, #1
 1382 005a 2246     		mov	r2, r4
 1383 005c 3146     		mov	r1, r6
 1384 005e 3846     		mov	r0, r7
 1385 0060 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1386              	.LVL71:
 150:Core/Src/main.c **** 
 1387              		.loc 1 150 5 discriminator 1 view .LVU485
 1388 0064 2846     		mov	r0, r5
 1389 0066 FFF7FEFF 		bl	HAL_Delay
 1390              	.LVL72:
 152:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1391              		.loc 1 152 5 discriminator 1 view .LVU486
 152:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1392              		.loc 1 152 18 is_stmt 0 discriminator 1 view .LVU487
 1393 006a 2670     		strb	r6, [r4]
 153:Core/Src/main.c ****     //HAL_Delay(100);
 1394              		.loc 1 153 5 is_stmt 1 discriminator 1 view .LVU488
 1395 006c 0095     		str	r5, [sp]
ARM GAS  /tmp/ccn407UR.s 			page 46


 1396 006e 0123     		movs	r3, #1
 1397 0070 2246     		mov	r2, r4
 1398 0072 3146     		mov	r1, r6
 1399 0074 3846     		mov	r0, r7
 1400 0076 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1401              	.LVL73:
 155:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1402              		.loc 1 155 5 discriminator 1 view .LVU489
 155:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1403              		.loc 1 155 18 is_stmt 0 discriminator 1 view .LVU490
 1404 007a 84F80080 		strb	r8, [r4]
 156:Core/Src/main.c ****     //HAL_Delay(100);
 1405              		.loc 1 156 5 is_stmt 1 discriminator 1 view .LVU491
 1406 007e 0095     		str	r5, [sp]
 1407 0080 0123     		movs	r3, #1
 1408 0082 2246     		mov	r2, r4
 1409 0084 3146     		mov	r1, r6
 1410 0086 3846     		mov	r0, r7
 1411 0088 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1412              	.LVL74:
 158:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1413              		.loc 1 158 5 discriminator 1 view .LVU492
 158:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1414              		.loc 1 158 18 is_stmt 0 discriminator 1 view .LVU493
 1415 008c 8023     		movs	r3, #128
 1416 008e 2370     		strb	r3, [r4]
 159:Core/Src/main.c ****     HAL_Delay(1000);
 1417              		.loc 1 159 5 is_stmt 1 discriminator 1 view .LVU494
 1418 0090 0095     		str	r5, [sp]
 1419 0092 0123     		movs	r3, #1
 1420 0094 2246     		mov	r2, r4
 1421 0096 3146     		mov	r1, r6
 1422 0098 3846     		mov	r0, r7
 1423 009a FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1424              	.LVL75:
 160:Core/Src/main.c **** 
 1425              		.loc 1 160 5 discriminator 1 view .LVU495
 1426 009e 2846     		mov	r0, r5
 1427 00a0 FFF7FEFF 		bl	HAL_Delay
 1428              	.LVL76:
 162:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1429              		.loc 1 162 5 discriminator 1 view .LVU496
 162:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1430              		.loc 1 162 18 is_stmt 0 discriminator 1 view .LVU497
 1431 00a4 2670     		strb	r6, [r4]
 163:Core/Src/main.c ****     //HAL_Delay(100);
 1432              		.loc 1 163 5 is_stmt 1 discriminator 1 view .LVU498
 1433 00a6 0095     		str	r5, [sp]
 1434 00a8 0123     		movs	r3, #1
 1435 00aa 2246     		mov	r2, r4
 1436 00ac 3146     		mov	r1, r6
 1437 00ae 3846     		mov	r0, r7
 1438 00b0 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1439              	.LVL77:
 165:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1440              		.loc 1 165 5 discriminator 1 view .LVU499
 165:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
ARM GAS  /tmp/ccn407UR.s 			page 47


 1441              		.loc 1 165 18 is_stmt 0 discriminator 1 view .LVU500
 1442 00b4 84F80080 		strb	r8, [r4]
 166:Core/Src/main.c ****     //HAL_Delay(100);
 1443              		.loc 1 166 5 is_stmt 1 discriminator 1 view .LVU501
 1444 00b8 0095     		str	r5, [sp]
 1445 00ba 0123     		movs	r3, #1
 1446 00bc 2246     		mov	r2, r4
 1447 00be 3146     		mov	r1, r6
 1448 00c0 3846     		mov	r0, r7
 1449 00c2 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1450              	.LVL78:
 168:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1451              		.loc 1 168 5 discriminator 1 view .LVU502
 168:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1452              		.loc 1 168 18 is_stmt 0 discriminator 1 view .LVU503
 1453 00c6 84F80080 		strb	r8, [r4]
 169:Core/Src/main.c ****     HAL_Delay(1000);
 1454              		.loc 1 169 5 is_stmt 1 discriminator 1 view .LVU504
 1455 00ca 0095     		str	r5, [sp]
 1456 00cc 0123     		movs	r3, #1
 1457 00ce 2246     		mov	r2, r4
 1458 00d0 3146     		mov	r1, r6
 1459 00d2 3846     		mov	r0, r7
 1460 00d4 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1461              	.LVL79:
 170:Core/Src/main.c **** 
 1462              		.loc 1 170 5 discriminator 1 view .LVU505
 1463 00d8 2846     		mov	r0, r5
 1464 00da FFF7FEFF 		bl	HAL_Delay
 1465              	.LVL80:
 140:Core/Src/main.c ****   {
 1466              		.loc 1 140 9 discriminator 1 view .LVU506
 1467 00de A0E7     		b	.L52
 1468              	.L55:
 1469              		.align	2
 1470              	.L54:
 1471 00e0 00000000 		.word	.LANCHOR5
 1472 00e4 00000000 		.word	.LANCHOR3
 1473              		.cfi_endproc
 1474              	.LFE202:
 1476              		.global	TX_Buffer
 1477              		.global	hpcd_USB_OTG_FS
 1478              		.global	hdma_spi1_tx
 1479              		.global	hspi1
 1480              		.global	hi2c1
 1481              		.global	note_sequence
 1482              		.global	note_pos
 1483              		.section	.bss.TX_Buffer,"aw",%nobits
 1484              		.align	2
 1485              		.set	.LANCHOR5,. + 0
 1488              	TX_Buffer:
 1489 0000 00       		.space	1
 1490              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 1491              		.align	2
 1494              	hdma_spi1_tx:
 1495 0000 00000000 		.space	72
 1495      00000000 
ARM GAS  /tmp/ccn407UR.s 			page 48


 1495      00000000 
 1495      00000000 
 1495      00000000 
 1496              		.section	.bss.hi2c1,"aw",%nobits
 1497              		.align	2
 1498              		.set	.LANCHOR3,. + 0
 1501              	hi2c1:
 1502 0000 00000000 		.space	84
 1502      00000000 
 1502      00000000 
 1502      00000000 
 1502      00000000 
 1503              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 1504              		.align	2
 1505              		.set	.LANCHOR4,. + 0
 1508              	hpcd_USB_OTG_FS:
 1509 0000 00000000 		.space	1292
 1509      00000000 
 1509      00000000 
 1509      00000000 
 1509      00000000 
 1510              		.section	.bss.hspi1,"aw",%nobits
 1511              		.align	2
 1512              		.set	.LANCHOR2,. + 0
 1515              	hspi1:
 1516 0000 00000000 		.space	100
 1516      00000000 
 1516      00000000 
 1516      00000000 
 1516      00000000 
 1517              		.section	.bss.note_pos,"aw",%nobits
 1518              		.align	2
 1519              		.set	.LANCHOR0,. + 0
 1522              	note_pos:
 1523 0000 00000000 		.space	4
 1524              		.section	.data.note_sequence,"aw"
 1525              		.align	2
 1526              		.set	.LANCHOR1,. + 0
 1529              	note_sequence:
 1530 0000 4A4E5156 		.ascii	"JNQVZ]bf9=BEINQUX\\ada\\XUQNJEB>9>BEJNQVZ]afa]ZUQNI"
 1530      5A5D6266 
 1530      393D4245 
 1530      494E5155 
 1530      585C6164 
 1531 0031 44403D38 		.ascii	"D@=8=@DJNQVZ]bf"
 1531      3D40444A 
 1531      4E51565A 
 1531      5D6266
 1532              		.text
 1533              	.Letext0:
 1534              		.file 4 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1535              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 1536              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1537              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1538              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 1539              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1540              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
ARM GAS  /tmp/ccn407UR.s 			page 49


 1541              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 1542              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 1543              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 1544              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 1545              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1546              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h"
 1547              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1548              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 1549              		.file 19 "<built-in>"
ARM GAS  /tmp/ccn407UR.s 			page 50


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccn407UR.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccn407UR.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccn407UR.s:619    .text.MX_GPIO_Init:00000000000002b0 $d
     /tmp/ccn407UR.s:628    .text.MX_DMA_Init:0000000000000000 $t
     /tmp/ccn407UR.s:634    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/ccn407UR.s:682    .text.MX_DMA_Init:0000000000000030 $d
     /tmp/ccn407UR.s:687    .text.midi_task:0000000000000000 $t
     /tmp/ccn407UR.s:694    .text.midi_task:0000000000000000 midi_task
     /tmp/ccn407UR.s:859    .text.midi_task:0000000000000078 $d
     /tmp/ccn407UR.s:865    .text.Error_Handler:0000000000000000 $t
     /tmp/ccn407UR.s:872    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccn407UR.s:904    .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccn407UR.s:910    .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccn407UR.s:986    .text.MX_SPI1_Init:0000000000000040 $d
     /tmp/ccn407UR.s:992    .text.MX_I2C1_Init:0000000000000000 $t
     /tmp/ccn407UR.s:998    .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
     /tmp/ccn407UR.s:1080   .text.MX_I2C1_Init:0000000000000048 $d
     /tmp/ccn407UR.s:1087   .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 $t
     /tmp/ccn407UR.s:1093   .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 MX_USB_OTG_FS_PCD_Init
     /tmp/ccn407UR.s:1154   .text.MX_USB_OTG_FS_PCD_Init:0000000000000030 $d
     /tmp/ccn407UR.s:1159   .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccn407UR.s:1166   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccn407UR.s:1299   .text.main:0000000000000000 $t
     /tmp/ccn407UR.s:1306   .text.main:0000000000000000 main
     /tmp/ccn407UR.s:1471   .text.main:00000000000000e0 $d
     /tmp/ccn407UR.s:1488   .bss.TX_Buffer:0000000000000000 TX_Buffer
     /tmp/ccn407UR.s:1508   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
     /tmp/ccn407UR.s:1494   .bss.hdma_spi1_tx:0000000000000000 hdma_spi1_tx
     /tmp/ccn407UR.s:1515   .bss.hspi1:0000000000000000 hspi1
     /tmp/ccn407UR.s:1501   .bss.hi2c1:0000000000000000 hi2c1
     /tmp/ccn407UR.s:1529   .data.note_sequence:0000000000000000 note_sequence
     /tmp/ccn407UR.s:1522   .bss.note_pos:0000000000000000 note_pos
     /tmp/ccn407UR.s:1484   .bss.TX_Buffer:0000000000000000 $d
     /tmp/ccn407UR.s:1491   .bss.hdma_spi1_tx:0000000000000000 $d
     /tmp/ccn407UR.s:1497   .bss.hi2c1:0000000000000000 $d
     /tmp/ccn407UR.s:1504   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
     /tmp/ccn407UR.s:1511   .bss.hspi1:0000000000000000 $d
     /tmp/ccn407UR.s:1518   .bss.note_pos:0000000000000000 $d
     /tmp/ccn407UR.s:1525   .data.note_sequence:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
tud_midi_n_packet_read
tud_midi_n_available
tud_midi_n_stream_write
HAL_SPI_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_PCD_Init
memset
HAL_PWREx_ControlVoltageScaling
ARM GAS  /tmp/ccn407UR.s 			page 51


HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_I2C_Master_Transmit
HAL_Delay
