{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2023-07-18 15:02:30.747243: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2023-07-18 15:02:30.859728: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudart.so.11.0'; dlerror: libcudart.so.11.0: cannot open shared object file: No such file or directory\n",
      "2023-07-18 15:02:30.859760: I tensorflow/compiler/xla/stream_executor/cuda/cudart_stub.cc:29] Ignore above cudart dlerror if you do not have a GPU set up on your machine.\n",
      "2023-07-18 15:02:31.485095: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libnvinfer.so.7'; dlerror: libnvinfer.so.7: cannot open shared object file: No such file or directory\n",
      "2023-07-18 15:02:31.485177: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libnvinfer_plugin.so.7'; dlerror: libnvinfer_plugin.so.7: cannot open shared object file: No such file or directory\n",
      "2023-07-18 15:02:31.485188: W tensorflow/compiler/tf2tensorrt/utils/py_utils.cc:38] TF-TRT Warning: Cannot dlopen some TensorRT libraries. If you would like to use Nvidia GPU with TensorRT, please make sure the missing libraries mentioned above are installed properly.\n"
     ]
    }
   ],
   "source": [
    "from tensorflow.keras.layers import Layer\n",
    "import tensorflow as tf\n",
    "\n",
    "class DotProduct(tf.keras.layers.Layer):\n",
    "    def __init__(self, input_dim=32):\n",
    "        super().__init__()\n",
    "        self.w = self.add_weight(\n",
    "            shape=(input_dim, 1), initializer=\"random_normal\", trainable=True, name='{}/kernel'.format(self.name)\n",
    "        )\n",
    "        self.b = self.add_weight(shape=(1,), initializer=\"zeros\", trainable=True, name='{}/bias'.format(self.name))\n",
    "\n",
    "    def call(self, inputs):\n",
    "        return tf.matmul(inputs, self.w) + self.b"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: Failed to import handlers from convolution.py: cannot import name 'builder' from 'google.protobuf.internal' (/home/hisky/anaconda3/envs/yolov5tf2/lib/python3.9/site-packages/google/protobuf/internal/__init__.py).\n",
      "WARNING: Failed to import handlers from core.py: cannot import name 'builder' from 'google.protobuf.internal' (/home/hisky/anaconda3/envs/yolov5tf2/lib/python3.9/site-packages/google/protobuf/internal/__init__.py).\n",
      "WARNING: Failed to import handlers from merge.py: cannot import name 'builder' from 'google.protobuf.internal' (/home/hisky/anaconda3/envs/yolov5tf2/lib/python3.9/site-packages/google/protobuf/internal/__init__.py).\n",
      "WARNING: Failed to import handlers from pooling.py: cannot import name 'builder' from 'google.protobuf.internal' (/home/hisky/anaconda3/envs/yolov5tf2/lib/python3.9/site-packages/google/protobuf/internal/__init__.py).\n",
      "WARNING: Failed to import handlers from reshape.py: cannot import name 'builder' from 'google.protobuf.internal' (/home/hisky/anaconda3/envs/yolov5tf2/lib/python3.9/site-packages/google/protobuf/internal/__init__.py).\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/hisky/anaconda3/envs/yolov5tf2/lib/python3.9/site-packages/hls4ml-0.0.0-py3.9.egg/hls4ml/converters/__init__.py:34: UserWarning: WARNING: ONNX converter is not enabled!\n",
      "  warnings.warn(\"WARNING: ONNX converter is not enabled!\", stacklevel=1)\n"
     ]
    }
   ],
   "source": [
    "import hls4ml\n",
    "class HDotProduct(hls4ml.model.layers.Layer):\n",
    "    _expected_attributes = [\n",
    "    ]\n",
    "\n",
    "    def initialize(self):\n",
    "        weight = self.get_attr('weight_data')\n",
    "        bias = self.get_attr('bias_data')\n",
    "\n",
    "        self.add_weights_variable(name='weight', var_name='w{index}', data=weight)\n",
    "        self.add_weights_variable(name='bias', var_name='b{index}', data=bias)\n",
    "        self.add_output_variable(shape=[1], dim_names=[f'N_SIZE_1_{self.index}'])\n",
    "hls4ml.model.layers.register_layer('DotProduct', HDotProduct)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "from hls4ml.converters.keras_to_hls import get_weights_data, keras_handler, parse_default_keras_layer\n",
    "\n",
    "def parse_dot_product_layer(keras_layer, input_names, input_shapes, data_reader):\n",
    "    assert keras_layer[\"class_name\"] == 'DotProduct'\n",
    "\n",
    "    layer = parse_default_keras_layer(keras_layer, input_names)\n",
    "    layer['weight_data'], layer['bias_data'] = get_weights_data(data_reader, layer['name'], ['kernel', 'bias'])\n",
    "    layer['class_name'] = 'DotProduct'\n",
    "    layer['n_in'] = input_shapes[0][-1]\n",
    "    layer['n_out'] = 1\n",
    "    output_shape = layer['n_out'] \n",
    "    return layer, output_shape\n",
    "\n",
    "import hls4ml\n",
    "hls4ml.converters.register_keras_layer_handler('DotProduct', parse_dot_product_layer)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "dot_config_template = \"\"\"struct config{index} : nnet::dot_product_config {{\n",
    "    static const unsigned rows = {n_in};\n",
    "}};\\n\"\"\"\n",
    "\n",
    "dot_function_template = 'nnet::dot_product<{input_t}, {output_t}, {config}>({input}, {output}, {w}, {b});'\n",
    "dot_include_list = ['nnet_utils/nnet_dot_product_stream.h']\n",
    "\n",
    "class DotConfigTemplate(hls4ml.backends.template.LayerConfigTemplate):\n",
    "    def __init__(self):\n",
    "        super().__init__(HDotProduct)\n",
    "        self.template = dot_config_template\n",
    "\n",
    "    def format(self, node):\n",
    "        params = self._default_config_params(node)\n",
    "        return self.template.format(**params)\n",
    "    \n",
    "class DotFunctionTemplate(hls4ml.backends.template.FunctionCallTemplate):\n",
    "    def __init__(self):\n",
    "        super().__init__(HDotProduct, include_header=dot_include_list)\n",
    "        self.template = dot_function_template\n",
    "\n",
    "    def format(self, node):\n",
    "        params = self._default_function_params(node)\n",
    "        params['w'] = node.get_weights('weight').name\n",
    "        params['b'] = node.get_weights('bias').name\n",
    "        return self.template.format(**params)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "for backend_id in ['Vivado', 'Quartus', 'VivadoAccelerator']:\n",
    "    # Register the optimization passes (if any)\n",
    "    backend = hls4ml.backends.get_backend(backend_id)\n",
    "    #backend.register_pass('remove_duplicate_reverse', RemoveDuplicateReverse, flow=f'{backend_id.lower()}:optimize')\n",
    "\n",
    "    # Register template passes for the given backend\n",
    "    backend.register_template(DotConfigTemplate)\n",
    "    backend.register_template(DotFunctionTemplate)\n",
    "\n",
    "    # Register HLS implementation\n",
    "    backend.register_source('/home/hisky/Lab-undergrad/Lab4/nnet_dot_product_stream.h')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2023-07-18 15:02:34.222550: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcuda.so.1'; dlerror: libcuda.so.1: cannot open shared object file: No such file or directory\n",
      "2023-07-18 15:02:34.222586: W tensorflow/compiler/xla/stream_executor/cuda/cuda_driver.cc:265] failed call to cuInit: UNKNOWN ERROR (303)\n",
      "2023-07-18 15:02:34.222620: I tensorflow/compiler/xla/stream_executor/cuda/cuda_diagnostics.cc:156] kernel driver does not appear to be running on this host (r7515ed520): /proc/driver/nvidia/version does not exist\n",
      "2023-07-18 15:02:34.222886: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Model: \"model\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " input_1 (InputLayer)        [(None, 32)]              0         \n",
      "                                                                 \n",
      " dot_product (DotProduct)    (None, 1)                 33        \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 33\n",
      "Trainable params: 33\n",
      "Non-trainable params: 0\n",
      "_________________________________________________________________\n"
     ]
    }
   ],
   "source": [
    "from tensorflow.keras.models import Model\n",
    "from tensorflow.keras.layers import Input\n",
    "\n",
    "x = Input(shape=(32))\n",
    "y = DotProduct(32)(x)\n",
    "model = Model(inputs=x, outputs=y)\n",
    "model.summary()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: dot_product, layer type: DotProduct, input shapes: [[None, 32]], output shape: 1\n",
      "{'LayerName': {'dot_product': {'Precision': {'result': 'ap_fixed<32,16>'},\n",
      "                               'Trace': False},\n",
      "               'input_1': {'Precision': {'result': 'ap_fixed<32,16>'},\n",
      "                           'Trace': False}},\n",
      " 'Model': {'BramFactor': 1000000000,\n",
      "           'Precision': 'ap_fixed<32,16>',\n",
      "           'ReuseFactor': 1,\n",
      "           'Strategy': 'Latency',\n",
      "           'TraceOutput': False}}\n",
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: dot_product, layer type: DotProduct, input shapes: [[None, 32]], output shape: 1\n",
      "Creating HLS model\n",
      "{'Backend': 'Vivado',\n",
      " 'ClockPeriod': 5,\n",
      " 'HLSConfig': {'LayerName': {'dot_product': {'Precision': {'result': 'ap_fixed<32,16>'},\n",
      "                                             'Trace': False},\n",
      "                             'input_1': {'Precision': {'result': 'ap_fixed<32,16>'},\n",
      "                                         'Trace': False}},\n",
      "               'Model': {'BramFactor': 1000000000,\n",
      "                         'Precision': 'ap_fixed<32,16>',\n",
      "                         'ReuseFactor': 1,\n",
      "                         'Strategy': 'Latency',\n",
      "                         'TraceOutput': False}},\n",
      " 'IOType': 'io_stream',\n",
      " 'InputData': None,\n",
      " 'KerasModel': <keras.engine.functional.Functional object at 0x7f3c3d617a00>,\n",
      " 'OutputDir': './hls_model/dotproduct',\n",
      " 'OutputPredictions': None,\n",
      " 'Part': 'xc7z020clg400-1',\n",
      " 'ProjectName': 'myproject'}\n",
      "[{'class_name': 'InputLayer',\n",
      "  'data_format': 'channels_last',\n",
      "  'input_shape': [32],\n",
      "  'name': 'input_1'},\n",
      " {'bias_data': array([0.], dtype=float32),\n",
      "  'class_name': 'DotProduct',\n",
      "  'data_format': 'channels_last',\n",
      "  'inputs': ['input_1'],\n",
      "  'n_in': 32,\n",
      "  'n_out': 1,\n",
      "  'name': 'dot_product',\n",
      "  'weight_data': array([[-0.01469565],\n",
      "       [-0.00101826],\n",
      "       [ 0.09427419],\n",
      "       [-0.00256253],\n",
      "       [-0.01098505],\n",
      "       [ 0.04562511],\n",
      "       [ 0.02021041],\n",
      "       [-0.00811356],\n",
      "       [-0.14391524],\n",
      "       [ 0.0184158 ],\n",
      "       [-0.05959141],\n",
      "       [ 0.01322805],\n",
      "       [ 0.00352315],\n",
      "       [-0.01833269],\n",
      "       [ 0.07467739],\n",
      "       [-0.09311259],\n",
      "       [ 0.04296504],\n",
      "       [ 0.04981212],\n",
      "       [ 0.04580698],\n",
      "       [ 0.00106456],\n",
      "       [ 0.02158977],\n",
      "       [ 0.01476081],\n",
      "       [ 0.00779769],\n",
      "       [ 0.08376794],\n",
      "       [ 0.02826813],\n",
      "       [-0.01639883],\n",
      "       [ 0.08906563],\n",
      "       [ 0.00433305],\n",
      "       [ 0.04740987],\n",
      "       [-0.06539075],\n",
      "       [-0.07828444],\n",
      "       [-0.02291592]], dtype=float32)}]\n",
      "['input_1']\n",
      "['dot_product']\n",
      "Writing HLS project\n",
      "WARNING:tensorflow:Compiled the loaded model, but the compiled metrics have yet to be built. `model.compile_metrics` will be empty until you train or evaluate the model.\n",
      "Done\n"
     ]
    }
   ],
   "source": [
    "import hls4ml\n",
    "#hls4ml.model.optimizer.OutputRoundingSaturationMode.layers = ['Activation']\n",
    "#hls4ml.model.optimizer.OutputRoundingSaturationMode.rounding_mode = 'AP_RND_CONV'\n",
    "#hls4ml.model.optimizer.OutputRoundingSaturationMode.saturation_mode = 'AP_SAT'\n",
    "config = hls4ml.utils.config_from_keras_model(model, granularity='name', default_precision='ap_fixed<32,16>')\n",
    "import pprint\n",
    "pprint.pprint(config)  \n",
    "hls_model = hls4ml.converters.convert_from_keras_model(model,\n",
    "                                                       hls_config=config,\n",
    "                                                       output_dir='./hls_model/dotproduct',\n",
    "                                                       io_type = 'io_stream',\n",
    "                                                       #backend='VivadoAccelerator', board='pynq-z2')\n",
    "                                                       part='xc7z020clg400-1')\n",
    "hls_model.compile()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[0.0328064]\n",
      "1/1 [==============================] - 0s 62ms/step\n",
      "[[0.03317928]]\n",
      "1/1 [==============================] - 0s 14ms/step\n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "np.random.seed(0)\n",
    "x = np.random.rand(1, 32)\n",
    "print(hls_model.predict(x))\n",
    "print(model.predict(x))\n",
    "np.savetxt('./hls_model/dotproduct/tb_data/tb_input_features.dat', x.reshape(1,-1))\n",
    "np.savetxt('./hls_model/dotproduct/tb_data/tb_output_predictions.dat', model.predict(x).reshape(1,-1))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'hisky' on host 'r7515ed520.EE.NCTU.edu.tw' (Linux_x86_64 version 3.10.0-1160.90.1.el7.x86_64) on Tue Jul 18 15:02:45 CST 2023\n",
      "INFO: [HLS 200-10] On os \"CentOS Linux release 7.9.2009 (Core)\"\n",
      "INFO: [HLS 200-10] In directory '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Opening solution '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "***** C SIMULATION *****\n",
      "INFO: [SIM 211-2] *************** CSIM start ***************\n",
      "INFO: [SIM 211-4] CSIM will launch GCC as the compiler.\n",
      "   Compiling ../../../../myproject_test.cpp in debug mode\n",
      "   Compiling ../../../../firmware/myproject.cpp in debug mode\n",
      "   Generating csim.exe\n",
      "Processing input 0\n",
      "Predictions\n",
      "0.0331793 \n",
      "Quantized predictions\n",
      "0.0328064 \n",
      "INFO: Saved inference results to file: tb_data/csim_results.log\n",
      "INFO: [SIM 211-1] CSim done with 0 errors.\n",
      "INFO: [SIM 211-3] *************** CSIM finish ***************\n",
      "***** C SIMULATION COMPLETED IN 0h0m3s *****\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:31:69\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:31:73\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 24762 ; free virtual = 104781\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 24762 ; free virtual = 104781\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_dot_product_stream.h:22).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_dot_product_stream.h:25).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator=' (firmware/nnet_utils/nnet_types.h:29).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_dot_product_stream.h:25).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'myproject' (firmware/myproject.cpp:31).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 24752 ; free virtual = 104771\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 24745 ; free virtual = 104764\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:27) in function 'myproject' completely with a factor of 32.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmpdata.data.V' (firmware/nnet_utils/nnet_dot_product_stream.h:20) automatically.\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_1.V.data.V' (firmware/myproject.cpp:7) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:8) .\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.1' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'input_1.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.\n",
      "INFO: [XFORM 203-721] Change variable 'tmpdata1.data.V' (firmware/nnet_utils/nnet_dot_product_stream.h:21) to FIFO automatically.\n",
      "INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/nnet_utils/nnet_dot_product_stream.h:24) to a process function for dataflow in function 'myproject'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 3 process function(s): \n",
      "\t 'Block_.preheader.i.i.04_proc27'\n",
      "\t 'Loop_1_proc'\n",
      "\t 'Block_dot_product<array<ap_fixed<32, 16, 5, 3, 0>, 32u>, array<ap_fixed<32, 16, 5, 3, 0>, 1u>, config2>.exit_proc'.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 24719 ; free virtual = 104738\n",
      "WARNING: [XFORM 203-631] Renaming function 'Block_dot_product<array<ap_fixed<32, 16, 5, 3, 0>, 32u>, array<ap_fixed<32, 16, 5, 3, 0>, 1u>, config2>.exit_proc' to 'Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc' (firmware/nnet_utils/nnet_dot_product_stream.h:27:2)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 24693 ; free virtual = 104712\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Block_.preheader.i.i.04_proc27' to 'Block_preheader_i_i_04_proc27'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc' to 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_preheader_i_i_04_proc27' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 23.25 seconds; current allocated memory: 158.528 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 159.025 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 159.324 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 159.497 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 159.532 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 159.583 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 159.745 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 160.151 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_preheader_i_i_04_proc27' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_preheader_i_i_04_proc27'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 163.019 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_15s_32s_47_5_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 164.767 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 165.376 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_0_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_1_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_2_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_3_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_4_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_5_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_6_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_7_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_8_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_9_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_10_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_11_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_12_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_13_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_14_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_15_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_16_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_17_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_18_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_19_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_20_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_21_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_22_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_23_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_24_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_25_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_26_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_27_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_28_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_29_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_30_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_31_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_V_data_0_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 166.393 MB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 253.16 MHz\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_15s_32s_47_5_1_MulnS_0'\n",
      "INFO: [RTMG 210-279] Implementing memory 'Loop_1_proc_w2_V_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmpdata1_data_V_channel_U(fifo_w32_d32_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'p_Val2_loc_channel_U(fifo_w32_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_proc_U0_U(start_for_Loop_1_proc_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 24675 ; free virtual = 104694\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h0m19s *****\n",
      "***** C/RTL SIMULATION *****\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [COSIM 212-47] Using XSIM for RTL simulation.\n",
      "INFO: [COSIM 212-14] Instrumenting C test bench ...\n",
      "   Build using \"/opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++\"\n",
      "   Compiling myproject_test.cpp_pre.cpp.tb.cpp\n",
      "   Compiling apatb_myproject.cpp\n",
      "   Compiling myproject.cpp_pre.cpp.tb.cpp\n",
      "   Generating cosim.tv.exe\n",
      "INFO: [COSIM 212-302] Starting C TB testing ... \n",
      "Processing input 0\n",
      "Predictions\n",
      "0.0331793 \n",
      "Quantized predictions\n",
      "0.0328064 \n",
      "INFO: Saved inference results to file: tb_data/rtl_cosim_results.log\n",
      "INFO: [COSIM 212-333] Generating C post check test bench ...\n",
      "INFO: [COSIM 212-12] Generating RTL test bench ...\n",
      "INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***\n",
      "INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.\n",
      "INFO: [COSIM 212-302] Starting C TB testing ...  \n",
      "Processing input 0\n",
      "Predictions\n",
      "0.0331793 \n",
      "Quantized predictions\n",
      "0.0328064 \n",
      "INFO: Saved inference results to file: tb_data/rtl_cosim_results.log\n",
      "INFO: [COSIM 212-323] Starting verilog simulation...\n",
      "INFO: [COSIM 212-15] Starting XSIM ...\n",
      "INFO: [XSIM 43-3496] Using init file passed via -initfile option \"/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini\".\n",
      "Vivado Simulator 2019.2\n",
      "Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.\n",
      "Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave \n",
      "Multi-threading is on. Using 14 slave threads.\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/glbl.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module glbl\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/myproject.autotb.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module apatb_myproject_top\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_fifo.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_0_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_0_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_1_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_1_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_2_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_2_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_3_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_3_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_4_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_4_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_5_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_5_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_6_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_6_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_7_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_7_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_8_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_8_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_9_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_9_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_10_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_10_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_11_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_11_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_12_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_12_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_13_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_13_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_14_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_14_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_15_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_15_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_16_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_16_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_17_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_17_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_18_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_18_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_19_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_19_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_20_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_20_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_21_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_21_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_22_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_22_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_23_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_23_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_24_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_24_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_25_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_25_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_26_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_26_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_27_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_27_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_28_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_28_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_29_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_29_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_30_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_30_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_V_data_31_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_V_data_31_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_V_data_0_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_V_data_0_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/Block_preheader_i_i_04_proc27.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_preheader_i_i_04_proc27\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/Loop_1_proc.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Loop_1_proc\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/myproject.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/regslice_core.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module regslice_both\n",
      "INFO: [VRFC 10-311] analyzing module regslice_forward\n",
      "INFO: [VRFC 10-311] analyzing module regslice_reverse\n",
      "INFO: [VRFC 10-311] analyzing module regslice_both_w1\n",
      "INFO: [VRFC 10-311] analyzing module regslice_forward_w1\n",
      "INFO: [VRFC 10-311] analyzing module regslice_reverse_w1\n",
      "INFO: [VRFC 10-311] analyzing module ibuf\n",
      "INFO: [VRFC 10-311] analyzing module obuf\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/myproject_mul_15s_32s_47_5_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_mul_15s_32s_47_5_1_MulnS_0\n",
      "INFO: [VRFC 10-311] analyzing module myproject_mul_15s_32s_47_5_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/Loop_1_proc_w2_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Loop_1_proc_w2_V_rom\n",
      "INFO: [VRFC 10-311] analyzing module Loop_1_proc_w2_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/fifo_w32_d32_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d32_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d32_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/fifo_w32_d2_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/start_for_Loop_1_proc_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Loop_1_proc_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Loop_1_proc_U0\n",
      "Starting static elaboration\n",
      "Pass Through NonSizing Optimizer\n",
      "Completed static elaboration\n",
      "Starting simulation data flow analysis\n",
      "Completed simulation data flow analysis\n",
      "Time Resolution for simulation is 1ps\n",
      "Compiling module xil_defaultlib.ibuf(W=33)\n",
      "Compiling module xil_defaultlib.obuf(W=33)\n",
      "Compiling module xil_defaultlib.regslice_both_default\n",
      "Compiling module xil_defaultlib.Block_preheader_i_i_04_proc27\n",
      "Compiling module xil_defaultlib.Loop_1_proc_w2_V_rom\n",
      "Compiling module xil_defaultlib.Loop_1_proc_w2_V(DataWidth=15,Ad...\n",
      "Compiling module xil_defaultlib.myproject_mul_15s_32s_47_5_1_Mul...\n",
      "Compiling module xil_defaultlib.myproject_mul_15s_32s_47_5_1(ID=...\n",
      "Compiling module xil_defaultlib.Loop_1_proc\n",
      "Compiling module xil_defaultlib.Block_dot_product_array_array_ap...\n",
      "Compiling module xil_defaultlib.fifo_w32_d32_A_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d32_A\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A\n",
      "Compiling module xil_defaultlib.start_for_Loop_1_proc_U0_shiftRe...\n",
      "Compiling module xil_defaultlib.start_for_Loop_1_proc_U0\n",
      "Compiling module xil_defaultlib.myproject\n",
      "Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=32)\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_0_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_1_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_2_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_3_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_4_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_5_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_6_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_7_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_8_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_9_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_10_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_11_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_12_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_13_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_14_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_15_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_16_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_17_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_18_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_19_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_20_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_21_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_22_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_23_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_24_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_25_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_26_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_27_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_28_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_29_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_30_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_input_1_V_data_31_V\n",
      "Compiling module xil_defaultlib.AESL_axi_s_layer2_out_V_data_0_V\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detector_1\n",
      "Compiling module xil_defaultlib.apatb_myproject_top\n",
      "Compiling module work.glbl\n",
      "Built simulation snapshot myproject\n",
      "\n",
      "****** Webtalk v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/xsim_webtalk.tcl -notrace\n",
      "INFO: [Common 17-186] '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jul 18 15:03:34 2023. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.\n",
      "INFO: [Common 17-206] Exiting Webtalk at Tue Jul 18 15:03:34 2023...\n",
      "\n",
      "****** xsim v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source xsim.dir/myproject/xsim_script.tcl\n",
      "# xsim {myproject} -autoloadwcfg -tclbatch {myproject.tcl}\n",
      "Vivado Simulator 2019.2\n",
      "Time resolution is 1 ps\n",
      "source myproject.tcl\n",
      "## set designtopgroup [add_wave_group \"Design Top Signals\"]\n",
      "## set coutputgroup [add_wave_group \"C Outputs\" -into $designtopgroup]\n",
      "## set layer2_out_group [add_wave_group layer2_out(axis) -into $coutputgroup]\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_0_V_TREADY -into $layer2_out_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_0_V_TVALID -into $layer2_out_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_V_data_0_V_TDATA -into $layer2_out_group -radix hex\n",
      "## set cinputgroup [add_wave_group \"C Inputs\" -into $designtopgroup]\n",
      "## set input_1_group [add_wave_group input_1(axis) -into $cinputgroup]\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_31_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_31_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_30_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_30_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_29_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_29_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_28_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_28_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_27_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_27_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_26_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_26_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_25_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_25_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_24_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_24_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_23_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_23_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_22_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_22_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_21_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_21_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_20_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_20_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_19_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_19_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_18_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_18_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_17_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_17_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_16_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_16_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_15_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_15_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_14_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_14_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_13_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_13_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_12_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_12_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_11_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_11_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_10_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_10_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_9_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_9_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_8_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_8_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_7_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_7_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_6_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_6_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_5_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_5_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_4_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_4_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_3_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_3_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_2_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_2_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_1_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_1_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_0_V_TREADY -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_0_V_TVALID -into $input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_31_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_30_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_29_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_28_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_27_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_26_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_25_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_24_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_23_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_22_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_21_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_20_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_19_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_18_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_17_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_16_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_15_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_14_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_13_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_12_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_11_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_10_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_9_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_8_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_7_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_6_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_5_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_4_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_3_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_2_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_1_V_TDATA -into $input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_data_0_V_TDATA -into $input_1_group -radix hex\n",
      "## set blocksiggroup [add_wave_group \"Block-level IO Handshake\" -into $designtopgroup]\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup\n",
      "## set resetgroup [add_wave_group \"Reset\" -into $designtopgroup]\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst_n -into $resetgroup\n",
      "## set clockgroup [add_wave_group \"Clock\" -into $designtopgroup]\n",
      "## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup\n",
      "## set testbenchgroup [add_wave_group \"Test Bench Signals\"]\n",
      "## set tbinternalsiggroup [add_wave_group \"Internal Signals\" -into $testbenchgroup]\n",
      "## set tb_simstatus_group [add_wave_group \"Simulation Status\" -into $tbinternalsiggroup]\n",
      "## set tb_portdepth_group [add_wave_group \"Port Depth\" -into $tbinternalsiggroup]\n",
      "## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_0_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_1_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_2_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_3_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_4_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_5_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_6_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_7_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_8_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_9_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_10_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_11_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_12_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_13_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_14_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_15_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_16_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_17_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_18_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_19_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_20_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_21_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_22_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_23_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_24_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_25_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_26_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_27_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_28_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_29_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_30_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_input_1_V_data_31_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_top/LENGTH_layer2_out_V_data_0_V -into $tb_portdepth_group -radix hex\n",
      "## set tbcoutputgroup [add_wave_group \"C Outputs\" -into $testbenchgroup]\n",
      "## set tb_layer2_out_group [add_wave_group layer2_out(axis) -into $tbcoutputgroup]\n",
      "## add_wave /apatb_myproject_top/layer2_out_V_data_0_V_TREADY -into $tb_layer2_out_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/layer2_out_V_data_0_V_TVALID -into $tb_layer2_out_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/layer2_out_V_data_0_V_TDATA -into $tb_layer2_out_group -radix hex\n",
      "## set tbcinputgroup [add_wave_group \"C Inputs\" -into $testbenchgroup]\n",
      "## set tb_input_1_group [add_wave_group input_1(axis) -into $tbcinputgroup]\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_31_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_31_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_30_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_30_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_29_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_29_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_28_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_28_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_27_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_27_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_26_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_26_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_25_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_25_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_24_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_24_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_23_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_23_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_22_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_22_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_21_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_21_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_20_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_20_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_19_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_19_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_18_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_18_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_17_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_17_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_16_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_16_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_15_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_15_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_14_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_14_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_13_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_13_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_12_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_12_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_11_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_11_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_10_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_10_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_9_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_9_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_8_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_8_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_7_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_7_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_6_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_6_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_5_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_5_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_4_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_4_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_3_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_3_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_2_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_2_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_1_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_1_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_0_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_0_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_31_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_30_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_29_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_28_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_27_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_26_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_25_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_24_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_23_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_22_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_21_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_20_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_19_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_18_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_17_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_16_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_15_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_14_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_13_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_12_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_11_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_10_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_9_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_8_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_7_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_6_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_5_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_4_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_3_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_2_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_1_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## add_wave /apatb_myproject_top/input_1_V_data_0_V_TDATA -into $tb_input_1_group -radix hex\n",
      "## save_wave_config myproject.wcfg\n",
      "## run all\n",
      "////////////////////////////////////////////////////////////////////////////////////\n",
      "// Inter-Transaction Progress: Completed Transaction / Total Transaction\n",
      "// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%\n",
      "//\n",
      "// RTL Simulation : \"Inter-Transaction Progress\" [\"Intra-Transaction Progress\"] @ \"Simulation Time\"\n",
      "////////////////////////////////////////////////////////////////////////////////////\n",
      "// RTL Simulation : 0 / 1 [0.00%] @ \"113000\"\n",
      "// RTL Simulation : 1 / 1 [100.00%] @ \"1423000\"\n",
      "////////////////////////////////////////////////////////////////////////////////////\n",
      "$finish called at time : 1442500 ps : File \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/sim/verilog/myproject.autotb.v\" Line 1396\n",
      "## quit\n",
      "INFO: [Common 17-206] Exiting xsim at Tue Jul 18 15:03:44 2023...\n",
      "INFO: [COSIM 212-316] Starting C post checking ...\n",
      "Processing input 0\n",
      "Predictions\n",
      "0.0331793 \n",
      "Quantized predictions\n",
      "0.0328064 \n",
      "INFO: Saved inference results to file: tb_data/rtl_cosim_results.log\n",
      "INFO:\n",
      "Report time       : Tue Jul 18 15:03:26 CST 2023.\n",
      "Solution          : solution1.\n",
      "Simulation tool   : xsim.\n",
      "\n",
      "+----------+----------+-----------------------------------------------+-----------------------------------------------+\n",
      "|          |          |                    Latency                    |                    Interval                   |\n",
      "+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+\n",
      "|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |\n",
      "+----------+----------+-----------------------------------------------+-----------------------------------------------+\n",
      "|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|\n",
      "|   Verilog|      Pass|             NA|             NA|             NA|             NA|             NA|             NA|\n",
      "+----------+----------+-----------------------------------------------+-----------------------------------------------+\n",
      "\n",
      "***** C/RTL SIMULATION COMPLETED IN 0h0m34s *****\n",
      "***** C/RTL VALIDATION *****\n",
      "INFO: Test PASSED\n",
      "***** EXPORT IP *****\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Jul 18 15:03:54 2023...\n",
      "***** EXPORT IP COMPLETED IN 0h0m9s *****\n",
      "***** VIVADO SYNTHESIS *****\n",
      "\n",
      "****** Vivado v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source vivado_synth.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vivado\"\n",
      "## variable part\n",
      "## set part \"xc7z020clg400-1\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 12.5%\n",
      "# add_files ${project_name}_prj/solution1/syn/vhdl\n",
      "# synth_design -top ${project_name} -part $part\n",
      "Command: synth_design -top myproject -part xc7z020clg400-1\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 23298 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1738.488 ; gain = 183.609 ; free physical = 24155 ; free virtual = 104176\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/myproject.vhd:122]\n",
      "INFO: [Synth 8-3491] module 'Block_preheader_i_i_04_proc27' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:12' bound to instance 'Block_preheader_i_i_04_proc27_U0' of component 'Block_preheader_i_i_04_proc27' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/myproject.vhd:398]\n",
      "INFO: [Synth 8-638] synthesizing module 'Block_preheader_i_i_04_proc27' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:126]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:198]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:201]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:237]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:239]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:241]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:243]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:245]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:247]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:249]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:251]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:253]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:255]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:257]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:259]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:261]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:263]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:265]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:267]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:269]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:271]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:273]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:275]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:277]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:279]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:281]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:283]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:285]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:287]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:289]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:291]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:293]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:295]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:297]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_0_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:512]\n",
      "INFO: [Synth 8-638] synthesizing module 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter W bound to: 33 - type: integer \n",
      "INFO: [Synth 8-3491] module 'ibuf' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:65]\n",
      "INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]\n",
      "\tParameter W bound to: 33 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (1#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]\n",
      "\tParameter W bound to: 33 - type: integer \n",
      "INFO: [Synth 8-3491] module 'obuf' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:76]\n",
      "INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]\n",
      "\tParameter W bound to: 33 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (2#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]\n",
      "INFO: [Synth 8-256] done synthesizing module 'regslice_both' (3#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_1_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:526]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_2_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:540]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_3_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:554]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_4_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:568]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_5_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:582]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_6_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:596]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_7_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:610]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_8_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:624]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_9_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:638]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_10_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:652]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_11_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:666]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_12_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:680]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_13_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:694]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_14_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:708]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_15_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:722]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_16_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:736]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_17_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:750]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_18_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:764]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_19_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:778]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_20_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:792]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_21_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:806]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_22_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:820]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_23_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:834]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_24_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:848]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_25_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:862]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_26_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:876]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_27_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:890]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_28_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:904]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_29_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:918]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_30_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:932]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_input_1_V_data_31_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:946]\n",
      "INFO: [Synth 8-256] done synthesizing module 'Block_preheader_i_i_04_proc27' (4#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_preheader_i_i_04_proc27.vhd:126]\n",
      "INFO: [Synth 8-3491] module 'Loop_1_proc' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc.vhd:12' bound to instance 'Loop_1_proc_U0' of component 'Loop_1_proc' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/myproject.vhd:510]\n",
      "INFO: [Synth 8-638] synthesizing module 'Loop_1_proc' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc.vhd:28]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc.vhd:56]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc.vhd:59]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc.vhd:65]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc.vhd:69]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc.vhd:74]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc.vhd:78]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc.vhd:80]\n",
      "\tParameter DataWidth bound to: 15 - type: integer \n",
      "\tParameter AddressRange bound to: 32 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'Loop_1_proc_w2_V' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc_w2_V.vhd:75' bound to instance 'w2_V_U' of component 'Loop_1_proc_w2_V' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc.vhd:124]\n",
      "INFO: [Synth 8-638] synthesizing module 'Loop_1_proc_w2_V' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc_w2_V.vhd:88]\n",
      "\tParameter DataWidth bound to: 15 - type: integer \n",
      "\tParameter AddressRange bound to: 32 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'Loop_1_proc_w2_V_rom' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc_w2_V.vhd:9' bound to instance 'Loop_1_proc_w2_V_rom_U' of component 'Loop_1_proc_w2_V_rom' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc_w2_V.vhd:100]\n",
      "INFO: [Synth 8-638] synthesizing module 'Loop_1_proc_w2_V_rom' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc_w2_V.vhd:24]\n",
      "\tParameter DWIDTH bound to: 15 - type: integer \n",
      "\tParameter AWIDTH bound to: 5 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 32 - type: integer \n",
      "INFO: [Synth 8-5534] Detected attribute (* rom_style = \"distributed\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc_w2_V.vhd:28]\n",
      "INFO: [Synth 8-256] done synthesizing module 'Loop_1_proc_w2_V_rom' (5#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc_w2_V.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'Loop_1_proc_w2_V' (6#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc_w2_V.vhd:88]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 5 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 15 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 32 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 47 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_15s_32s_47_5_1' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/myproject_mul_15s_32s_47_5_1.vhd:53' bound to instance 'myproject_mul_15s_32s_47_5_1_U35' of component 'myproject_mul_15s_32s_47_5_1' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc.vhd:136]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_15s_32s_47_5_1' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/myproject_mul_15s_32s_47_5_1.vhd:69]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 5 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 15 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 32 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 47 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_15s_32s_47_5_1_MulnS_0' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/myproject_mul_15s_32s_47_5_1.vhd:9' bound to instance 'myproject_mul_15s_32s_47_5_1_MulnS_0_U' of component 'myproject_mul_15s_32s_47_5_1_MulnS_0' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/myproject_mul_15s_32s_47_5_1.vhd:82]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_15s_32s_47_5_1_MulnS_0' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/myproject_mul_15s_32s_47_5_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_15s_32s_47_5_1_MulnS_0' (7#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/myproject_mul_15s_32s_47_5_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_15s_32s_47_5_1' (8#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/myproject_mul_15s_32s_47_5_1.vhd:69]\n",
      "INFO: [Synth 8-256] done synthesizing module 'Loop_1_proc' (9#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Loop_1_proc.vhd:28]\n",
      "INFO: [Synth 8-3491] module 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.vhd:12' bound to instance 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0' of component 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/myproject.vhd:524]\n",
      "INFO: [Synth 8-638] synthesizing module 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.vhd:28]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.vhd:38]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.vhd:41]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.vhd:44]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_layer2_out_V_data_0_V_U' of component 'regslice_both' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.vhd:71]\n",
      "INFO: [Synth 8-256] done synthesizing module 'Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc' (10#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.vhd:28]\n",
      "INFO: [Synth 8-3491] module 'fifo_w32_d32_A' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/fifo_w32_d32_A.vhd:47' bound to instance 'tmpdata1_data_V_channel_U' of component 'fifo_w32_d32_A' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/myproject.vhd:538]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w32_d32_A' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/fifo_w32_d32_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 32 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'fifo_w32_d32_A_shiftReg' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/fifo_w32_d32_A.vhd:10' bound to instance 'U_fifo_w32_d32_A_shiftReg' of component 'fifo_w32_d32_A_shiftReg' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/fifo_w32_d32_A.vhd:124]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w32_d32_A_shiftReg' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/fifo_w32_d32_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 32 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d32_A_shiftReg' (11#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/fifo_w32_d32_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d32_A' (12#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/fifo_w32_d32_A.vhd:66]\n",
      "INFO: [Synth 8-3491] module 'fifo_w32_d2_A' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/fifo_w32_d2_A.vhd:47' bound to instance 'p_Val2_loc_channel_U' of component 'fifo_w32_d2_A' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/myproject.vhd:551]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/fifo_w32_d2_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'fifo_w32_d2_A_shiftReg' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/fifo_w32_d2_A.vhd:10' bound to instance 'U_fifo_w32_d2_A_shiftReg' of component 'fifo_w32_d2_A_shiftReg' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/fifo_w32_d2_A.vhd:124]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A_shiftReg' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/fifo_w32_d2_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A_shiftReg' (13#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/fifo_w32_d2_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A' (14#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/fifo_w32_d2_A.vhd:66]\n",
      "INFO: [Synth 8-3491] module 'start_for_Loop_1_proc_U0' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/start_for_Loop_1_proc_U0.vhd:47' bound to instance 'start_for_Loop_1_proc_U0_U' of component 'start_for_Loop_1_proc_U0' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/myproject.vhd:564]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_Loop_1_proc_U0' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/start_for_Loop_1_proc_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'start_for_Loop_1_proc_U0_shiftReg' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/start_for_Loop_1_proc_U0.vhd:10' bound to instance 'U_start_for_Loop_1_proc_U0_shiftReg' of component 'start_for_Loop_1_proc_U0_shiftReg' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/start_for_Loop_1_proc_U0.vhd:124]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_Loop_1_proc_U0_shiftReg' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/start_for_Loop_1_proc_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_1_proc_U0_shiftReg' (15#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/start_for_Loop_1_proc_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_1_proc_U0' (16#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/start_for_Loop_1_proc_U0.vhd:66]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject' (17#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/myproject.vhd:122]\n",
      "WARNING: [Synth 8-3331] design myproject_mul_15s_32s_47_5_1 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design Loop_1_proc_w2_V has unconnected port reset\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1802.242 ; gain = 247.363 ; free physical = 24182 ; free virtual = 104203\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1802.242 ; gain = 247.363 ; free physical = 24179 ; free virtual = 104200\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xc7z020clg400-1\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1810.246 ; gain = 255.367 ; free physical = 24179 ; free virtual = 104200\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Device 21-403] Loading part xc7z020clg400-1\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  \"mem\". This will be implemented in logic\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct/myproject_prj/solution1/syn/vhdl/fifo_w32_d32_A.vhd:102]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1837.164 ; gain = 282.285 ; free physical = 24138 ; free virtual = 104160\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     48 Bit       Adders := 1     \n",
      "\t   2 Input      6 Bit       Adders := 2     \n",
      "\t   2 Input      2 Bit       Adders := 2     \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 1     \n",
      "+---Registers : \n",
      "\t               47 Bit    Registers := 4     \n",
      "\t               33 Bit    Registers := 66    \n",
      "\t               32 Bit    Registers := 37    \n",
      "\t               15 Bit    Registers := 3     \n",
      "\t                9 Bit    Registers := 1     \n",
      "\t                6 Bit    Registers := 3     \n",
      "\t                2 Bit    Registers := 36    \n",
      "\t                1 Bit    Registers := 12    \n",
      "+---Multipliers : \n",
      "\t                15x32  Multipliers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     33 Bit        Muxes := 33    \n",
      "\t   2 Input     32 Bit        Muxes := 3     \n",
      "\t   2 Input     31 Bit        Muxes := 1     \n",
      "\t   2 Input     30 Bit        Muxes := 1     \n",
      "\t   2 Input     29 Bit        Muxes := 1     \n",
      "\t   2 Input     28 Bit        Muxes := 1     \n",
      "\t   2 Input     27 Bit        Muxes := 1     \n",
      "\t   2 Input     26 Bit        Muxes := 1     \n",
      "\t   2 Input     25 Bit        Muxes := 1     \n",
      "\t   2 Input     24 Bit        Muxes := 1     \n",
      "\t   2 Input     23 Bit        Muxes := 1     \n",
      "\t   2 Input     22 Bit        Muxes := 1     \n",
      "\t   2 Input     21 Bit        Muxes := 1     \n",
      "\t   2 Input     20 Bit        Muxes := 1     \n",
      "\t   2 Input     19 Bit        Muxes := 1     \n",
      "\t   2 Input     18 Bit        Muxes := 1     \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     15 Bit        Muxes := 1     \n",
      "\t   2 Input     14 Bit        Muxes := 1     \n",
      "\t   2 Input     13 Bit        Muxes := 1     \n",
      "\t   2 Input     12 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 1     \n",
      "\t   2 Input      9 Bit        Muxes := 1     \n",
      "\t  10 Input      9 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 1     \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      5 Bit        Muxes := 2     \n",
      "\t   2 Input      4 Bit        Muxes := 2     \n",
      "\t   2 Input      3 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 35    \n",
      "\t   4 Input      2 Bit        Muxes := 33    \n",
      "\t   5 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 150   \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Hierarchical RTL Component report \n",
      "Module myproject \n",
      "Detailed RTL Component Info : \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 1     \n",
      "Module xil_defaultlib_ibuf \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               33 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     33 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               33 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module Block_preheader_i_i_04_proc27 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 32    \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 2     \n",
      "\t   2 Input     31 Bit        Muxes := 1     \n",
      "\t   2 Input     30 Bit        Muxes := 1     \n",
      "\t   2 Input     29 Bit        Muxes := 1     \n",
      "\t   2 Input     28 Bit        Muxes := 1     \n",
      "\t   2 Input     27 Bit        Muxes := 1     \n",
      "\t   2 Input     26 Bit        Muxes := 1     \n",
      "\t   2 Input     25 Bit        Muxes := 1     \n",
      "\t   2 Input     24 Bit        Muxes := 1     \n",
      "\t   2 Input     23 Bit        Muxes := 1     \n",
      "\t   2 Input     22 Bit        Muxes := 1     \n",
      "\t   2 Input     21 Bit        Muxes := 1     \n",
      "\t   2 Input     20 Bit        Muxes := 1     \n",
      "\t   2 Input     19 Bit        Muxes := 1     \n",
      "\t   2 Input     18 Bit        Muxes := 1     \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     15 Bit        Muxes := 1     \n",
      "\t   2 Input     14 Bit        Muxes := 1     \n",
      "\t   2 Input     13 Bit        Muxes := 1     \n",
      "\t   2 Input     12 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 1     \n",
      "\t   2 Input      9 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 1     \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      5 Bit        Muxes := 1     \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module Loop_1_proc_w2_V_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               15 Bit    Registers := 1     \n",
      "Module myproject_mul_15s_32s_47_5_1_MulnS_0 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               47 Bit    Registers := 3     \n",
      "\t               32 Bit    Registers := 1     \n",
      "\t               15 Bit    Registers := 1     \n",
      "+---Multipliers : \n",
      "\t                15x32  Multipliers := 1     \n",
      "Module Loop_1_proc \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     48 Bit       Adders := 1     \n",
      "\t   2 Input      6 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               47 Bit    Registers := 1     \n",
      "\t               32 Bit    Registers := 2     \n",
      "\t               15 Bit    Registers := 1     \n",
      "\t                9 Bit    Registers := 1     \n",
      "\t                6 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t  10 Input      9 Bit        Muxes := 1     \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   5 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w32_d32_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      6 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      5 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w32_d2_A_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 1     \n",
      "Module fifo_w32_d2_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_Loop_1_proc_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_Loop_1_proc_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 220 (col length:60)\n",
      "BRAMs: 280 (col length: RAMB18 60 RAMB36 30)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "Warning: Parallel synthesis criteria is not met \n",
      "INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  \"p_0_out\". This will be implemented in logic\n",
      "DSP Report: Generating DSP Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg, operation Mode is: (A''*B'')'.\n",
      "DSP Report: register Loop_1_proc_U0/w2_V_load_reg_164_reg is absorbed into DSP Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg.\n",
      "DSP Report: register Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/a_reg0_reg is absorbed into DSP Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg.\n",
      "DSP Report: register Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg is absorbed into DSP Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg.\n",
      "DSP Report: register Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg is absorbed into DSP Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg.\n",
      "DSP Report: register Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg is absorbed into DSP Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg.\n",
      "DSP Report: register Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff0_reg is absorbed into DSP Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg.\n",
      "DSP Report: operator Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/tmp_product is absorbed into DSP Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg.\n",
      "DSP Report: operator Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/tmp_product is absorbed into DSP Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg.\n",
      "DSP Report: Generating DSP Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.\n",
      "DSP Report: register Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/a_reg0_reg is absorbed into DSP Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg.\n",
      "DSP Report: register Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff0_reg is absorbed into DSP Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg.\n",
      "DSP Report: register Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/b_reg0_reg is absorbed into DSP Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg.\n",
      "DSP Report: register Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff0_reg is absorbed into DSP Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg.\n",
      "DSP Report: register Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg is absorbed into DSP Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg.\n",
      "DSP Report: register Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg is absorbed into DSP Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg.\n",
      "DSP Report: operator Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/tmp_product is absorbed into DSP Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg.\n",
      "DSP Report: operator Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/tmp_product is absorbed into DSP Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg.\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (Block_preheader_i_i_04_proc27_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0/ap_done_reg_reg )\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[23]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[22]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[21]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[20]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[19]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[18]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[17]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[14]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[13]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[12]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[11]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[10]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[9]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[8]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[7]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[6]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[5]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[4]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[3]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[2]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[1]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/myproject_mul_15s_32s_47_5_1_U35/myproject_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[0]) is unused and will be removed from module myproject.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2111.887 ; gain = 557.008 ; free physical = 23913 ; free virtual = 103938\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "ROM:\n",
      "+---------------------+------------+---------------+----------------+\n",
      "|Module Name          | RTL Object | Depth x Width | Implemented As | \n",
      "+---------------------+------------+---------------+----------------+\n",
      "|Loop_1_proc_w2_V_rom | p_0_out    | 32x15         | LUT            | \n",
      "|myproject            | p_0_out    | 32x15         | LUT            | \n",
      "+---------------------+------------+---------------+----------------+\n",
      "\n",
      "\n",
      "DSP: Preliminary Mapping\tReport (see note below)\n",
      "+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|Module Name | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | \n",
      "+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|myproject   | (A''*B'')'            | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | \n",
      "|myproject   | (PCIN>>17)+(A''*B'')' | 15     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | \n",
      "+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "\n",
      "Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2111.891 ; gain = 557.012 ; free physical = 23913 ; free virtual = 103938\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2119.895 ; gain = 565.016 ; free physical = 23910 ; free virtual = 103935\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2119.898 ; gain = 565.020 ; free physical = 23910 ; free virtual = 103935\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2119.898 ; gain = 565.020 ; free physical = 23910 ; free virtual = 103935\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2119.898 ; gain = 565.020 ; free physical = 23909 ; free virtual = 103935\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2119.898 ; gain = 565.020 ; free physical = 23909 ; free virtual = 103934\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2119.898 ; gain = 565.020 ; free physical = 23910 ; free virtual = 103935\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2119.898 ; gain = 565.020 ; free physical = 23910 ; free virtual = 103935\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Dynamic Shift Register Report:\n",
      "+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | \n",
      "+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "|dsrl        | SRL_SIG_reg[31] | 32     | 32         | 0      | 32      | 0      | 0      | 0      | \n",
      "+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+--------+------+\n",
      "|      |Cell    |Count |\n",
      "+------+--------+------+\n",
      "|1     |BUFG    |     1|\n",
      "|2     |CARRY4  |     9|\n",
      "|3     |DSP48E1 |     2|\n",
      "|4     |LUT1    |     4|\n",
      "|5     |LUT2    |   137|\n",
      "|6     |LUT3    |  1128|\n",
      "|7     |LUT4    |    92|\n",
      "|8     |LUT5    |    66|\n",
      "|9     |LUT6    |   509|\n",
      "|10    |SRLC32E |    32|\n",
      "|11    |FDRE    |  3407|\n",
      "|12    |FDSE    |    13|\n",
      "|13    |IBUF    |  1060|\n",
      "|14    |OBUF    |    68|\n",
      "+------+--------+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+-----------------------------------------------------------------+------------------------------------------------------------+------+\n",
      "|      |Instance                                                         |Module                                                      |Cells |\n",
      "+------+-----------------------------------------------------------------+------------------------------------------------------------+------+\n",
      "|1     |top                                                              |                                                            |  6528|\n",
      "|2     |  Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0 |Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc |    81|\n",
      "|3     |    regslice_both_layer2_out_V_data_0_V_U                        |regslice_both_93                                            |    79|\n",
      "|4     |      ibuf_inst                                                  |xil_defaultlib_ibuf_94                                      |    40|\n",
      "|5     |      obuf_inst                                                  |xil_defaultlib_obuf_95                                      |    37|\n",
      "|6     |  Block_preheader_i_i_04_proc27_U0                               |Block_preheader_i_i_04_proc27                               |  4902|\n",
      "|7     |    regslice_both_input_1_V_data_0_V_U                           |regslice_both                                               |   199|\n",
      "|8     |      ibuf_inst                                                  |xil_defaultlib_ibuf_91                                      |    67|\n",
      "|9     |      obuf_inst                                                  |xil_defaultlib_obuf_92                                      |   132|\n",
      "|10    |    regslice_both_input_1_V_data_10_V_U                          |regslice_both_0                                             |   104|\n",
      "|11    |      ibuf_inst                                                  |xil_defaultlib_ibuf_89                                      |    67|\n",
      "|12    |      obuf_inst                                                  |xil_defaultlib_obuf_90                                      |    37|\n",
      "|13    |    regslice_both_input_1_V_data_11_V_U                          |regslice_both_1                                             |   103|\n",
      "|14    |      ibuf_inst                                                  |xil_defaultlib_ibuf_87                                      |    67|\n",
      "|15    |      obuf_inst                                                  |xil_defaultlib_obuf_88                                      |    36|\n",
      "|16    |    regslice_both_input_1_V_data_12_V_U                          |regslice_both_2                                             |   103|\n",
      "|17    |      ibuf_inst                                                  |xil_defaultlib_ibuf_85                                      |    67|\n",
      "|18    |      obuf_inst                                                  |xil_defaultlib_obuf_86                                      |    36|\n",
      "|19    |    regslice_both_input_1_V_data_13_V_U                          |regslice_both_3                                             |   104|\n",
      "|20    |      ibuf_inst                                                  |xil_defaultlib_ibuf_83                                      |    67|\n",
      "|21    |      obuf_inst                                                  |xil_defaultlib_obuf_84                                      |    37|\n",
      "|22    |    regslice_both_input_1_V_data_14_V_U                          |regslice_both_4                                             |   103|\n",
      "|23    |      ibuf_inst                                                  |xil_defaultlib_ibuf_81                                      |    67|\n",
      "|24    |      obuf_inst                                                  |xil_defaultlib_obuf_82                                      |    36|\n",
      "|25    |    regslice_both_input_1_V_data_15_V_U                          |regslice_both_5                                             |   103|\n",
      "|26    |      ibuf_inst                                                  |xil_defaultlib_ibuf_79                                      |    67|\n",
      "|27    |      obuf_inst                                                  |xil_defaultlib_obuf_80                                      |    36|\n",
      "|28    |    regslice_both_input_1_V_data_16_V_U                          |regslice_both_6                                             |   103|\n",
      "|29    |      ibuf_inst                                                  |xil_defaultlib_ibuf_77                                      |    67|\n",
      "|30    |      obuf_inst                                                  |xil_defaultlib_obuf_78                                      |    36|\n",
      "|31    |    regslice_both_input_1_V_data_17_V_U                          |regslice_both_7                                             |   103|\n",
      "|32    |      ibuf_inst                                                  |xil_defaultlib_ibuf_75                                      |    67|\n",
      "|33    |      obuf_inst                                                  |xil_defaultlib_obuf_76                                      |    36|\n",
      "|34    |    regslice_both_input_1_V_data_18_V_U                          |regslice_both_8                                             |   104|\n",
      "|35    |      ibuf_inst                                                  |xil_defaultlib_ibuf_73                                      |    67|\n",
      "|36    |      obuf_inst                                                  |xil_defaultlib_obuf_74                                      |    37|\n",
      "|37    |    regslice_both_input_1_V_data_19_V_U                          |regslice_both_9                                             |   103|\n",
      "|38    |      ibuf_inst                                                  |xil_defaultlib_ibuf_71                                      |    67|\n",
      "|39    |      obuf_inst                                                  |xil_defaultlib_obuf_72                                      |    36|\n",
      "|40    |    regslice_both_input_1_V_data_1_V_U                           |regslice_both_10                                            |   103|\n",
      "|41    |      ibuf_inst                                                  |xil_defaultlib_ibuf_69                                      |    67|\n",
      "|42    |      obuf_inst                                                  |xil_defaultlib_obuf_70                                      |    36|\n",
      "|43    |    regslice_both_input_1_V_data_20_V_U                          |regslice_both_11                                            |   104|\n",
      "|44    |      ibuf_inst                                                  |xil_defaultlib_ibuf_67                                      |    67|\n",
      "|45    |      obuf_inst                                                  |xil_defaultlib_obuf_68                                      |    37|\n",
      "|46    |    regslice_both_input_1_V_data_21_V_U                          |regslice_both_12                                            |   103|\n",
      "|47    |      ibuf_inst                                                  |xil_defaultlib_ibuf_65                                      |    67|\n",
      "|48    |      obuf_inst                                                  |xil_defaultlib_obuf_66                                      |    36|\n",
      "|49    |    regslice_both_input_1_V_data_22_V_U                          |regslice_both_13                                            |   103|\n",
      "|50    |      ibuf_inst                                                  |xil_defaultlib_ibuf_63                                      |    67|\n",
      "|51    |      obuf_inst                                                  |xil_defaultlib_obuf_64                                      |    36|\n",
      "|52    |    regslice_both_input_1_V_data_23_V_U                          |regslice_both_14                                            |   103|\n",
      "|53    |      ibuf_inst                                                  |xil_defaultlib_ibuf_61                                      |    67|\n",
      "|54    |      obuf_inst                                                  |xil_defaultlib_obuf_62                                      |    36|\n",
      "|55    |    regslice_both_input_1_V_data_24_V_U                          |regslice_both_15                                            |   104|\n",
      "|56    |      ibuf_inst                                                  |xil_defaultlib_ibuf_59                                      |    67|\n",
      "|57    |      obuf_inst                                                  |xil_defaultlib_obuf_60                                      |    37|\n",
      "|58    |    regslice_both_input_1_V_data_25_V_U                          |regslice_both_16                                            |   103|\n",
      "|59    |      ibuf_inst                                                  |xil_defaultlib_ibuf_57                                      |    67|\n",
      "|60    |      obuf_inst                                                  |xil_defaultlib_obuf_58                                      |    36|\n",
      "|61    |    regslice_both_input_1_V_data_26_V_U                          |regslice_both_17                                            |   103|\n",
      "|62    |      ibuf_inst                                                  |xil_defaultlib_ibuf_55                                      |    67|\n",
      "|63    |      obuf_inst                                                  |xil_defaultlib_obuf_56                                      |    36|\n",
      "|64    |    regslice_both_input_1_V_data_27_V_U                          |regslice_both_18                                            |   103|\n",
      "|65    |      ibuf_inst                                                  |xil_defaultlib_ibuf_53                                      |    67|\n",
      "|66    |      obuf_inst                                                  |xil_defaultlib_obuf_54                                      |    36|\n",
      "|67    |    regslice_both_input_1_V_data_28_V_U                          |regslice_both_19                                            |   115|\n",
      "|68    |      ibuf_inst                                                  |xil_defaultlib_ibuf_51                                      |    67|\n",
      "|69    |      obuf_inst                                                  |xil_defaultlib_obuf_52                                      |    48|\n",
      "|70    |    regslice_both_input_1_V_data_29_V_U                          |regslice_both_20                                            |   103|\n",
      "|71    |      ibuf_inst                                                  |xil_defaultlib_ibuf_49                                      |    67|\n",
      "|72    |      obuf_inst                                                  |xil_defaultlib_obuf_50                                      |    36|\n",
      "|73    |    regslice_both_input_1_V_data_2_V_U                           |regslice_both_21                                            |   103|\n",
      "|74    |      ibuf_inst                                                  |xil_defaultlib_ibuf_47                                      |    67|\n",
      "|75    |      obuf_inst                                                  |xil_defaultlib_obuf_48                                      |    36|\n",
      "|76    |    regslice_both_input_1_V_data_30_V_U                          |regslice_both_22                                            |   103|\n",
      "|77    |      ibuf_inst                                                  |xil_defaultlib_ibuf_45                                      |    67|\n",
      "|78    |      obuf_inst                                                  |xil_defaultlib_obuf_46                                      |    36|\n",
      "|79    |    regslice_both_input_1_V_data_31_V_U                          |regslice_both_23                                            |   105|\n",
      "|80    |      ibuf_inst                                                  |xil_defaultlib_ibuf_43                                      |    67|\n",
      "|81    |      obuf_inst                                                  |xil_defaultlib_obuf_44                                      |    38|\n",
      "|82    |    regslice_both_input_1_V_data_3_V_U                           |regslice_both_24                                            |   103|\n",
      "|83    |      ibuf_inst                                                  |xil_defaultlib_ibuf_41                                      |    67|\n",
      "|84    |      obuf_inst                                                  |xil_defaultlib_obuf_42                                      |    36|\n",
      "|85    |    regslice_both_input_1_V_data_4_V_U                           |regslice_both_25                                            |   103|\n",
      "|86    |      ibuf_inst                                                  |xil_defaultlib_ibuf_39                                      |    67|\n",
      "|87    |      obuf_inst                                                  |xil_defaultlib_obuf_40                                      |    36|\n",
      "|88    |    regslice_both_input_1_V_data_5_V_U                           |regslice_both_26                                            |   103|\n",
      "|89    |      ibuf_inst                                                  |xil_defaultlib_ibuf_37                                      |    67|\n",
      "|90    |      obuf_inst                                                  |xil_defaultlib_obuf_38                                      |    36|\n",
      "|91    |    regslice_both_input_1_V_data_6_V_U                           |regslice_both_27                                            |   104|\n",
      "|92    |      ibuf_inst                                                  |xil_defaultlib_ibuf_35                                      |    67|\n",
      "|93    |      obuf_inst                                                  |xil_defaultlib_obuf_36                                      |    37|\n",
      "|94    |    regslice_both_input_1_V_data_7_V_U                           |regslice_both_28                                            |   103|\n",
      "|95    |      ibuf_inst                                                  |xil_defaultlib_ibuf_33                                      |    67|\n",
      "|96    |      obuf_inst                                                  |xil_defaultlib_obuf_34                                      |    36|\n",
      "|97    |    regslice_both_input_1_V_data_8_V_U                           |regslice_both_29                                            |   103|\n",
      "|98    |      ibuf_inst                                                  |xil_defaultlib_ibuf_31                                      |    67|\n",
      "|99    |      obuf_inst                                                  |xil_defaultlib_obuf_32                                      |    36|\n",
      "|100   |    regslice_both_input_1_V_data_9_V_U                           |regslice_both_30                                            |   103|\n",
      "|101   |      ibuf_inst                                                  |xil_defaultlib_ibuf                                         |    67|\n",
      "|102   |      obuf_inst                                                  |xil_defaultlib_obuf                                         |    36|\n",
      "|103   |  Loop_1_proc_U0                                                 |Loop_1_proc                                                 |   209|\n",
      "|104   |    myproject_mul_15s_32s_47_5_1_U35                             |myproject_mul_15s_32s_47_5_1                                |     4|\n",
      "|105   |      myproject_mul_15s_32s_47_5_1_MulnS_0_U                     |myproject_mul_15s_32s_47_5_1_MulnS_0                        |     4|\n",
      "|106   |    w2_V_U                                                       |Loop_1_proc_w2_V                                            |    30|\n",
      "|107   |      Loop_1_proc_w2_V_rom_U                                     |Loop_1_proc_w2_V_rom                                        |    30|\n",
      "|108   |  p_Val2_loc_channel_U                                           |fifo_w32_d2_A                                               |   138|\n",
      "|109   |    U_fifo_w32_d2_A_shiftReg                                     |fifo_w32_d2_A_shiftReg                                      |   128|\n",
      "|110   |  start_for_Loop_1_proc_U0_U                                     |start_for_Loop_1_proc_U0                                    |    12|\n",
      "|111   |  tmpdata1_data_V_channel_U                                      |fifo_w32_d32_A                                              |    57|\n",
      "|112   |    U_fifo_w32_d32_A_shiftReg                                    |fifo_w32_d32_A_shiftReg                                     |    37|\n",
      "+------+-----------------------------------------------------------------+------------------------------------------------------------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2119.898 ; gain = 565.020 ; free physical = 23907 ; free virtual = 103932\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2119.898 ; gain = 565.020 ; free physical = 23909 ; free virtual = 103934\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2119.902 ; gain = 565.020 ; free physical = 23909 ; free virtual = 103934\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2119.902 ; gain = 0.000 ; free physical = 23974 ; free virtual = 103999\n",
      "INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2175.926 ; gain = 0.000 ; free physical = 23900 ; free virtual = 103925\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "143 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2175.926 ; gain = 621.156 ; free physical = 24033 ; free virtual = 104058\n",
      "# report_utilization -file vivado_synth.rpt\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Jul 18 15:04:35 2023...\n",
      "***** VIVADO SYNTHESIS COMPLETED IN 0h0m40s *****\n",
      "INFO: [HLS 200-112] Total elapsed time: 110.5 seconds; peak allocated memory: 166.393 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Tue Jul 18 15:04:35 2023...\n",
      "Implementation report not found.\n",
      "Timing report not found.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'CSimResults': [['0.0328064']],\n",
       " 'CosimResults': [['0.0328064']],\n",
       " 'CSynthesisReport': {'TargetClockPeriod': '5.00',\n",
       "  'EstimatedClockPeriod': '3.950',\n",
       "  'BestLatency': '287',\n",
       "  'WorstLatency': '287',\n",
       "  'IntervalMin': '258',\n",
       "  'IntervalMax': '258',\n",
       "  'BRAM_18K': '2',\n",
       "  'DSP': '2',\n",
       "  'FF': '1462',\n",
       "  'LUT': '917',\n",
       "  'URAM': '0',\n",
       "  'AvailableBRAM_18K': '280',\n",
       "  'AvailableDSP': '220',\n",
       "  'AvailableFF': '106400',\n",
       "  'AvailableLUT': '53200',\n",
       "  'AvailableURAM': '0'},\n",
       " 'VivadoSynthReport': {'LUT': '1351',\n",
       "  'FF': '3420',\n",
       "  'BRAM_18K': '0',\n",
       "  'DSP48E': '2'},\n",
       " 'CosimReport': {'RTL': 'Verilog',\n",
       "  'Status': 'Pass',\n",
       "  'LatencyMin': 260,\n",
       "  'LatencyMax': 260,\n",
       "  'IntervalMin': 0,\n",
       "  'IntervalMax': 0,\n",
       "  'LatencyAvg': 260.0,\n",
       "  'IntervalAvg': 0.0}}"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "!source /opt/Xilinx/Vivado/2019.2/settings64.sh\n",
    "import os\n",
    "os.environ['PATH'] = '/opt/Xilinx/Vivado/2019.2' + '/bin:' + os.environ['PATH']\n",
    "hls_model.build(csim=True, synth=True, vsynth=True, cosim=True, validation=True, export=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Implementation report not found.\n",
      "Timing report not found.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'CSimResults': [['0.0328064']],\n",
       " 'CosimResults': [['0.0328064']],\n",
       " 'CSynthesisReport': {'TargetClockPeriod': '5.00',\n",
       "  'EstimatedClockPeriod': '3.950',\n",
       "  'BestLatency': '287',\n",
       "  'WorstLatency': '287',\n",
       "  'IntervalMin': '258',\n",
       "  'IntervalMax': '258',\n",
       "  'BRAM_18K': '2',\n",
       "  'DSP': '2',\n",
       "  'FF': '1462',\n",
       "  'LUT': '917',\n",
       "  'URAM': '0',\n",
       "  'AvailableBRAM_18K': '280',\n",
       "  'AvailableDSP': '220',\n",
       "  'AvailableFF': '106400',\n",
       "  'AvailableLUT': '53200',\n",
       "  'AvailableURAM': '0'},\n",
       " 'VivadoSynthReport': {'LUT': '1351',\n",
       "  'FF': '3420',\n",
       "  'BRAM_18K': '0',\n",
       "  'DSP48E': '2'},\n",
       " 'CosimReport': {'RTL': 'Verilog',\n",
       "  'Status': 'Pass',\n",
       "  'LatencyMin': 260,\n",
       "  'LatencyMax': 260,\n",
       "  'IntervalMin': 0,\n",
       "  'IntervalMax': 0,\n",
       "  'LatencyAvg': 260.0,\n",
       "  'IntervalAvg': 0.0}}"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls4ml.report.parse_vivado_report('/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: dot_product, layer type: DotProduct, input shapes: [[None, 32]], output shape: 1\n",
      "{'LayerName': {'dot_product': {'Precision': {'result': 'ap_fixed<32,16>'},\n",
      "                               'Trace': False},\n",
      "               'input_1': {'Precision': {'result': 'ap_fixed<32,16>'},\n",
      "                           'Trace': False}},\n",
      " 'Model': {'BramFactor': 1000000000,\n",
      "           'Precision': 'ap_fixed<32,16>',\n",
      "           'ReuseFactor': 1,\n",
      "           'Strategy': 'Latency',\n",
      "           'TraceOutput': False}}\n",
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: dot_product, layer type: DotProduct, input shapes: [[None, 32]], output shape: 1\n",
      "Creating HLS model\n",
      "{'AcceleratorConfig': {'Board': 'pynq-z2',\n",
      "                       'Driver': 'python',\n",
      "                       'Interface': 'axi_stream',\n",
      "                       'Precision': {'Input': 'float', 'Output': 'float'}},\n",
      " 'Backend': 'VivadoAccelerator',\n",
      " 'ClockPeriod': 5,\n",
      " 'HLSConfig': {'LayerName': {'dot_product': {'Precision': {'result': 'ap_fixed<32,16>'},\n",
      "                                             'Trace': False},\n",
      "                             'input_1': {'Precision': {'result': 'ap_fixed<32,16>'},\n",
      "                                         'Trace': False}},\n",
      "               'Model': {'BramFactor': 1000000000,\n",
      "                         'Precision': 'ap_fixed<32,16>',\n",
      "                         'ReuseFactor': 1,\n",
      "                         'Strategy': 'Latency',\n",
      "                         'TraceOutput': False}},\n",
      " 'IOType': 'io_stream',\n",
      " 'InputData': None,\n",
      " 'KerasModel': <keras.engine.functional.Functional object at 0x7f3c3d617a00>,\n",
      " 'OutputDir': './hls_model/dotproduct_axi',\n",
      " 'OutputPredictions': None,\n",
      " 'Part': 'xcku115-flvb2104-2-i',\n",
      " 'ProjectName': 'myproject'}\n",
      "[{'class_name': 'InputLayer',\n",
      "  'data_format': 'channels_last',\n",
      "  'input_shape': [32],\n",
      "  'name': 'input_1'},\n",
      " {'bias_data': array([0.], dtype=float32),\n",
      "  'class_name': 'DotProduct',\n",
      "  'data_format': 'channels_last',\n",
      "  'inputs': ['input_1'],\n",
      "  'n_in': 32,\n",
      "  'n_out': 1,\n",
      "  'name': 'dot_product',\n",
      "  'weight_data': array([[-0.01469565],\n",
      "       [-0.00101826],\n",
      "       [ 0.09427419],\n",
      "       [-0.00256253],\n",
      "       [-0.01098505],\n",
      "       [ 0.04562511],\n",
      "       [ 0.02021041],\n",
      "       [-0.00811356],\n",
      "       [-0.14391524],\n",
      "       [ 0.0184158 ],\n",
      "       [-0.05959141],\n",
      "       [ 0.01322805],\n",
      "       [ 0.00352315],\n",
      "       [-0.01833269],\n",
      "       [ 0.07467739],\n",
      "       [-0.09311259],\n",
      "       [ 0.04296504],\n",
      "       [ 0.04981212],\n",
      "       [ 0.04580698],\n",
      "       [ 0.00106456],\n",
      "       [ 0.02158977],\n",
      "       [ 0.01476081],\n",
      "       [ 0.00779769],\n",
      "       [ 0.08376794],\n",
      "       [ 0.02826813],\n",
      "       [-0.01639883],\n",
      "       [ 0.08906563],\n",
      "       [ 0.00433305],\n",
      "       [ 0.04740987],\n",
      "       [-0.06539075],\n",
      "       [-0.07828444],\n",
      "       [-0.02291592]], dtype=float32)}]\n",
      "['input_1']\n",
      "['dot_product']\n",
      "WARNING: You set a Part that does not correspond to the Board you specified. The correct Part is now set.\n",
      "Writing HLS project\n",
      "WARNING:tensorflow:Compiled the loaded model, but the compiled metrics have yet to be built. `model.compile_metrics` will be empty until you train or evaluate the model.\n",
      "Done\n"
     ]
    }
   ],
   "source": [
    "import hls4ml\n",
    "#hls4ml.model.optimizer.OutputRoundingSaturationMode.layers = ['Activation']\n",
    "#hls4ml.model.optimizer.OutputRoundingSaturationMode.rounding_mode = 'AP_RND_CONV'\n",
    "#hls4ml.model.optimizer.OutputRoundingSaturationMode.saturation_mode = 'AP_SAT'\n",
    "config = hls4ml.utils.config_from_keras_model(model, granularity='name', default_precision='ap_fixed<32,16>')\n",
    "import pprint\n",
    "pprint.pprint(config)  \n",
    "hls_model = hls4ml.converters.convert_from_keras_model(model,\n",
    "                                                       hls_config=config,\n",
    "                                                       output_dir='./hls_model/dotproduct_axi',\n",
    "                                                       io_type = 'io_stream',\n",
    "                                                       backend='VivadoAccelerator', board='pynq-z2')\n",
    "                                                       #part='xc7z020clg400-1')\n",
    "hls_model.compile()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'hisky' on host 'r7515ed520.EE.NCTU.edu.tw' (Linux_x86_64 version 3.10.0-1160.90.1.el7.x86_64) on Tue Jul 18 15:58:33 CST 2023\n",
      "INFO: [HLS 200-10] On os \"CentOS Linux release 7.9.2009 (Core)\"\n",
      "INFO: [HLS 200-10] In directory '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject_axi.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Opening solution '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "***** C SIMULATION *****\n",
      "INFO: [SIM 211-2] *************** CSIM start ***************\n",
      "INFO: [SIM 211-4] CSIM will launch GCC as the compiler.\n",
      "make: `csim.exe' is up to date.\n",
      "INFO: Unable to open input/predictions file, using default input.\n",
      "{ data: 0, last: 1 }\n",
      " \n",
      "INFO: Saved inference results to file: tb_data/csim_results.log\n",
      "INFO: [SIM 211-1] CSim done with 0 errors.\n",
      "INFO: [SIM 211-3] *************** CSIM finish ***************\n",
      "***** C SIMULATION COMPLETED IN 0h0m0s *****\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:31:69\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:31:73\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 24286 ; free virtual = 104708\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 24286 ; free virtual = 104708\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_dot_product_stream.h:25).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_dot_product_stream.h:25).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_dot_product_stream.h:22).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator=' (firmware/nnet_utils/nnet_types.h:29).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dot_product<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'myproject' (firmware/myproject.cpp:31).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 24269 ; free virtual = 104691\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 24258 ; free virtual = 104680\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:1) on argument 'input_1.V.data.V' (firmware/myproject.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:94) on argument 'layer2_out.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).\n",
      "INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 1024-bit variable.\n",
      "INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (firmware/myproject_axi.cpp:17) in function 'myproject_axi' automatically.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:27) in function 'myproject' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/myproject_axi.cpp:17) in function 'myproject_axi' completely with a factor of 1.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmpdata.data.V' (firmware/nnet_utils/nnet_dot_product_stream.h:20) automatically.\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) .\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.2' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) in dimension 1 completely.\n",
      "INFO: [XFORM 203-721] Change variable 'tmpdata1.data.V' (firmware/nnet_utils/nnet_dot_product_stream.h:21) to FIFO automatically.\n",
      "INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/nnet_utils/nnet_dot_product_stream.h:24) to a process function for dataflow in function 'myproject'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 3 process function(s): \n",
      "\t 'myproject_Block_.preheader.i.i.033_proc45'\n",
      "\t 'myproject_Loop_1_proc'\n",
      "\t 'myproject_Block_dot_product<array<ap_fixed<32, 16, 5, 3, 0>, 32u>, array<ap_fixed<32, 16, 5, 3, 0>, 1u>, config2>.exit_proc'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 3 process function(s): \n",
      "\t 'Block_codeRepl1107_proc46'\n",
      "\t 'myproject'\n",
      "\t 'Block_myproject_axi_.exit1109_proc'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'Block_myproject_axi_.exit1109_proc'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:22:25) to (firmware/myproject_axi.cpp:20:41) in function 'Block_codeRepl1107_proc46'... converting 10 basic blocks.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 24223 ; free virtual = 104645\n",
      "WARNING: [XFORM 203-631] Renaming function 'myproject_Block_dot_product<array<ap_fixed<32, 16, 5, 3, 0>, 32u>, array<ap_fixed<32, 16, 5, 3, 0>, 1u>, config2>.exit_proc' to 'myproject_Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc' (firmware/nnet_utils/nnet_dot_product_stream.h:27:2)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 24171 ; free virtual = 104593\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'myproject_Block_.preheader.i.i.033_proc45' to 'myproject_Block_preheader_i_i_033_proc45'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'myproject_Block_dot_product<array,array<ap_fixed,1u>,config2>.exit_proc' to 'myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit1109_proc' to 'Block_myproject_axi_exit1109_proc'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1107_proc46' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 32.89 seconds; current allocated memory: 207.104 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 208.039 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject_Block_preheader_i_i_033_proc45' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 208.410 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 208.897 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject_Loop_1_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 209.164 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 209.297 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 209.314 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 209.363 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 209.460 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 209.851 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_exit1109_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 210.031 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 210.325 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 210.546 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 211.361 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1107_proc46' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_ashr_54ns_32ns_54_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_3_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_1024ns_11ns_1024_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_32ns_32s_32_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1107_proc46'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 212.904 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject_Block_preheader_i_i_033_proc45' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_Block_preheader_i_i_033_proc45'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 217.961 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject_Loop_1_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_15s_32s_47_5_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_Loop_1_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 219.650 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 220.201 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 221.094 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_exit1109_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_lshr_32ns_32ns_32_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_64ns_32ns_64_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_exit1109_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 222.283 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.\n",
      "INFO: [HLS 200-633] Setting ap_ctrl_none interface for myproject_axi\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 224.691 MB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 228.57 MHz\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_ashr_54ns_32ns_54_2_1'\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_32ns_32s_32_2_1'\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_1024ns_11ns_1024_2_1'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_15s_32s_47_5_1_MulnS_0'\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_Loop_1_proc_w2_V_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmpdata1_data_V_channel_U(fifo_w32_d32_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'p_Val2_loc_channel_U(fifo_w32_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_Loop_1_proc_U0_U(start_for_myproject_Loop_1_proc_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_lshr_32ns_32ns_32_2_1'\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_64ns_32ns_64_2_1'\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'is_last_1_i_0_loc_c_U(fifo_w1_d3_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_myproject_axi_exit1109_proc_U0_U(start_for_Block_myproject_axi_exit1109_proc_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1046.047 ; gain = 526.008 ; free physical = 24139 ; free virtual = 104554\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h0m35s *****\n",
      "***** C/RTL SIMULATION *****\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [COSIM 212-47] Using XSIM for RTL simulation.\n",
      "INFO: [COSIM 212-14] Instrumenting C test bench ...\n",
      "WARNING: [COSIM 212-75] Fifo port 'out_data' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.\n",
      "WARNING: [COSIM 212-75] Fifo port 'out_last_V' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.\n",
      "   Build using \"/opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++\"\n",
      "   Compiling apatb_myproject_axi.cpp\n",
      "   Compiling myproject_test.cpp_pre.cpp.tb.cpp\n",
      "   Compiling myproject_axi.cpp_pre.cpp.tb.cpp\n",
      "   Compiling myproject.cpp_pre.cpp.tb.cpp\n",
      "   Generating cosim.tv.exe\n",
      "INFO: [COSIM 212-302] Starting C TB testing ... \n",
      "INFO: Unable to open input/predictions file, using default input.\n",
      "{ data: 0, last: 1 }\n",
      " \n",
      "INFO: Saved inference results to file: tb_data/rtl_cosim_results.log\n",
      "INFO: [COSIM 212-333] Generating C post check test bench ...\n",
      "INFO: [COSIM 212-12] Generating RTL test bench ...\n",
      "INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***\n",
      "INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.\n",
      "INFO: [COSIM 212-302] Starting C TB testing ...  \n",
      "INFO: Unable to open input/predictions file, using default input.\n",
      "{ data: 0, last: 1 }\n",
      " \n",
      "INFO: Saved inference results to file: tb_data/rtl_cosim_results.log\n",
      "INFO: [COSIM 212-323] Starting verilog simulation...\n",
      "INFO: [COSIM 212-15] Starting XSIM ...\n",
      "INFO: [XSIM 43-3496] Using init file passed via -initfile option \"/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini\".\n",
      "Vivado Simulator 2019.2\n",
      "Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.\n",
      "Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_axi_top glbl -prj myproject_axi.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject_axi -debug wave \n",
      "Multi-threading is on. Using 14 slave threads.\n",
      "Determining compilation order of HDL files.\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/glbl.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module glbl\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/myproject_axi.autotb.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module apatb_myproject_axi_top\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/AESL_fifo.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/AESL_axi_s_in_r.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_in_r\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/AESL_axi_s_out_r.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_r\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/Block_codeRepl1107_proc46.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_codeRepl1107_proc46\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/myproject_Block_preheader_i_i_033_proc45.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_Block_preheader_i_i_033_proc45\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/myproject_Loop_1_proc.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_Loop_1_proc\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/myproject.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/Block_myproject_axi_exit1109_proc.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_myproject_axi_exit1109_proc\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/myproject_axi.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/regslice_core.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module regslice_both\n",
      "INFO: [VRFC 10-311] analyzing module regslice_forward\n",
      "INFO: [VRFC 10-311] analyzing module regslice_reverse\n",
      "INFO: [VRFC 10-311] analyzing module regslice_both_w1\n",
      "INFO: [VRFC 10-311] analyzing module regslice_forward_w1\n",
      "INFO: [VRFC 10-311] analyzing module regslice_reverse_w1\n",
      "INFO: [VRFC 10-311] analyzing module ibuf\n",
      "INFO: [VRFC 10-311] analyzing module obuf\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/myproject_axi_fpext_32ns_64_3_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_fpext_32ns_64_3_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/myproject_axi_ashr_54ns_32ns_54_2_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_ashr_54ns_32ns_54_2_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/myproject_axi_shl_32ns_32s_32_2_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_shl_32ns_32s_32_2_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/myproject_axi_shl_1024ns_11ns_1024_2_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_shl_1024ns_11ns_1024_2_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/myproject_axi_mul_15s_32s_47_5_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_mul_15s_32s_47_5_1_MulnS_0\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_mul_15s_32s_47_5_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/myproject_Loop_1_proc_w2_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_Loop_1_proc_w2_V_rom\n",
      "INFO: [VRFC 10-311] analyzing module myproject_Loop_1_proc_w2_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/fifo_w32_d32_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d32_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d32_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/fifo_w32_d2_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/start_for_myproject_Loop_1_proc_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_myproject_Loop_1_proc_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_myproject_Loop_1_proc_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/myproject_axi_lshr_32ns_32ns_32_2_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_lshr_32ns_32ns_32_2_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/myproject_axi_shl_64ns_32ns_64_2_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_shl_64ns_32ns_64_2_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/fifo_w1_d3_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w1_d3_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w1_d3_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/fifo_w32_d1_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d1_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d1_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/start_for_myproject_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_myproject_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_myproject_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/start_for_Block_myproject_axi_exit1109_proc_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Block_myproject_axi_exit1109_proc_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Block_myproject_axi_exit1109_proc_U0\n",
      "INFO: [VRFC 10-163] Analyzing VHDL file \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/ip/xil_defaultlib/myproject_axi_ap_fpext_1_no_dsp_32.vhd\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-3107] analyzing entity 'myproject_axi_ap_fpext_1_no_dsp_32'\n",
      "Starting static elaboration\n",
      "Pass Through NonSizing Optimizer\n",
      "WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/myproject_axi_ap_fpext_1_no_dsp_32.vhd:196]\n",
      "Completed static elaboration\n",
      "Starting simulation data flow analysis\n",
      "Completed simulation data flow analysis\n",
      "Time Resolution for simulation is 1ps\n",
      "Compiling package std.standard\n",
      "Compiling package std.textio\n",
      "Compiling package ieee.std_logic_1164\n",
      "Compiling package ieee.numeric_std\n",
      "Compiling package floating_point_v7_1_9.floating_point_v7_1_9_viv_comp\n",
      "Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg\n",
      "Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg\n",
      "Compiling package floating_point_v7_1_9.floating_point_v7_1_9_consts\n",
      "Compiling package ieee.math_real\n",
      "Compiling package floating_point_v7_1_9.floating_point_v7_1_9_exp_table_...\n",
      "Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg\n",
      "Compiling package ieee.std_logic_arith\n",
      "Compiling package ieee.std_logic_signed\n",
      "Compiling package floating_point_v7_1_9.floating_point_v7_1_9_pkg\n",
      "Compiling package floating_point_v7_1_9.flt_utils\n",
      "Compiling package unisim.vcomponents\n",
      "Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_9.delay [\\delay(width=23,length=0)\\]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_9.delay [\\delay(width=8,length=0)\\]\n",
      "Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_9.delay [\\delay(width=4,length=0)\\]\n",
      "Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\\carry_chain(c_xdevicefamily=\"ki...]\n",
      "Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\\compare_eq_im(c_xdevicefamily=\"...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_9.delay [\\delay(length=0,fast_input=true)...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\\special_detect(a_fw=24,op_delay...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_9.delay [\\delay(length=0)\\]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_9.delay [\\delay(width=2,length=0)\\]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_9.delay [\\delay(width=4,length=0,fast_inp...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_9.flt_to_flt_conv_exp [\\flt_to_flt_conv_exp(r_w=64,r_ew...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_latency=...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_9.delay [delay_default]\n",
      "Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op [\\flt_dec_op(c_xdevicefamily=\"zyn...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_9.flt_to_flt_conv [\\flt_to_flt_conv(c_xdevicefamily...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_latency=...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_9.delay [\\delay(width=64,length=0)\\]\n",
      "Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\\floating_point_v7_1_9_viv(c_xde...]\n",
      "Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\\floating_point_v7_1_9(c_xdevice...]\n",
      "Compiling architecture myproject_axi_ap_fpext_1_no_dsp_32_arch of entity xil_defaultlib.myproject_axi_ap_fpext_1_no_dsp_32 [myproject_axi_ap_fpext_1_no_dsp_...]\n",
      "Compiling module xil_defaultlib.myproject_axi_fpext_32ns_64_3_1\n",
      "Compiling module xil_defaultlib.myproject_axi_ashr_54ns_32ns_54_...\n",
      "Compiling module xil_defaultlib.myproject_axi_shl_32ns_32s_32_2_...\n",
      "Compiling module xil_defaultlib.myproject_axi_shl_1024ns_11ns_10...\n",
      "Compiling module xil_defaultlib.ibuf(W=2)\n",
      "Compiling module xil_defaultlib.obuf(W=2)\n",
      "Compiling module xil_defaultlib.regslice_both(DataWidth=1)\n",
      "Compiling module xil_defaultlib.ibuf(W=33)\n",
      "Compiling module xil_defaultlib.obuf(W=33)\n",
      "Compiling module xil_defaultlib.regslice_both_default\n",
      "Compiling module xil_defaultlib.Block_codeRepl1107_proc46\n",
      "Compiling module xil_defaultlib.myproject_Block_preheader_i_i_03...\n",
      "Compiling module xil_defaultlib.myproject_Loop_1_proc_w2_V_rom\n",
      "Compiling module xil_defaultlib.myproject_Loop_1_proc_w2_V(DataW...\n",
      "Compiling module xil_defaultlib.myproject_axi_mul_15s_32s_47_5_1...\n",
      "Compiling module xil_defaultlib.myproject_axi_mul_15s_32s_47_5_1...\n",
      "Compiling module xil_defaultlib.myproject_Loop_1_proc\n",
      "Compiling module xil_defaultlib.myproject_Block_dot_product_arra...\n",
      "Compiling module xil_defaultlib.fifo_w32_d32_A_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d32_A\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d2_A\n",
      "Compiling module xil_defaultlib.start_for_myproject_Loop_1_proc_...\n",
      "Compiling module xil_defaultlib.start_for_myproject_Loop_1_proc_...\n",
      "Compiling module xil_defaultlib.myproject\n",
      "Compiling module xil_defaultlib.myproject_axi_lshr_32ns_32ns_32_...\n",
      "Compiling module xil_defaultlib.myproject_axi_shl_64ns_32ns_64_2...\n",
      "Compiling module xil_defaultlib.Block_myproject_axi_exit1109_pro...\n",
      "Compiling module xil_defaultlib.fifo_w32_d1_A_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d1_A\n",
      "Compiling module xil_defaultlib.fifo_w1_d3_A_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w1_d3_A\n",
      "Compiling module xil_defaultlib.start_for_myproject_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_myproject_U0\n",
      "Compiling module xil_defaultlib.start_for_Block_myproject_axi_ex...\n",
      "Compiling module xil_defaultlib.start_for_Block_myproject_axi_ex...\n",
      "Compiling module xil_defaultlib.myproject_axi\n",
      "Compiling module xil_defaultlib.fifo(DEPTH=32,WIDTH=32)\n",
      "Compiling module xil_defaultlib.fifo(DEPTH=32,WIDTH=1)\n",
      "Compiling module xil_defaultlib.AESL_axi_s_in_r\n",
      "Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=32)\n",
      "Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=1)\n",
      "Compiling module xil_defaultlib.AESL_axi_s_out_r\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detector_1\n",
      "Compiling module xil_defaultlib.apatb_myproject_axi_top\n",
      "Compiling module work.glbl\n",
      "Built simulation snapshot myproject_axi\n",
      "\n",
      "****** Webtalk v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/xsim.dir/myproject_axi/webtalk/xsim_webtalk.tcl -notrace\n",
      "INFO: [Common 17-186] '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/xsim.dir/myproject_axi/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jul 18 15:59:51 2023. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.\n",
      "INFO: [Common 17-206] Exiting Webtalk at Tue Jul 18 15:59:51 2023...\n",
      "\n",
      "****** xsim v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source xsim.dir/myproject_axi/xsim_script.tcl\n",
      "# xsim {myproject_axi} -autoloadwcfg -tclbatch {myproject_axi.tcl}\n",
      "Vivado Simulator 2019.2\n",
      "Time resolution is 1 ps\n",
      "source myproject_axi.tcl\n",
      "## set designtopgroup [add_wave_group \"Design Top Signals\"]\n",
      "## set coutputgroup [add_wave_group \"C Outputs\" -into $designtopgroup]\n",
      "## set out_group [add_wave_group out(axis) -into $coutputgroup]\n",
      "## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/out_r_TREADY -into $out_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/out_r_TVALID -into $out_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/out_r_TLAST -into $out_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/out_r_TDATA -into $out_group -radix hex\n",
      "## set cinputgroup [add_wave_group \"C Inputs\" -into $designtopgroup]\n",
      "## set in_group [add_wave_group in(axis) -into $cinputgroup]\n",
      "## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/in_r_TREADY -into $in_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/in_r_TVALID -into $in_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/in_r_TLAST -into $in_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/in_r_TDATA -into $in_group -radix hex\n",
      "## set resetgroup [add_wave_group \"Reset\" -into $designtopgroup]\n",
      "## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/ap_rst_n -into $resetgroup\n",
      "## set clockgroup [add_wave_group \"Clock\" -into $designtopgroup]\n",
      "## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/ap_clk -into $clockgroup\n",
      "## set testbenchgroup [add_wave_group \"Test Bench Signals\"]\n",
      "## set tbinternalsiggroup [add_wave_group \"Internal Signals\" -into $testbenchgroup]\n",
      "## set tb_simstatus_group [add_wave_group \"Simulation Status\" -into $tbinternalsiggroup]\n",
      "## set tb_portdepth_group [add_wave_group \"Port Depth\" -into $tbinternalsiggroup]\n",
      "## add_wave /apatb_myproject_axi_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/ready_cnt -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/done_cnt -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/ap_c_n_tvin_trans_num_in_data -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/ap_c_n_tvin_trans_num_in_last_V -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/ap_c_n_tvout_trans_num_out_data -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/ap_c_n_tvout_trans_num_out_last_V -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/LENGTH_in_data -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/LENGTH_in_last_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/LENGTH_out_data -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/LENGTH_out_last_V -into $tb_portdepth_group -radix hex\n",
      "## set tbcoutputgroup [add_wave_group \"C Outputs\" -into $testbenchgroup]\n",
      "## set tb_out_group [add_wave_group out(axis) -into $tbcoutputgroup]\n",
      "## add_wave /apatb_myproject_axi_top/out_r_TREADY -into $tb_out_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/out_r_TVALID -into $tb_out_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/out_r_TLAST -into $tb_out_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/out_r_TDATA -into $tb_out_group -radix hex\n",
      "## set tbcinputgroup [add_wave_group \"C Inputs\" -into $testbenchgroup]\n",
      "## set tb_in_group [add_wave_group in(axis) -into $tbcinputgroup]\n",
      "## add_wave /apatb_myproject_axi_top/in_r_TREADY -into $tb_in_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/in_r_TVALID -into $tb_in_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/in_r_TLAST -into $tb_in_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/in_r_TDATA -into $tb_in_group -radix hex\n",
      "## save_wave_config myproject_axi.wcfg\n",
      "## run all\n",
      "////////////////////////////////////////////////////////////////////////////////////\n",
      "// Inter-Transaction Progress: Completed Transaction / Total Transaction\n",
      "// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%\n",
      "//\n",
      "// RTL Simulation : \"Inter-Transaction Progress\" [\"Intra-Transaction Progress\"] @ \"Simulation Time\"\n",
      "////////////////////////////////////////////////////////////////////////////////////\n",
      "// RTL Simulation : 0 / 1 [0.00%] @ \"113000\"\n",
      "// RTL Simulation : 1 / 1 [100.00%] @ \"2908000\"\n",
      "////////////////////////////////////////////////////////////////////////////////////\n",
      "$finish called at time : 2927500 ps : File \"/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/myproject_axi.autotb.v\" Line 218\n",
      "## quit\n",
      "INFO: [Common 17-206] Exiting xsim at Tue Jul 18 16:00:01 2023...\n",
      "INFO: [COSIM 212-316] Starting C post checking ...\n",
      "INFO: Unable to open input/predictions file, using default input.\n",
      "{ data: 0, last: 1 }\n",
      " \n",
      "INFO: Saved inference results to file: tb_data/rtl_cosim_results.log\n",
      "INFO:\n",
      "Report time       : Tue Jul 18 15:59:40 CST 2023.\n",
      "Solution          : solution1.\n",
      "Simulation tool   : xsim.\n",
      "\n",
      "+----------+----------+-----------------------------------------------+-----------------------------------------------+\n",
      "|          |          |                    Latency                    |                    Interval                   |\n",
      "+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+\n",
      "|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |\n",
      "+----------+----------+-----------------------------------------------+-----------------------------------------------+\n",
      "|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|\n",
      "|   Verilog|      Pass|             NA|             NA|             NA|             NA|             NA|             NA|\n",
      "+----------+----------+-----------------------------------------------+-----------------------------------------------+\n",
      "\n",
      "***** C/RTL SIMULATION COMPLETED IN 0h0m50s *****\n",
      "***** C/RTL VALIDATION *****\n",
      "INFO: Test PASSED\n",
      "***** EXPORT IP *****\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.\n",
      "WARNING: [IP_Flow 19-4832] The IP name 'myproject_axi_ap_fpext_1_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.\n",
      "INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'myproject_axi_ap_fpext_1_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'myproject_axi_ap_fpext_1_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Jul 18 16:00:14 2023...\n",
      "***** EXPORT IP COMPLETED IN 0h0m13s *****\n",
      "***** VIVADO SYNTHESIS *****\n",
      "\n",
      "****** Vivado v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source vivado_synth.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vivadoaccelerator\"\n",
      "## variable part\n",
      "## set part \"xc7z020clg400-1\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 12.5%\n",
      "## set bit_width_hls_output 32\n",
      "## set bit_width_hls_input 32\n",
      "# add_files ${project_name}_prj/solution1/syn/vhdl\n",
      "# synth_design -top ${project_name} -part $part\n",
      "Command: synth_design -top myproject -part xc7z020clg400-1\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 8085 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1739.457 ; gain = 184.578 ; free physical = 23625 ; free virtual = 104049\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject.vhd:123]\n",
      "INFO: [Synth 8-3491] module 'myproject_Block_preheader_i_i_033_proc45' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:12' bound to instance 'myproject_Block_preheader_i_i_033_proc45_U0' of component 'myproject_Block_preheader_i_i_033_proc45' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject.vhd:395]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_Block_preheader_i_i_033_proc45' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:126]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:198]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:201]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:237]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:239]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:241]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:243]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:245]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:247]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:249]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:251]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:253]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:255]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:257]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:259]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:261]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:263]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:265]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:267]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:269]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:271]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:273]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:275]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:277]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:279]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:281]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:283]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:285]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:287]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:289]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:291]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:293]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:295]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:297]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_Block_preheader_i_i_033_proc45' (1#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_preheader_i_i_033_proc45.vhd:126]\n",
      "INFO: [Synth 8-3491] module 'myproject_Loop_1_proc' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Loop_1_proc.vhd:12' bound to instance 'myproject_Loop_1_proc_U0' of component 'myproject_Loop_1_proc' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject.vhd:507]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_Loop_1_proc' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Loop_1_proc.vhd:28]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Loop_1_proc.vhd:56]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Loop_1_proc.vhd:59]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Loop_1_proc.vhd:65]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Loop_1_proc.vhd:69]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Loop_1_proc.vhd:74]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Loop_1_proc.vhd:78]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Loop_1_proc.vhd:80]\n",
      "\tParameter DataWidth bound to: 15 - type: integer \n",
      "\tParameter AddressRange bound to: 32 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_Loop_1_proc_w2_V' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Loop_1_proc_w2_V.vhd:75' bound to instance 'w2_V_U' of component 'myproject_Loop_1_proc_w2_V' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Loop_1_proc.vhd:124]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_Loop_1_proc_w2_V' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Loop_1_proc_w2_V.vhd:88]\n",
      "\tParameter DataWidth bound to: 15 - type: integer \n",
      "\tParameter AddressRange bound to: 32 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_Loop_1_proc_w2_V_rom' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Loop_1_proc_w2_V.vhd:9' bound to instance 'myproject_Loop_1_proc_w2_V_rom_U' of component 'myproject_Loop_1_proc_w2_V_rom' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Loop_1_proc_w2_V.vhd:100]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_Loop_1_proc_w2_V_rom' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Loop_1_proc_w2_V.vhd:24]\n",
      "\tParameter DWIDTH bound to: 15 - type: integer \n",
      "\tParameter AWIDTH bound to: 5 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 32 - type: integer \n",
      "INFO: [Synth 8-5534] Detected attribute (* rom_style = \"distributed\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Loop_1_proc_w2_V.vhd:28]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_Loop_1_proc_w2_V_rom' (2#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Loop_1_proc_w2_V.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_Loop_1_proc_w2_V' (3#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Loop_1_proc_w2_V.vhd:88]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 5 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 15 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 32 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 47 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_axi_mul_15s_32s_47_5_1' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_15s_32s_47_5_1.vhd:53' bound to instance 'myproject_axi_mul_15s_32s_47_5_1_U78' of component 'myproject_axi_mul_15s_32s_47_5_1' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Loop_1_proc.vhd:136]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_15s_32s_47_5_1' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_15s_32s_47_5_1.vhd:69]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 5 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 15 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 32 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 47 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_axi_mul_15s_32s_47_5_1_MulnS_0' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_15s_32s_47_5_1.vhd:9' bound to instance 'myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U' of component 'myproject_axi_mul_15s_32s_47_5_1_MulnS_0' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_15s_32s_47_5_1.vhd:82]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_15s_32s_47_5_1_MulnS_0' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_15s_32s_47_5_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_15s_32s_47_5_1_MulnS_0' (4#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_15s_32s_47_5_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_15s_32s_47_5_1' (5#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_15s_32s_47_5_1.vhd:69]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_Loop_1_proc' (6#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Loop_1_proc.vhd:28]\n",
      "INFO: [Synth 8-3491] module 'myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.vhd:12' bound to instance 'myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0' of component 'myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject.vhd:521]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.vhd:28]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.vhd:36]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.vhd:39]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc' (7#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc.vhd:28]\n",
      "INFO: [Synth 8-3491] module 'fifo_w32_d32_A' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/fifo_w32_d32_A.vhd:47' bound to instance 'tmpdata1_data_V_channel_U' of component 'fifo_w32_d32_A' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject.vhd:535]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w32_d32_A' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/fifo_w32_d32_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 32 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'fifo_w32_d32_A_shiftReg' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/fifo_w32_d32_A.vhd:10' bound to instance 'U_fifo_w32_d32_A_shiftReg' of component 'fifo_w32_d32_A_shiftReg' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/fifo_w32_d32_A.vhd:124]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w32_d32_A_shiftReg' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/fifo_w32_d32_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 32 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d32_A_shiftReg' (8#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/fifo_w32_d32_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d32_A' (9#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/fifo_w32_d32_A.vhd:66]\n",
      "INFO: [Synth 8-3491] module 'fifo_w32_d2_A' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/fifo_w32_d2_A.vhd:47' bound to instance 'p_Val2_loc_channel_U' of component 'fifo_w32_d2_A' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject.vhd:548]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/fifo_w32_d2_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'fifo_w32_d2_A_shiftReg' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/fifo_w32_d2_A.vhd:10' bound to instance 'U_fifo_w32_d2_A_shiftReg' of component 'fifo_w32_d2_A_shiftReg' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/fifo_w32_d2_A.vhd:124]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A_shiftReg' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/fifo_w32_d2_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A_shiftReg' (10#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/fifo_w32_d2_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A' (11#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/fifo_w32_d2_A.vhd:66]\n",
      "INFO: [Synth 8-3491] module 'start_for_myproject_Loop_1_proc_U0' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/start_for_myproject_Loop_1_proc_U0.vhd:47' bound to instance 'start_for_myproject_Loop_1_proc_U0_U' of component 'start_for_myproject_Loop_1_proc_U0' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject.vhd:561]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_myproject_Loop_1_proc_U0' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/start_for_myproject_Loop_1_proc_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'start_for_myproject_Loop_1_proc_U0_shiftReg' declared at '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/start_for_myproject_Loop_1_proc_U0.vhd:10' bound to instance 'U_start_for_myproject_Loop_1_proc_U0_shiftReg' of component 'start_for_myproject_Loop_1_proc_U0_shiftReg' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/start_for_myproject_Loop_1_proc_U0.vhd:124]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_myproject_Loop_1_proc_U0_shiftReg' [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/start_for_myproject_Loop_1_proc_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_myproject_Loop_1_proc_U0_shiftReg' (12#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/start_for_myproject_Loop_1_proc_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_myproject_Loop_1_proc_U0' (13#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/start_for_myproject_Loop_1_proc_U0.vhd:66]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject' (14#1) [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/myproject.vhd:123]\n",
      "WARNING: [Synth 8-3331] design myproject_axi_mul_15s_32s_47_5_1 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design myproject_Loop_1_proc_w2_V has unconnected port reset\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1804.211 ; gain = 249.332 ; free physical = 23644 ; free virtual = 104069\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1807.176 ; gain = 252.297 ; free physical = 23643 ; free virtual = 104068\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xc7z020clg400-1\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1815.184 ; gain = 260.305 ; free physical = 23640 ; free virtual = 104065\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Device 21-403] Loading part xc7z020clg400-1\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  \"mem\". This will be implemented in logic\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/syn/vhdl/fifo_w32_d32_A.vhd:102]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1843.102 ; gain = 288.223 ; free physical = 23609 ; free virtual = 104035\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     48 Bit       Adders := 1     \n",
      "\t   2 Input      6 Bit       Adders := 2     \n",
      "\t   2 Input      2 Bit       Adders := 2     \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 1     \n",
      "+---Registers : \n",
      "\t               47 Bit    Registers := 4     \n",
      "\t               32 Bit    Registers := 37    \n",
      "\t               15 Bit    Registers := 3     \n",
      "\t                9 Bit    Registers := 1     \n",
      "\t                6 Bit    Registers := 3     \n",
      "\t                2 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 13    \n",
      "+---Multipliers : \n",
      "\t                15x32  Multipliers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 3     \n",
      "\t   2 Input     31 Bit        Muxes := 1     \n",
      "\t   2 Input     30 Bit        Muxes := 1     \n",
      "\t   2 Input     29 Bit        Muxes := 1     \n",
      "\t   2 Input     28 Bit        Muxes := 1     \n",
      "\t   2 Input     27 Bit        Muxes := 1     \n",
      "\t   2 Input     26 Bit        Muxes := 1     \n",
      "\t   2 Input     25 Bit        Muxes := 1     \n",
      "\t   2 Input     24 Bit        Muxes := 1     \n",
      "\t   2 Input     23 Bit        Muxes := 1     \n",
      "\t   2 Input     22 Bit        Muxes := 1     \n",
      "\t   2 Input     21 Bit        Muxes := 1     \n",
      "\t   2 Input     20 Bit        Muxes := 1     \n",
      "\t   2 Input     19 Bit        Muxes := 1     \n",
      "\t   2 Input     18 Bit        Muxes := 1     \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     15 Bit        Muxes := 1     \n",
      "\t   2 Input     14 Bit        Muxes := 1     \n",
      "\t   2 Input     13 Bit        Muxes := 1     \n",
      "\t   2 Input     12 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 1     \n",
      "\t   2 Input      9 Bit        Muxes := 1     \n",
      "\t  10 Input      9 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 1     \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      5 Bit        Muxes := 2     \n",
      "\t   2 Input      4 Bit        Muxes := 2     \n",
      "\t   2 Input      3 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 2     \n",
      "\t   2 Input      1 Bit        Muxes := 18    \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Hierarchical RTL Component report \n",
      "Module myproject \n",
      "Detailed RTL Component Info : \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 1     \n",
      "Module myproject_Block_preheader_i_i_033_proc45 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 32    \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 2     \n",
      "\t   2 Input     31 Bit        Muxes := 1     \n",
      "\t   2 Input     30 Bit        Muxes := 1     \n",
      "\t   2 Input     29 Bit        Muxes := 1     \n",
      "\t   2 Input     28 Bit        Muxes := 1     \n",
      "\t   2 Input     27 Bit        Muxes := 1     \n",
      "\t   2 Input     26 Bit        Muxes := 1     \n",
      "\t   2 Input     25 Bit        Muxes := 1     \n",
      "\t   2 Input     24 Bit        Muxes := 1     \n",
      "\t   2 Input     23 Bit        Muxes := 1     \n",
      "\t   2 Input     22 Bit        Muxes := 1     \n",
      "\t   2 Input     21 Bit        Muxes := 1     \n",
      "\t   2 Input     20 Bit        Muxes := 1     \n",
      "\t   2 Input     19 Bit        Muxes := 1     \n",
      "\t   2 Input     18 Bit        Muxes := 1     \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input     15 Bit        Muxes := 1     \n",
      "\t   2 Input     14 Bit        Muxes := 1     \n",
      "\t   2 Input     13 Bit        Muxes := 1     \n",
      "\t   2 Input     12 Bit        Muxes := 1     \n",
      "\t   2 Input     11 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 1     \n",
      "\t   2 Input      9 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 1     \n",
      "\t   2 Input      6 Bit        Muxes := 1     \n",
      "\t   2 Input      5 Bit        Muxes := 1     \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module myproject_Loop_1_proc_w2_V_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               15 Bit    Registers := 1     \n",
      "Module myproject_axi_mul_15s_32s_47_5_1_MulnS_0 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               47 Bit    Registers := 3     \n",
      "\t               32 Bit    Registers := 1     \n",
      "\t               15 Bit    Registers := 1     \n",
      "+---Multipliers : \n",
      "\t                15x32  Multipliers := 1     \n",
      "Module myproject_Loop_1_proc \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     48 Bit       Adders := 1     \n",
      "\t   2 Input      6 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               47 Bit    Registers := 1     \n",
      "\t               32 Bit    Registers := 2     \n",
      "\t               15 Bit    Registers := 1     \n",
      "\t                9 Bit    Registers := 1     \n",
      "\t                6 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t  10 Input      9 Bit        Muxes := 1     \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w32_d32_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      6 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      5 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w32_d2_A_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 1     \n",
      "Module fifo_w32_d2_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_myproject_Loop_1_proc_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_myproject_Loop_1_proc_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 220 (col length:60)\n",
      "BRAMs: 280 (col length: RAMB18 60 RAMB36 30)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "Warning: Parallel synthesis criteria is not met \n",
      "INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  \"p_0_out\". This will be implemented in logic\n",
      "DSP Report: Generating DSP myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg, operation Mode is: (A''*B'')'.\n",
      "DSP Report: register myproject_Loop_1_proc_U0/w2_V_load_reg_154_reg is absorbed into DSP myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg.\n",
      "DSP Report: register myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/a_reg0_reg is absorbed into DSP myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg.\n",
      "DSP Report: register myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg is absorbed into DSP myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg.\n",
      "DSP Report: register myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg is absorbed into DSP myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg.\n",
      "DSP Report: register myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg is absorbed into DSP myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg.\n",
      "DSP Report: register myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff0_reg is absorbed into DSP myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg.\n",
      "DSP Report: operator myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg.\n",
      "DSP Report: operator myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg.\n",
      "DSP Report: Generating DSP myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.\n",
      "DSP Report: register myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/a_reg0_reg is absorbed into DSP myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg.\n",
      "DSP Report: register myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff0_reg is absorbed into DSP myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg.\n",
      "DSP Report: register myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/b_reg0_reg is absorbed into DSP myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg.\n",
      "DSP Report: register myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff0_reg is absorbed into DSP myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg.\n",
      "DSP Report: register myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg is absorbed into DSP myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg.\n",
      "DSP Report: register myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff1_reg is absorbed into DSP myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg.\n",
      "DSP Report: operator myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg.\n",
      "DSP Report: operator myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg.\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (\\myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0/ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (myproject_Block_preheader_i_i_033_proc45_U0/ap_done_reg_reg)\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[23]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[22]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[21]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[20]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[19]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[18]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[17]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[14]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[13]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[12]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[11]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[10]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[9]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[8]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[7]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[6]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[5]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[4]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[3]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[2]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[1]) is unused and will be removed from module myproject.\n",
      "WARNING: [Synth 8-3332] Sequential element (myproject_Loop_1_proc_U0/myproject_axi_mul_15s_32s_47_5_1_U78/myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U/buff2_reg[0]) is unused and will be removed from module myproject.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2104.816 ; gain = 549.938 ; free physical = 23377 ; free virtual = 103806\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "ROM:\n",
      "+-------------------------------+------------+---------------+----------------+\n",
      "|Module Name                    | RTL Object | Depth x Width | Implemented As | \n",
      "+-------------------------------+------------+---------------+----------------+\n",
      "|myproject_Loop_1_proc_w2_V_rom | p_0_out    | 32x15         | LUT            | \n",
      "|myproject                      | p_0_out    | 32x15         | LUT            | \n",
      "+-------------------------------+------------+---------------+----------------+\n",
      "\n",
      "\n",
      "DSP: Preliminary Mapping\tReport (see note below)\n",
      "+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|Module Name | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | \n",
      "+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|myproject   | (A''*B'')'            | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | \n",
      "|myproject   | (PCIN>>17)+(A''*B'')' | 15     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | \n",
      "+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "\n",
      "Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2104.820 ; gain = 549.941 ; free physical = 23398 ; free virtual = 103827\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2112.824 ; gain = 557.945 ; free physical = 23396 ; free virtual = 103825\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2112.828 ; gain = 557.949 ; free physical = 23396 ; free virtual = 103825\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2112.828 ; gain = 557.949 ; free physical = 23396 ; free virtual = 103825\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2112.828 ; gain = 557.949 ; free physical = 23395 ; free virtual = 103824\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2112.828 ; gain = 557.949 ; free physical = 23395 ; free virtual = 103824\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2112.828 ; gain = 557.949 ; free physical = 23395 ; free virtual = 103824\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2112.828 ; gain = 557.949 ; free physical = 23394 ; free virtual = 103823\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Dynamic Shift Register Report:\n",
      "+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | \n",
      "+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "|dsrl        | SRL_SIG_reg[31] | 32     | 32         | 0      | 32      | 0      | 0      | 0      | \n",
      "+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+--------+------+\n",
      "|      |Cell    |Count |\n",
      "+------+--------+------+\n",
      "|1     |BUFG    |     1|\n",
      "|2     |CARRY4  |     9|\n",
      "|3     |DSP48E1 |     2|\n",
      "|4     |LUT1    |     2|\n",
      "|5     |LUT2    |    70|\n",
      "|6     |LUT3    |    40|\n",
      "|7     |LUT4    |    57|\n",
      "|8     |LUT5    |    62|\n",
      "|9     |LUT6    |   474|\n",
      "|10    |SRLC32E |    32|\n",
      "|11    |FDRE    |  1227|\n",
      "|12    |FDSE    |    12|\n",
      "|13    |IBUF    |  1061|\n",
      "|14    |OBUF    |    68|\n",
      "+------+--------+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+---------------------------------------------------------------------------+----------------------------------------------------------------------+------+\n",
      "|      |Instance                                                                   |Module                                                                |Cells |\n",
      "+------+---------------------------------------------------------------------------+----------------------------------------------------------------------+------+\n",
      "|1     |top                                                                        |                                                                      |  3117|\n",
      "|2     |  myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0 |myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc |     2|\n",
      "|3     |  myproject_Block_preheader_i_i_033_proc45_U0                              |myproject_Block_preheader_i_i_033_proc45                              |  1602|\n",
      "|4     |  myproject_Loop_1_proc_U0                                                 |myproject_Loop_1_proc                                                 |   208|\n",
      "|5     |    myproject_axi_mul_15s_32s_47_5_1_U78                                   |myproject_axi_mul_15s_32s_47_5_1                                      |     5|\n",
      "|6     |      myproject_axi_mul_15s_32s_47_5_1_MulnS_0_U                           |myproject_axi_mul_15s_32s_47_5_1_MulnS_0                              |     5|\n",
      "|7     |    w2_V_U                                                                 |myproject_Loop_1_proc_w2_V                                            |    30|\n",
      "|8     |      myproject_Loop_1_proc_w2_V_rom_U                                     |myproject_Loop_1_proc_w2_V_rom                                        |    30|\n",
      "|9     |  p_Val2_loc_channel_U                                                     |fifo_w32_d2_A                                                         |   106|\n",
      "|10    |    U_fifo_w32_d2_A_shiftReg                                               |fifo_w32_d2_A_shiftReg                                                |    96|\n",
      "|11    |  start_for_myproject_Loop_1_proc_U0_U                                     |start_for_myproject_Loop_1_proc_U0                                    |    11|\n",
      "|12    |  tmpdata1_data_V_channel_U                                                |fifo_w32_d32_A                                                        |    58|\n",
      "|13    |    U_fifo_w32_d32_A_shiftReg                                              |fifo_w32_d32_A_shiftReg                                               |    37|\n",
      "+------+---------------------------------------------------------------------------+----------------------------------------------------------------------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2112.828 ; gain = 557.949 ; free physical = 23393 ; free virtual = 103822\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2112.828 ; gain = 557.949 ; free physical = 23394 ; free virtual = 103823\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2112.832 ; gain = 557.949 ; free physical = 23394 ; free virtual = 103823\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2112.832 ; gain = 0.000 ; free physical = 23459 ; free virtual = 103888\n",
      "INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2168.855 ; gain = 0.000 ; free physical = 23388 ; free virtual = 103817\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "100 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2168.855 ; gain = 614.086 ; free physical = 23521 ; free virtual = 103950\n",
      "# report_utilization -file vivado_synth.rpt\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Jul 18 16:00:51 2023...\n",
      "***** VIVADO SYNTHESIS COMPLETED IN 0h0m37s *****\n",
      "INFO: [HLS 200-112] Total elapsed time: 138.57 seconds; peak allocated memory: 224.691 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Tue Jul 18 16:00:52 2023...\n",
      "Implementation report not found.\n",
      "Timing report not found.\n",
      "\n",
      "****** Vivado v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vivadoaccelerator\"\n",
      "## variable part\n",
      "## set part \"xc7z020clg400-1\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 12.5%\n",
      "## set bit_width_hls_output 32\n",
      "## set bit_width_hls_input 32\n",
      "# create_project project_1 ${project_name}_vivado_accelerator -part xc7z020clg400-1 -force\n",
      "# set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]\n",
      "# set_property  ip_repo_paths  ${project_name}_prj [current_project]\n",
      "# update_ip_catalog\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.\n",
      "# create_bd_design \"design_1\"\n",
      "Wrote  : </home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0\n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! \n",
      "# endgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external \"FIXED_IO, DDR\" apply_board_preset \"1\" Master \"Disable\" Slave \"Disable\" }  [get_bd_cells processing_system7_0]\n",
      "# startgroup\n",
      "# set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]\n",
      "CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! \n",
      "# endgroup\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0\n",
      "# endgroup\n",
      "# set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]\n",
      "# set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_length_width {26} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_m_axi_mm2s_data_width ${bit_width_hls_input} CONFIG.c_m_axis_mm2s_tdata_width ${bit_width_hls_input} CONFIG.c_mm2s_burst_size {256} CONFIG.c_s_axis_s2mm_tdata_width ${bit_width_hls_output} CONFIG.c_s_axis_s2mm_data_width ${bit_width_hls_output} CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]\n",
      "CRITICAL WARNING: [BD 41-1276] Cannot set the parameter c_s_axis_s2mm_data_width on /axi_dma_0. Parameter does not exist\n",
      "# startgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]\n",
      "INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI\n",
      "Slave segment </axi_dma_0/S_AXI_LITE/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4040_0000 [ 64K ]>\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]\n",
      "Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data_MM2S> at <0x0000_0000 [ 512M ]>\n",
      "# endgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]\n",
      "Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data_S2MM> at <0x0000_0000 [ 512M ]>\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:hls:${project_name}_axi:1.0 ${project_name}_axi_0\n",
      "# endgroup\n",
      "# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins ${project_name}_axi_0/in_r]\n",
      "# connect_bd_intf_net [get_bd_intf_pins ${project_name}_axi_0/out_r] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ${project_name}_axi_0/ap_clk]\n",
      "# group_bd_cells hier_0 [get_bd_cells axi_dma_0] [get_bd_cells ${project_name}_axi_0]\n",
      "# make_wrapper -files [get_files ./${project_name}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top\n",
      "WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored\n",
      "WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored\n",
      "Wrote  : </home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "# add_files -norecurse ./${project_name}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "# reset_run impl_1\n",
      "# reset_run synth_1\n",
      "# launch_runs impl_1 -to_step write_bitstream -jobs 6\n",
      "INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/axi_dma_0 .\n",
      "WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/myproject_axi_0 .\n",
      "Exporting to file /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh\n",
      "Generated Block Design Tcl file /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl\n",
      "Generated Hardware Definition File /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef\n",
      "INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs\n",
      "[Tue Jul 18 16:01:34 2023] Launched design_1_rst_ps7_0_100M_0_synth_1, design_1_myproject_axi_0_0_synth_1, design_1_auto_us_1_synth_1, design_1_axi_dma_0_0_synth_1, design_1_auto_us_0_synth_1, design_1_auto_pc_1_synth_1, design_1_xbar_0_synth_1, design_1_auto_pc_0_synth_1, design_1_processing_system7_0_0_synth_1, synth_1...\n",
      "Run output will be captured here:\n",
      "design_1_rst_ps7_0_100M_0_synth_1: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log\n",
      "design_1_myproject_axi_0_0_synth_1: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/runme.log\n",
      "design_1_auto_us_1_synth_1: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.runs/design_1_auto_us_1_synth_1/runme.log\n",
      "design_1_axi_dma_0_0_synth_1: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.runs/design_1_axi_dma_0_0_synth_1/runme.log\n",
      "design_1_auto_us_0_synth_1: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.runs/design_1_auto_us_0_synth_1/runme.log\n",
      "design_1_auto_pc_1_synth_1: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.runs/design_1_auto_pc_1_synth_1/runme.log\n",
      "design_1_xbar_0_synth_1: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.runs/design_1_xbar_0_synth_1/runme.log\n",
      "design_1_auto_pc_0_synth_1: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.runs/design_1_auto_pc_0_synth_1/runme.log\n",
      "design_1_processing_system7_0_0_synth_1: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.runs/design_1_processing_system7_0_0_synth_1/runme.log\n",
      "synth_1: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.runs/synth_1/runme.log\n",
      "[Tue Jul 18 16:01:35 2023] Launched impl_1...\n",
      "Run output will be captured here: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.runs/impl_1/runme.log\n",
      "launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2070.543 ; gain = 227.098 ; free physical = 23806 ; free virtual = 104316\n",
      "# wait_on_run -timeout 360 impl_1\n",
      "[Tue Jul 18 16:01:35 2023] Waiting for impl_1 to finish (timeout in 360 minutes)...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design_1_wrapper.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.\n",
      "Command: link_design -top design_1_wrapper -part xc7z020clg400-1\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Device 21-403] Loading part xc7z020clg400-1\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/hier_0/axi_dma_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/design_1_myproject_axi_0_0.dcp' for cell 'design_1_i/hier_0/myproject_axi_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1837.961 ; gain = 0.000 ; free physical = 23199 ; free virtual = 103792\n",
      "INFO: [Netlist 29-17] Analyzing 249 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2019.2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Parsing XDC File [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'\n",
      "Finished Parsing XDC File [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'\n",
      "Parsing XDC File [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Finished Parsing XDC File [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Parsing XDC File [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Finished Parsing XDC File [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Parsing XDC File [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]\n",
      "WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]\n",
      "Finished Parsing XDC File [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Parsing XDC File [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'\n",
      "Finished Parsing XDC File [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'\n",
      "Parsing XDC File [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'\n",
      "Finished Parsing XDC File [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'\n",
      "Parsing XDC File [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Finished Parsing XDC File [/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2168.457 ; gain = 0.000 ; free physical = 23070 ; free virtual = 103673\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 6 instances were transformed.\n",
      "  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances\n",
      "  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance \n",
      "\n",
      "19 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2168.457 ; gain = 613.691 ; free physical = 23070 ; free virtual = 103673\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2170.641 ; gain = 2.184 ; free physical = 23055 ; free virtual = 103664\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 1b272592d\n",
      "\n",
      "Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2516.637 ; gain = 345.996 ; free physical = 22650 ; free virtual = 103276\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: 1bd8d568e\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2675.543 ; gain = 0.004 ; free physical = 22505 ; free virtual = 103131\n",
      "INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 105 cells\n",
      "INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: 1117eb6a3\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2675.543 ; gain = 0.004 ; free physical = 22505 ; free virtual = 103131\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 227 cells and removed 607 cells\n",
      "INFO: [Opt 31-1021] In phase Constant propagation, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: 150f8bc25\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2675.543 ; gain = 0.004 ; free physical = 22503 ; free virtual = 103129\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 690 cells\n",
      "INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.\n",
      "INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.\n",
      "INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).\n",
      "Phase 4 BUFG optimization | Checksum: 150f8bc25\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2675.543 ; gain = 0.004 ; free physical = 22503 ; free virtual = 103128\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs\n",
      "Phase 5 Shift Register Optimization | Checksum: 150f8bc25\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2675.543 ; gain = 0.004 ; free physical = 22503 ; free virtual = 103128\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: 150f8bc25\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2675.543 ; gain = 0.004 ; free physical = 22499 ; free virtual = 103129\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "Opt_design Change Summary\n",
      "=========================\n",
      "\n",
      "\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Retarget                     |              11  |             105  |                                             24  |\n",
      "|  Constant propagation         |             227  |             607  |                                             24  |\n",
      "|  Sweep                        |               0  |             690  |                                             96  |\n",
      "|  BUFG optimization            |               0  |               0  |                                              0  |\n",
      "|  Shift Register Optimization  |               0  |               0  |                                              0  |\n",
      "|  Post Processing Netlist      |               0  |               0  |                                             33  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2675.543 ; gain = 0.000 ; free physical = 22499 ; free virtual = 103129\n",
      "Ending Logic Optimization Task | Checksum: 15763fa94\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2675.543 ; gain = 0.004 ; free physical = 22499 ; free virtual = 103129\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [Pwropt 34-9] Applying IDT optimizations ...\n",
      "INFO: [Pwropt 34-10] Applying ODC optimizations ...\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.388 | TNS=0.000 |\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "\n",
      "\n",
      "Starting PowerOpt Patch Enables Task\n",
      "INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.\n",
      "INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports\n",
      "Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 12\n",
      "Ending PowerOpt Patch Enables Task | Checksum: 1abebf92a\n",
      "\n",
      "Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 22465 ; free virtual = 103096\n",
      "Ending Power Optimization Task | Checksum: 1abebf92a\n",
      "\n",
      "Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3057.355 ; gain = 381.812 ; free physical = 22478 ; free virtual = 103109\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "Ending Final Cleanup Task | Checksum: 1abebf92a\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 22478 ; free virtual = 103109\n",
      "\n",
      "Starting Netlist Obfuscation Task\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 22478 ; free virtual = 103109\n",
      "Ending Netlist Obfuscation Task | Checksum: 1c241e8cb\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 22478 ; free virtual = 103109\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "49 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3057.355 ; gain = 888.898 ; free physical = 22478 ; free virtual = 103109\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 22478 ; free virtual = 103109\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 22469 ; free virtual = 103104\n",
      "INFO: [Common 17-1381] The checkpoint '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 22457 ; free virtual = 103102\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1458e3b13\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 22457 ; free virtual = 103102\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 22457 ; free virtual = 103102\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 92cc19f4\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 22442 ; free virtual = 103088\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: 99529ad2\n",
      "\n",
      "Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 22415 ; free virtual = 103062\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: 99529ad2\n",
      "\n",
      "Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 22415 ; free virtual = 103062\n",
      "Phase 1 Placer Initialization | Checksum: 99529ad2\n",
      "\n",
      "Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 22415 ; free virtual = 103061\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: d50b0058\n",
      "\n",
      "Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 22364 ; free virtual = 103011\n",
      "\n",
      "Phase 2.2 Global Placement Core\n",
      "\n",
      "Phase 2.2.1 Physical Synthesis In Placer\n",
      "INFO: [Physopt 32-1018] Found 383 candidate LUT instances to create LUTNM shape\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 132 nets or cells. Created 0 new cell, deleted 132 existing cells and moved 0 existing cell\n",
      "INFO: [Physopt 32-65] No nets found for high-fanout optimization.\n",
      "INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.\n",
      "INFO: [Physopt 32-949] No candidate nets found for HD net replication\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21500 ; free virtual = 102589\n",
      "\n",
      "Summary of Physical Synthesis Optimizations\n",
      "============================================\n",
      "\n",
      "\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  LUT Combining                                    |            0  |            132  |                   132  |           0  |           1  |  00:00:00  |\n",
      "|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Total                                            |            0  |            132  |                   132  |           0  |           3  |  00:00:00  |\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1d17ba545\n",
      "\n",
      "Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21499 ; free virtual = 102588\n",
      "Phase 2.2 Global Placement Core | Checksum: 2aaee2245\n",
      "\n",
      "Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21496 ; free virtual = 102585\n",
      "Phase 2 Global Placement | Checksum: 2aaee2245\n",
      "\n",
      "Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21503 ; free virtual = 102592\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 265b3484f\n",
      "\n",
      "Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21501 ; free virtual = 102590\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 215ae59d7\n",
      "\n",
      "Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21499 ; free virtual = 102588\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 1e78743a3\n",
      "\n",
      "Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21499 ; free virtual = 102588\n",
      "\n",
      "Phase 3.4 Pipeline Register Optimization\n",
      "Phase 3.4 Pipeline Register Optimization | Checksum: 19d3fc59c\n",
      "\n",
      "Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21499 ; free virtual = 102588\n",
      "\n",
      "Phase 3.5 Fast Optimization\n",
      "Phase 3.5 Fast Optimization | Checksum: 1fd70310b\n",
      "\n",
      "Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21495 ; free virtual = 102587\n",
      "\n",
      "Phase 3.6 Small Shape Detail Placement\n",
      "Phase 3.6 Small Shape Detail Placement | Checksum: 1faf65abd\n",
      "\n",
      "Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21482 ; free virtual = 102574\n",
      "\n",
      "Phase 3.7 Re-assign LUT pins\n",
      "Phase 3.7 Re-assign LUT pins | Checksum: 1f9c3cee9\n",
      "\n",
      "Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21482 ; free virtual = 102574\n",
      "\n",
      "Phase 3.8 Pipeline Register Optimization\n",
      "Phase 3.8 Pipeline Register Optimization | Checksum: 1f179f4f0\n",
      "\n",
      "Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21482 ; free virtual = 102574\n",
      "\n",
      "Phase 3.9 Fast Optimization\n",
      "Phase 3.9 Fast Optimization | Checksum: 1e0d470f3\n",
      "\n",
      "Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21479 ; free virtual = 102571\n",
      "Phase 3 Detail Placement | Checksum: 1e0d470f3\n",
      "\n",
      "Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21479 ; free virtual = 102571\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "\n",
      "Phase 4.1.1 Post Placement Optimization\n",
      "Post Placement Optimization Initialization | Checksum: 1aa076192\n",
      "\n",
      "Phase 4.1.1.1 BUFG Insertion\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/Block_codeRepl1107_proc46_U0/shiftReg_ce, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/Block_codeRepl1107_proc46_U0/ap_CS_fsm_state9, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/Block_codeRepl1107_proc46_U0/ap_CS_fsm_state10, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.\n",
      "Phase 4.1.1.1 BUFG Insertion | Checksum: 1aa076192\n",
      "\n",
      "Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21480 ; free virtual = 102572\n",
      "INFO: [Place 30-746] Post Placement Timing Summary WNS=0.517. For the most accurate timing information please run report_timing.\n",
      "Phase 4.1.1 Post Placement Optimization | Checksum: 2185ab0e5\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21480 ; free virtual = 102572\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 2185ab0e5\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21479 ; free virtual = 102571\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 2185ab0e5\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21480 ; free virtual = 102572\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: 2185ab0e5\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21482 ; free virtual = 102574\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21482 ; free virtual = 102574\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 22765e0d0\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21482 ; free virtual = 102574\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22765e0d0\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21482 ; free virtual = 102574\n",
      "Ending Placer Task | Checksum: 162b65821\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21482 ; free virtual = 102574\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "82 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "place_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21504 ; free virtual = 102596\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21504 ; free virtual = 102596\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21469 ; free virtual = 102583\n",
      "INFO: [Common 17-1381] The checkpoint '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21487 ; free virtual = 102585\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21493 ; free virtual = 102591\n",
      "Command: phys_opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.\n",
      "INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "91 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "phys_opt_design completed successfully\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21481 ; free virtual = 102579\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21442 ; free virtual = 102563\n",
      "INFO: [Common 17-1381] The checkpoint '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: f36f2e86 ConstDB: 0 ShapeSum: 6f47299b RouteDB: 0\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Phase 1 Build RT Design | Checksum: 3b5d96f0\n",
      "\n",
      "Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21792 ; free virtual = 102682\n",
      "Post Restoration Checksum: NetGraph: a7380ca NumContArr: 30ea1626 Constraints: 0 Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "\n",
      "Phase 2.1 Create Timer\n",
      "Phase 2.1 Create Timer | Checksum: 3b5d96f0\n",
      "\n",
      "Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21794 ; free virtual = 102684\n",
      "\n",
      "Phase 2.2 Fix Topology Constraints\n",
      "Phase 2.2 Fix Topology Constraints | Checksum: 3b5d96f0\n",
      "\n",
      "Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21759 ; free virtual = 102649\n",
      "\n",
      "Phase 2.3 Pre Route Cleanup\n",
      "Phase 2.3 Pre Route Cleanup | Checksum: 3b5d96f0\n",
      "\n",
      "Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21759 ; free virtual = 102649\n",
      " Number of Nodes with overlaps = 0\n",
      "\n",
      "Phase 2.4 Update Timing\n",
      "Phase 2.4 Update Timing | Checksum: 1de01c792\n",
      "\n",
      "Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21745 ; free virtual = 102636\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.624  | TNS=0.000  | WHS=-0.340 | THS=-217.491|\n",
      "\n",
      "Phase 2 Router Initialization | Checksum: 140866f14\n",
      "\n",
      "Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21741 ; free virtual = 102632\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 0 %\n",
      "  Global Horizontal Routing Utilization  = 0 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 13253\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 13253\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "\n",
      "Phase 3 Initial Routing\n",
      "Phase 3 Initial Routing | Checksum: 14bd049df\n",
      "\n",
      "Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21736 ; free virtual = 102627\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      " Number of Nodes with overlaps = 1397\n",
      " Number of Nodes with overlaps = 156\n",
      " Number of Nodes with overlaps = 21\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.675  | TNS=0.000  | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 4.1 Global Iteration 0 | Checksum: 11ea1e8b8\n",
      "\n",
      "Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21728 ; free virtual = 102619\n",
      "\n",
      "Phase 4.2 Global Iteration 1\n",
      " Number of Nodes with overlaps = 16\n",
      " Number of Nodes with overlaps = 6\n",
      " Number of Nodes with overlaps = 2\n",
      " Number of Nodes with overlaps = 2\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.662  | TNS=0.000  | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 4.2 Global Iteration 1 | Checksum: 1f6162b88\n",
      "\n",
      "Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21733 ; free virtual = 102623\n",
      "Phase 4 Rip-up And Reroute | Checksum: 1f6162b88\n",
      "\n",
      "Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21733 ; free virtual = 102623\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "\n",
      "Phase 5.1 Delay CleanUp\n",
      "Phase 5.1 Delay CleanUp | Checksum: 1f6162b88\n",
      "\n",
      "Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21733 ; free virtual = 102623\n",
      "\n",
      "Phase 5.2 Clock Skew Optimization\n",
      "Phase 5.2 Clock Skew Optimization | Checksum: 1f6162b88\n",
      "\n",
      "Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21733 ; free virtual = 102623\n",
      "Phase 5 Delay and Skew Optimization | Checksum: 1f6162b88\n",
      "\n",
      "Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21733 ; free virtual = 102623\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "\n",
      "Phase 6.1.1 Update Timing\n",
      "Phase 6.1.1 Update Timing | Checksum: 15ca86626\n",
      "\n",
      "Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21697 ; free virtual = 102587\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.662  | TNS=0.000  | WHS=0.021  | THS=0.000  |\n",
      "\n",
      "Phase 6.1 Hold Fix Iter | Checksum: 23009cfd8\n",
      "\n",
      "Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21687 ; free virtual = 102577\n",
      "Phase 6 Post Hold Fix | Checksum: 23009cfd8\n",
      "\n",
      "Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21680 ; free virtual = 102570\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 2.27923 %\n",
      "  Global Horizontal Routing Utilization  = 2.87027 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: 1f9347005\n",
      "\n",
      "Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21663 ; free virtual = 102553\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: 1f9347005\n",
      "\n",
      "Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21657 ; free virtual = 102548\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: 2094cf3a9\n",
      "\n",
      "Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21656 ; free virtual = 102548\n",
      "\n",
      "Phase 10 Post Router Timing\n",
      "INFO: [Route 35-57] Estimated Timing Summary | WNS=0.662  | TNS=0.000  | WHS=0.021  | THS=0.000  |\n",
      "\n",
      "INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.\n",
      "Phase 10 Post Router Timing | Checksum: 2094cf3a9\n",
      "\n",
      "Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21644 ; free virtual = 102536\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21680 ; free virtual = 102571\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "106 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21679 ; free virtual = 102571\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21675 ; free virtual = 102567\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3057.355 ; gain = 0.000 ; free physical = 21459 ; free virtual = 102379\n",
      "INFO: [Common 17-1381] The checkpoint '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx\n",
      "Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.\n",
      "Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.\n",
      "118 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-208] The XPM instance: <design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hier_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.\n",
      "INFO: [Memdata 28-208] The XPM instance: <design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hier_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.\n",
      "Command: write_bitstream -force design_1_wrapper.bit\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command write_bitstream\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 21 listed).\n",
      "INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings\n",
      "INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.\n",
      "INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.\n",
      "Loading data files...\n",
      "Loading site data...\n",
      "Loading route data...\n",
      "Processing options...\n",
      "Creating bitmap...\n",
      "Creating bitstream...\n",
      "Writing bitstream ./design_1_wrapper.bit...\n",
      "INFO: [Vivado 12-1842] Bitgen Completed Successfully.\n",
      "INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.\n",
      "INFO: [Common 17-186] '/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_vivado_accelerator/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Jul 18 16:08:02 2023. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "141 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "write_bitstream completed successfully\n",
      "write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3372.617 ; gain = 224.883 ; free physical = 21670 ; free virtual = 102586\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Jul 18 16:08:02 2023...\n",
      "[Tue Jul 18 16:08:07 2023] impl_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:07:55 ; elapsed = 00:06:32 . Memory (MB): peak = 2070.543 ; gain = 0.000 ; free physical = 23184 ; free virtual = 104099\n",
      "# open_run impl_1\n",
      "INFO: [Device 21-403] Loading part xc7z020clg400-1\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2070.543 ; gain = 0.000 ; free physical = 23041 ; free virtual = 103956\n",
      "INFO: [Netlist 29-17] Analyzing 223 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2019.2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Timing 38-478] Restoring timing data from binary archive.\n",
      "INFO: [Timing 38-479] Binary timing data restore complete.\n",
      "INFO: [Project 1-856] Restoring constraints from binary archive.\n",
      "INFO: [Project 1-853] Binary constraint restore complete.\n",
      "Reading XDEF placement.\n",
      "Reading placer database...\n",
      "Reading XDEF routing.\n",
      "Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2643.410 ; gain = 6.938 ; free physical = 22485 ; free virtual = 103401\n",
      "Restored from archive | CPU: 1.230000 secs | Memory: 17.027992 MB |\n",
      "Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2643.410 ; gain = 6.938 ; free physical = 22485 ; free virtual = 103401\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.410 ; gain = 0.000 ; free physical = 22485 ; free virtual = 103401\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 9 instances were transformed.\n",
      "  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances\n",
      "  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance \n",
      "  SRLC32E => SRL16E: 3 instances\n",
      "\n",
      "open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 2643.410 ; gain = 572.867 ; free physical = 22483 ; free virtual = 103399\n",
      "# report_utilization -file util.rpt -hierarchical -hierarchical_percentages\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Jul 18 16:08:35 2023...\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'CSimResults': [['{', 'data:', '0,', 'last:', '1', '}'], []],\n",
       " 'CosimResults': [['{', 'data:', '0,', 'last:', '1', '}'], []],\n",
       " 'CSynthesisReport': {'TargetClockPeriod': '5.00',\n",
       "  'EstimatedClockPeriod': '4.375',\n",
       "  'BestLatency': '289',\n",
       "  'WorstLatency': '289',\n",
       "  'IntervalMin': '290',\n",
       "  'IntervalMax': '290',\n",
       "  'BRAM_18K': '2',\n",
       "  'DSP': '2',\n",
       "  'FF': '6544',\n",
       "  'LUT': '15392',\n",
       "  'URAM': '0',\n",
       "  'AvailableBRAM_18K': '280',\n",
       "  'AvailableDSP': '220',\n",
       "  'AvailableFF': '106400',\n",
       "  'AvailableLUT': '53200',\n",
       "  'AvailableURAM': '0'},\n",
       " 'VivadoSynthReport': {'LUT': '702',\n",
       "  'FF': '1239',\n",
       "  'BRAM_18K': '0',\n",
       "  'DSP48E': '2'},\n",
       " 'CosimReport': {'RTL': 'Verilog',\n",
       "  'Status': 'Pass',\n",
       "  'LatencyMin': 558,\n",
       "  'LatencyMax': 558,\n",
       "  'IntervalMin': 0,\n",
       "  'IntervalMax': 0,\n",
       "  'LatencyAvg': 558.0,\n",
       "  'IntervalAvg': 0.0},\n",
       " 'ImplementationReport': {'TotLUTs': 5473,\n",
       "  'TotLUTs%': 10.29,\n",
       "  'LogicLUTs': 5200,\n",
       "  'LogicLUTs%': 9.77,\n",
       "  'LUTRAMs': 22,\n",
       "  'LUTRAMs%': 0.13,\n",
       "  'SRLs': 251,\n",
       "  'SRLs%': 1.44,\n",
       "  'FFs': 9770,\n",
       "  'FFs%': 9.18,\n",
       "  'RAMB36s': 4,\n",
       "  'RAMB36s%': 2.86,\n",
       "  'RAMB18s': 2,\n",
       "  'RAMB18s%': 0.71,\n",
       "  'DSPs': 2,\n",
       "  'DSPs%': 0.91},\n",
       " 'TimingReport': {'WNS': 0.663,\n",
       "  'TNS': 0.0,\n",
       "  'WHS': 0.021,\n",
       "  'THS': 0.0,\n",
       "  'WPWS': 3.75,\n",
       "  'TPWS': 0.0}}"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.build(csim=True, synth=True, vsynth=True, cosim=True, validation=True, export=True, bitfile=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1/1 [==============================] - 0s 14ms/step\n",
      "[0.0328064]\n",
      "[[0.03317928]]\n",
      "1/1 [==============================] - 0s 14ms/step\n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "np.random.seed(0)\n",
    "x = np.random.rand(1, 32)\n",
    "y_hls = hls_model.predict(x)\n",
    "y_k = model.predict(x)\n",
    "print(y_hls)\n",
    "print(y_k)\n",
    "np.savetxt('./hls_model/dotproduct_axi/tb_data/tb_input_features.dat', x.reshape(1,-1))\n",
    "np.save('./hls_model/dotproduct_axi/tb_data/x_test.npy', x)\n",
    "np.save('./hls_model/dotproduct_axi/tb_data/y_hls.npy', y_hls)\n",
    "np.save('./hls_model/dotproduct_axi/tb_data/y_k.npy', y_k)\n",
    "np.savetxt('./hls_model/dotproduct_axi/tb_data/tb_output_predictions.dat', model.predict(x).reshape(1,-1))"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "yolov5tf2",
   "language": "python",
   "name": "yolov5tf2"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.0"
  },
  "orig_nbformat": 4
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
