
---------- Begin Simulation Statistics ----------
final_tick                               135619261000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 250780                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663964                       # Number of bytes of host memory used
host_op_rate                                   251199                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   331.51                       # Real time elapsed on the host
host_tick_rate                              409097316                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    83135755                       # Number of instructions simulated
sim_ops                                      83274466                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.135619                       # Number of seconds simulated
sim_ticks                                135619261000                       # Number of ticks simulated
system.cpu.committedInsts                    83135755                       # Number of instructions committed
system.cpu.committedOps                      83274466                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.631299                       # CPI: cycles per instruction
system.cpu.discardedOps                         74045                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        23781516                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.613008                       # IPC: instructions per cycle
system.cpu.numCycles                        135619261                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                36367818     43.67%     43.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20718      0.02%     43.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     43.70% # Class of committed instruction
system.cpu.op_class_0::MemRead               37545864     45.09%     88.78% # Class of committed instruction
system.cpu.op_class_0::MemWrite               9340048     11.22%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 83274466                       # Class of committed instruction
system.cpu.tickCycles                       111837745                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       144988                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        323207                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           40                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       487150                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          510                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       975804                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            510                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 3909093                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3304152                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             35836                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1701502                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1700156                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.920893                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   35073                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     45200829                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45200829                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45201339                       # number of overall hits
system.cpu.dcache.overall_hits::total        45201339                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       532416                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         532416                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       540325                       # number of overall misses
system.cpu.dcache.overall_misses::total        540325                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27982952000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27982952000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27982952000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27982952000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     45733245                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     45733245                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     45741664                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     45741664                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011642                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011642                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011813                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011813                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52558.435509                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52558.435509                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51789.112108                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51789.112108                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       100765                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3307                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.470215                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       427566                       # number of writebacks
system.cpu.dcache.writebacks::total            427566                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52260                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52260                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52260                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52260                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       480156                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       480156                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       488061                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       488061                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25444000000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25444000000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26277597999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26277597999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010499                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010499                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010670                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010670                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52991.111222                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52991.111222                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53840.806782                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53840.806782                       # average overall mshr miss latency
system.cpu.dcache.replacements                 487037                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     36130685                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        36130685                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       271623                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        271623                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10981670000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10981670000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     36402308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36402308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007462                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007462                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40429.823689                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40429.823689                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       271174                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       271174                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10421200000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10421200000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007449                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007449                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38429.937973                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38429.937973                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9070144                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9070144                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       260793                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       260793                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17001282000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17001282000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      9330937                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9330937                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027949                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027949                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65190.714475                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65190.714475                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51811                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51811                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       208982                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       208982                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15022800000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15022800000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71885.616943                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71885.616943                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    833597999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    833597999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105451.992283                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105451.992283                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 135619261000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1010.558715                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45689476                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            488061                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.614274                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1010.558715                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986874                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986874                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          461                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          91971541                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         91971541                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 135619261000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135619261000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135619261000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            32729595                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           38066589                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9356804                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      8343074                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8343074                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8343074                       # number of overall hits
system.cpu.icache.overall_hits::total         8343074                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          593                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            593                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          593                       # number of overall misses
system.cpu.icache.overall_misses::total           593                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     57960000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57960000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     57960000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57960000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8343667                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8343667                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8343667                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8343667                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000071                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000071                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000071                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000071                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97740.303541                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97740.303541                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97740.303541                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97740.303541                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          113                       # number of writebacks
system.cpu.icache.writebacks::total               113                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          593                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          593                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          593                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          593                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     56774000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     56774000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     56774000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     56774000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000071                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000071                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95740.303541                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95740.303541                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95740.303541                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95740.303541                       # average overall mshr miss latency
system.cpu.icache.replacements                    113                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8343074                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8343074                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          593                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           593                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     57960000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57960000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8343667                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8343667                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000071                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000071                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97740.303541                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97740.303541                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     56774000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     56774000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95740.303541                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95740.303541                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 135619261000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           450.543568                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8343667                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               593                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14070.264755                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   450.543568                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.439984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.439984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          480                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.468750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16687927                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16687927                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 135619261000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135619261000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135619261000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 135619261000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                  83135755                       # Number of Instructions committed
system.cpu.thread0.numOps                    83274466                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               310385                       # number of demand (read+write) hits
system.l2.demand_hits::total                   310426                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  41                       # number of overall hits
system.l2.overall_hits::.cpu.data              310385                       # number of overall hits
system.l2.overall_hits::total                  310426                       # number of overall hits
system.l2.demand_misses::.cpu.inst                552                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             177676                       # number of demand (read+write) misses
system.l2.demand_misses::total                 178228                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               552                       # number of overall misses
system.l2.overall_misses::.cpu.data            177676                       # number of overall misses
system.l2.overall_misses::total                178228                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     54101000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18286435000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18340536000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     54101000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18286435000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18340536000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              593                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           488061                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               488654                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             593                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          488061                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              488654                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.930860                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.364045                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.364733                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.930860                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.364045                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.364733                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98009.057971                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102920.118643                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102904.908320                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98009.057971                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102920.118643                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102904.908320                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               90211                       # number of writebacks
system.l2.writebacks::total                     90211                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           552                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        177671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            178223                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          552                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       177671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           178223                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     43061000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14732636000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14775697000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     43061000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14732636000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14775697000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.930860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.364034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.364722                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.930860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.364034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.364722                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78009.057971                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82920.881855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82905.668741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78009.057971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82920.881855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82905.668741                       # average overall mshr miss latency
system.l2.replacements                         145494                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       427566                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           427566                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       427566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       427566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          108                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              108                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          108                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          108                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             89561                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 89561                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          119421                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              119421                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12509655000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12509655000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        208982                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            208982                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.571442                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.571442                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104752.556083                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104752.556083                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       119421                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         119421                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10121235000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10121235000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.571442                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.571442                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84752.556083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84752.556083                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          552                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              552                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     54101000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     54101000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          593                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            593                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.930860                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.930860                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98009.057971                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98009.057971                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          552                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          552                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     43061000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     43061000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.930860                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.930860                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78009.057971                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78009.057971                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        220824                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            220824                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        58255                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           58255                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5776780000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5776780000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       279079                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        279079                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.208740                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.208740                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99163.676938                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99163.676938                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        58250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        58250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4611401000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4611401000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.208722                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.208722                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79165.682403                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79165.682403                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 135619261000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32036.850205                       # Cycle average of tags in use
system.l2.tags.total_refs                      975759                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    178262                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.473735                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.299729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        81.099200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31931.451276                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.974471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977687                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          892                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8687                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23085                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7984374                       # Number of tag accesses
system.l2.tags.data_accesses                  7984374                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 135619261000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     90211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    177639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006894986500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5428                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5428                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              473070                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              84874                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      178223                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      90211                       # Number of write requests accepted
system.mem_ctrls.readBursts                    178223                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    90211                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.45                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                178223                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                90211                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  129594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         5428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.828113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.028184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     66.495411                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          5268     97.05%     97.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           30      0.55%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          128      2.36%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5428                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.616802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.590916                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.943683                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3770     69.45%     69.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               42      0.77%     70.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1550     28.56%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               60      1.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5428                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11406272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5773504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     84.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  135617673000                       # Total gap between requests
system.mem_ctrls.avgGap                     505217.94                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        35328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     11368896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      5772544                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 260493.972165207437                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 83829508.553361028433                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 42564337.524299003184                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          552                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       177671                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        90211                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     14731250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5598454500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3175619454750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26687.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31510.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  35202131.17                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        35328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     11370944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11406272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        35328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        35328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      5773504                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      5773504                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          552                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       177671                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         178223                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        90211                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         90211                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       260494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     83844610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         84105104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       260494                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       260494                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     42571416                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        42571416                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     42571416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       260494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     83844610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       126676520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               178191                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               90196                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11389                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11297                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11083                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11131                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        10861                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        10978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        11156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        11077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        10939                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11083                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5776                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         5689                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5550                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5687                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5768                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5525                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5549                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         5607                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5700                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2272104500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             890955000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5613185750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12750.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31500.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              128971                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              65576                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.38                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.70                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        73832                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   232.638856                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   130.555874                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   286.127017                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        44855     60.75%     60.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7297      9.88%     70.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4754      6.44%     77.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1215      1.65%     78.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8678     11.75%     90.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          634      0.86%     91.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          409      0.55%     91.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          471      0.64%     92.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5519      7.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        73832                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              11404224                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            5772544                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               84.090003                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               42.564338                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.99                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 135619261000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       266700420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       141735660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      637466340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     238533120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10705184880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26074078860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  30120677280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   68184376560                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   502.763222                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  78024730250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4528420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  53066110750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       260517180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       138456780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      634817400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     232290000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10705184880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25677299010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  30454807680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   68103372930                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   502.165934                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  78898473250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4528420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  52192367750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 135619261000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              58802                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        90211                       # Transaction distribution
system.membus.trans_dist::CleanEvict            54773                       # Transaction distribution
system.membus.trans_dist::ReadExReq            119421                       # Transaction distribution
system.membus.trans_dist::ReadExResp           119421                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         58802                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       501430                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 501430                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     17179776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                17179776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            178223                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  178223    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              178223                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 135619261000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           684051000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          960430250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            279672                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       517777                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          113                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          114754                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           208982                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          208982                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           593                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       279079                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1299                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1463159                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1464458                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        45184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     58600128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               58645312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          145494                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5773504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           634148                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000867                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029437                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 633598     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    550      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             634148                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 135619261000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1831162000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1779000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1464187995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
