具雙重通道之改良型磷化銦鎵/砷化銦鎵/砷化鎵異
質結構高電子移動率電晶體 
“An improved InGaP/InGaAs/GaAs HEMT with double channel structure” 
計劃編號：NSC 95-2221-E-197-022 
執行期限：95 年 8 月 1 日 至 96 年 7 月 31 日 
主持人：鄭岫盈 宜蘭大學電子系副教授 
共同主持人：劉文超 成功大學微電子所教授兼所長 
計畫參與人員：朱桂逸 (國立宜蘭大學電子系  碩士班研究生) 
                          陳利洋 (國立宜蘭大學電子系  碩士班研究生) 
                          陳履安 (國立宜蘭大學電子系  碩士班研究生) 
 
一、中文摘要 
由於摻雜通道結構場效電晶體具有高的崩
潰電壓、大的電流驅動力及線性度較佳的直
流、交流特性，在高功率及低失真電路發展
中，佔有不可或缺的地位。另一方面，以砷
化鎵為基板之異質結構場效電晶體中，利用
具有較佳載子傳輸性質的砷化銦鎵取代砷化
鎵作為通道材料已經成為一種趨勢，然而由
於材料間晶格常數不匹配所造成的臨界厚度
問題，元件不能夠利用厚且具有高銦含量的
砷化銦鎵材料，這將使元件的應用受到限
制。為了解決這些問題及改善電晶體之操作
特性，在本計劃中，我們研究一種具有雙層
通道結構之擬晶性摻雜式通道電晶體，利用
二維之模擬軟體，調整元件之結構參數，分
析各種物理參數與元件特性之差異，對該雙
通道元件做一番完整的研究。結構中由於使
用了砷化銦鎵雙層摻雜式通道結構，因此元
件具有較佳的夾止特性及良好的直流、交流
及高溫操作特性，而且與二維模擬軟體所模
擬的結果相吻合。相信本元件更可進一步地
應用於未來高頻微波通訊電路中。 
關鍵字：異質結構場效電晶體、蕭特基、雙
層摻雜式通道。 
 
二、英文摘要 
The device properties of InGaP/InGaAs 
double delta-doped channel heterostructure 
field-effect transistors (DDDCHFETs) are 
comprehensively analyzed and demonstrated. 
Based on the variations of delta-doped densities 
of InGaAs double channels and GaAs spacer 
thickness, the DC and RF characteristics are 
compared and studied. Due to the employed 
InGaAs DDDC structure and Schottky 
behaviors of InGaP “insulator”, good pinch-off 
and saturation characteristics, higher and linear 
transconductance, and good RF performances 
are obtained. Experimentally, for comparison, a 
practical DDDCHFET with good device 
properties is fabricated successfully. It is 
known that the experimental results are 
consistent well with theoretical simulation data. 
 
三、計劃緣由與目的 
Based on the rapid and continuous 
advances in epitaxy and fabrication techniques, 
many novel high-speed compound 
semiconductor devices such as heterojunction 
bipolar transistors (HBTs) and heterostructure 
field-effect transistors (HFETs) have been 
produced successfully and reported over the 
past years [1-5]. Different HFET structures, e.g., 
metal-semiconductor field-effect transistor 
(MESFET) [6], doped-channel field-effect 
transistor (DCFET) [7-9], and high electron 
mobility transistor (HEMT) [10-11], have been 
widely studied and demonstrated. Generally, 
the high impurity scattering effect of DCFETs 
 2
Fermi-Dirac statistics, Shockley-Read-Hall 
(SRH) recombination, field-dependent mobility, 
and concentration-dependent mobility are also 
included in this study. To obtain the higher 
accuracy, the simulations were operated by 
using a total triangle unit number up to 21712 
and total grid points up to 11067 in the 
calculated process. The gate length of Lg = 
1μm is employed in experimental devices and 
simulated calculations. 
 
五、實驗結果與討論 
A. The influence of δ1(n+) 
As indicated in Table II, the main 
difference between studied devices is the 
doping density of delta-doped sheet 1 δ1(n+). 
The δ1(n+) values of 3.0, 2.5, 2.0, 1.5, and 
1.0×1012 cm-2 are employed in device A, B, C, 
D, and E, respectively. The corresponding 
conduction band diagrams within InGaAs 
channel layer regime at thermal equilibrium are 
shown in Fig. 1(a). The reference origin of the 
depth axis is defined as the top position of the 
InGaP gate “insulator” layer. As can be seen, 
the larger conduction band discontinuity 
(ΔEC~0.38 eV) at InGaP/InGaAs 
heterointerface offers the good carrier 
confinement in the InGaAs channel layers. The 
conduction band diagrams with a downward 
tendency are found at the center position of the 
InGaAs channels. The pull-down band 
structure is directly responsible to the presence 
of delta-doped sheet δ1(n+). The higher 
delta-doping density is employed, the more 
significantly pull-down behaviors of band 
diagram are found. The calculated electron 
densities within InGaAs channel layer regimes 
for the studied devices are illustrated in Fig. 
2(a). Clearly, the electron density of the first 
InGaAs channel is increased with the increase 
of delta-doping density δ1(n+). In addition, the 
electron density of the second InGaAs channel 
is also increased with increasing the 
delta-doping density δ1(n+). Therefore, the 
larger conducting current can be expected for 
the studied devices with a higher delta-doping 
density δ1(n+). 
Figure 3(a) shows calculated 
common-source output current-voltage (I-V) 
characteristics of the studied device A, B, C, D, 
and E. The applied gate-source voltage VGS is 
swept from 1.5V to -1.5V with -0.5V per step. 
Clearly, due to the high Schottky barrier height 
and good carrier confinement, the devices can 
be operated at higher gate-source voltage of 
VGS=1.5V without significant gate leakage 
current. In addition, the excellent pinch-off and 
saturation characteristics are found. Moreover, 
higher drain currents are found in the devices 
with higher δ1(n+) values. This result is 
consistent with the phenomena observed in 
Figs. 1(a) and 2(a). 
Figure 4(a) shows the drain current IDS 
and transconductance gm versus gate-source 
voltage VGS. The drain-source voltage is fixed 
at VDS = 5V. The drain saturation current ID,sat 
values of 728, 638, 508, 407, and 301 mA/mm 
are obtained for device A, B, C, D, and E at the 
gate-source voltage of VGS = 3V, respectively. 
In addition, the corresponding maximum values 
of transconductance gm,max are 185.8, 179.3, 
168.8, 157.6, and 140.6 mS/mm, respectively. 
The operating voltage swings, defined as the 
VGS regimes within the drop of 10 % from the 
gm,max, are 2.71, 2.31, 1.70, 1.44, and 1.21 V, 
respectively. Clearly, the ID,sat and gm,max values 
are increased with the increase of δ1(n+). Also, 
the operating voltage swing is increased with 
increasing the δ1(n+). In addition, the threshold 
voltage Vth values of device A, B, C, D, and E, 
extracted from Fig. 4(a), are -1.53, -1.27, -0.95, 
-0.74, and -0.52V, respectively. Therefore, 
based on the appropriate modulation of the 
δ1(n+), the improved device performances can 
be acquired. 
The calculated maximum unity current 
gain cut-off frequency fT and maximum 
oscillation frequency fmax versus gate source 
voltage are shown in Fig. 5(a). The 
drain-source voltage is fixed at VDS=5 V. 
Obviously, for 1 × 100μm2 gate-dimension 
 4
and Q, respectively. The corresponding values 
of operating voltage swings of VGS are 1.35, 
1.42, 1.58, 1.63, 1.70, 1.76, and 1.83V, 
respectively. The degradations of Vth and 
operating voltage swing are mainly caused by 
the poorer charge control in the bottom InGaAs 
channel as the t1 is increased. 
D. The comparison between simulated and 
practical devices 
Experimentally, a practical DDDCHFET 
with the delta-doping densities of δ1(n+) = δ2(n+) 
= 2×1012 cm-2 and GaAs spacer thickness of t1= 
80 Å is fabricated successfully. The epitaxial 
structure of the studied device was grown on a 
(100) oriented semi-insulating (S.I.) GaAs 
substrate by a metal-organic chemical vapor 
deposition (MOCVD) system. The doping 
material for n-type doping is silicon. Clearly, 
the practical DDDCHFET structure is similar 
to device C as indicated in Table II. The 
experimental common-source output I-V 
characteristics are shown in Fig. 7. The 
experimental IDS and gm versus gate-source 
voltage VGS are shown in Fig. 8. Obviously, 
excellent pinch-off and saturation 
characteristics are found. In addition, due to the 
high Schottky barrier height and good carrier 
confinement, the practical device can be 
operated at a high gate-source voltage of 
VGS=1.5V without significant gate leakage 
current. In addition, the simulated data agree 
well with experimentally measured results. The 
slight differences of sub-threshold 
characteristics between measured and 
simulated results may be attributed to the 
leakage current path in the practical device 
and/or unexpected process conditions. The 
experimental microwave performances of the 
studied device are shown in Fig. 9. The 
experimental results are measured by an 
HP8510C network analyzer in conjunction with 
Cascade probes. The biased conditions are 
fixed at VDS = 5V and VGS = +0.5V. The 
measured maximum fT and fmax are 16.1 and 
32.2 GHz, respectively. As compared with 
simulated results (device C), the difference of 
RF performances between experiment and 
simulation may be attributed to some other 
parasitic electrode capacitance or parasitic 
resistances. 
六、結論 
The DC and RF performances of 
InGaP/InGaAs DDDCHFETs are theoretically 
analyzed and studied. By modulating the 
delta-doping densities of InGaAs channels and 
GaAs spacer thickness t1, the DC and RF 
characteristics are compared and studied. In 
addition, a practical DDDCHFET with the 
delta-doping densities of δ1(n+) = δ2(n+) = 
2×1012 cm-2 and GaAs spacer thickness of t1= 
80 Å is fabricated for comparison. It is known 
that, the experimental results are in good 
agreement with theoretical simulation data. 
Consequently, the studied DDDCHFET 
structure provides the promise for 
high-performance digital and microwave 
device applications. 
 
參考文獻 
[1] W. C. Hsu, H. M. Shieh, C. L. Wu, and T. S. Wu, 
IEEE Trans. Electron Devices 41, 456 (1994). 
[2] S. H. Lo and C. P. Lee, IEEE Trans. Electron 
Devices 43, 213 (1996). 
[3] Y. S. Lin, H. M. Shieh, W. C. Hsu, J. S. Su, J. Z. 
Huang, Y. H. Wu, and S. D. Ho, J. Vac. Sci. Technol. 
B. 16, 958 (1998). 
[4] J. Y. Chen, W. C. Wang, H. J. Pan, S. C. Feng, and K. 
H. Yu, S. Y. Cheng, W. C. Liu, J. Vac. Sci. & 
Technol. B. 18, 751 (2000). 
[5] J. H. Kim, S. J. Jo, and J. I. Song, IEE Electron. Lett. 
37, 981 (2001). 
[6] S. J. Chang and C. P. Lee, IEEE Trans. Electron 
Devices 40, 698 (1993). 
[7] A. F. M. Anwar, K. W. Liu, and A. N. Khondker, 
IEEE Trans. Electron Devices 42, 586 (1995). 
[8] K. H. Yu, K. W. Lin, K. P. Lin, C. H. Yen, C. K. 
Wang, and W. C. Liu, J. Vac. Sci. & Technol. 20, 
1096 (2002). 
[9] Y. J. Li, W. C. Hsu, and S. Y. Wang, J. Vac. Sci. & 
Technol. B. 21, 760 (2003). 
[10] A. Ahmed, S. S. Islam, and A. F. M. Anwar, IEEE 
Trans. Microwave Theory Tech. 49, 1518 (2001). 
[11] W. S. Lour, M. K. Tsai, K. C. Chen, Y. W. Wu, S. W. 
Tan, and Y. J. Yang, Semicond. Sci. Technol. 16, 826 
(2001). 
[12] E. F. Schubert, J. E. Cunningham, and W. T. Tsang, 
 6
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 8
 
 
 δ1(n+) (cm-2) δ2(n+) (cm-2) t1 (Å)
Device A 3×1012 2×1012 80
Device B 2.5×1012 2×1012 80
Device C, H, O 2×1012 2×1012 80
Device D 1.5×1012 2×1012 80
Device E 1×1012 2×1012 80
Device F 2×1012 3×1012 80
Device G 2×1012 2.5×1012 80
Device C, H, O 2×1012 2×1012 80
Device I 2×1012 1.5×1012 80
Device J 2×1012 1×1012 80
Device K 2×1012 2×1012 200
Device L 2×1012 2×1012 150
Device M 2×1012 2×1012 100
Device N 2×1012 2×1012 90
Device C, H, O 2×1012 2×1012 80
Device P 2×1012 2×1012 70
Device Q 2×1012 2×1012 60
 Layer Material Thickness (Å) Doping Level
Cap n+-GaAs 500 ≧3×1018cm-3
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
300 400 500 600
10
12
14
16
18
20
δ2(n
+)
δ1(n
+)
10
10
10
10
10
10
10
o
GaAs
Spacer
InGaAs
Channel
InGaAs
Channel
InGaP
Buffer
 
C
ar
ri
er
 D
en
sit
y 
(c
m
-3
)
Depth (A)
δ1(n
+) (X1012cm-2) =
3.0  
 
  (A)
2.5    (B)
2.0    (C)
1.5    (D)
1.0    (E)
 
300 400 500 600
0.0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
δ2(n
+)
δ1(n
+)
InGaP
Insulator
GaAs
Spacer
InGaAs
Channel
InGaAs
Channel
InGaP
Buffer
o
 
 
C
on
du
ct
io
n 
Ba
nd
 E
ne
rg
y 
(e
V
)
Depth (A)
δ1(n
+) (X1012cm-2) =
3.0    (A)
2.5    (B)
2.0    (C)
1.5    (D)
1.0    (E)
Fig. 1(a) The conduction band diagrams within 
channel layer regimes of the studied device A, B, 
C, D, and E. 
Fig. 2(a) The calculated electron densities within 
channel layer regimes of the studied device (a) A, 
B, C, D, and E. 
 
300 400 500 600
0.0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
δ2(n
+)δ1(n
+)
Channel Sp
C
on
du
c
o
InGaP
Insulator
InGaP
Buffer
InGaAs
Channel
InGaAs GaAs
acer
 
 
tio
n 
Ba
nd
 E
ne
rg
y 
(e
V
)
Depth (A)
δ2(n
+) (X1012cm-2) =
3.0    (F)
2.5    (G)
2.0    (H)
1.5    (I)
1.0    (J)
 
300 400 500 600
8
10
12
14
16
18
20
Fig. 1(b) The conduction band diagrams within 
channel layer regimes of the studied device F, G, 
H, I, and J. 
δ2(n
+)δ1(n
+)
10
10
o
GaAs
Spacer
InGaAs
ChannelInGaAs
Channel
InGaP
Buffer  
 
C
ar
ri
er
 D
en
sit
y 
(c
m
-3
)
Depth (A)
δ2(n
+) (X1012cm-2) =
3.0  
10
10
10
10
10
Gate “insulator” i-InGaP 300 Undoped
Channel InGaAs 50 Undoped
-doping sheet 1  --  --  δ1(n+)
Channel InGaAs 50 Undoped
Spacer i-GaAs t1 Undoped
Channel InGaAs 50 Undoped
δ-doping sheet 2  --  --  δ2(n+)
Channel InGaAs 50 Undoped
Buffer i-InGaP 500 Undoped
Buffer i-GaAs 5000 Undoped
Substrate i-GaAs
δ
Table I Device structures of the studied 
DDDCHFETs used in the theoretical analysis. 
Table II The detailed parameters of the studied 
DDDCHFETs used in the theoretical analysis. 
  (F)
2.5    (G)
2.0    (H)
1.5    (I)
1.0    (J)
Fig. 2(b) The calculated electron densities within 
channel layer regimes of the studied device F, G, 
H, I, and J. 
 8
 10
 
 
 
 
 
 
 
 
-2 -1 0 1 2
0
10
20
30
40
50
 
 
 
 
 
-2 -1 0 1 2 3
0
100
200
300
400
500
600
D
ra
in
 C
ur
re
nt
 I D
 (m
A
/m
m
)
 
1x100μm2
VDS =5V
 Simulation (Device C)
 Experiment
0
50
100
150
200
250
Tr
an
sc
on
du
ta
nc
e 
g m
 (m
S/
m
m
)
Gate Source Voltage VGS (V)
Fig. 9 The experimental results of fT and fmax 
versus gate source voltage. 
Fig. 8 The experimental and simulated results of 
drain saturation current IDS and transconductance 
gm versus gate-source voltage VGS. 
Fig. 7 The experimental and simulated results of 
common-source output I-V characteristics. 
 
0 1 2 3 4 5 6 7 8
0
100
200
300
400
500
600
1x100μm2
-1.0V
-0.5V
0.5V
1.5V
0V
1.0V
 Simulation (Device C)
 Experiment
 
 
D
ra
in
 C
ur
re
nt
 I D
 (m
A
/m
m
)
Drain Source Voltage VDS (V)
 
-1.0 -0.5 0.0 0.5 1.0 1.5
0
5
10
15
20
25
30
35
40
Fr
eq
ua
nc
y 
(G
H
z)
Gate Source Voltage VGS (V)
fT
fmax
 
 
 
1x100μm2
VDS = 5V
 fT
 fmax
Fig. 6 The threshold voltage Vth and operation 
voltage swing versus GaAs spacer thickness of the 
studied device K, L, M, N, O, P, and Q. 
Fig. 5(b) The fT and fmax versus gate source voltage 
of the studied device F, G, H, I, and J. 
fmax
fT
δ2(n
+) (X1012cm-2) =
3.0  (F)
2.5  (G)
2.0  (H)
1.5  (I)
1.0  (J)
1x100μm2
VD =5V
 
 
Fr
eq
ua
nc
y 
(G
H
z)
Gate Source Voltage VGS (V)
 
60 80 100 120 140 160 180 200 220
-0.8
-0.9
-1.0
-1.1
-1.2
-1.3
-1.4
1x100μm2
VDS =5V
 
Th
re
sh
ol
d 
V
ol
ta
ge
 V
th
 (V
)
                                               o
GaAs Spacer Thickness t1 (A)
1.3
1.4
1.5
1.6
1.7
1.8
1.9
O
pe
ra
tin
g 
V
ol
ta
ge
 S
w
in
g 
of
 V
G
S (
V
)
要 topic. 
 筆者研究之重心與發表之論文係歸類於 poster session J，所發表之壁報論
文分別為 1. Improved performance of a composite passivated heterojunction bipolar 
transistor (HBT) (大會編號為: P156 及 Conf-178)、2. Sulfur passivation on an 
InGaP/InGaAs/GaAs pseudomorphic high electron mobility transistor (PHEMT) (大
會編號為: P157 及 Conf-179)。參與此 session 的學者眾多，包括美、加、澳、新
加坡、日本、中國、南韓等國。筆者獲國科會補助得以參加此次會議，於此深
表感激。 
筆者於 Session J 發表之 Improved performance of a composite passivated 
heterojunction bipolar transistor (HBT)。在本文中，提供一個全面性表面硫化披覆
方式之異質接面雙極性電晶體。不同於一般基極表面硫化，我們除了在射極、
基極與集極表面硫化處理外，也於射極側壁與基極側壁進行硫化處理，使得元
件能獲得完整的保護層。由實驗結果顯示，全面性表面硫化披覆方式之異質接
面雙極性電晶體，由於硫化效應有效降低金屬電極層與半導體介面之表面復合
缺陷，故元件的射極、基極與集極的接觸與片電阻值可有效地降低；此外，使
用全面性表面硫化披覆方式之元件相較於未保護之元件具有較低的補償電壓、
較高的直流增益、較好的高頻表現與較小的溫度相依性。另一方面，較小的溫
度相依性將使元件擴展到高溫應用。 
筆 者 於 Session J 所 發 表 之 另 一 篇 Sulfur passivation on an 
InGaP/InGaAs/GaAs pseudomorphic high electron mobility transistor (PHEMT)。主
已經開始研究發展，許多美國大型航太軍事公司，透過 Tri-service 之
Millimeter-wave and Microwave IC （MIMIC）、Microwave and Analog Front End 
Technology （MAFET）及 Defense Advanced Research Projects Agency （DARPA）
等計劃，開始研究先進技術並提供新產品，包括 HFET （heterostructure field-effect 
transistor）及 HBT （heterojunction bipolar transistor）等高速微波元件，以期使
用於太空科技、國防軍事及航空通訊導航等各領域。半導體技術發展是一日千
里的，滿足現狀只會被淘汰，因此研究這些新材料特性，進而利用來改善微波
元件的操作效能，以達成高崩潰電壓、低漏電流、高線性度、高頻率、高功率、
低雜訊、高溫及高壓可靠度等特性，是非常重要且刻不容緩的。半導體產業已
成為我國最重要的製造業之一，IC 產業是一門重要的基礎產業，其與關連行業
如電子、資訊業等共存共榮，互動影響深遠，隨著化合物半導體工業之迅速發
展與半導體科技技術不斷突破，積體電路及光電元件之相關科技亦不斷的推陳
出新。近幾年來，更由於微波無線通訊應用及光纖傳輸系統於操作速度上的要
求愈來愈快速，相關化合物半導體高速元件之研究諸如異質接面雙極性電晶體
(HBT)、異質接面光電晶體(HPT)、高電子移動率場效電晶體(HEMT)，面射型雷
射二極體(VCSEL)及負微分電阻交換元件（NDR）已如雨後春筍般的蓬勃發展，
並已應用於現今熱門之個人行動電話、衛星通訊系統、光纖通訊系統、單石微
波積體電路 (MMIC) 及光電積體電路 (OEIC) 等尖端科技。基於個人通訊系統
之主動關鍵元件如前置放大器、低雜訊放大器抑或高頻壓控震盪器之特殊規格
需求，低操作電壓、單一供應電壓、低散逸功率、高線性度、低雜訊相關的元
