### Question:
 create a module with 3 inputs and 4 outputs
 linked as follows: a=b; b=x; v

### Verilog:
 ```
 
 
 ```

### System-Verilog:
```


```

### Suggested Testbench:
```


```