// Seed: 982768543
module module_0 #(
    parameter id_7 = 32'd19
) (
    input  supply1 id_0,
    output uwire   id_1
);
  assign id_1 = id_0;
  parameter id_3 = 1 - -1'd0;
  logic [7:0][1 'h0 : ""] id_4;
  assign id_1 = id_0;
  wire id_5;
  ;
  wire id_6;
  wire _id_7;
  logic id_8, id_9, id_10;
  assign id_4[-1'b0]   = id_10;
  assign module_1.id_9 = 0;
  wire id_11;
  assign id_4[id_7] = id_5 - id_8;
  logic id_12;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    output wor id_4,
    input tri id_5,
    input tri id_6,
    input wire id_7,
    output uwire id_8,
    input wand id_9
);
  assign id_1#(.id_5(1)) = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_8
  );
endmodule
