-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2014.4
-- Copyright (C) 2014 Xilinx Inc. All rights reserved.
-- 
-- ==============================================================

library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity WBSlave_getLog_inputLUT_rom is 
    generic(
             dwidth     : integer := 32; 
             awidth     : integer := 6; 
             mem_size    : integer := 36
    ); 
    port (
          addr0      : in std_logic_vector(awidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(dwidth-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of WBSlave_getLog_inputLUT_rom is 

signal addr0_tmp : std_logic_vector(awidth-1 downto 0); 
type mem_array is array (0 to mem_size-1) of std_logic_vector (dwidth-1 downto 0); 
signal mem : mem_array := (
    0 => "00110111100000000000000000000000", 
    1 => "00111000000000000000000000000000", 
    2 => "00111000100000000000000000000000", 
    3 => "00111000110000000000000000000000", 
    4 => "00111001000000000000000000000000", 
    5 => "00111001010000000000000000000000", 
    6 => "00111001100000000000000000000000", 
    7 => "00111001110000000000000000000000", 
    8 => "00111001111111111111111111010101", 
    9 => "00111010001111111111111111101010", 
    10 => "00111010011111111111111111010101", 
    11 => "00111010101111111111111111100000", 
    12 => "00111011000000000000000000010101", 
    13 => "00111011001000111101011100001010", 
    14 => "00111011010000000000000000001011", 
    15 => "00111011011001010110000001000010", 
    16 => "00111011100000000000000000000000", 
    17 => "00111011100100110111010010111100", 
    18 => "00111011110000000000000000001011", 
    19 => "00111011110001001001101110100110", 
    20 => "00111100000000000000000000000000", 
    21 => "00111100000100110111010010111100", 
    22 => "00111100010000000000000000000000", 
    23 => "00111100010001001001101110100110", 
    24 => "00111100100000000000000000000000", 
    25 => "00111100100100110111010010111100", 
    26 => "00111100110000000000000000000000", 
    27 => "00111100111000010100011110101110", 
    28 => "00111101000000000000000000000000", 
    29 => "00111101001000111101011100001010", 
    30 => "00111101010000000000000000000000", 
    31 => "00111101010011001100110011001101", 
    32 => "00111101100000000000000000000000", 
    33 => "00111101101000111101011100001010", 
    34 => "00111101110000000000000000000000", 
    35 => "00111101110011001100110011001101" );


attribute EQUIVALENT_REGISTER_REMOVAL : string;
begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;


Library IEEE;
use IEEE.std_logic_1164.all;

entity WBSlave_getLog_inputLUT is
    generic (
        DataWidth : INTEGER := 32;
        AddressRange : INTEGER := 36;
        AddressWidth : INTEGER := 6);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of WBSlave_getLog_inputLUT is
    component WBSlave_getLog_inputLUT_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    WBSlave_getLog_inputLUT_rom_U :  component WBSlave_getLog_inputLUT_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


