
Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f8bc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004b5c  0801fa90  0801fa90  00020a90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080245ec  080245ec  0002638c  2**0
                  CONTENTS
  4 .ARM          00000008  080245ec  080245ec  000255ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080245f4  080245f4  0002638c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080245f4  080245f4  000255f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080245f8  080245f8  000255f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000024c  20000000  080245fc  00026000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  2000024c  08024848  0002624c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200002ec  080248e8  000262ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000f2fc  2000038c  08024988  0002638c  2**2
                  ALLOC
 12 ._user_heap_stack 00000800  2000f688  08024988  00026688  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0002638c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0003e89c  00000000  00000000  000263bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00009ad3  00000000  00000000  00064c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002cb0  00000000  00000000  0006e730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00002346  00000000  00000000  000713e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003ba35  00000000  00000000  00073726  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00048dcc  00000000  00000000  000af15b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0011d441  00000000  00000000  000f7f27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00215368  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000c8d0  00000000  00000000  002153ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000060  00000000  00000000  00221c7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000038c 	.word	0x2000038c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0801fa74 	.word	0x0801fa74

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000390 	.word	0x20000390
 800020c:	0801fa74 	.word	0x0801fa74

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b96a 	b.w	8000f94 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9d08      	ldr	r5, [sp, #32]
 8000cde:	460c      	mov	r4, r1
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d14e      	bne.n	8000d82 <__udivmoddi4+0xaa>
 8000ce4:	4694      	mov	ip, r2
 8000ce6:	458c      	cmp	ip, r1
 8000ce8:	4686      	mov	lr, r0
 8000cea:	fab2 f282 	clz	r2, r2
 8000cee:	d962      	bls.n	8000db6 <__udivmoddi4+0xde>
 8000cf0:	b14a      	cbz	r2, 8000d06 <__udivmoddi4+0x2e>
 8000cf2:	f1c2 0320 	rsb	r3, r2, #32
 8000cf6:	4091      	lsls	r1, r2
 8000cf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d00:	4319      	orrs	r1, r3
 8000d02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d0a:	fa1f f68c 	uxth.w	r6, ip
 8000d0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d16:	fb07 1114 	mls	r1, r7, r4, r1
 8000d1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d1e:	fb04 f106 	mul.w	r1, r4, r6
 8000d22:	4299      	cmp	r1, r3
 8000d24:	d90a      	bls.n	8000d3c <__udivmoddi4+0x64>
 8000d26:	eb1c 0303 	adds.w	r3, ip, r3
 8000d2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d2e:	f080 8112 	bcs.w	8000f56 <__udivmoddi4+0x27e>
 8000d32:	4299      	cmp	r1, r3
 8000d34:	f240 810f 	bls.w	8000f56 <__udivmoddi4+0x27e>
 8000d38:	3c02      	subs	r4, #2
 8000d3a:	4463      	add	r3, ip
 8000d3c:	1a59      	subs	r1, r3, r1
 8000d3e:	fa1f f38e 	uxth.w	r3, lr
 8000d42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d46:	fb07 1110 	mls	r1, r7, r0, r1
 8000d4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d4e:	fb00 f606 	mul.w	r6, r0, r6
 8000d52:	429e      	cmp	r6, r3
 8000d54:	d90a      	bls.n	8000d6c <__udivmoddi4+0x94>
 8000d56:	eb1c 0303 	adds.w	r3, ip, r3
 8000d5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d5e:	f080 80fc 	bcs.w	8000f5a <__udivmoddi4+0x282>
 8000d62:	429e      	cmp	r6, r3
 8000d64:	f240 80f9 	bls.w	8000f5a <__udivmoddi4+0x282>
 8000d68:	4463      	add	r3, ip
 8000d6a:	3802      	subs	r0, #2
 8000d6c:	1b9b      	subs	r3, r3, r6
 8000d6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d72:	2100      	movs	r1, #0
 8000d74:	b11d      	cbz	r5, 8000d7e <__udivmoddi4+0xa6>
 8000d76:	40d3      	lsrs	r3, r2
 8000d78:	2200      	movs	r2, #0
 8000d7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d905      	bls.n	8000d92 <__udivmoddi4+0xba>
 8000d86:	b10d      	cbz	r5, 8000d8c <__udivmoddi4+0xb4>
 8000d88:	e9c5 0100 	strd	r0, r1, [r5]
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	4608      	mov	r0, r1
 8000d90:	e7f5      	b.n	8000d7e <__udivmoddi4+0xa6>
 8000d92:	fab3 f183 	clz	r1, r3
 8000d96:	2900      	cmp	r1, #0
 8000d98:	d146      	bne.n	8000e28 <__udivmoddi4+0x150>
 8000d9a:	42a3      	cmp	r3, r4
 8000d9c:	d302      	bcc.n	8000da4 <__udivmoddi4+0xcc>
 8000d9e:	4290      	cmp	r0, r2
 8000da0:	f0c0 80f0 	bcc.w	8000f84 <__udivmoddi4+0x2ac>
 8000da4:	1a86      	subs	r6, r0, r2
 8000da6:	eb64 0303 	sbc.w	r3, r4, r3
 8000daa:	2001      	movs	r0, #1
 8000dac:	2d00      	cmp	r5, #0
 8000dae:	d0e6      	beq.n	8000d7e <__udivmoddi4+0xa6>
 8000db0:	e9c5 6300 	strd	r6, r3, [r5]
 8000db4:	e7e3      	b.n	8000d7e <__udivmoddi4+0xa6>
 8000db6:	2a00      	cmp	r2, #0
 8000db8:	f040 8090 	bne.w	8000edc <__udivmoddi4+0x204>
 8000dbc:	eba1 040c 	sub.w	r4, r1, ip
 8000dc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dc4:	fa1f f78c 	uxth.w	r7, ip
 8000dc8:	2101      	movs	r1, #1
 8000dca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000dd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dda:	fb07 f006 	mul.w	r0, r7, r6
 8000dde:	4298      	cmp	r0, r3
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x11c>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x11a>
 8000dec:	4298      	cmp	r0, r3
 8000dee:	f200 80cd 	bhi.w	8000f8c <__udivmoddi4+0x2b4>
 8000df2:	4626      	mov	r6, r4
 8000df4:	1a1c      	subs	r4, r3, r0
 8000df6:	fa1f f38e 	uxth.w	r3, lr
 8000dfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000e02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e06:	fb00 f707 	mul.w	r7, r0, r7
 8000e0a:	429f      	cmp	r7, r3
 8000e0c:	d908      	bls.n	8000e20 <__udivmoddi4+0x148>
 8000e0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e16:	d202      	bcs.n	8000e1e <__udivmoddi4+0x146>
 8000e18:	429f      	cmp	r7, r3
 8000e1a:	f200 80b0 	bhi.w	8000f7e <__udivmoddi4+0x2a6>
 8000e1e:	4620      	mov	r0, r4
 8000e20:	1bdb      	subs	r3, r3, r7
 8000e22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e26:	e7a5      	b.n	8000d74 <__udivmoddi4+0x9c>
 8000e28:	f1c1 0620 	rsb	r6, r1, #32
 8000e2c:	408b      	lsls	r3, r1
 8000e2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e32:	431f      	orrs	r7, r3
 8000e34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e38:	fa04 f301 	lsl.w	r3, r4, r1
 8000e3c:	ea43 030c 	orr.w	r3, r3, ip
 8000e40:	40f4      	lsrs	r4, r6
 8000e42:	fa00 f801 	lsl.w	r8, r0, r1
 8000e46:	0c38      	lsrs	r0, r7, #16
 8000e48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e50:	fa1f fc87 	uxth.w	ip, r7
 8000e54:	fb00 441e 	mls	r4, r0, lr, r4
 8000e58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e60:	45a1      	cmp	r9, r4
 8000e62:	fa02 f201 	lsl.w	r2, r2, r1
 8000e66:	d90a      	bls.n	8000e7e <__udivmoddi4+0x1a6>
 8000e68:	193c      	adds	r4, r7, r4
 8000e6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e6e:	f080 8084 	bcs.w	8000f7a <__udivmoddi4+0x2a2>
 8000e72:	45a1      	cmp	r9, r4
 8000e74:	f240 8081 	bls.w	8000f7a <__udivmoddi4+0x2a2>
 8000e78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e7c:	443c      	add	r4, r7
 8000e7e:	eba4 0409 	sub.w	r4, r4, r9
 8000e82:	fa1f f983 	uxth.w	r9, r3
 8000e86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e96:	45a4      	cmp	ip, r4
 8000e98:	d907      	bls.n	8000eaa <__udivmoddi4+0x1d2>
 8000e9a:	193c      	adds	r4, r7, r4
 8000e9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ea0:	d267      	bcs.n	8000f72 <__udivmoddi4+0x29a>
 8000ea2:	45a4      	cmp	ip, r4
 8000ea4:	d965      	bls.n	8000f72 <__udivmoddi4+0x29a>
 8000ea6:	3b02      	subs	r3, #2
 8000ea8:	443c      	add	r4, r7
 8000eaa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000eae:	fba0 9302 	umull	r9, r3, r0, r2
 8000eb2:	eba4 040c 	sub.w	r4, r4, ip
 8000eb6:	429c      	cmp	r4, r3
 8000eb8:	46ce      	mov	lr, r9
 8000eba:	469c      	mov	ip, r3
 8000ebc:	d351      	bcc.n	8000f62 <__udivmoddi4+0x28a>
 8000ebe:	d04e      	beq.n	8000f5e <__udivmoddi4+0x286>
 8000ec0:	b155      	cbz	r5, 8000ed8 <__udivmoddi4+0x200>
 8000ec2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ec6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eca:	fa04 f606 	lsl.w	r6, r4, r6
 8000ece:	40cb      	lsrs	r3, r1
 8000ed0:	431e      	orrs	r6, r3
 8000ed2:	40cc      	lsrs	r4, r1
 8000ed4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ed8:	2100      	movs	r1, #0
 8000eda:	e750      	b.n	8000d7e <__udivmoddi4+0xa6>
 8000edc:	f1c2 0320 	rsb	r3, r2, #32
 8000ee0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ee4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ee8:	fa24 f303 	lsr.w	r3, r4, r3
 8000eec:	4094      	lsls	r4, r2
 8000eee:	430c      	orrs	r4, r1
 8000ef0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ef4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ef8:	fa1f f78c 	uxth.w	r7, ip
 8000efc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f00:	fb08 3110 	mls	r1, r8, r0, r3
 8000f04:	0c23      	lsrs	r3, r4, #16
 8000f06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f0a:	fb00 f107 	mul.w	r1, r0, r7
 8000f0e:	4299      	cmp	r1, r3
 8000f10:	d908      	bls.n	8000f24 <__udivmoddi4+0x24c>
 8000f12:	eb1c 0303 	adds.w	r3, ip, r3
 8000f16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f1a:	d22c      	bcs.n	8000f76 <__udivmoddi4+0x29e>
 8000f1c:	4299      	cmp	r1, r3
 8000f1e:	d92a      	bls.n	8000f76 <__udivmoddi4+0x29e>
 8000f20:	3802      	subs	r0, #2
 8000f22:	4463      	add	r3, ip
 8000f24:	1a5b      	subs	r3, r3, r1
 8000f26:	b2a4      	uxth	r4, r4
 8000f28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f34:	fb01 f307 	mul.w	r3, r1, r7
 8000f38:	42a3      	cmp	r3, r4
 8000f3a:	d908      	bls.n	8000f4e <__udivmoddi4+0x276>
 8000f3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f44:	d213      	bcs.n	8000f6e <__udivmoddi4+0x296>
 8000f46:	42a3      	cmp	r3, r4
 8000f48:	d911      	bls.n	8000f6e <__udivmoddi4+0x296>
 8000f4a:	3902      	subs	r1, #2
 8000f4c:	4464      	add	r4, ip
 8000f4e:	1ae4      	subs	r4, r4, r3
 8000f50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f54:	e739      	b.n	8000dca <__udivmoddi4+0xf2>
 8000f56:	4604      	mov	r4, r0
 8000f58:	e6f0      	b.n	8000d3c <__udivmoddi4+0x64>
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	e706      	b.n	8000d6c <__udivmoddi4+0x94>
 8000f5e:	45c8      	cmp	r8, r9
 8000f60:	d2ae      	bcs.n	8000ec0 <__udivmoddi4+0x1e8>
 8000f62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f6a:	3801      	subs	r0, #1
 8000f6c:	e7a8      	b.n	8000ec0 <__udivmoddi4+0x1e8>
 8000f6e:	4631      	mov	r1, r6
 8000f70:	e7ed      	b.n	8000f4e <__udivmoddi4+0x276>
 8000f72:	4603      	mov	r3, r0
 8000f74:	e799      	b.n	8000eaa <__udivmoddi4+0x1d2>
 8000f76:	4630      	mov	r0, r6
 8000f78:	e7d4      	b.n	8000f24 <__udivmoddi4+0x24c>
 8000f7a:	46d6      	mov	lr, sl
 8000f7c:	e77f      	b.n	8000e7e <__udivmoddi4+0x1a6>
 8000f7e:	4463      	add	r3, ip
 8000f80:	3802      	subs	r0, #2
 8000f82:	e74d      	b.n	8000e20 <__udivmoddi4+0x148>
 8000f84:	4606      	mov	r6, r0
 8000f86:	4623      	mov	r3, r4
 8000f88:	4608      	mov	r0, r1
 8000f8a:	e70f      	b.n	8000dac <__udivmoddi4+0xd4>
 8000f8c:	3e02      	subs	r6, #2
 8000f8e:	4463      	add	r3, ip
 8000f90:	e730      	b.n	8000df4 <__udivmoddi4+0x11c>
 8000f92:	bf00      	nop

08000f94 <__aeabi_idiv0>:
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f000 fa47 	bl	8001434 <null_ptr_check>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 8000faa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d117      	bne.n	8000fe2 <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 8000fb2:	6879      	ldr	r1, [r7, #4]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	20d0      	movs	r0, #208	@ 0xd0
 8000fba:	f000 f818 	bl	8000fee <bmp2_get_regs>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 8000fc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d10b      	bne.n	8000fe2 <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	2b58      	cmp	r3, #88	@ 0x58
 8000fd0:	d105      	bne.n	8000fde <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 8000fd2:	6878      	ldr	r0, [r7, #4]
 8000fd4:	f000 fa79 	bl	80014ca <get_calib_param>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	73fb      	strb	r3, [r7, #15]
 8000fdc:	e001      	b.n	8000fe2 <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 8000fde:	23fc      	movs	r3, #252	@ 0xfc
 8000fe0:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8000fe2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3710      	adds	r7, #16
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}

08000fee <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8000fee:	b590      	push	{r4, r7, lr}
 8000ff0:	b087      	sub	sp, #28
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	607a      	str	r2, [r7, #4]
 8000ff8:	603b      	str	r3, [r7, #0]
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8000ffe:	6838      	ldr	r0, [r7, #0]
 8001000:	f000 fa18 	bl	8001434 <null_ptr_check>
 8001004:	4603      	mov	r3, r0
 8001006:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 8001008:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d11e      	bne.n	800104e <bmp2_get_regs+0x60>
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d01b      	beq.n	800104e <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	785b      	ldrb	r3, [r3, #1]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d103      	bne.n	8001026 <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 800101e:	7bfb      	ldrb	r3, [r7, #15]
 8001020:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001024:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	68dc      	ldr	r4, [r3, #12]
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	7bf8      	ldrb	r0, [r7, #15]
 8001030:	687a      	ldr	r2, [r7, #4]
 8001032:	68b9      	ldr	r1, [r7, #8]
 8001034:	47a0      	blx	r4
 8001036:	4603      	mov	r3, r0
 8001038:	461a      	mov	r2, r3
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d004      	beq.n	8001052 <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 8001048:	23fe      	movs	r3, #254	@ 0xfe
 800104a:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 800104c:	e001      	b.n	8001052 <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800104e:	23ff      	movs	r3, #255	@ 0xff
 8001050:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001052:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001056:	4618      	mov	r0, r3
 8001058:	371c      	adds	r7, #28
 800105a:	46bd      	mov	sp, r7
 800105c:	bd90      	pop	{r4, r7, pc}

0800105e <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 800105e:	b590      	push	{r4, r7, lr}
 8001060:	b08b      	sub	sp, #44	@ 0x2c
 8001062:	af00      	add	r7, sp, #0
 8001064:	60f8      	str	r0, [r7, #12]
 8001066:	60b9      	str	r1, [r7, #8]
 8001068:	607a      	str	r2, [r7, #4]
 800106a:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2b04      	cmp	r3, #4
 8001070:	d901      	bls.n	8001076 <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 8001072:	2304      	movs	r3, #4
 8001074:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 8001076:	6838      	ldr	r0, [r7, #0]
 8001078:	f000 f9dc 	bl	8001434 <null_ptr_check>
 800107c:	4603      	mov	r3, r0
 800107e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8001082:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001086:	2b00      	cmp	r3, #0
 8001088:	d150      	bne.n	800112c <bmp2_set_regs+0xce>
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d04d      	beq.n	800112c <bmp2_set_regs+0xce>
 8001090:	68bb      	ldr	r3, [r7, #8]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d04a      	beq.n	800112c <bmp2_set_regs+0xce>
    {
        if (len > 0)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d043      	beq.n	8001124 <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	785b      	ldrb	r3, [r3, #1]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d114      	bne.n	80010d4 <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80010aa:	2300      	movs	r3, #0
 80010ac:	77fb      	strb	r3, [r7, #31]
 80010ae:	e00d      	b.n	80010cc <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 80010b0:	7ffb      	ldrb	r3, [r7, #31]
 80010b2:	68fa      	ldr	r2, [r7, #12]
 80010b4:	4413      	add	r3, r2
 80010b6:	781a      	ldrb	r2, [r3, #0]
 80010b8:	7ffb      	ldrb	r3, [r7, #31]
 80010ba:	68f9      	ldr	r1, [r7, #12]
 80010bc:	440b      	add	r3, r1
 80010be:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80010c2:	b2d2      	uxtb	r2, r2
 80010c4:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80010c6:	7ffb      	ldrb	r3, [r7, #31]
 80010c8:	3301      	adds	r3, #1
 80010ca:	77fb      	strb	r3, [r7, #31]
 80010cc:	7ffb      	ldrb	r3, [r7, #31]
 80010ce:	687a      	ldr	r2, [r7, #4]
 80010d0:	429a      	cmp	r2, r3
 80010d2:	d8ed      	bhi.n	80010b0 <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d90b      	bls.n	80010f2 <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 80010da:	f107 0114 	add.w	r1, r7, #20
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	68ba      	ldr	r2, [r7, #8]
 80010e2:	68f8      	ldr	r0, [r7, #12]
 80010e4:	f000 f9c6 	bl	8001474 <interleave_data>
                temp_len = ((len * 2) - 1);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	005b      	lsls	r3, r3, #1
 80010ec:	3b01      	subs	r3, #1
 80010ee:	623b      	str	r3, [r7, #32]
 80010f0:	e001      	b.n	80010f6 <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	691c      	ldr	r4, [r3, #16]
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	7818      	ldrb	r0, [r3, #0]
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	f107 0114 	add.w	r1, r7, #20
 8001106:	6a3a      	ldr	r2, [r7, #32]
 8001108:	47a0      	blx	r4
 800110a:	4603      	mov	r3, r0
 800110c:	461a      	mov	r2, r3
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d00b      	beq.n	8001134 <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 800111c:	23fe      	movs	r3, #254	@ 0xfe
 800111e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 8001122:	e007      	b.n	8001134 <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 8001124:	23fd      	movs	r3, #253	@ 0xfd
 8001126:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 800112a:	e003      	b.n	8001134 <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800112c:	23ff      	movs	r3, #255	@ 0xff
 800112e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001132:	e000      	b.n	8001136 <bmp2_set_regs+0xd8>
        if (len > 0)
 8001134:	bf00      	nop
    }

    return rslt;
 8001136:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800113a:	4618      	mov	r0, r3
 800113c:	372c      	adds	r7, #44	@ 0x2c
 800113e:	46bd      	mov	sp, r7
 8001140:	bd90      	pop	{r4, r7, pc}

08001142 <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 8001142:	b580      	push	{r7, lr}
 8001144:	b084      	sub	sp, #16
 8001146:	af00      	add	r7, sp, #0
 8001148:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 800114a:	23e0      	movs	r3, #224	@ 0xe0
 800114c:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 800114e:	23b6      	movs	r3, #182	@ 0xb6
 8001150:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8001152:	f107 010d 	add.w	r1, r7, #13
 8001156:	f107 000e 	add.w	r0, r7, #14
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2201      	movs	r2, #1
 800115e:	f7ff ff7e 	bl	800105e <bmp2_set_regs>
 8001162:	4603      	mov	r3, r0
 8001164:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8001166:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800116a:	4618      	mov	r0, r3
 800116c:	3710      	adds	r7, #16
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b084      	sub	sp, #16
 8001176:	af00      	add	r7, sp, #0
 8001178:	6078      	str	r0, [r7, #4]
 800117a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 800117c:	2300      	movs	r3, #0
 800117e:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d02d      	beq.n	80011e2 <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8001186:	f107 010c 	add.w	r1, r7, #12
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	2202      	movs	r2, #2
 800118e:	20f4      	movs	r0, #244	@ 0xf4
 8001190:	f7ff ff2d 	bl	8000fee <bmp2_get_regs>
 8001194:	4603      	mov	r3, r0
 8001196:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8001198:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d122      	bne.n	80011e6 <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 80011a0:	7b3b      	ldrb	r3, [r7, #12]
 80011a2:	095b      	lsrs	r3, r3, #5
 80011a4:	b2da      	uxtb	r2, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 80011aa:	7b3b      	ldrb	r3, [r7, #12]
 80011ac:	109b      	asrs	r3, r3, #2
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	f003 0307 	and.w	r3, r3, #7
 80011b4:	b2da      	uxtb	r2, r3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 80011ba:	7b7b      	ldrb	r3, [r7, #13]
 80011bc:	095b      	lsrs	r3, r3, #5
 80011be:	b2da      	uxtb	r2, r3
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 80011c4:	7b7b      	ldrb	r3, [r7, #13]
 80011c6:	109b      	asrs	r3, r3, #2
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	f003 0307 	and.w	r3, r3, #7
 80011ce:	b2da      	uxtb	r2, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 80011d4:	7b7b      	ldrb	r3, [r7, #13]
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	b2da      	uxtb	r2, r3
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	715a      	strb	r2, [r3, #5]
 80011e0:	e001      	b.n	80011e6 <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80011e2:	23ff      	movs	r3, #255	@ 0xff
 80011e4:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80011e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}

080011f2 <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80011f2:	b580      	push	{r7, lr}
 80011f4:	b082      	sub	sp, #8
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	6078      	str	r0, [r7, #4]
 80011fa:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 80011fc:	683a      	ldr	r2, [r7, #0]
 80011fe:	6879      	ldr	r1, [r7, #4]
 8001200:	2000      	movs	r0, #0
 8001202:	f000 f9fd 	bl	8001600 <conf_sensor>
 8001206:	4603      	mov	r3, r0
}
 8001208:	4618      	mov	r0, r3
 800120a:	3708      	adds	r7, #8
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}

08001210 <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
 8001218:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d01b      	beq.n	8001258 <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 8001220:	f107 010e 	add.w	r1, r7, #14
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	2201      	movs	r2, #1
 8001228:	20f3      	movs	r0, #243	@ 0xf3
 800122a:	f7ff fee0 	bl	8000fee <bmp2_get_regs>
 800122e:	4603      	mov	r3, r0
 8001230:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8001232:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d110      	bne.n	800125c <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 800123a:	7bbb      	ldrb	r3, [r7, #14]
 800123c:	10db      	asrs	r3, r3, #3
 800123e:	b2db      	uxtb	r3, r3
 8001240:	f003 0301 	and.w	r3, r3, #1
 8001244:	b2da      	uxtb	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 800124a:	7bbb      	ldrb	r3, [r7, #14]
 800124c:	f003 0301 	and.w	r3, r3, #1
 8001250:	b2da      	uxtb	r2, r3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	705a      	strb	r2, [r3, #1]
 8001256:	e001      	b.n	800125c <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001258:	23ff      	movs	r3, #255	@ 0xff
 800125a:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800125c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001260:	4618      	mov	r0, r3
 8001262:	3710      	adds	r7, #16
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}

08001268 <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b086      	sub	sp, #24
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	60b9      	str	r1, [r7, #8]
 8001272:	607a      	str	r2, [r7, #4]
 8001274:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 8001276:	7bfb      	ldrb	r3, [r7, #15]
 8001278:	687a      	ldr	r2, [r7, #4]
 800127a:	68b9      	ldr	r1, [r7, #8]
 800127c:	4618      	mov	r0, r3
 800127e:	f000 f9bf 	bl	8001600 <conf_sensor>
 8001282:	4603      	mov	r3, r0
 8001284:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8001286:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800128a:	4618      	mov	r0, r3
 800128c:	3718      	adds	r7, #24
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}

08001292 <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 8001292:	b580      	push	{r7, lr}
 8001294:	b086      	sub	sp, #24
 8001296:	af00      	add	r7, sp, #0
 8001298:	6078      	str	r0, [r7, #4]
 800129a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 800129c:	2300      	movs	r3, #0
 800129e:	613b      	str	r3, [r7, #16]
 80012a0:	2300      	movs	r3, #0
 80012a2:	82bb      	strh	r3, [r7, #20]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 80012a4:	f107 0308 	add.w	r3, r7, #8
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d024      	beq.n	80012fe <bmp2_get_sensor_data+0x6c>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 80012b4:	f107 0110 	add.w	r1, r7, #16
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	2206      	movs	r2, #6
 80012bc:	20f7      	movs	r0, #247	@ 0xf7
 80012be:	f7ff fe96 	bl	8000fee <bmp2_get_regs>
 80012c2:	4603      	mov	r3, r0
 80012c4:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80012c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d119      	bne.n	8001302 <bmp2_get_sensor_data+0x70>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 80012ce:	f107 0208 	add.w	r2, r7, #8
 80012d2:	f107 0310 	add.w	r3, r7, #16
 80012d6:	4611      	mov	r1, r2
 80012d8:	4618      	mov	r0, r3
 80012da:	f000 fab9 	bl	8001850 <parse_sensor_data>
 80012de:	4603      	mov	r3, r0
 80012e0:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 80012e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d10b      	bne.n	8001302 <bmp2_get_sensor_data+0x70>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 80012ea:	f107 0308 	add.w	r3, r7, #8
 80012ee:	683a      	ldr	r2, [r7, #0]
 80012f0:	6879      	ldr	r1, [r7, #4]
 80012f2:	4618      	mov	r0, r3
 80012f4:	f000 f80b 	bl	800130e <bmp2_compensate_data>
 80012f8:	4603      	mov	r3, r0
 80012fa:	75fb      	strb	r3, [r7, #23]
 80012fc:	e001      	b.n	8001302 <bmp2_get_sensor_data+0x70>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80012fe:	23ff      	movs	r3, #255	@ 0xff
 8001300:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001302:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001306:	4618      	mov	r0, r3
 8001308:	3718      	adds	r7, #24
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}

0800130e <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 800130e:	b580      	push	{r7, lr}
 8001310:	b086      	sub	sp, #24
 8001312:	af00      	add	r7, sp, #0
 8001314:	60f8      	str	r0, [r7, #12]
 8001316:	60b9      	str	r1, [r7, #8]
 8001318:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800131a:	6878      	ldr	r0, [r7, #4]
 800131c:	f000 f88a 	bl	8001434 <null_ptr_check>
 8001320:	4603      	mov	r3, r0
 8001322:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 8001324:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d129      	bne.n	8001380 <bmp2_compensate_data+0x72>
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d026      	beq.n	8001380 <bmp2_compensate_data+0x72>
 8001332:	68bb      	ldr	r3, [r7, #8]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d023      	beq.n	8001380 <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 8001338:	68b9      	ldr	r1, [r7, #8]
 800133a:	f04f 0200 	mov.w	r2, #0
 800133e:	f04f 0300 	mov.w	r3, #0
 8001342:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 8001346:	68b9      	ldr	r1, [r7, #8]
 8001348:	f04f 0200 	mov.w	r2, #0
 800134c:	f04f 0300 	mov.w	r3, #0
 8001350:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	3308      	adds	r3, #8
 8001358:	687a      	ldr	r2, [r7, #4]
 800135a:	68f9      	ldr	r1, [r7, #12]
 800135c:	4618      	mov	r0, r3
 800135e:	f000 fabb 	bl	80018d8 <compensate_temperature>
 8001362:	4603      	mov	r3, r0
 8001364:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001366:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d10a      	bne.n	8001384 <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	687a      	ldr	r2, [r7, #4]
 8001372:	68f9      	ldr	r1, [r7, #12]
 8001374:	4618      	mov	r0, r3
 8001376:	f000 fba7 	bl	8001ac8 <compensate_pressure>
 800137a:	4603      	mov	r3, r0
 800137c:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 800137e:	e001      	b.n	8001384 <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001380:	23ff      	movs	r3, #255	@ 0xff
 8001382:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001384:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001388:	4618      	mov	r0, r3
 800138a:	3718      	adds	r7, #24
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}

08001390 <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 8001390:	b5b0      	push	{r4, r5, r7, lr}
 8001392:	b092      	sub	sp, #72	@ 0x48
 8001394:	af00      	add	r7, sp, #0
 8001396:	60f8      	str	r0, [r7, #12]
 8001398:	60b9      	str	r1, [r7, #8]
 800139a:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 800139c:	4b23      	ldr	r3, [pc, #140]	@ (800142c <bmp2_compute_meas_time+0x9c>)
 800139e:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 80013a2:	461d      	mov	r5, r3
 80013a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013a8:	682b      	ldr	r3, [r5, #0]
 80013aa:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 80013ac:	4b20      	ldr	r3, [pc, #128]	@ (8001430 <bmp2_compute_meas_time+0xa0>)
 80013ae:	f107 0410 	add.w	r4, r7, #16
 80013b2:	461d      	mov	r5, r3
 80013b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013b8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80013bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f000 f837 	bl	8001434 <null_ptr_check>
 80013c6:	4603      	mov	r3, r0
 80013c8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 80013cc:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d122      	bne.n	800141a <bmp2_compute_meas_time+0x8a>
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d01f      	beq.n	800141a <bmp2_compute_meas_time+0x8a>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	7e1b      	ldrb	r3, [r3, #24]
 80013de:	2b03      	cmp	r3, #3
 80013e0:	d111      	bne.n	8001406 <bmp2_compute_meas_time+0x76>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	78db      	ldrb	r3, [r3, #3]
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	3348      	adds	r3, #72	@ 0x48
 80013ea:	443b      	add	r3, r7
 80013ec:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	789b      	ldrb	r3, [r3, #2]
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	3348      	adds	r3, #72	@ 0x48
 80013f8:	443b      	add	r3, r7
 80013fa:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80013fe:	441a      	add	r2, r3
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8001404:	e00c      	b.n	8001420 <bmp2_compute_meas_time+0x90>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 8001406:	68bb      	ldr	r3, [r7, #8]
 8001408:	78db      	ldrb	r3, [r3, #3]
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	3348      	adds	r3, #72	@ 0x48
 800140e:	443b      	add	r3, r7
 8001410:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8001418:	e002      	b.n	8001420 <bmp2_compute_meas_time+0x90>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800141a:	23ff      	movs	r3, #255	@ 0xff
 800141c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 8001420:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8001424:	4618      	mov	r0, r3
 8001426:	3748      	adds	r7, #72	@ 0x48
 8001428:	46bd      	mov	sp, r7
 800142a:	bdb0      	pop	{r4, r5, r7, pc}
 800142c:	0801fa90 	.word	0x0801fa90
 8001430:	0801faa4 	.word	0x0801faa4

08001434 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 8001434:	b480      	push	{r7}
 8001436:	b085      	sub	sp, #20
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d00b      	beq.n	800145a <null_ptr_check+0x26>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	68db      	ldr	r3, [r3, #12]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d007      	beq.n	800145a <null_ptr_check+0x26>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	691b      	ldr	r3, [r3, #16]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d003      	beq.n	800145a <null_ptr_check+0x26>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	695b      	ldr	r3, [r3, #20]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d102      	bne.n	8001460 <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 800145a:	23ff      	movs	r3, #255	@ 0xff
 800145c:	73fb      	strb	r3, [r7, #15]
 800145e:	e001      	b.n	8001464 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 8001460:	2300      	movs	r3, #0
 8001462:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001464:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001468:	4618      	mov	r0, r3
 800146a:	3714      	adds	r7, #20
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr

08001474 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 8001474:	b480      	push	{r7}
 8001476:	b087      	sub	sp, #28
 8001478:	af00      	add	r7, sp, #0
 800147a:	60f8      	str	r0, [r7, #12]
 800147c:	60b9      	str	r1, [r7, #8]
 800147e:	607a      	str	r2, [r7, #4]
 8001480:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 8001482:	2301      	movs	r3, #1
 8001484:	617b      	str	r3, [r7, #20]
 8001486:	e015      	b.n	80014b4 <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8001488:	68fa      	ldr	r2, [r7, #12]
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	441a      	add	r2, r3
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	3b01      	subs	r3, #1
 8001494:	68b9      	ldr	r1, [r7, #8]
 8001496:	440b      	add	r3, r1
 8001498:	7812      	ldrb	r2, [r2, #0]
 800149a:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 800149c:	687a      	ldr	r2, [r7, #4]
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	441a      	add	r2, r3
 80014a2:	697b      	ldr	r3, [r7, #20]
 80014a4:	005b      	lsls	r3, r3, #1
 80014a6:	68b9      	ldr	r1, [r7, #8]
 80014a8:	440b      	add	r3, r1
 80014aa:	7812      	ldrb	r2, [r2, #0]
 80014ac:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	3301      	adds	r3, #1
 80014b2:	617b      	str	r3, [r7, #20]
 80014b4:	697a      	ldr	r2, [r7, #20]
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	429a      	cmp	r2, r3
 80014ba:	d3e5      	bcc.n	8001488 <interleave_data+0x14>
    }
}
 80014bc:	bf00      	nop
 80014be:	bf00      	nop
 80014c0:	371c      	adds	r7, #28
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr

080014ca <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 80014ca:	b580      	push	{r7, lr}
 80014cc:	b08a      	sub	sp, #40	@ 0x28
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 80014d2:	2300      	movs	r3, #0
 80014d4:	60fb      	str	r3, [r7, #12]
 80014d6:	f107 0310 	add.w	r3, r7, #16
 80014da:	2200      	movs	r2, #0
 80014dc:	601a      	str	r2, [r3, #0]
 80014de:	605a      	str	r2, [r3, #4]
 80014e0:	609a      	str	r2, [r3, #8]
 80014e2:	60da      	str	r2, [r3, #12]
 80014e4:	611a      	str	r2, [r3, #16]
 80014e6:	751a      	strb	r2, [r3, #20]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 80014e8:	f107 010c 	add.w	r1, r7, #12
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2219      	movs	r2, #25
 80014f0:	2088      	movs	r0, #136	@ 0x88
 80014f2:	f7ff fd7c 	bl	8000fee <bmp2_get_regs>
 80014f6:	4603      	mov	r3, r0
 80014f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (rslt == BMP2_OK)
 80014fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001500:	2b00      	cmp	r3, #0
 8001502:	d177      	bne.n	80015f4 <get_calib_param+0x12a>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 8001504:	7b7b      	ldrb	r3, [r7, #13]
 8001506:	021b      	lsls	r3, r3, #8
 8001508:	b21a      	sxth	r2, r3
 800150a:	7b3b      	ldrb	r3, [r7, #12]
 800150c:	b21b      	sxth	r3, r3
 800150e:	4313      	orrs	r3, r2
 8001510:	b21b      	sxth	r3, r3
 8001512:	b29a      	uxth	r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 8001518:	7bfb      	ldrb	r3, [r7, #15]
 800151a:	021b      	lsls	r3, r3, #8
 800151c:	b21a      	sxth	r2, r3
 800151e:	7bbb      	ldrb	r3, [r7, #14]
 8001520:	b21b      	sxth	r3, r3
 8001522:	4313      	orrs	r3, r2
 8001524:	b21a      	sxth	r2, r3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 800152a:	7c7b      	ldrb	r3, [r7, #17]
 800152c:	021b      	lsls	r3, r3, #8
 800152e:	b21a      	sxth	r2, r3
 8001530:	7c3b      	ldrb	r3, [r7, #16]
 8001532:	b21b      	sxth	r3, r3
 8001534:	4313      	orrs	r3, r2
 8001536:	b21a      	sxth	r2, r3
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 800153c:	7cfb      	ldrb	r3, [r7, #19]
 800153e:	021b      	lsls	r3, r3, #8
 8001540:	b21a      	sxth	r2, r3
 8001542:	7cbb      	ldrb	r3, [r7, #18]
 8001544:	b21b      	sxth	r3, r3
 8001546:	4313      	orrs	r3, r2
 8001548:	b21b      	sxth	r3, r3
 800154a:	b29a      	uxth	r2, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	845a      	strh	r2, [r3, #34]	@ 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 8001550:	7d7b      	ldrb	r3, [r7, #21]
 8001552:	021b      	lsls	r3, r3, #8
 8001554:	b21a      	sxth	r2, r3
 8001556:	7d3b      	ldrb	r3, [r7, #20]
 8001558:	b21b      	sxth	r3, r3
 800155a:	4313      	orrs	r3, r2
 800155c:	b21a      	sxth	r2, r3
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	849a      	strh	r2, [r3, #36]	@ 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 8001562:	7dfb      	ldrb	r3, [r7, #23]
 8001564:	021b      	lsls	r3, r3, #8
 8001566:	b21a      	sxth	r2, r3
 8001568:	7dbb      	ldrb	r3, [r7, #22]
 800156a:	b21b      	sxth	r3, r3
 800156c:	4313      	orrs	r3, r2
 800156e:	b21a      	sxth	r2, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	84da      	strh	r2, [r3, #38]	@ 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 8001574:	7e7b      	ldrb	r3, [r7, #25]
 8001576:	021b      	lsls	r3, r3, #8
 8001578:	b21a      	sxth	r2, r3
 800157a:	7e3b      	ldrb	r3, [r7, #24]
 800157c:	b21b      	sxth	r3, r3
 800157e:	4313      	orrs	r3, r2
 8001580:	b21a      	sxth	r2, r3
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	851a      	strh	r2, [r3, #40]	@ 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 8001586:	7efb      	ldrb	r3, [r7, #27]
 8001588:	021b      	lsls	r3, r3, #8
 800158a:	b21a      	sxth	r2, r3
 800158c:	7ebb      	ldrb	r3, [r7, #26]
 800158e:	b21b      	sxth	r3, r3
 8001590:	4313      	orrs	r3, r2
 8001592:	b21a      	sxth	r2, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	855a      	strh	r2, [r3, #42]	@ 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 8001598:	7f7b      	ldrb	r3, [r7, #29]
 800159a:	021b      	lsls	r3, r3, #8
 800159c:	b21a      	sxth	r2, r3
 800159e:	7f3b      	ldrb	r3, [r7, #28]
 80015a0:	b21b      	sxth	r3, r3
 80015a2:	4313      	orrs	r3, r2
 80015a4:	b21a      	sxth	r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	859a      	strh	r2, [r3, #44]	@ 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 80015aa:	7ffb      	ldrb	r3, [r7, #31]
 80015ac:	021b      	lsls	r3, r3, #8
 80015ae:	b21a      	sxth	r2, r3
 80015b0:	7fbb      	ldrb	r3, [r7, #30]
 80015b2:	b21b      	sxth	r3, r3
 80015b4:	4313      	orrs	r3, r2
 80015b6:	b21a      	sxth	r2, r3
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	85da      	strh	r2, [r3, #46]	@ 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 80015bc:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80015c0:	021b      	lsls	r3, r3, #8
 80015c2:	b21a      	sxth	r2, r3
 80015c4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015c8:	b21b      	sxth	r3, r3
 80015ca:	4313      	orrs	r3, r2
 80015cc:	b21a      	sxth	r2, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	861a      	strh	r2, [r3, #48]	@ 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 80015d2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80015d6:	021b      	lsls	r3, r3, #8
 80015d8:	b21a      	sxth	r2, r3
 80015da:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80015de:	b21b      	sxth	r3, r3
 80015e0:	4313      	orrs	r3, r2
 80015e2:	b21a      	sxth	r2, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	865a      	strh	r2, [r3, #50]	@ 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 80015e8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80015ec:	b25a      	sxtb	r2, r3
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    return rslt;
 80015f4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3728      	adds	r7, #40	@ 0x28
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}

08001600 <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b086      	sub	sp, #24
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	60b9      	str	r1, [r7, #8]
 800160a:	607a      	str	r2, [r7, #4]
 800160c:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 800160e:	2300      	movs	r3, #0
 8001610:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 8001612:	f24f 53f4 	movw	r3, #62964	@ 0xf5f4
 8001616:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d074      	beq.n	8001708 <conf_sensor+0x108>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 800161e:	f107 0114 	add.w	r1, r7, #20
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2202      	movs	r2, #2
 8001626:	20f4      	movs	r0, #244	@ 0xf4
 8001628:	f7ff fce1 	bl	8000fee <bmp2_get_regs>
 800162c:	4603      	mov	r3, r0
 800162e:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001630:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d169      	bne.n	800170c <conf_sensor+0x10c>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f7ff fd82 	bl	8001142 <bmp2_soft_reset>
 800163e:	4603      	mov	r3, r0
 8001640:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 8001642:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d160      	bne.n	800170c <conf_sensor+0x10c>
            {
                set_os_mode(temp, conf);
 800164a:	f107 0314 	add.w	r3, r7, #20
 800164e:	68b9      	ldr	r1, [r7, #8]
 8001650:	4618      	mov	r0, r3
 8001652:	f000 f861 	bl	8001718 <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 8001656:	7d7b      	ldrb	r3, [r7, #21]
 8001658:	b25b      	sxtb	r3, r3
 800165a:	f003 031f 	and.w	r3, r3, #31
 800165e:	b25a      	sxtb	r2, r3
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	789b      	ldrb	r3, [r3, #2]
 8001664:	015b      	lsls	r3, r3, #5
 8001666:	b25b      	sxtb	r3, r3
 8001668:	4313      	orrs	r3, r2
 800166a:	b25b      	sxtb	r3, r3
 800166c:	b2db      	uxtb	r3, r3
 800166e:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 8001670:	7d7b      	ldrb	r3, [r7, #21]
 8001672:	b25b      	sxtb	r3, r3
 8001674:	f023 031c 	bic.w	r3, r3, #28
 8001678:	b25a      	sxtb	r2, r3
 800167a:	68bb      	ldr	r3, [r7, #8]
 800167c:	791b      	ldrb	r3, [r3, #4]
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	b25b      	sxtb	r3, r3
 8001682:	f003 031c 	and.w	r3, r3, #28
 8001686:	b25b      	sxtb	r3, r3
 8001688:	4313      	orrs	r3, r2
 800168a:	b25b      	sxtb	r3, r3
 800168c:	b2db      	uxtb	r3, r3
 800168e:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 8001690:	7d7b      	ldrb	r3, [r7, #21]
 8001692:	b25b      	sxtb	r3, r3
 8001694:	f023 0301 	bic.w	r3, r3, #1
 8001698:	b25a      	sxtb	r2, r3
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	795b      	ldrb	r3, [r3, #5]
 800169e:	b25b      	sxtb	r3, r3
 80016a0:	f003 0301 	and.w	r3, r3, #1
 80016a4:	b25b      	sxtb	r3, r3
 80016a6:	4313      	orrs	r3, r2
 80016a8:	b25b      	sxtb	r3, r3
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 80016ae:	f107 0114 	add.w	r1, r7, #20
 80016b2:	f107 0010 	add.w	r0, r7, #16
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2202      	movs	r2, #2
 80016ba:	f7ff fcd0 	bl	800105e <bmp2_set_regs>
 80016be:	4603      	mov	r3, r0
 80016c0:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 80016c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d120      	bne.n	800170c <conf_sensor+0x10c>
 80016ca:	7bfb      	ldrb	r3, [r7, #15]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d01d      	beq.n	800170c <conf_sensor+0x10c>
                {
                    dev->power_mode = mode;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	7bfa      	ldrb	r2, [r7, #15]
 80016d4:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 80016d6:	7d3b      	ldrb	r3, [r7, #20]
 80016d8:	b25b      	sxtb	r3, r3
 80016da:	f023 0303 	bic.w	r3, r3, #3
 80016de:	b25a      	sxtb	r2, r3
 80016e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016e4:	f003 0303 	and.w	r3, r3, #3
 80016e8:	b25b      	sxtb	r3, r3
 80016ea:	4313      	orrs	r3, r2
 80016ec:	b25b      	sxtb	r3, r3
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 80016f2:	f107 0114 	add.w	r1, r7, #20
 80016f6:	f107 0010 	add.w	r0, r7, #16
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2201      	movs	r2, #1
 80016fe:	f7ff fcae 	bl	800105e <bmp2_set_regs>
 8001702:	4603      	mov	r3, r0
 8001704:	75fb      	strb	r3, [r7, #23]
 8001706:	e001      	b.n	800170c <conf_sensor+0x10c>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001708:	23ff      	movs	r3, #255	@ 0xff
 800170a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800170c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001710:	4618      	mov	r0, r3
 8001712:	3718      	adds	r7, #24
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}

08001718 <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	78db      	ldrb	r3, [r3, #3]
 8001726:	2b04      	cmp	r3, #4
 8001728:	f200 808b 	bhi.w	8001842 <set_os_mode+0x12a>
 800172c:	a201      	add	r2, pc, #4	@ (adr r2, 8001734 <set_os_mode+0x1c>)
 800172e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001732:	bf00      	nop
 8001734:	08001749 	.word	0x08001749
 8001738:	0800177b 	.word	0x0800177b
 800173c:	080017ad 	.word	0x080017ad
 8001740:	080017df 	.word	0x080017df
 8001744:	08001811 	.word	0x08001811
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	b25b      	sxtb	r3, r3
 800174e:	f003 031f 	and.w	r3, r3, #31
 8001752:	b25b      	sxtb	r3, r3
 8001754:	f043 0320 	orr.w	r3, r3, #32
 8001758:	b25b      	sxtb	r3, r3
 800175a:	b2da      	uxtb	r2, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	b25b      	sxtb	r3, r3
 8001766:	f023 031c 	bic.w	r3, r3, #28
 800176a:	b25b      	sxtb	r3, r3
 800176c:	f043 0304 	orr.w	r3, r3, #4
 8001770:	b25b      	sxtb	r3, r3
 8001772:	b2da      	uxtb	r2, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	701a      	strb	r2, [r3, #0]
            break;
 8001778:	e064      	b.n	8001844 <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	b25b      	sxtb	r3, r3
 8001780:	f003 031f 	and.w	r3, r3, #31
 8001784:	b25b      	sxtb	r3, r3
 8001786:	f043 0320 	orr.w	r3, r3, #32
 800178a:	b25b      	sxtb	r3, r3
 800178c:	b2da      	uxtb	r2, r3
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	b25b      	sxtb	r3, r3
 8001798:	f023 031c 	bic.w	r3, r3, #28
 800179c:	b25b      	sxtb	r3, r3
 800179e:	f043 0308 	orr.w	r3, r3, #8
 80017a2:	b25b      	sxtb	r3, r3
 80017a4:	b2da      	uxtb	r2, r3
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	701a      	strb	r2, [r3, #0]
            break;
 80017aa:	e04b      	b.n	8001844 <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	b25b      	sxtb	r3, r3
 80017b2:	f003 031f 	and.w	r3, r3, #31
 80017b6:	b25b      	sxtb	r3, r3
 80017b8:	f043 0320 	orr.w	r3, r3, #32
 80017bc:	b25b      	sxtb	r3, r3
 80017be:	b2da      	uxtb	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	b25b      	sxtb	r3, r3
 80017ca:	f023 031c 	bic.w	r3, r3, #28
 80017ce:	b25b      	sxtb	r3, r3
 80017d0:	f043 030c 	orr.w	r3, r3, #12
 80017d4:	b25b      	sxtb	r3, r3
 80017d6:	b2da      	uxtb	r2, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	701a      	strb	r2, [r3, #0]
            break;
 80017dc:	e032      	b.n	8001844 <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	b25b      	sxtb	r3, r3
 80017e4:	f003 031f 	and.w	r3, r3, #31
 80017e8:	b25b      	sxtb	r3, r3
 80017ea:	f043 0320 	orr.w	r3, r3, #32
 80017ee:	b25b      	sxtb	r3, r3
 80017f0:	b2da      	uxtb	r2, r3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	b25b      	sxtb	r3, r3
 80017fc:	f023 031c 	bic.w	r3, r3, #28
 8001800:	b25b      	sxtb	r3, r3
 8001802:	f043 0310 	orr.w	r3, r3, #16
 8001806:	b25b      	sxtb	r3, r3
 8001808:	b2da      	uxtb	r2, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	701a      	strb	r2, [r3, #0]
            break;
 800180e:	e019      	b.n	8001844 <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	b25b      	sxtb	r3, r3
 8001816:	f003 031f 	and.w	r3, r3, #31
 800181a:	b25b      	sxtb	r3, r3
 800181c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001820:	b25b      	sxtb	r3, r3
 8001822:	b2da      	uxtb	r2, r3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	b25b      	sxtb	r3, r3
 800182e:	f023 031c 	bic.w	r3, r3, #28
 8001832:	b25b      	sxtb	r3, r3
 8001834:	f043 0314 	orr.w	r3, r3, #20
 8001838:	b25b      	sxtb	r3, r3
 800183a:	b2da      	uxtb	r2, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	701a      	strb	r2, [r3, #0]
            break;
 8001840:	e000      	b.n	8001844 <set_os_mode+0x12c>
        default:
            break;
 8001842:	bf00      	nop
    }
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr

08001850 <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b086      	sub	sp, #24
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	031b      	lsls	r3, r3, #12
 8001860:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	3301      	adds	r3, #1
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	011b      	lsls	r3, r3, #4
 800186a:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	3302      	adds	r3, #2
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	091b      	lsrs	r3, r3, #4
 8001874:	b2db      	uxtb	r3, r3
 8001876:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001878:	697a      	ldr	r2, [r7, #20]
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	431a      	orrs	r2, r3
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	431a      	orrs	r2, r3
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	3303      	adds	r3, #3
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	031b      	lsls	r3, r3, #12
 800188e:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	3304      	adds	r3, #4
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	011b      	lsls	r3, r3, #4
 8001898:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	3305      	adds	r3, #5
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	091b      	lsrs	r3, r3, #4
 80018a2:	b2db      	uxtb	r3, r3
 80018a4:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 80018a6:	697a      	ldr	r2, [r7, #20]
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	431a      	orrs	r2, r3
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	4313      	orrs	r3, r2
 80018b0:	461a      	mov	r2, r3
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	4619      	mov	r1, r3
 80018c0:	4610      	mov	r0, r2
 80018c2:	f000 fae5 	bl	8001e90 <st_check_boundaries>
 80018c6:	4603      	mov	r3, r0
 80018c8:	72fb      	strb	r3, [r7, #11]

    return rslt;
 80018ca:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3718      	adds	r7, #24
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
	...

080018d8 <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 80018d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80018dc:	b08c      	sub	sp, #48	@ 0x30
 80018de:	af00      	add	r7, sp, #0
 80018e0:	60f8      	str	r0, [r7, #12]
 80018e2:	60b9      	str	r1, [r7, #8]
 80018e4:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 80018e6:	2300      	movs	r3, #0
 80018e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7fe fe47 	bl	8000584 <__aeabi_i2d>
 80018f6:	f04f 0200 	mov.w	r2, #0
 80018fa:	4b6c      	ldr	r3, [pc, #432]	@ (8001aac <compensate_temperature+0x1d4>)
 80018fc:	f7fe ffd6 	bl	80008ac <__aeabi_ddiv>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	4614      	mov	r4, r2
 8001906:	461d      	mov	r5, r3
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	8b9b      	ldrh	r3, [r3, #28]
 800190c:	4618      	mov	r0, r3
 800190e:	f7fe fe29 	bl	8000564 <__aeabi_ui2d>
 8001912:	f04f 0200 	mov.w	r2, #0
 8001916:	4b66      	ldr	r3, [pc, #408]	@ (8001ab0 <compensate_temperature+0x1d8>)
 8001918:	f7fe ffc8 	bl	80008ac <__aeabi_ddiv>
 800191c:	4602      	mov	r2, r0
 800191e:	460b      	mov	r3, r1
 8001920:	4620      	mov	r0, r4
 8001922:	4629      	mov	r1, r5
 8001924:	f7fe fce0 	bl	80002e8 <__aeabi_dsub>
 8001928:	4602      	mov	r2, r0
 800192a:	460b      	mov	r3, r1
 800192c:	4614      	mov	r4, r2
 800192e:	461d      	mov	r5, r3
           ((double) dev->calib_param.dig_t2);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001936:	4618      	mov	r0, r3
 8001938:	f7fe fe24 	bl	8000584 <__aeabi_i2d>
 800193c:	4602      	mov	r2, r0
 800193e:	460b      	mov	r3, r1
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001940:	4620      	mov	r0, r4
 8001942:	4629      	mov	r1, r5
 8001944:	f7fe fe88 	bl	8000658 <__aeabi_dmul>
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4618      	mov	r0, r3
 8001956:	f7fe fe15 	bl	8000584 <__aeabi_i2d>
 800195a:	f04f 0200 	mov.w	r2, #0
 800195e:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8001962:	f7fe ffa3 	bl	80008ac <__aeabi_ddiv>
 8001966:	4602      	mov	r2, r0
 8001968:	460b      	mov	r3, r1
 800196a:	4614      	mov	r4, r2
 800196c:	461d      	mov	r5, r3
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	8b9b      	ldrh	r3, [r3, #28]
 8001972:	4618      	mov	r0, r3
 8001974:	f7fe fdf6 	bl	8000564 <__aeabi_ui2d>
 8001978:	f04f 0200 	mov.w	r2, #0
 800197c:	4b4d      	ldr	r3, [pc, #308]	@ (8001ab4 <compensate_temperature+0x1dc>)
 800197e:	f7fe ff95 	bl	80008ac <__aeabi_ddiv>
 8001982:	4602      	mov	r2, r0
 8001984:	460b      	mov	r3, r1
 8001986:	4620      	mov	r0, r4
 8001988:	4629      	mov	r1, r5
 800198a:	f7fe fcad 	bl	80002e8 <__aeabi_dsub>
 800198e:	4602      	mov	r2, r0
 8001990:	460b      	mov	r3, r1
 8001992:	4614      	mov	r4, r2
 8001994:	461d      	mov	r5, r3
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 8001996:	68bb      	ldr	r3, [r7, #8]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4618      	mov	r0, r3
 800199c:	f7fe fdf2 	bl	8000584 <__aeabi_i2d>
 80019a0:	f04f 0200 	mov.w	r2, #0
 80019a4:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 80019a8:	f7fe ff80 	bl	80008ac <__aeabi_ddiv>
 80019ac:	4602      	mov	r2, r0
 80019ae:	460b      	mov	r3, r1
 80019b0:	4690      	mov	r8, r2
 80019b2:	4699      	mov	r9, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	8b9b      	ldrh	r3, [r3, #28]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7fe fdd3 	bl	8000564 <__aeabi_ui2d>
 80019be:	f04f 0200 	mov.w	r2, #0
 80019c2:	4b3c      	ldr	r3, [pc, #240]	@ (8001ab4 <compensate_temperature+0x1dc>)
 80019c4:	f7fe ff72 	bl	80008ac <__aeabi_ddiv>
 80019c8:	4602      	mov	r2, r0
 80019ca:	460b      	mov	r3, r1
 80019cc:	4640      	mov	r0, r8
 80019ce:	4649      	mov	r1, r9
 80019d0:	f7fe fc8a 	bl	80002e8 <__aeabi_dsub>
 80019d4:	4602      	mov	r2, r0
 80019d6:	460b      	mov	r3, r1
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 80019d8:	4620      	mov	r0, r4
 80019da:	4629      	mov	r1, r5
 80019dc:	f7fe fe3c 	bl	8000658 <__aeabi_dmul>
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	4614      	mov	r4, r2
 80019e6:	461d      	mov	r5, r3
        ((double) dev->calib_param.dig_t3);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7fe fdc8 	bl	8000584 <__aeabi_i2d>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
    var2 =
 80019f8:	4620      	mov	r0, r4
 80019fa:	4629      	mov	r1, r5
 80019fc:	f7fe fe2c 	bl	8000658 <__aeabi_dmul>
 8001a00:	4602      	mov	r2, r0
 8001a02:	460b      	mov	r3, r1
 8001a04:	e9c7 2304 	strd	r2, r3, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 8001a08:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a0c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a10:	f7fe fc6c 	bl	80002ec <__adddf3>
 8001a14:	4602      	mov	r2, r0
 8001a16:	460b      	mov	r3, r1
 8001a18:	4610      	mov	r0, r2
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	f7ff f8cc 	bl	8000bb8 <__aeabi_d2iz>
 8001a20:	4602      	mov	r2, r0
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	639a      	str	r2, [r3, #56]	@ 0x38
    temperature = (var1 + var2) / 5120.0;
 8001a26:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a2a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a2e:	f7fe fc5d 	bl	80002ec <__adddf3>
 8001a32:	4602      	mov	r2, r0
 8001a34:	460b      	mov	r3, r1
 8001a36:	4610      	mov	r0, r2
 8001a38:	4619      	mov	r1, r3
 8001a3a:	f04f 0200 	mov.w	r2, #0
 8001a3e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ab8 <compensate_temperature+0x1e0>)
 8001a40:	f7fe ff34 	bl	80008ac <__aeabi_ddiv>
 8001a44:	4602      	mov	r2, r0
 8001a46:	460b      	mov	r3, r1
 8001a48:	e9c7 2308 	strd	r2, r3, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 8001a4c:	f04f 0200 	mov.w	r2, #0
 8001a50:	4b1a      	ldr	r3, [pc, #104]	@ (8001abc <compensate_temperature+0x1e4>)
 8001a52:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001a56:	f7ff f871 	bl	8000b3c <__aeabi_dcmplt>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d007      	beq.n	8001a70 <compensate_temperature+0x198>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 8001a60:	f04f 0200 	mov.w	r2, #0
 8001a64:	4b15      	ldr	r3, [pc, #84]	@ (8001abc <compensate_temperature+0x1e4>)
 8001a66:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 8001a70:	f04f 0200 	mov.w	r2, #0
 8001a74:	4b12      	ldr	r3, [pc, #72]	@ (8001ac0 <compensate_temperature+0x1e8>)
 8001a76:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001a7a:	f7ff f87d 	bl	8000b78 <__aeabi_dcmpgt>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d007      	beq.n	8001a94 <compensate_temperature+0x1bc>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 8001a84:	f04f 0200 	mov.w	r2, #0
 8001a88:	4b0d      	ldr	r3, [pc, #52]	@ (8001ac0 <compensate_temperature+0x1e8>)
 8001a8a:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 8001a8e:	2302      	movs	r3, #2
 8001a90:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    (*comp_temperature) = temperature;
 8001a94:	68f9      	ldr	r1, [r7, #12]
 8001a96:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001a9a:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 8001a9e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3730      	adds	r7, #48	@ 0x30
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001aac:	40d00000 	.word	0x40d00000
 8001ab0:	40900000 	.word	0x40900000
 8001ab4:	40c00000 	.word	0x40c00000
 8001ab8:	40b40000 	.word	0x40b40000
 8001abc:	c0440000 	.word	0xc0440000
 8001ac0:	40554000 	.word	0x40554000
 8001ac4:	00000000 	.word	0x00000000

08001ac8 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 8001ac8:	b5b0      	push	{r4, r5, r7, lr}
 8001aca:	b08c      	sub	sp, #48	@ 0x30
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	60f8      	str	r0, [r7, #12]
 8001ad0:	60b9      	str	r1, [r7, #8]
 8001ad2:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double pressure = 0.0;
 8001ada:	f04f 0200 	mov.w	r2, #0
 8001ade:	f04f 0300 	mov.w	r3, #0
 8001ae2:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7fe fd4a 	bl	8000584 <__aeabi_i2d>
 8001af0:	f04f 0200 	mov.w	r2, #0
 8001af4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001af8:	f7fe fed8 	bl	80008ac <__aeabi_ddiv>
 8001afc:	4602      	mov	r2, r0
 8001afe:	460b      	mov	r3, r1
 8001b00:	4610      	mov	r0, r2
 8001b02:	4619      	mov	r1, r3
 8001b04:	f04f 0200 	mov.w	r2, #0
 8001b08:	4bcb      	ldr	r3, [pc, #812]	@ (8001e38 <compensate_pressure+0x370>)
 8001b0a:	f7fe fbed 	bl	80002e8 <__aeabi_dsub>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	460b      	mov	r3, r1
 8001b12:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 8001b16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b1a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b1e:	f7fe fd9b 	bl	8000658 <__aeabi_dmul>
 8001b22:	4602      	mov	r2, r0
 8001b24:	460b      	mov	r3, r1
 8001b26:	4614      	mov	r4, r2
 8001b28:	461d      	mov	r5, r3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7fe fd27 	bl	8000584 <__aeabi_i2d>
 8001b36:	4602      	mov	r2, r0
 8001b38:	460b      	mov	r3, r1
 8001b3a:	4620      	mov	r0, r4
 8001b3c:	4629      	mov	r1, r5
 8001b3e:	f7fe fd8b 	bl	8000658 <__aeabi_dmul>
 8001b42:	4602      	mov	r2, r0
 8001b44:	460b      	mov	r3, r1
 8001b46:	4610      	mov	r0, r2
 8001b48:	4619      	mov	r1, r3
 8001b4a:	f04f 0200 	mov.w	r2, #0
 8001b4e:	4bbb      	ldr	r3, [pc, #748]	@ (8001e3c <compensate_pressure+0x374>)
 8001b50:	f7fe feac 	bl	80008ac <__aeabi_ddiv>
 8001b54:	4602      	mov	r2, r0
 8001b56:	460b      	mov	r3, r1
 8001b58:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 8001b62:	4618      	mov	r0, r3
 8001b64:	f7fe fd0e 	bl	8000584 <__aeabi_i2d>
 8001b68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b6c:	f7fe fd74 	bl	8000658 <__aeabi_dmul>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	4610      	mov	r0, r2
 8001b76:	4619      	mov	r1, r3
 8001b78:	4602      	mov	r2, r0
 8001b7a:	460b      	mov	r3, r1
 8001b7c:	f7fe fbb6 	bl	80002ec <__adddf3>
 8001b80:	4602      	mov	r2, r0
 8001b82:	460b      	mov	r3, r1
 8001b84:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b88:	f7fe fbb0 	bl	80002ec <__adddf3>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	460b      	mov	r3, r1
 8001b90:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8001b94:	f04f 0200 	mov.w	r2, #0
 8001b98:	4ba9      	ldr	r3, [pc, #676]	@ (8001e40 <compensate_pressure+0x378>)
 8001b9a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b9e:	f7fe fe85 	bl	80008ac <__aeabi_ddiv>
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	460b      	mov	r3, r1
 8001ba6:	4614      	mov	r4, r2
 8001ba8:	461d      	mov	r5, r3
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7fe fce7 	bl	8000584 <__aeabi_i2d>
 8001bb6:	f04f 0200 	mov.w	r2, #0
 8001bba:	4ba2      	ldr	r3, [pc, #648]	@ (8001e44 <compensate_pressure+0x37c>)
 8001bbc:	f7fe fd4c 	bl	8000658 <__aeabi_dmul>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	4620      	mov	r0, r4
 8001bc6:	4629      	mov	r1, r5
 8001bc8:	f7fe fb90 	bl	80002ec <__adddf3>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	460b      	mov	r3, r1
 8001bd0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7fe fcd2 	bl	8000584 <__aeabi_i2d>
 8001be0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001be4:	f7fe fd38 	bl	8000658 <__aeabi_dmul>
 8001be8:	4602      	mov	r2, r0
 8001bea:	460b      	mov	r3, r1
 8001bec:	4610      	mov	r0, r2
 8001bee:	4619      	mov	r1, r3
 8001bf0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bf4:	f7fe fd30 	bl	8000658 <__aeabi_dmul>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	460b      	mov	r3, r1
 8001bfc:	4610      	mov	r0, r2
 8001bfe:	4619      	mov	r1, r3
 8001c00:	f04f 0200 	mov.w	r2, #0
 8001c04:	4b90      	ldr	r3, [pc, #576]	@ (8001e48 <compensate_pressure+0x380>)
 8001c06:	f7fe fe51 	bl	80008ac <__aeabi_ddiv>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	4614      	mov	r4, r2
 8001c10:	461d      	mov	r5, r3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7fe fcb3 	bl	8000584 <__aeabi_i2d>
 8001c1e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c22:	f7fe fd19 	bl	8000658 <__aeabi_dmul>
 8001c26:	4602      	mov	r2, r0
 8001c28:	460b      	mov	r3, r1
 8001c2a:	4620      	mov	r0, r4
 8001c2c:	4629      	mov	r1, r5
 8001c2e:	f7fe fb5d 	bl	80002ec <__adddf3>
 8001c32:	4602      	mov	r2, r0
 8001c34:	460b      	mov	r3, r1
 8001c36:	4610      	mov	r0, r2
 8001c38:	4619      	mov	r1, r3
 8001c3a:	f04f 0200 	mov.w	r2, #0
 8001c3e:	4b82      	ldr	r3, [pc, #520]	@ (8001e48 <compensate_pressure+0x380>)
 8001c40:	f7fe fe34 	bl	80008ac <__aeabi_ddiv>
 8001c44:	4602      	mov	r2, r0
 8001c46:	460b      	mov	r3, r1
 8001c48:	e9c7 2306 	strd	r2, r3, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8001c4c:	f04f 0200 	mov.w	r2, #0
 8001c50:	4b7a      	ldr	r3, [pc, #488]	@ (8001e3c <compensate_pressure+0x374>)
 8001c52:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c56:	f7fe fe29 	bl	80008ac <__aeabi_ddiv>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	460b      	mov	r3, r1
 8001c5e:	4610      	mov	r0, r2
 8001c60:	4619      	mov	r1, r3
 8001c62:	f04f 0200 	mov.w	r2, #0
 8001c66:	4b79      	ldr	r3, [pc, #484]	@ (8001e4c <compensate_pressure+0x384>)
 8001c68:	f7fe fb40 	bl	80002ec <__adddf3>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	460b      	mov	r3, r1
 8001c70:	4614      	mov	r4, r2
 8001c72:	461d      	mov	r5, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7fe fc73 	bl	8000564 <__aeabi_ui2d>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	460b      	mov	r3, r1
 8001c82:	4620      	mov	r0, r4
 8001c84:	4629      	mov	r1, r5
 8001c86:	f7fe fce7 	bl	8000658 <__aeabi_dmul>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	e9c7 2306 	strd	r2, r3, [r7, #24]

    if (var1 < 0 || var1 > 0)
 8001c92:	f04f 0200 	mov.w	r2, #0
 8001c96:	f04f 0300 	mov.w	r3, #0
 8001c9a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c9e:	f7fe ff4d 	bl	8000b3c <__aeabi_dcmplt>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d10b      	bne.n	8001cc0 <compensate_pressure+0x1f8>
 8001ca8:	f04f 0200 	mov.w	r2, #0
 8001cac:	f04f 0300 	mov.w	r3, #0
 8001cb0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001cb4:	f7fe ff60 	bl	8000b78 <__aeabi_dcmpgt>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	f000 80de 	beq.w	8001e7c <compensate_pressure+0x3b4>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f7fe fc4d 	bl	8000564 <__aeabi_ui2d>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	460b      	mov	r3, r1
 8001cce:	f04f 0000 	mov.w	r0, #0
 8001cd2:	495f      	ldr	r1, [pc, #380]	@ (8001e50 <compensate_pressure+0x388>)
 8001cd4:	f7fe fb08 	bl	80002e8 <__aeabi_dsub>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	460b      	mov	r3, r1
 8001cdc:	e9c7 2308 	strd	r2, r3, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001ce0:	f04f 0200 	mov.w	r2, #0
 8001ce4:	4b5b      	ldr	r3, [pc, #364]	@ (8001e54 <compensate_pressure+0x38c>)
 8001ce6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001cea:	f7fe fddf 	bl	80008ac <__aeabi_ddiv>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001cf6:	f7fe faf7 	bl	80002e8 <__aeabi_dsub>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	4610      	mov	r0, r2
 8001d00:	4619      	mov	r1, r3
 8001d02:	a347      	add	r3, pc, #284	@ (adr r3, 8001e20 <compensate_pressure+0x358>)
 8001d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d08:	f7fe fca6 	bl	8000658 <__aeabi_dmul>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	460b      	mov	r3, r1
 8001d10:	4610      	mov	r0, r2
 8001d12:	4619      	mov	r1, r3
 8001d14:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d18:	f7fe fdc8 	bl	80008ac <__aeabi_ddiv>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	460b      	mov	r3, r1
 8001d20:	e9c7 2308 	strd	r2, r3, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7fe fc2a 	bl	8000584 <__aeabi_i2d>
 8001d30:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d34:	f7fe fc90 	bl	8000658 <__aeabi_dmul>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	460b      	mov	r3, r1
 8001d3c:	4610      	mov	r0, r2
 8001d3e:	4619      	mov	r1, r3
 8001d40:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d44:	f7fe fc88 	bl	8000658 <__aeabi_dmul>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	460b      	mov	r3, r1
 8001d4c:	4610      	mov	r0, r2
 8001d4e:	4619      	mov	r1, r3
 8001d50:	f04f 0200 	mov.w	r2, #0
 8001d54:	4b40      	ldr	r3, [pc, #256]	@ (8001e58 <compensate_pressure+0x390>)
 8001d56:	f7fe fda9 	bl	80008ac <__aeabi_ddiv>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	460b      	mov	r3, r1
 8001d5e:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f7fe fc0b 	bl	8000584 <__aeabi_i2d>
 8001d6e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d72:	f7fe fc71 	bl	8000658 <__aeabi_dmul>
 8001d76:	4602      	mov	r2, r0
 8001d78:	460b      	mov	r3, r1
 8001d7a:	4610      	mov	r0, r2
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	f04f 0200 	mov.w	r2, #0
 8001d82:	4b2e      	ldr	r3, [pc, #184]	@ (8001e3c <compensate_pressure+0x374>)
 8001d84:	f7fe fd92 	bl	80008ac <__aeabi_ddiv>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	460b      	mov	r3, r1
 8001d8c:	e9c7 2304 	strd	r2, r3, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 8001d90:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001d94:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d98:	f7fe faa8 	bl	80002ec <__adddf3>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	460b      	mov	r3, r1
 8001da0:	4614      	mov	r4, r2
 8001da2:	461d      	mov	r5, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 8001daa:	4618      	mov	r0, r3
 8001dac:	f7fe fbea 	bl	8000584 <__aeabi_i2d>
 8001db0:	4602      	mov	r2, r0
 8001db2:	460b      	mov	r3, r1
 8001db4:	4620      	mov	r0, r4
 8001db6:	4629      	mov	r1, r5
 8001db8:	f7fe fa98 	bl	80002ec <__adddf3>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	460b      	mov	r3, r1
 8001dc0:	4610      	mov	r0, r2
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	f04f 0200 	mov.w	r2, #0
 8001dc8:	4b24      	ldr	r3, [pc, #144]	@ (8001e5c <compensate_pressure+0x394>)
 8001dca:	f7fe fd6f 	bl	80008ac <__aeabi_ddiv>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001dd6:	f7fe fa89 	bl	80002ec <__adddf3>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	460b      	mov	r3, r1
 8001dde:	e9c7 2308 	strd	r2, r3, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 8001de2:	a311      	add	r3, pc, #68	@ (adr r3, 8001e28 <compensate_pressure+0x360>)
 8001de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001de8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001dec:	f7fe fea6 	bl	8000b3c <__aeabi_dcmplt>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d007      	beq.n	8001e06 <compensate_pressure+0x33e>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 8001df6:	a30c      	add	r3, pc, #48	@ (adr r3, 8001e28 <compensate_pressure+0x360>)
 8001df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dfc:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 8001e00:	2303      	movs	r3, #3
 8001e02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 8001e06:	a30a      	add	r3, pc, #40	@ (adr r3, 8001e30 <compensate_pressure+0x368>)
 8001e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e0c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e10:	f7fe feb2 	bl	8000b78 <__aeabi_dcmpgt>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	e022      	b.n	8001e60 <compensate_pressure+0x398>
 8001e1a:	bf00      	nop
 8001e1c:	f3af 8000 	nop.w
 8001e20:	00000000 	.word	0x00000000
 8001e24:	40b86a00 	.word	0x40b86a00
 8001e28:	00000000 	.word	0x00000000
 8001e2c:	40dd4c00 	.word	0x40dd4c00
 8001e30:	00000000 	.word	0x00000000
 8001e34:	40fadb00 	.word	0x40fadb00
 8001e38:	40ef4000 	.word	0x40ef4000
 8001e3c:	40e00000 	.word	0x40e00000
 8001e40:	40100000 	.word	0x40100000
 8001e44:	40f00000 	.word	0x40f00000
 8001e48:	41200000 	.word	0x41200000
 8001e4c:	3ff00000 	.word	0x3ff00000
 8001e50:	41300000 	.word	0x41300000
 8001e54:	40b00000 	.word	0x40b00000
 8001e58:	41e00000 	.word	0x41e00000
 8001e5c:	40300000 	.word	0x40300000
 8001e60:	d007      	beq.n	8001e72 <compensate_pressure+0x3aa>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 8001e62:	a309      	add	r3, pc, #36	@ (adr r3, 8001e88 <compensate_pressure+0x3c0>)
 8001e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e68:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 8001e6c:	2304      	movs	r3, #4
 8001e6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        (*comp_pressure) = pressure;
 8001e72:	68f9      	ldr	r1, [r7, #12]
 8001e74:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e78:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 8001e7c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3730      	adds	r7, #48	@ 0x30
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bdb0      	pop	{r4, r5, r7, pc}
 8001e88:	00000000 	.word	0x00000000
 8001e8c:	40fadb00 	.word	0x40fadb00

08001e90 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b085      	sub	sp, #20
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	db03      	blt.n	8001eac <st_check_boundaries+0x1c>
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	4a1c      	ldr	r2, [pc, #112]	@ (8001f18 <st_check_boundaries+0x88>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	dd09      	ble.n	8001ec0 <st_check_boundaries+0x30>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	db06      	blt.n	8001ec0 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a18      	ldr	r2, [pc, #96]	@ (8001f18 <st_check_boundaries+0x88>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	dc02      	bgt.n	8001ec0 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 8001eba:	23fa      	movs	r3, #250	@ 0xfa
 8001ebc:	73fb      	strb	r3, [r7, #15]
 8001ebe:	e023      	b.n	8001f08 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	db03      	blt.n	8001ece <st_check_boundaries+0x3e>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	4a13      	ldr	r2, [pc, #76]	@ (8001f18 <st_check_boundaries+0x88>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	dd09      	ble.n	8001ee2 <st_check_boundaries+0x52>
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	db06      	blt.n	8001ee2 <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	4a10      	ldr	r2, [pc, #64]	@ (8001f18 <st_check_boundaries+0x88>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	dc02      	bgt.n	8001ee2 <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 8001edc:	23fb      	movs	r3, #251	@ 0xfb
 8001ede:	73fb      	strb	r3, [r7, #15]
 8001ee0:	e012      	b.n	8001f08 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	db03      	blt.n	8001ef0 <st_check_boundaries+0x60>
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	4a0b      	ldr	r2, [pc, #44]	@ (8001f18 <st_check_boundaries+0x88>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	dd09      	ble.n	8001f04 <st_check_boundaries+0x74>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	db03      	blt.n	8001efe <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a07      	ldr	r2, [pc, #28]	@ (8001f18 <st_check_boundaries+0x88>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	dd02      	ble.n	8001f04 <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 8001efe:	23f9      	movs	r3, #249	@ 0xf9
 8001f00:	73fb      	strb	r3, [r7, #15]
 8001f02:	e001      	b.n	8001f08 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 8001f04:	2300      	movs	r3, #0
 8001f06:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001f08:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3714      	adds	r7, #20
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr
 8001f18:	000ffff0 	.word	0x000ffff0

08001f1c <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b086      	sub	sp, #24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f7ff f837 	bl	8000f98 <bmp2_init>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 8001f2e:	f107 0308 	add.w	r3, r7, #8
 8001f32:	6879      	ldr	r1, [r7, #4]
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7ff f91c 	bl	8001172 <bmp2_get_config>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_COEFF_8;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 8001f42:	2300      	movs	r3, #0
 8001f44:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_250_MS;
 8001f46:	2303      	movs	r3, #3
 8001f48:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 8001f4a:	f107 0308 	add.w	r3, r7, #8
 8001f4e:	6879      	ldr	r1, [r7, #4]
 8001f50:	4618      	mov	r0, r3
 8001f52:	f7ff f94e 	bl	80011f2 <bmp2_set_config>
 8001f56:	4603      	mov	r3, r0
 8001f58:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 8001f5a:	f107 0308 	add.w	r3, r7, #8
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	4619      	mov	r1, r3
 8001f62:	2003      	movs	r0, #3
 8001f64:	f7ff f980 	bl	8001268 <bmp2_set_power_mode>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 8001f6c:	f107 0108 	add.w	r1, r7, #8
 8001f70:	f107 0310 	add.w	r3, r7, #16
 8001f74:	687a      	ldr	r2, [r7, #4]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7ff fa0a 	bl	8001390 <bmp2_compute_meas_time>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	75fb      	strb	r3, [r7, #23]

  return rslt;
 8001f80:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	3718      	adds	r7, #24
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}

08001f8c <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b086      	sub	sp, #24
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	60b9      	str	r1, [r7, #8]
 8001f94:	607a      	str	r2, [r7, #4]
 8001f96:	603b      	str	r3, [r7, #0]
 8001f98:	4603      	mov	r3, r0
 8001f9a:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	6858      	ldr	r0, [r3, #4]
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	891b      	ldrh	r3, [r3, #8]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	f003 fa96 	bl	80054e4 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI , &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	6818      	ldr	r0, [r3, #0]
 8001fbc:	f107 010f 	add.w	r1, r7, #15
 8001fc0:	2305      	movs	r3, #5
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	f005 f8c7 	bl	8007156 <HAL_SPI_Transmit>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Receive( hbmp2->SPI,  reg_data, length,            BMP2_TIMEOUT);
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	6818      	ldr	r0, [r3, #0]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	b29a      	uxth	r2, r3
 8001fd4:	2305      	movs	r3, #5
 8001fd6:	68b9      	ldr	r1, [r7, #8]
 8001fd8:	f005 fa2b 	bl	8007432 <HAL_SPI_Receive>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	461a      	mov	r2, r3
 8001fe0:	7dbb      	ldrb	r3, [r7, #22]
 8001fe2:	4413      	add	r3, r2
 8001fe4:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	6858      	ldr	r0, [r3, #4]
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	891b      	ldrh	r3, [r3, #8]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	f003 fa77 	bl	80054e4 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 8001ff6:	7dbb      	ldrb	r3, [r7, #22]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d001      	beq.n	8002000 <bmp2_spi_read+0x74>
    iError = -1;
 8001ffc:	23ff      	movs	r3, #255	@ 0xff
 8001ffe:	75fb      	strb	r3, [r7, #23]

  return iError;
 8002000:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002004:	4618      	mov	r0, r3
 8002006:	3718      	adds	r7, #24
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}

0800200c <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b086      	sub	sp, #24
 8002010:	af00      	add	r7, sp, #0
 8002012:	60b9      	str	r1, [r7, #8]
 8002014:	607a      	str	r2, [r7, #4]
 8002016:	603b      	str	r3, [r7, #0]
 8002018:	4603      	mov	r3, r0
 800201a:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 800201c:	2300      	movs	r3, #0
 800201e:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8002020:	2300      	movs	r3, #0
 8002022:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	6858      	ldr	r0, [r3, #4]
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	891b      	ldrh	r3, [r3, #8]
 8002030:	2200      	movs	r2, #0
 8002032:	4619      	mov	r1, r3
 8002034:	f003 fa56 	bl	80054e4 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI, &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	6818      	ldr	r0, [r3, #0]
 800203c:	f107 010f 	add.w	r1, r7, #15
 8002040:	2305      	movs	r3, #5
 8002042:	2201      	movs	r2, #1
 8002044:	f005 f887 	bl	8007156 <HAL_SPI_Transmit>
 8002048:	4603      	mov	r3, r0
 800204a:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Transmit(hbmp2->SPI, (uint8_t*)reg_data, length,   BMP2_TIMEOUT);
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	6818      	ldr	r0, [r3, #0]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	b29a      	uxth	r2, r3
 8002054:	2305      	movs	r3, #5
 8002056:	68b9      	ldr	r1, [r7, #8]
 8002058:	f005 f87d 	bl	8007156 <HAL_SPI_Transmit>
 800205c:	4603      	mov	r3, r0
 800205e:	461a      	mov	r2, r3
 8002060:	7dbb      	ldrb	r3, [r7, #22]
 8002062:	4413      	add	r3, r2
 8002064:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	6858      	ldr	r0, [r3, #4]
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	891b      	ldrh	r3, [r3, #8]
 800206e:	2201      	movs	r2, #1
 8002070:	4619      	mov	r1, r3
 8002072:	f003 fa37 	bl	80054e4 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 8002076:	7dbb      	ldrb	r3, [r7, #22]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <bmp2_spi_write+0x74>
    iError = -1;
 800207c:	23ff      	movs	r3, #255	@ 0xff
 800207e:	75fb      	strb	r3, [r7, #23]

  return iError;
 8002080:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002084:	4618      	mov	r0, r3
 8002086:	3718      	adds	r7, #24
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}

0800208c <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
 8002094:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a05      	ldr	r2, [pc, #20]	@ (80020b0 <bmp2_delay_us+0x24>)
 800209a:	fba2 2303 	umull	r2, r3, r2, r3
 800209e:	099b      	lsrs	r3, r3, #6
 80020a0:	4618      	mov	r0, r3
 80020a2:	f001 fc2d 	bl	8003900 <HAL_Delay>
}
 80020a6:	bf00      	nop
 80020a8:	3708      	adds	r7, #8
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	10624dd3 	.word	0x10624dd3

080020b4 <BMP2_ReadData>:
 *  @retval 0 -> Success.
 *  @retval <0 -> Failure.
 *
 */
int8_t BMP2_ReadData(struct bmp2_dev *dev, double* press, double* temp)
{
 80020b4:	b590      	push	{r4, r7, lr}
 80020b6:	b08b      	sub	sp, #44	@ 0x2c
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	60f8      	str	r0, [r7, #12]
 80020bc:	60b9      	str	r1, [r7, #8]
 80020be:	607a      	str	r2, [r7, #4]
  int8_t rslt = BMP2_E_NULL_PTR;
 80020c0:	23ff      	movs	r3, #255	@ 0xff
 80020c2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  struct bmp2_status status;
  struct bmp2_data comp_data;
  int8_t try = BMP2_GET_MAX_RETRY(dev);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	899b      	ldrh	r3, [r3, #12]
 80020cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  do {
    /* Read sensor status */
    rslt = bmp2_get_status(&status, dev);
 80020d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020d4:	68f9      	ldr	r1, [r7, #12]
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7ff f89a 	bl	8001210 <bmp2_get_status>
 80020dc:	4603      	mov	r3, r0
 80020de:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    /* Read compensated data */
    rslt = bmp2_get_sensor_data(&comp_data, dev);
 80020e2:	f107 0310 	add.w	r3, r7, #16
 80020e6:	68f9      	ldr	r1, [r7, #12]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f7ff f8d2 	bl	8001292 <bmp2_get_sensor_data>
 80020ee:	4603      	mov	r3, r0
 80020f0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    *temp = comp_data.temperature;
 80020f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020f8:	6879      	ldr	r1, [r7, #4]
 80020fa:	e9c1 2300 	strd	r2, r3, [r1]
    *press = comp_data.pressure / 100.0;
 80020fe:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002102:	f04f 0200 	mov.w	r2, #0
 8002106:	4b1c      	ldr	r3, [pc, #112]	@ (8002178 <BMP2_ReadData+0xc4>)
 8002108:	f7fe fbd0 	bl	80008ac <__aeabi_ddiv>
 800210c:	4602      	mov	r2, r0
 800210e:	460b      	mov	r3, r1
 8002110:	68b9      	ldr	r1, [r7, #8]
 8002112:	e9c1 2300 	strd	r2, r3, [r1]
    try--;
 8002116:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800211a:	b2db      	uxtb	r3, r3
 800211c:	3b01      	subs	r3, #1
 800211e:	b2db      	uxtb	r3, r3
 8002120:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 8002124:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002128:	2b00      	cmp	r3, #0
 800212a:	d003      	beq.n	8002134 <BMP2_ReadData+0x80>
 800212c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002130:	2b00      	cmp	r3, #0
 8002132:	dccd      	bgt.n	80020d0 <BMP2_ReadData+0x1c>

  /* Save reading result in sensor handler */
  BMP2_GET_PRESS(dev) = *press;
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800213a:	68f9      	ldr	r1, [r7, #12]
 800213c:	684c      	ldr	r4, [r1, #4]
 800213e:	4610      	mov	r0, r2
 8002140:	4619      	mov	r1, r3
 8002142:	f7fe fd61 	bl	8000c08 <__aeabi_d2f>
 8002146:	4603      	mov	r3, r0
 8002148:	6163      	str	r3, [r4, #20]
  BMP2_GET_TEMP(dev) = *temp;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002150:	68f9      	ldr	r1, [r7, #12]
 8002152:	684c      	ldr	r4, [r1, #4]
 8002154:	4610      	mov	r0, r2
 8002156:	4619      	mov	r1, r3
 8002158:	f7fe fd56 	bl	8000c08 <__aeabi_d2f>
 800215c:	4603      	mov	r3, r0
 800215e:	6123      	str	r3, [r4, #16]
  BMP2_GET_STATUS(dev) = rslt;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002168:	729a      	strb	r2, [r3, #10]

  return rslt;
 800216a:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
}
 800216e:	4618      	mov	r0, r3
 8002170:	372c      	adds	r7, #44	@ 0x2c
 8002172:	46bd      	mov	sp, r7
 8002174:	bd90      	pop	{r4, r7, pc}
 8002176:	bf00      	nop
 8002178:	40590000 	.word	0x40590000

0800217c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800217c:	b480      	push	{r7}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	60b9      	str	r1, [r7, #8]
 8002186:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	4a07      	ldr	r2, [pc, #28]	@ (80021a8 <vApplicationGetIdleTaskMemory+0x2c>)
 800218c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	4a06      	ldr	r2, [pc, #24]	@ (80021ac <vApplicationGetIdleTaskMemory+0x30>)
 8002192:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2280      	movs	r2, #128	@ 0x80
 8002198:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800219a:	bf00      	nop
 800219c:	3714      	adds	r7, #20
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop
 80021a8:	200003b4 	.word	0x200003b4
 80021ac:	20000454 	.word	0x20000454

080021b0 <StartLCDTask>:
  * @param  None
  * @retval None
  */

void StartLCDTask(void *argument)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b086      	sub	sp, #24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  for(;;)
  {
      char buffer[16];
      sprintf(buffer, "Val: %.2f", my_variable);
 80021b8:	4b0f      	ldr	r3, [pc, #60]	@ (80021f8 <StartLCDTask+0x48>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4618      	mov	r0, r3
 80021be:	f7fe f9f3 	bl	80005a8 <__aeabi_f2d>
 80021c2:	4602      	mov	r2, r0
 80021c4:	460b      	mov	r3, r1
 80021c6:	f107 0008 	add.w	r0, r7, #8
 80021ca:	490c      	ldr	r1, [pc, #48]	@ (80021fc <StartLCDTask+0x4c>)
 80021cc:	f01b faa6 	bl	801d71c <siprintf>

      sprintf((char *)disp.f_line, "%s", buffer);
 80021d0:	f107 0308 	add.w	r3, r7, #8
 80021d4:	461a      	mov	r2, r3
 80021d6:	490a      	ldr	r1, [pc, #40]	@ (8002200 <StartLCDTask+0x50>)
 80021d8:	480a      	ldr	r0, [pc, #40]	@ (8002204 <StartLCDTask+0x54>)
 80021da:	f01b fa9f 	bl	801d71c <siprintf>
      sprintf((char *)disp.s_line, "");
 80021de:	490a      	ldr	r1, [pc, #40]	@ (8002208 <StartLCDTask+0x58>)
 80021e0:	480a      	ldr	r0, [pc, #40]	@ (800220c <StartLCDTask+0x5c>)
 80021e2:	f01b fa9b 	bl	801d71c <siprintf>
      lcd_display(&disp);
 80021e6:	480a      	ldr	r0, [pc, #40]	@ (8002210 <StartLCDTask+0x60>)
 80021e8:	f000 fbbc 	bl	8002964 <lcd_display>

      osDelay(500);
 80021ec:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80021f0:	f009 f89a 	bl	800b328 <osDelay>
  {
 80021f4:	bf00      	nop
 80021f6:	e7df      	b.n	80021b8 <StartLCDTask+0x8>
 80021f8:	200006cc 	.word	0x200006cc
 80021fc:	0801fac4 	.word	0x0801fac4
 8002200:	0801fad0 	.word	0x0801fad0
 8002204:	200006a9 	.word	0x200006a9
 8002208:	0801fad4 	.word	0x0801fad4
 800220c:	200006ba 	.word	0x200006ba
 8002210:	200006a8 	.word	0x200006a8

08002214 <StartHttpServerTask>:
  }
}

void StartHttpServerTask(void *argument)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
    while (!netif_is_up(&gnetif))
 800221c:	e002      	b.n	8002224 <StartHttpServerTask+0x10>
    {
        osDelay(100);
 800221e:	2064      	movs	r0, #100	@ 0x64
 8002220:	f009 f882 	bl	800b328 <osDelay>
    while (!netif_is_up(&gnetif))
 8002224:	4b06      	ldr	r3, [pc, #24]	@ (8002240 <StartHttpServerTask+0x2c>)
 8002226:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800222a:	f003 0301 	and.w	r3, r3, #1
 800222e:	2b00      	cmp	r3, #0
 8002230:	d0f5      	beq.n	800221e <StartHttpServerTask+0xa>
    }

    httpd_init();
 8002232:	f00f fa59 	bl	80116e8 <httpd_init>

    for (;;)
    {
        osDelay(1000);
 8002236:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800223a:	f009 f875 	bl	800b328 <osDelay>
 800223e:	e7fa      	b.n	8002236 <StartHttpServerTask+0x22>
 8002240:	200008b4 	.word	0x200008b4

08002244 <MX_FREERTOS_Init>:
    }
}

void MX_FREERTOS_Init(void) {
 8002244:	b5b0      	push	{r4, r5, r7, lr}
 8002246:	b0a4      	sub	sp, #144	@ 0x90
 8002248:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 800224a:	4b2d      	ldr	r3, [pc, #180]	@ (8002300 <MX_FREERTOS_Init+0xbc>)
 800224c:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 8002250:	461d      	mov	r5, r3
 8002252:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002254:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002256:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800225a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800225e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002262:	2100      	movs	r1, #0
 8002264:	4618      	mov	r0, r3
 8002266:	f009 f813 	bl	800b290 <osThreadCreate>
 800226a:	4603      	mov	r3, r0
 800226c:	4a25      	ldr	r2, [pc, #148]	@ (8002304 <MX_FREERTOS_Init+0xc0>)
 800226e:	6013      	str	r3, [r2, #0]

  /* definition and creation of udpechoTask */
  osThreadDef(udpechoTask, StartUdpEcho, osPriorityRealtime, 0, 1024);
 8002270:	4b25      	ldr	r3, [pc, #148]	@ (8002308 <MX_FREERTOS_Init+0xc4>)
 8002272:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8002276:	461d      	mov	r5, r3
 8002278:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800227a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800227c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002280:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  udpechoTaskHandle = osThreadCreate(osThread(udpechoTask), NULL);
 8002284:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002288:	2100      	movs	r1, #0
 800228a:	4618      	mov	r0, r3
 800228c:	f009 f800 	bl	800b290 <osThreadCreate>
 8002290:	4603      	mov	r3, r0
 8002292:	4a1e      	ldr	r2, [pc, #120]	@ (800230c <MX_FREERTOS_Init+0xc8>)
 8002294:	6013      	str	r3, [r2, #0]

  /* definition and creation of tcpechoTask */
  osThreadDef(tcpechoTask, StartTcpEcho, osPriorityRealtime, 0, 1024);
 8002296:	4b1e      	ldr	r3, [pc, #120]	@ (8002310 <MX_FREERTOS_Init+0xcc>)
 8002298:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 800229c:	461d      	mov	r5, r3
 800229e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022a2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80022a6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  tcpechoTaskHandle = osThreadCreate(osThread(tcpechoTask), NULL);
 80022aa:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80022ae:	2100      	movs	r1, #0
 80022b0:	4618      	mov	r0, r3
 80022b2:	f008 ffed 	bl	800b290 <osThreadCreate>
 80022b6:	4603      	mov	r3, r0
 80022b8:	4a16      	ldr	r2, [pc, #88]	@ (8002314 <MX_FREERTOS_Init+0xd0>)
 80022ba:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  osThreadDef(lcdTask, StartLCDTask, osPriorityNormal, 0, 128);
 80022bc:	4b16      	ldr	r3, [pc, #88]	@ (8002318 <MX_FREERTOS_Init+0xd4>)
 80022be:	f107 0420 	add.w	r4, r7, #32
 80022c2:	461d      	mov	r5, r3
 80022c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022c8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80022cc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate(osThread(lcdTask), NULL);
 80022d0:	f107 0320 	add.w	r3, r7, #32
 80022d4:	2100      	movs	r1, #0
 80022d6:	4618      	mov	r0, r3
 80022d8:	f008 ffda 	bl	800b290 <osThreadCreate>
  osThreadDef(httpServerTask, StartHttpServerTask, osPriorityNormal, 0, 1024);
 80022dc:	4b0f      	ldr	r3, [pc, #60]	@ (800231c <MX_FREERTOS_Init+0xd8>)
 80022de:	1d3c      	adds	r4, r7, #4
 80022e0:	461d      	mov	r5, r3
 80022e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022e6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80022ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate(osThread(httpServerTask), NULL);
 80022ee:	1d3b      	adds	r3, r7, #4
 80022f0:	2100      	movs	r1, #0
 80022f2:	4618      	mov	r0, r3
 80022f4:	f008 ffcc 	bl	800b290 <osThreadCreate>


  /* USER CODE END RTOS_THREADS */

}
 80022f8:	bf00      	nop
 80022fa:	3790      	adds	r7, #144	@ 0x90
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bdb0      	pop	{r4, r5, r7, pc}
 8002300:	0801fae4 	.word	0x0801fae4
 8002304:	200003a8 	.word	0x200003a8
 8002308:	0801fb0c 	.word	0x0801fb0c
 800230c:	200003ac 	.word	0x200003ac
 8002310:	0801fb34 	.word	0x0801fb34
 8002314:	200003b0 	.word	0x200003b0
 8002318:	0801fb58 	.word	0x0801fb58
 800231c:	0801fb84 	.word	0x0801fb84

08002320 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8002328:	f008 f940 	bl	800a5ac <MX_LWIP_Init>
  /* USER CODE BEGIN StartDefaultTask */

  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800232c:	2101      	movs	r1, #1
 800232e:	4804      	ldr	r0, [pc, #16]	@ (8002340 <StartDefaultTask+0x20>)
 8002330:	f003 f8f1 	bl	8005516 <HAL_GPIO_TogglePin>
    osDelay(100);
 8002334:	2064      	movs	r0, #100	@ 0x64
 8002336:	f008 fff7 	bl	800b328 <osDelay>
	HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800233a:	bf00      	nop
 800233c:	e7f6      	b.n	800232c <StartDefaultTask+0xc>
 800233e:	bf00      	nop
 8002340:	40020400 	.word	0x40020400

08002344 <StartUdpEcho>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUdpEcho */
void StartUdpEcho(void const * argument)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b0a0      	sub	sp, #128	@ 0x80
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  struct netconn *conn;
  struct netbuf *buf;
  char buffer[32];
  char response[64];
  err_t err;
  int msg_cnt = 0;
 800234c:	2300      	movs	r3, #0
 800234e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  LWIP_UNUSED_ARG(argument);

  osDelay(100);
 8002350:	2064      	movs	r0, #100	@ 0x64
 8002352:	f008 ffe9 	bl	800b328 <osDelay>
#if LWIP_IPV6
  conn = netconn_new(NETCONN_UDP_IPV6);
  LWIP_ERROR("udpecho: invalid conn", (conn != NULL), return;);
  netconn_bind(conn, IP6_ADDR_ANY, 8);
#else /* LWIP_IPV6 */
  conn = netconn_new(NETCONN_UDP);
 8002356:	2200      	movs	r2, #0
 8002358:	2100      	movs	r1, #0
 800235a:	2020      	movs	r0, #32
 800235c:	f00c f814 	bl	800e388 <netconn_new_with_proto_and_callback>
 8002360:	67b8      	str	r0, [r7, #120]	@ 0x78
  LWIP_ERROR("udpecho: invalid conn", (conn != NULL), return;);
 8002362:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002364:	2b00      	cmp	r3, #0
 8002366:	d106      	bne.n	8002376 <StartUdpEcho+0x32>
 8002368:	4b2e      	ldr	r3, [pc, #184]	@ (8002424 <StartUdpEcho+0xe0>)
 800236a:	22e5      	movs	r2, #229	@ 0xe5
 800236c:	492e      	ldr	r1, [pc, #184]	@ (8002428 <StartUdpEcho+0xe4>)
 800236e:	482f      	ldr	r0, [pc, #188]	@ (800242c <StartUdpEcho+0xe8>)
 8002370:	f01b f9c2 	bl	801d6f8 <iprintf>
 8002374:	e053      	b.n	800241e <StartUdpEcho+0xda>
  netconn_bind(conn, IP_ADDR_ANY, 8);
 8002376:	2208      	movs	r2, #8
 8002378:	492d      	ldr	r1, [pc, #180]	@ (8002430 <StartUdpEcho+0xec>)
 800237a:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800237c:	f00c f8be 	bl	800e4fc <netconn_bind>
#endif /* LWIP_IPV6 */
  /* Infinite loop */
  for(;;)
  {
	err = netconn_recv(conn, &buf);
 8002380:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002384:	4619      	mov	r1, r3
 8002386:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8002388:	f00c fb24 	bl	800e9d4 <netconn_recv>
 800238c:	4603      	mov	r3, r0
 800238e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	if (err == ERR_OK)
 8002392:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
 8002396:	2b00      	cmp	r3, #0
 8002398:	d1f2      	bne.n	8002380 <StartUdpEcho+0x3c>
	{
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 800239a:	2201      	movs	r2, #1
 800239c:	2180      	movs	r1, #128	@ 0x80
 800239e:	4825      	ldr	r0, [pc, #148]	@ (8002434 <StartUdpEcho+0xf0>)
 80023a0:	f003 f8a0 	bl	80054e4 <HAL_GPIO_WritePin>
	  /*  no need netconn_connect here, since the netbuf contains the address */
      if(netbuf_copy(buf, buffer, sizeof(buffer)) != buf->p->tot_len)
 80023a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023a6:	6818      	ldr	r0, [r3, #0]
 80023a8:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 80023ac:	2300      	movs	r3, #0
 80023ae:	2220      	movs	r2, #32
 80023b0:	f010 ffe8 	bl	8013384 <pbuf_copy_partial>
 80023b4:	4603      	mov	r3, r0
 80023b6:	461a      	mov	r2, r3
 80023b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	891b      	ldrh	r3, [r3, #8]
 80023be:	429a      	cmp	r2, r3
 80023c0:	d123      	bne.n	800240a <StartUdpEcho+0xc6>
	  {
        LWIP_DEBUGF(LWIP_DBG_ON, ("netbuf_copy failed\n"));
	  }
	  else
	  {
		msg_cnt++;
 80023c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80023c4:	3301      	adds	r3, #1
 80023c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
		buffer[buf->p->tot_len] = '\0';
 80023c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	891b      	ldrh	r3, [r3, #8]
 80023ce:	3380      	adds	r3, #128	@ 0x80
 80023d0:	443b      	add	r3, r7
 80023d2:	2200      	movs	r2, #0
 80023d4:	f803 2c34 	strb.w	r2, [r3, #-52]
		int response_len = sprintf(response, "\r\nMessage #%03d: %s", msg_cnt, buffer);
 80023d8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80023dc:	f107 000c 	add.w	r0, r7, #12
 80023e0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80023e2:	4915      	ldr	r1, [pc, #84]	@ (8002438 <StartUdpEcho+0xf4>)
 80023e4:	f01b f99a 	bl	801d71c <siprintf>
 80023e8:	6738      	str	r0, [r7, #112]	@ 0x70
		netbuf_ref(buf, response, response_len);
 80023ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023ec:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80023ee:	b292      	uxth	r2, r2
 80023f0:	f107 010c 	add.w	r1, r7, #12
 80023f4:	4618      	mov	r0, r3
 80023f6:	f00e f901 	bl	80105fc <netbuf_ref>
		err = netconn_send(conn, buf);
 80023fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023fc:	4619      	mov	r1, r3
 80023fe:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8002400:	f00c fb62 	bl	800eac8 <netconn_send>
 8002404:	4603      	mov	r3, r0
 8002406:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
		else
		{
		  LWIP_DEBUGF(LWIP_DBG_ON, ("got %s\n", buffer));
		}
	  }
	  netbuf_delete(buf);
 800240a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800240c:	4618      	mov	r0, r3
 800240e:	f00e f8d5 	bl	80105bc <netbuf_delete>
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 8002412:	2200      	movs	r2, #0
 8002414:	2180      	movs	r1, #128	@ 0x80
 8002416:	4807      	ldr	r0, [pc, #28]	@ (8002434 <StartUdpEcho+0xf0>)
 8002418:	f003 f864 	bl	80054e4 <HAL_GPIO_WritePin>
	err = netconn_recv(conn, &buf);
 800241c:	e7b0      	b.n	8002380 <StartUdpEcho+0x3c>
	}
  }
  /* USER CODE END StartUdpEcho */
}
 800241e:	3780      	adds	r7, #128	@ 0x80
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	0801fba0 	.word	0x0801fba0
 8002428:	0801fbb8 	.word	0x0801fbb8
 800242c:	0801fbd0 	.word	0x0801fbd0
 8002430:	08024204 	.word	0x08024204
 8002434:	40020400 	.word	0x40020400
 8002438:	0801fbf8 	.word	0x0801fbf8

0800243c <StartTcpEcho>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTcpEcho */
void StartTcpEcho(void const * argument)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b096      	sub	sp, #88	@ 0x58
 8002440:	af02      	add	r7, sp, #8
 8002442:	6078      	str	r0, [r7, #4]
  struct netconn *conn, *newconn;
  err_t err, accept_err;
  struct netbuf *buf;
  void *data;
  u16_t len;
  int msg_cnt = 0;
 8002444:	2300      	movs	r3, #0
 8002446:	64fb      	str	r3, [r7, #76]	@ 0x4c
  LWIP_UNUSED_ARG(argument);

  osDelay(100);
 8002448:	2064      	movs	r0, #100	@ 0x64
 800244a:	f008 ff6d 	bl	800b328 <osDelay>

  /* Create a new connection identifier. */
  conn = netconn_new(NETCONN_TCP);
 800244e:	2200      	movs	r2, #0
 8002450:	2100      	movs	r1, #0
 8002452:	2010      	movs	r0, #16
 8002454:	f00b ff98 	bl	800e388 <netconn_new_with_proto_and_callback>
 8002458:	64b8      	str	r0, [r7, #72]	@ 0x48

  if (conn!=NULL)
 800245a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800245c:	2b00      	cmp	r3, #0
 800245e:	f000 8083 	beq.w	8002568 <StartTcpEcho+0x12c>
  {
	/* Bind connection to well known port number 7. */
	err = netconn_bind(conn, NULL, 7);
 8002462:	2207      	movs	r2, #7
 8002464:	2100      	movs	r1, #0
 8002466:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8002468:	f00c f848 	bl	800e4fc <netconn_bind>
 800246c:	4603      	mov	r3, r0
 800246e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

	if (err == ERR_OK)
 8002472:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8002476:	2b00      	cmp	r3, #0
 8002478:	d172      	bne.n	8002560 <StartTcpEcho+0x124>
	{
	  /* Tell connection to go into listening mode. */
	  netconn_listen(conn);
 800247a:	21ff      	movs	r1, #255	@ 0xff
 800247c:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800247e:	f00c f875 	bl	800e56c <netconn_listen_with_backlog>
      /* Infinite loop */
	  for(;;)
	  {

		/* Grab new connection. */
		accept_err = netconn_accept(conn, &newconn);
 8002482:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002486:	4619      	mov	r1, r3
 8002488:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800248a:	f00c f89b 	bl	800e5c4 <netconn_accept>
 800248e:	4603      	mov	r3, r0
 8002490:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

		/* Process the new connection. */
		if (accept_err == ERR_OK)
 8002494:	f997 3046 	ldrsb.w	r3, [r7, #70]	@ 0x46
 8002498:	2b00      	cmp	r3, #0
 800249a:	d1f2      	bne.n	8002482 <StartTcpEcho+0x46>
		{

		  while (netconn_recv(newconn, &buf) == ERR_OK)
 800249c:	e04d      	b.n	800253a <StartTcpEcho+0xfe>
	      {
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 800249e:	2201      	movs	r2, #1
 80024a0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80024a4:	4832      	ldr	r0, [pc, #200]	@ (8002570 <StartTcpEcho+0x134>)
 80024a6:	f003 f81d 	bl	80054e4 <HAL_GPIO_WritePin>
		    msg_cnt++;
 80024aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80024ac:	3301      	adds	r3, #1
 80024ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
		    do
		    {
			  netbuf_data(buf, &data, &len);
 80024b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024b2:	f107 0232 	add.w	r2, r7, #50	@ 0x32
 80024b6:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 80024ba:	4618      	mov	r0, r3
 80024bc:	f00e f8e8 	bl	8010690 <netbuf_data>
			  char prefix[32];
			  int prefix_len = sprintf(prefix, "\r\nMessage #%03d: ", msg_cnt);
 80024c0:	f107 030c 	add.w	r3, r7, #12
 80024c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80024c6:	492b      	ldr	r1, [pc, #172]	@ (8002574 <StartTcpEcho+0x138>)
 80024c8:	4618      	mov	r0, r3
 80024ca:	f01b f927 	bl	801d71c <siprintf>
 80024ce:	6438      	str	r0, [r7, #64]	@ 0x40
			  netconn_write(newconn, prefix, prefix_len, NETCONN_COPY);
 80024d0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80024d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80024d4:	f107 010c 	add.w	r1, r7, #12
 80024d8:	2300      	movs	r3, #0
 80024da:	9300      	str	r3, [sp, #0]
 80024dc:	2301      	movs	r3, #1
 80024de:	f00c fb21 	bl	800eb24 <netconn_write_partly>
			  netconn_write(newconn, data, len, NETCONN_COPY);
 80024e2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80024e4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80024e6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80024e8:	461a      	mov	r2, r3
 80024ea:	2300      	movs	r3, #0
 80024ec:	9300      	str	r3, [sp, #0]
 80024ee:	2301      	movs	r3, #1
 80024f0:	f00c fb18 	bl	800eb24 <netconn_write_partly>
			  char postfix[] = "\r\n";
 80024f4:	4a20      	ldr	r2, [pc, #128]	@ (8002578 <StartTcpEcho+0x13c>)
 80024f6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80024fa:	6812      	ldr	r2, [r2, #0]
 80024fc:	4611      	mov	r1, r2
 80024fe:	8019      	strh	r1, [r3, #0]
 8002500:	3302      	adds	r3, #2
 8002502:	0c12      	lsrs	r2, r2, #16
 8002504:	701a      	strb	r2, [r3, #0]
			  netconn_write(newconn, postfix, 2, NETCONN_NOFLAG);
 8002506:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8002508:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800250c:	2300      	movs	r3, #0
 800250e:	9300      	str	r3, [sp, #0]
 8002510:	2300      	movs	r3, #0
 8002512:	2202      	movs	r2, #2
 8002514:	f00c fb06 	bl	800eb24 <netconn_write_partly>
		    } while (netbuf_next(buf) >= 0);
 8002518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800251a:	4618      	mov	r0, r3
 800251c:	f00e f902 	bl	8010724 <netbuf_next>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	dac4      	bge.n	80024b0 <StartTcpEcho+0x74>
            netbuf_delete(buf);
 8002526:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002528:	4618      	mov	r0, r3
 800252a:	f00e f847 	bl	80105bc <netbuf_delete>
  		    HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 800252e:	2200      	movs	r2, #0
 8002530:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002534:	480e      	ldr	r0, [pc, #56]	@ (8002570 <StartTcpEcho+0x134>)
 8002536:	f002 ffd5 	bl	80054e4 <HAL_GPIO_WritePin>
		  while (netconn_recv(newconn, &buf) == ERR_OK)
 800253a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800253c:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8002540:	4611      	mov	r1, r2
 8002542:	4618      	mov	r0, r3
 8002544:	f00c fa46 	bl	800e9d4 <netconn_recv>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d0a7      	beq.n	800249e <StartTcpEcho+0x62>
		  }

		  /* Close connection and discard connection identifier. */
		  netconn_close(newconn);
 800254e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002550:	4618      	mov	r0, r3
 8002552:	f00c fbe9 	bl	800ed28 <netconn_close>
		  netconn_delete(newconn);
 8002556:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002558:	4618      	mov	r0, r3
 800255a:	f00b ffb3 	bl	800e4c4 <netconn_delete>
		accept_err = netconn_accept(conn, &newconn);
 800255e:	e790      	b.n	8002482 <StartTcpEcho+0x46>
		}
	  }
	}
    else
    {
      netconn_delete(newconn);
 8002560:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002562:	4618      	mov	r0, r3
 8002564:	f00b ffae 	bl	800e4c4 <netconn_delete>
    }
  }
  /* USER CODE END StartTcpEcho */
}
 8002568:	bf00      	nop
 800256a:	3750      	adds	r7, #80	@ 0x50
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	40020400 	.word	0x40020400
 8002574:	0801fc0c 	.word	0x0801fc0c
 8002578:	0801fc20 	.word	0x0801fc20

0800257c <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b08c      	sub	sp, #48	@ 0x30
 8002580:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002582:	f107 031c 	add.w	r3, r7, #28
 8002586:	2200      	movs	r2, #0
 8002588:	601a      	str	r2, [r3, #0]
 800258a:	605a      	str	r2, [r3, #4]
 800258c:	609a      	str	r2, [r3, #8]
 800258e:	60da      	str	r2, [r3, #12]
 8002590:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002592:	4b5c      	ldr	r3, [pc, #368]	@ (8002704 <MX_GPIO_Init+0x188>)
 8002594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002596:	4a5b      	ldr	r2, [pc, #364]	@ (8002704 <MX_GPIO_Init+0x188>)
 8002598:	f043 0310 	orr.w	r3, r3, #16
 800259c:	6313      	str	r3, [r2, #48]	@ 0x30
 800259e:	4b59      	ldr	r3, [pc, #356]	@ (8002704 <MX_GPIO_Init+0x188>)
 80025a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a2:	f003 0310 	and.w	r3, r3, #16
 80025a6:	61bb      	str	r3, [r7, #24]
 80025a8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025aa:	4b56      	ldr	r3, [pc, #344]	@ (8002704 <MX_GPIO_Init+0x188>)
 80025ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ae:	4a55      	ldr	r2, [pc, #340]	@ (8002704 <MX_GPIO_Init+0x188>)
 80025b0:	f043 0304 	orr.w	r3, r3, #4
 80025b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80025b6:	4b53      	ldr	r3, [pc, #332]	@ (8002704 <MX_GPIO_Init+0x188>)
 80025b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ba:	f003 0304 	and.w	r3, r3, #4
 80025be:	617b      	str	r3, [r7, #20]
 80025c0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80025c2:	4b50      	ldr	r3, [pc, #320]	@ (8002704 <MX_GPIO_Init+0x188>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c6:	4a4f      	ldr	r2, [pc, #316]	@ (8002704 <MX_GPIO_Init+0x188>)
 80025c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ce:	4b4d      	ldr	r3, [pc, #308]	@ (8002704 <MX_GPIO_Init+0x188>)
 80025d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025d6:	613b      	str	r3, [r7, #16]
 80025d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025da:	4b4a      	ldr	r3, [pc, #296]	@ (8002704 <MX_GPIO_Init+0x188>)
 80025dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025de:	4a49      	ldr	r2, [pc, #292]	@ (8002704 <MX_GPIO_Init+0x188>)
 80025e0:	f043 0301 	orr.w	r3, r3, #1
 80025e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80025e6:	4b47      	ldr	r3, [pc, #284]	@ (8002704 <MX_GPIO_Init+0x188>)
 80025e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ea:	f003 0301 	and.w	r3, r3, #1
 80025ee:	60fb      	str	r3, [r7, #12]
 80025f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025f2:	4b44      	ldr	r3, [pc, #272]	@ (8002704 <MX_GPIO_Init+0x188>)
 80025f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f6:	4a43      	ldr	r2, [pc, #268]	@ (8002704 <MX_GPIO_Init+0x188>)
 80025f8:	f043 0302 	orr.w	r3, r3, #2
 80025fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80025fe:	4b41      	ldr	r3, [pc, #260]	@ (8002704 <MX_GPIO_Init+0x188>)
 8002600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002602:	f003 0302 	and.w	r3, r3, #2
 8002606:	60bb      	str	r3, [r7, #8]
 8002608:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800260a:	4b3e      	ldr	r3, [pc, #248]	@ (8002704 <MX_GPIO_Init+0x188>)
 800260c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260e:	4a3d      	ldr	r2, [pc, #244]	@ (8002704 <MX_GPIO_Init+0x188>)
 8002610:	f043 0308 	orr.w	r3, r3, #8
 8002614:	6313      	str	r3, [r2, #48]	@ 0x30
 8002616:	4b3b      	ldr	r3, [pc, #236]	@ (8002704 <MX_GPIO_Init+0x188>)
 8002618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261a:	f003 0308 	and.w	r3, r3, #8
 800261e:	607b      	str	r3, [r7, #4]
 8002620:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002622:	4b38      	ldr	r3, [pc, #224]	@ (8002704 <MX_GPIO_Init+0x188>)
 8002624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002626:	4a37      	ldr	r2, [pc, #220]	@ (8002704 <MX_GPIO_Init+0x188>)
 8002628:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800262c:	6313      	str	r3, [r2, #48]	@ 0x30
 800262e:	4b35      	ldr	r3, [pc, #212]	@ (8002704 <MX_GPIO_Init+0x188>)
 8002630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002632:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002636:	603b      	str	r3, [r7, #0]
 8002638:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800263a:	2200      	movs	r2, #0
 800263c:	f244 0181 	movw	r1, #16513	@ 0x4081
 8002640:	4831      	ldr	r0, [pc, #196]	@ (8002708 <MX_GPIO_Init+0x18c>)
 8002642:	f002 ff4f 	bl	80054e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002646:	2200      	movs	r2, #0
 8002648:	2140      	movs	r1, #64	@ 0x40
 800264a:	4830      	ldr	r0, [pc, #192]	@ (800270c <MX_GPIO_Init+0x190>)
 800264c:	f002 ff4a 	bl	80054e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002650:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002654:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002656:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800265a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265c:	2300      	movs	r3, #0
 800265e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002660:	f107 031c 	add.w	r3, r7, #28
 8002664:	4619      	mov	r1, r3
 8002666:	482a      	ldr	r0, [pc, #168]	@ (8002710 <MX_GPIO_Init+0x194>)
 8002668:	f002 fd90 	bl	800518c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800266c:	f244 0381 	movw	r3, #16513	@ 0x4081
 8002670:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002672:	2301      	movs	r3, #1
 8002674:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002676:	2300      	movs	r3, #0
 8002678:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800267a:	2300      	movs	r3, #0
 800267c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800267e:	f107 031c 	add.w	r3, r7, #28
 8002682:	4619      	mov	r1, r3
 8002684:	4820      	ldr	r0, [pc, #128]	@ (8002708 <MX_GPIO_Init+0x18c>)
 8002686:	f002 fd81 	bl	800518c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800268a:	2340      	movs	r3, #64	@ 0x40
 800268c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800268e:	2301      	movs	r3, #1
 8002690:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002692:	2300      	movs	r3, #0
 8002694:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002696:	2300      	movs	r3, #0
 8002698:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800269a:	f107 031c 	add.w	r3, r7, #28
 800269e:	4619      	mov	r1, r3
 80026a0:	481a      	ldr	r0, [pc, #104]	@ (800270c <MX_GPIO_Init+0x190>)
 80026a2:	f002 fd73 	bl	800518c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80026a6:	2380      	movs	r3, #128	@ 0x80
 80026a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026aa:	2300      	movs	r3, #0
 80026ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ae:	2300      	movs	r3, #0
 80026b0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80026b2:	f107 031c 	add.w	r3, r7, #28
 80026b6:	4619      	mov	r1, r3
 80026b8:	4814      	ldr	r0, [pc, #80]	@ (800270c <MX_GPIO_Init+0x190>)
 80026ba:	f002 fd67 	bl	800518c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80026be:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80026c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c4:	2302      	movs	r3, #2
 80026c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c8:	2300      	movs	r3, #0
 80026ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026cc:	2303      	movs	r3, #3
 80026ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80026d0:	230a      	movs	r3, #10
 80026d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d4:	f107 031c 	add.w	r3, r7, #28
 80026d8:	4619      	mov	r1, r3
 80026da:	480e      	ldr	r0, [pc, #56]	@ (8002714 <MX_GPIO_Init+0x198>)
 80026dc:	f002 fd56 	bl	800518c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80026e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80026e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026e6:	2300      	movs	r3, #0
 80026e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ea:	2300      	movs	r3, #0
 80026ec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80026ee:	f107 031c 	add.w	r3, r7, #28
 80026f2:	4619      	mov	r1, r3
 80026f4:	4807      	ldr	r0, [pc, #28]	@ (8002714 <MX_GPIO_Init+0x198>)
 80026f6:	f002 fd49 	bl	800518c <HAL_GPIO_Init>

}
 80026fa:	bf00      	nop
 80026fc:	3730      	adds	r7, #48	@ 0x30
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	40023800 	.word	0x40023800
 8002708:	40020400 	.word	0x40020400
 800270c:	40021800 	.word	0x40021800
 8002710:	40020800 	.word	0x40020800
 8002714:	40020000 	.word	0x40020000

08002718 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800271c:	4b1b      	ldr	r3, [pc, #108]	@ (800278c <MX_I2C1_Init+0x74>)
 800271e:	4a1c      	ldr	r2, [pc, #112]	@ (8002790 <MX_I2C1_Init+0x78>)
 8002720:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8002722:	4b1a      	ldr	r3, [pc, #104]	@ (800278c <MX_I2C1_Init+0x74>)
 8002724:	4a1b      	ldr	r2, [pc, #108]	@ (8002794 <MX_I2C1_Init+0x7c>)
 8002726:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002728:	4b18      	ldr	r3, [pc, #96]	@ (800278c <MX_I2C1_Init+0x74>)
 800272a:	2200      	movs	r2, #0
 800272c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800272e:	4b17      	ldr	r3, [pc, #92]	@ (800278c <MX_I2C1_Init+0x74>)
 8002730:	2201      	movs	r2, #1
 8002732:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002734:	4b15      	ldr	r3, [pc, #84]	@ (800278c <MX_I2C1_Init+0x74>)
 8002736:	2200      	movs	r2, #0
 8002738:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800273a:	4b14      	ldr	r3, [pc, #80]	@ (800278c <MX_I2C1_Init+0x74>)
 800273c:	2200      	movs	r2, #0
 800273e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002740:	4b12      	ldr	r3, [pc, #72]	@ (800278c <MX_I2C1_Init+0x74>)
 8002742:	2200      	movs	r2, #0
 8002744:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002746:	4b11      	ldr	r3, [pc, #68]	@ (800278c <MX_I2C1_Init+0x74>)
 8002748:	2200      	movs	r2, #0
 800274a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800274c:	4b0f      	ldr	r3, [pc, #60]	@ (800278c <MX_I2C1_Init+0x74>)
 800274e:	2200      	movs	r2, #0
 8002750:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002752:	480e      	ldr	r0, [pc, #56]	@ (800278c <MX_I2C1_Init+0x74>)
 8002754:	f002 fefa 	bl	800554c <HAL_I2C_Init>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800275e:	f000 fb45 	bl	8002dec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002762:	2100      	movs	r1, #0
 8002764:	4809      	ldr	r0, [pc, #36]	@ (800278c <MX_I2C1_Init+0x74>)
 8002766:	f003 fa67 	bl	8005c38 <HAL_I2CEx_ConfigAnalogFilter>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002770:	f000 fb3c 	bl	8002dec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002774:	2100      	movs	r1, #0
 8002776:	4805      	ldr	r0, [pc, #20]	@ (800278c <MX_I2C1_Init+0x74>)
 8002778:	f003 faa9 	bl	8005cce <HAL_I2CEx_ConfigDigitalFilter>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002782:	f000 fb33 	bl	8002dec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002786:	bf00      	nop
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	20000654 	.word	0x20000654
 8002790:	40005400 	.word	0x40005400
 8002794:	20404768 	.word	0x20404768

08002798 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b0aa      	sub	sp, #168	@ 0xa8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027a0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80027a4:	2200      	movs	r2, #0
 80027a6:	601a      	str	r2, [r3, #0]
 80027a8:	605a      	str	r2, [r3, #4]
 80027aa:	609a      	str	r2, [r3, #8]
 80027ac:	60da      	str	r2, [r3, #12]
 80027ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80027b0:	f107 0310 	add.w	r3, r7, #16
 80027b4:	2284      	movs	r2, #132	@ 0x84
 80027b6:	2100      	movs	r1, #0
 80027b8:	4618      	mov	r0, r3
 80027ba:	f01b f83c 	bl	801d836 <memset>
  if(i2cHandle->Instance==I2C1)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a22      	ldr	r2, [pc, #136]	@ (800284c <HAL_I2C_MspInit+0xb4>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d13c      	bne.n	8002842 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80027c8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80027cc:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80027ce:	2300      	movs	r3, #0
 80027d0:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027d2:	f107 0310 	add.w	r3, r7, #16
 80027d6:	4618      	mov	r0, r3
 80027d8:	f004 f822 	bl	8006820 <HAL_RCCEx_PeriphCLKConfig>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d001      	beq.n	80027e6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80027e2:	f000 fb03 	bl	8002dec <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002850 <HAL_I2C_MspInit+0xb8>)
 80027e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ea:	4a19      	ldr	r2, [pc, #100]	@ (8002850 <HAL_I2C_MspInit+0xb8>)
 80027ec:	f043 0302 	orr.w	r3, r3, #2
 80027f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80027f2:	4b17      	ldr	r3, [pc, #92]	@ (8002850 <HAL_I2C_MspInit+0xb8>)
 80027f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f6:	f003 0302 	and.w	r3, r3, #2
 80027fa:	60fb      	str	r3, [r7, #12]
 80027fc:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80027fe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002802:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002806:	2312      	movs	r3, #18
 8002808:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800280c:	2300      	movs	r3, #0
 800280e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002812:	2303      	movs	r3, #3
 8002814:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002818:	2304      	movs	r3, #4
 800281a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800281e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002822:	4619      	mov	r1, r3
 8002824:	480b      	ldr	r0, [pc, #44]	@ (8002854 <HAL_I2C_MspInit+0xbc>)
 8002826:	f002 fcb1 	bl	800518c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800282a:	4b09      	ldr	r3, [pc, #36]	@ (8002850 <HAL_I2C_MspInit+0xb8>)
 800282c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282e:	4a08      	ldr	r2, [pc, #32]	@ (8002850 <HAL_I2C_MspInit+0xb8>)
 8002830:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002834:	6413      	str	r3, [r2, #64]	@ 0x40
 8002836:	4b06      	ldr	r3, [pc, #24]	@ (8002850 <HAL_I2C_MspInit+0xb8>)
 8002838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800283a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800283e:	60bb      	str	r3, [r7, #8]
 8002840:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002842:	bf00      	nop
 8002844:	37a8      	adds	r7, #168	@ 0xa8
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	40005400 	.word	0x40005400
 8002850:	40023800 	.word	0x40023800
 8002854:	40020400 	.word	0x40020400

08002858 <lcd_init>:
#include "i2c.h"



void lcd_init(struct lcd_disp * lcd)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
	uint8_t xpin = 0;
 8002860:	2300      	movs	r3, #0
 8002862:	73fb      	strb	r3, [r7, #15]
	/* set backlight */
	if(lcd->bl)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <lcd_init+0x1a>
	{
		xpin = BL_PIN;
 800286e:	2308      	movs	r3, #8
 8002870:	73fb      	strb	r3, [r7, #15]
	}

	/* init sequence */
	HAL_Delay(40);
 8002872:	2028      	movs	r0, #40	@ 0x28
 8002874:	f001 f844 	bl	8003900 <HAL_Delay>
	lcd_write(lcd->addr, INIT_8_BIT_MODE, xpin);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	7bfa      	ldrb	r2, [r7, #15]
 800287e:	2130      	movs	r1, #48	@ 0x30
 8002880:	4618      	mov	r0, r3
 8002882:	f000 f829 	bl	80028d8 <lcd_write>
	HAL_Delay(5);
 8002886:	2005      	movs	r0, #5
 8002888:	f001 f83a 	bl	8003900 <HAL_Delay>
	lcd_write(lcd->addr, INIT_8_BIT_MODE, xpin);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	7bfa      	ldrb	r2, [r7, #15]
 8002892:	2130      	movs	r1, #48	@ 0x30
 8002894:	4618      	mov	r0, r3
 8002896:	f000 f81f 	bl	80028d8 <lcd_write>
	HAL_Delay(1);
 800289a:	2001      	movs	r0, #1
 800289c:	f001 f830 	bl	8003900 <HAL_Delay>
	lcd_write(lcd->addr, INIT_8_BIT_MODE, xpin);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	7bfa      	ldrb	r2, [r7, #15]
 80028a6:	2130      	movs	r1, #48	@ 0x30
 80028a8:	4618      	mov	r0, r3
 80028aa:	f000 f815 	bl	80028d8 <lcd_write>

	/* set 4-bit mode */
	lcd_write(lcd->addr, INIT_4_BIT_MODE, xpin);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	781b      	ldrb	r3, [r3, #0]
 80028b2:	7bfa      	ldrb	r2, [r7, #15]
 80028b4:	2102      	movs	r1, #2
 80028b6:	4618      	mov	r0, r3
 80028b8:	f000 f80e 	bl	80028d8 <lcd_write>

	/* set cursor mode */
	lcd_write(lcd->addr, UNDERLINE_OFF_BLINK_OFF, xpin);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	781b      	ldrb	r3, [r3, #0]
 80028c0:	7bfa      	ldrb	r2, [r7, #15]
 80028c2:	210c      	movs	r1, #12
 80028c4:	4618      	mov	r0, r3
 80028c6:	f000 f807 	bl	80028d8 <lcd_write>

	/* clear */
	lcd_clear(lcd);
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f000 f89f 	bl	8002a0e <lcd_clear>

}
 80028d0:	bf00      	nop
 80028d2:	3710      	adds	r7, #16
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <lcd_write>:

void lcd_write(uint8_t addr, uint8_t data, uint8_t xpin)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b086      	sub	sp, #24
 80028dc:	af02      	add	r7, sp, #8
 80028de:	4603      	mov	r3, r0
 80028e0:	71fb      	strb	r3, [r7, #7]
 80028e2:	460b      	mov	r3, r1
 80028e4:	71bb      	strb	r3, [r7, #6]
 80028e6:	4613      	mov	r3, r2
 80028e8:	717b      	strb	r3, [r7, #5]
	uint8_t tx_data[4];

	/* split data */
	tx_data[0] = (data & 0xF0) | EN_PIN | xpin;
 80028ea:	79bb      	ldrb	r3, [r7, #6]
 80028ec:	f023 030f 	bic.w	r3, r3, #15
 80028f0:	b2da      	uxtb	r2, r3
 80028f2:	797b      	ldrb	r3, [r7, #5]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	f043 0304 	orr.w	r3, r3, #4
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	733b      	strb	r3, [r7, #12]
	tx_data[1] = (data & 0xF0) | xpin;
 8002900:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002904:	f023 030f 	bic.w	r3, r3, #15
 8002908:	b25a      	sxtb	r2, r3
 800290a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800290e:	4313      	orrs	r3, r2
 8002910:	b25b      	sxtb	r3, r3
 8002912:	b2db      	uxtb	r3, r3
 8002914:	737b      	strb	r3, [r7, #13]
	tx_data[2] = (data << 4) | EN_PIN | xpin;
 8002916:	79bb      	ldrb	r3, [r7, #6]
 8002918:	011b      	lsls	r3, r3, #4
 800291a:	b2da      	uxtb	r2, r3
 800291c:	797b      	ldrb	r3, [r7, #5]
 800291e:	4313      	orrs	r3, r2
 8002920:	b2db      	uxtb	r3, r3
 8002922:	f043 0304 	orr.w	r3, r3, #4
 8002926:	b2db      	uxtb	r3, r3
 8002928:	73bb      	strb	r3, [r7, #14]
	tx_data[3] = (data << 4) | xpin;
 800292a:	79bb      	ldrb	r3, [r7, #6]
 800292c:	011b      	lsls	r3, r3, #4
 800292e:	b25a      	sxtb	r2, r3
 8002930:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002934:	4313      	orrs	r3, r2
 8002936:	b25b      	sxtb	r3, r3
 8002938:	b2db      	uxtb	r3, r3
 800293a:	73fb      	strb	r3, [r7, #15]

	/* send data via i2c */
	HAL_I2C_Master_Transmit(&HI2C_DEF, addr, tx_data, 4, 100);
 800293c:	79fb      	ldrb	r3, [r7, #7]
 800293e:	b299      	uxth	r1, r3
 8002940:	f107 020c 	add.w	r2, r7, #12
 8002944:	2364      	movs	r3, #100	@ 0x64
 8002946:	9300      	str	r3, [sp, #0]
 8002948:	2304      	movs	r3, #4
 800294a:	4805      	ldr	r0, [pc, #20]	@ (8002960 <lcd_write+0x88>)
 800294c:	f002 fe8e 	bl	800566c <HAL_I2C_Master_Transmit>

	HAL_Delay(5);
 8002950:	2005      	movs	r0, #5
 8002952:	f000 ffd5 	bl	8003900 <HAL_Delay>
}
 8002956:	bf00      	nop
 8002958:	3710      	adds	r7, #16
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	20000654 	.word	0x20000654

08002964 <lcd_display>:

void lcd_display(struct lcd_disp * lcd)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b084      	sub	sp, #16
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
	uint8_t xpin = 0, i = 0;
 800296c:	2300      	movs	r3, #0
 800296e:	73fb      	strb	r3, [r7, #15]
 8002970:	2300      	movs	r3, #0
 8002972:	73bb      	strb	r3, [r7, #14]

	/* set backlight */
	if(lcd->bl)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800297a:	2b00      	cmp	r3, #0
 800297c:	d001      	beq.n	8002982 <lcd_display+0x1e>
	{
		xpin = BL_PIN;
 800297e:	2308      	movs	r3, #8
 8002980:	73fb      	strb	r3, [r7, #15]
	}

	lcd_clear(lcd);
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f000 f843 	bl	8002a0e <lcd_clear>

	/* send first line data */
	lcd_write(lcd->addr, FIRST_CHAR_LINE_1, xpin);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	781b      	ldrb	r3, [r3, #0]
 800298c:	7bfa      	ldrb	r2, [r7, #15]
 800298e:	2180      	movs	r1, #128	@ 0x80
 8002990:	4618      	mov	r0, r3
 8002992:	f7ff ffa1 	bl	80028d8 <lcd_write>
	while(lcd->f_line[i])
 8002996:	e00f      	b.n	80029b8 <lcd_display+0x54>
	{
		lcd_write(lcd->addr, lcd->f_line[i], (xpin | RS_PIN));
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	7818      	ldrb	r0, [r3, #0]
 800299c:	7bbb      	ldrb	r3, [r7, #14]
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	4413      	add	r3, r2
 80029a2:	7859      	ldrb	r1, [r3, #1]
 80029a4:	7bfb      	ldrb	r3, [r7, #15]
 80029a6:	f043 0301 	orr.w	r3, r3, #1
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	461a      	mov	r2, r3
 80029ae:	f7ff ff93 	bl	80028d8 <lcd_write>
		i++;
 80029b2:	7bbb      	ldrb	r3, [r7, #14]
 80029b4:	3301      	adds	r3, #1
 80029b6:	73bb      	strb	r3, [r7, #14]
	while(lcd->f_line[i])
 80029b8:	7bbb      	ldrb	r3, [r7, #14]
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	4413      	add	r3, r2
 80029be:	785b      	ldrb	r3, [r3, #1]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d1e9      	bne.n	8002998 <lcd_display+0x34>
	}

	/* send second line data */
	i = 0;
 80029c4:	2300      	movs	r3, #0
 80029c6:	73bb      	strb	r3, [r7, #14]
	lcd_write(lcd->addr, FIRST_CHAR_LINE_2, xpin);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	7bfa      	ldrb	r2, [r7, #15]
 80029ce:	21c0      	movs	r1, #192	@ 0xc0
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7ff ff81 	bl	80028d8 <lcd_write>
	while(lcd->s_line[i])
 80029d6:	e00f      	b.n	80029f8 <lcd_display+0x94>
	{
		lcd_write(lcd->addr, lcd->s_line[i], (xpin | RS_PIN));
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	7818      	ldrb	r0, [r3, #0]
 80029dc:	7bbb      	ldrb	r3, [r7, #14]
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	4413      	add	r3, r2
 80029e2:	7c99      	ldrb	r1, [r3, #18]
 80029e4:	7bfb      	ldrb	r3, [r7, #15]
 80029e6:	f043 0301 	orr.w	r3, r3, #1
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	461a      	mov	r2, r3
 80029ee:	f7ff ff73 	bl	80028d8 <lcd_write>
		i++;
 80029f2:	7bbb      	ldrb	r3, [r7, #14]
 80029f4:	3301      	adds	r3, #1
 80029f6:	73bb      	strb	r3, [r7, #14]
	while(lcd->s_line[i])
 80029f8:	7bbb      	ldrb	r3, [r7, #14]
 80029fa:	687a      	ldr	r2, [r7, #4]
 80029fc:	4413      	add	r3, r2
 80029fe:	7c9b      	ldrb	r3, [r3, #18]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d1e9      	bne.n	80029d8 <lcd_display+0x74>
	}
}
 8002a04:	bf00      	nop
 8002a06:	bf00      	nop
 8002a08:	3710      	adds	r7, #16
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <lcd_clear>:

void lcd_clear(struct lcd_disp * lcd)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b084      	sub	sp, #16
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
	uint8_t xpin = 0;
 8002a16:	2300      	movs	r3, #0
 8002a18:	73fb      	strb	r3, [r7, #15]

	/* set backlight */
	if(lcd->bl)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d001      	beq.n	8002a28 <lcd_clear+0x1a>
	{
		xpin = BL_PIN;
 8002a24:	2308      	movs	r3, #8
 8002a26:	73fb      	strb	r3, [r7, #15]
	}

	/* clear display */
	lcd_write(lcd->addr, CLEAR_LCD, xpin);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	7bfa      	ldrb	r2, [r7, #15]
 8002a2e:	2101      	movs	r1, #1
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7ff ff51 	bl	80028d8 <lcd_write>
}
 8002a36:	bf00      	nop
 8002a38:	3710      	adds	r7, #16
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
	...

08002a40 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b084      	sub	sp, #16
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	60b9      	str	r1, [r7, #8]
 8002a4a:	607a      	str	r2, [r7, #4]
  return (HAL_UART_Transmit(&huart3, (uint8_t*)ptr, len, HAL_MAX_DELAY) == HAL_OK) ? len : -1;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	f04f 33ff 	mov.w	r3, #4294967295
 8002a54:	68b9      	ldr	r1, [r7, #8]
 8002a56:	4807      	ldr	r0, [pc, #28]	@ (8002a74 <_write+0x34>)
 8002a58:	f006 fb1a 	bl	8009090 <HAL_UART_Transmit>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d101      	bne.n	8002a66 <_write+0x26>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	e001      	b.n	8002a6a <_write+0x2a>
 8002a66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3710      	adds	r7, #16
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	20000828 	.word	0x20000828

08002a78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a78:	b5b0      	push	{r4, r5, r7, lr}
 8002a7a:	b08c      	sub	sp, #48	@ 0x30
 8002a7c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a7e:	f000 ff11 	bl	80038a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a82:	f000 f8cb 	bl	8002c1c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  BMP2_Init(&bmp2dev);
 8002a86:	4854      	ldr	r0, [pc, #336]	@ (8002bd8 <main+0x160>)
 8002a88:	f7ff fa48 	bl	8001f1c <BMP2_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a8c:	f7ff fd76 	bl	800257c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8002a90:	f000 fce6 	bl	8003460 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8002a94:	f7ff fe40 	bl	8002718 <MX_I2C1_Init>
  MX_SPI4_Init();
 8002a98:	f000 f9ae 	bl	8002df8 <MX_SPI4_Init>
  MX_TIM2_Init();
 8002a9c:	f000 fbca 	bl	8003234 <MX_TIM2_Init>
  MX_TIM7_Init();
 8002aa0:	f000 fc3e 	bl	8003320 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  disp.addr = (0x27 << 1);
 8002aa4:	4b4d      	ldr	r3, [pc, #308]	@ (8002bdc <main+0x164>)
 8002aa6:	224e      	movs	r2, #78	@ 0x4e
 8002aa8:	701a      	strb	r2, [r3, #0]
  disp.bl = true;
 8002aaa:	4b4c      	ldr	r3, [pc, #304]	@ (8002bdc <main+0x164>)
 8002aac:	2201      	movs	r2, #1
 8002aae:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
  lcd_init(&disp);
 8002ab2:	484a      	ldr	r0, [pc, #296]	@ (8002bdc <main+0x164>)
 8002ab4:	f7ff fed0 	bl	8002858 <lcd_init>
  sprintf((char *)disp.f_line, "Wartosc: %.2f", my_variable);
 8002ab8:	4b49      	ldr	r3, [pc, #292]	@ (8002be0 <main+0x168>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7fd fd73 	bl	80005a8 <__aeabi_f2d>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	4947      	ldr	r1, [pc, #284]	@ (8002be4 <main+0x16c>)
 8002ac8:	4847      	ldr	r0, [pc, #284]	@ (8002be8 <main+0x170>)
 8002aca:	f01a fe27 	bl	801d71c <siprintf>
  sprintf((char *)disp.s_line, "");
 8002ace:	4947      	ldr	r1, [pc, #284]	@ (8002bec <main+0x174>)
 8002ad0:	4847      	ldr	r0, [pc, #284]	@ (8002bf0 <main+0x178>)
 8002ad2:	f01a fe23 	bl	801d71c <siprintf>
  lcd_display(&disp);
 8002ad6:	4841      	ldr	r0, [pc, #260]	@ (8002bdc <main+0x164>)
 8002ad8:	f7ff ff44 	bl	8002964 <lcd_display>

  HAL_UART_Receive_IT(&huart3, rx_buffer, 1);
 8002adc:	2201      	movs	r2, #1
 8002ade:	4945      	ldr	r1, [pc, #276]	@ (8002bf4 <main+0x17c>)
 8002ae0:	4845      	ldr	r0, [pc, #276]	@ (8002bf8 <main+0x180>)
 8002ae2:	f006 fb58 	bl	8009196 <HAL_UART_Receive_IT>

  BMP2_Init(&bmp2dev);
 8002ae6:	483c      	ldr	r0, [pc, #240]	@ (8002bd8 <main+0x160>)
 8002ae8:	f7ff fa18 	bl	8001f1c <BMP2_Init>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8002aec:	f7ff fbaa 	bl	8002244 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002af0:	f008 fbb7 	bl	800b262 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  float prev_variable = -1.0;
 8002af4:	4b41      	ldr	r3, [pc, #260]	@ (8002bfc <main+0x184>)
 8002af6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (1)
  {
	  if (prev_variable != my_variable) {
 8002af8:	4b39      	ldr	r3, [pc, #228]	@ (8002be0 <main+0x168>)
 8002afa:	edd3 7a00 	vldr	s15, [r3]
 8002afe:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002b02:	eeb4 7a67 	vcmp.f32	s14, s15
 8002b06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b0a:	d016      	beq.n	8002b3a <main+0xc2>
	  char buffer[16];
	  sprintf(buffer, "Val: %.2f", my_variable);
 8002b0c:	4b34      	ldr	r3, [pc, #208]	@ (8002be0 <main+0x168>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4618      	mov	r0, r3
 8002b12:	f7fd fd49 	bl	80005a8 <__aeabi_f2d>
 8002b16:	4602      	mov	r2, r0
 8002b18:	460b      	mov	r3, r1
 8002b1a:	4638      	mov	r0, r7
 8002b1c:	4938      	ldr	r1, [pc, #224]	@ (8002c00 <main+0x188>)
 8002b1e:	f01a fdfd 	bl	801d71c <siprintf>
	  sprintf((char *)disp.f_line, "%s", buffer);
 8002b22:	463b      	mov	r3, r7
 8002b24:	461a      	mov	r2, r3
 8002b26:	4937      	ldr	r1, [pc, #220]	@ (8002c04 <main+0x18c>)
 8002b28:	482f      	ldr	r0, [pc, #188]	@ (8002be8 <main+0x170>)
 8002b2a:	f01a fdf7 	bl	801d71c <siprintf>
	  lcd_display(&disp);  // Aktualizacja wywietlacza LCD
 8002b2e:	482b      	ldr	r0, [pc, #172]	@ (8002bdc <main+0x164>)
 8002b30:	f7ff ff18 	bl	8002964 <lcd_display>
	  prev_variable = my_variable;
 8002b34:	4b2a      	ldr	r3, [pc, #168]	@ (8002be0 <main+0x168>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	627b      	str	r3, [r7, #36]	@ 0x24
	  }

	      HAL_Delay(500);
 8002b3a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002b3e:	f000 fedf 	bl	8003900 <HAL_Delay>

	      double temp, press;
	          BMP2_ReadData(&bmp2dev, &press, &temp);
 8002b42:	f107 0218 	add.w	r2, r7, #24
 8002b46:	f107 0310 	add.w	r3, r7, #16
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	4822      	ldr	r0, [pc, #136]	@ (8002bd8 <main+0x160>)
 8002b4e:	f7ff fab1 	bl	80020b4 <BMP2_ReadData>
	          temp_mdegC = 1000*temp;
 8002b52:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002b56:	f04f 0200 	mov.w	r2, #0
 8002b5a:	4b2b      	ldr	r3, [pc, #172]	@ (8002c08 <main+0x190>)
 8002b5c:	f7fd fd7c 	bl	8000658 <__aeabi_dmul>
 8002b60:	4602      	mov	r2, r0
 8002b62:	460b      	mov	r3, r1
 8002b64:	4610      	mov	r0, r2
 8002b66:	4619      	mov	r1, r3
 8002b68:	f7fe f826 	bl	8000bb8 <__aeabi_d2iz>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	4a27      	ldr	r2, [pc, #156]	@ (8002c0c <main+0x194>)
 8002b70:	6013      	str	r3, [r2, #0]
	          press_Pa = 100*press;
 8002b72:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002b76:	f04f 0200 	mov.w	r2, #0
 8002b7a:	4b25      	ldr	r3, [pc, #148]	@ (8002c10 <main+0x198>)
 8002b7c:	f7fd fd6c 	bl	8000658 <__aeabi_dmul>
 8002b80:	4602      	mov	r2, r0
 8002b82:	460b      	mov	r3, r1
 8002b84:	4610      	mov	r0, r2
 8002b86:	4619      	mov	r1, r3
 8002b88:	f7fe f816 	bl	8000bb8 <__aeabi_d2iz>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	4a21      	ldr	r2, [pc, #132]	@ (8002c14 <main+0x19c>)
 8002b90:	6013      	str	r3, [r2, #0]
	          printf("{\"id\":1,\"temp\":%5.2f, \"press\":%7.2f }\r\n", (float)temp, (float)press);
 8002b92:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b96:	4610      	mov	r0, r2
 8002b98:	4619      	mov	r1, r3
 8002b9a:	f7fe f835 	bl	8000c08 <__aeabi_d2f>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7fd fd01 	bl	80005a8 <__aeabi_f2d>
 8002ba6:	4604      	mov	r4, r0
 8002ba8:	460d      	mov	r5, r1
 8002baa:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002bae:	4610      	mov	r0, r2
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	f7fe f829 	bl	8000c08 <__aeabi_d2f>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f7fd fcf5 	bl	80005a8 <__aeabi_f2d>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	e9cd 2300 	strd	r2, r3, [sp]
 8002bc6:	4622      	mov	r2, r4
 8002bc8:	462b      	mov	r3, r5
 8002bca:	4813      	ldr	r0, [pc, #76]	@ (8002c18 <main+0x1a0>)
 8002bcc:	f01a fd94 	bl	801d6f8 <iprintf>
	          HAL_Delay(250);
 8002bd0:	20fa      	movs	r0, #250	@ 0xfa
 8002bd2:	f000 fe95 	bl	8003900 <HAL_Delay>
  {
 8002bd6:	e78f      	b.n	8002af8 <main+0x80>
 8002bd8:	20000018 	.word	0x20000018
 8002bdc:	200006a8 	.word	0x200006a8
 8002be0:	200006cc 	.word	0x200006cc
 8002be4:	0801fc24 	.word	0x0801fc24
 8002be8:	200006a9 	.word	0x200006a9
 8002bec:	0801fc34 	.word	0x0801fc34
 8002bf0:	200006ba 	.word	0x200006ba
 8002bf4:	200006d0 	.word	0x200006d0
 8002bf8:	20000828 	.word	0x20000828
 8002bfc:	bf800000 	.word	0xbf800000
 8002c00:	0801fc38 	.word	0x0801fc38
 8002c04:	0801fc44 	.word	0x0801fc44
 8002c08:	408f4000 	.word	0x408f4000
 8002c0c:	200006d4 	.word	0x200006d4
 8002c10:	40590000 	.word	0x40590000
 8002c14:	200006d8 	.word	0x200006d8
 8002c18:	0801fc48 	.word	0x0801fc48

08002c1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b094      	sub	sp, #80	@ 0x50
 8002c20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c22:	f107 0320 	add.w	r3, r7, #32
 8002c26:	2230      	movs	r2, #48	@ 0x30
 8002c28:	2100      	movs	r1, #0
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f01a fe03 	bl	801d836 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c30:	f107 030c 	add.w	r3, r7, #12
 8002c34:	2200      	movs	r2, #0
 8002c36:	601a      	str	r2, [r3, #0]
 8002c38:	605a      	str	r2, [r3, #4]
 8002c3a:	609a      	str	r2, [r3, #8]
 8002c3c:	60da      	str	r2, [r3, #12]
 8002c3e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002c40:	f003 f892 	bl	8005d68 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c44:	4b2a      	ldr	r3, [pc, #168]	@ (8002cf0 <SystemClock_Config+0xd4>)
 8002c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c48:	4a29      	ldr	r2, [pc, #164]	@ (8002cf0 <SystemClock_Config+0xd4>)
 8002c4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c4e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c50:	4b27      	ldr	r3, [pc, #156]	@ (8002cf0 <SystemClock_Config+0xd4>)
 8002c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c58:	60bb      	str	r3, [r7, #8]
 8002c5a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c5c:	4b25      	ldr	r3, [pc, #148]	@ (8002cf4 <SystemClock_Config+0xd8>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a24      	ldr	r2, [pc, #144]	@ (8002cf4 <SystemClock_Config+0xd8>)
 8002c62:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002c66:	6013      	str	r3, [r2, #0]
 8002c68:	4b22      	ldr	r3, [pc, #136]	@ (8002cf4 <SystemClock_Config+0xd8>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002c70:	607b      	str	r3, [r7, #4]
 8002c72:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002c74:	2301      	movs	r3, #1
 8002c76:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002c78:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8002c7c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c7e:	2302      	movs	r3, #2
 8002c80:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002c82:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002c88:	2304      	movs	r3, #4
 8002c8a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002c8c:	23d8      	movs	r3, #216	@ 0xd8
 8002c8e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002c90:	2302      	movs	r3, #2
 8002c92:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8002c94:	2303      	movs	r3, #3
 8002c96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c98:	f107 0320 	add.w	r3, r7, #32
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f003 f8c3 	bl	8005e28 <HAL_RCC_OscConfig>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d001      	beq.n	8002cac <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002ca8:	f000 f8a0 	bl	8002dec <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002cac:	f003 f86c 	bl	8005d88 <HAL_PWREx_EnableOverDrive>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d001      	beq.n	8002cba <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002cb6:	f000 f899 	bl	8002dec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002cba:	230f      	movs	r3, #15
 8002cbc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002cbe:	2302      	movs	r3, #2
 8002cc0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002cc6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002cca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002ccc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002cd0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002cd2:	f107 030c 	add.w	r3, r7, #12
 8002cd6:	2107      	movs	r1, #7
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f003 fb49 	bl	8006370 <HAL_RCC_ClockConfig>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d001      	beq.n	8002ce8 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8002ce4:	f000 f882 	bl	8002dec <Error_Handler>
  }
}
 8002ce8:	bf00      	nop
 8002cea:	3750      	adds	r7, #80	@ 0x50
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	40023800 	.word	0x40023800
 8002cf4:	40007000 	.word	0x40007000

08002cf8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b088      	sub	sp, #32
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a2a      	ldr	r2, [pc, #168]	@ (8002db0 <HAL_UART_RxCpltCallback+0xb8>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d14d      	bne.n	8002da6 <HAL_UART_RxCpltCallback+0xae>
        if (rx_buffer[0] == '+') {
 8002d0a:	4b2a      	ldr	r3, [pc, #168]	@ (8002db4 <HAL_UART_RxCpltCallback+0xbc>)
 8002d0c:	781b      	ldrb	r3, [r3, #0]
 8002d0e:	2b2b      	cmp	r3, #43	@ 0x2b
 8002d10:	d113      	bne.n	8002d3a <HAL_UART_RxCpltCallback+0x42>
            my_variable += 10.0;
 8002d12:	4b29      	ldr	r3, [pc, #164]	@ (8002db8 <HAL_UART_RxCpltCallback+0xc0>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7fd fc46 	bl	80005a8 <__aeabi_f2d>
 8002d1c:	f04f 0200 	mov.w	r2, #0
 8002d20:	4b26      	ldr	r3, [pc, #152]	@ (8002dbc <HAL_UART_RxCpltCallback+0xc4>)
 8002d22:	f7fd fae3 	bl	80002ec <__adddf3>
 8002d26:	4602      	mov	r2, r0
 8002d28:	460b      	mov	r3, r1
 8002d2a:	4610      	mov	r0, r2
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	f7fd ff6b 	bl	8000c08 <__aeabi_d2f>
 8002d32:	4603      	mov	r3, r0
 8002d34:	4a20      	ldr	r2, [pc, #128]	@ (8002db8 <HAL_UART_RxCpltCallback+0xc0>)
 8002d36:	6013      	str	r3, [r2, #0]
 8002d38:	e016      	b.n	8002d68 <HAL_UART_RxCpltCallback+0x70>
        } else if (rx_buffer[0] == '-') {
 8002d3a:	4b1e      	ldr	r3, [pc, #120]	@ (8002db4 <HAL_UART_RxCpltCallback+0xbc>)
 8002d3c:	781b      	ldrb	r3, [r3, #0]
 8002d3e:	2b2d      	cmp	r3, #45	@ 0x2d
 8002d40:	d112      	bne.n	8002d68 <HAL_UART_RxCpltCallback+0x70>
            my_variable -= 10.0;
 8002d42:	4b1d      	ldr	r3, [pc, #116]	@ (8002db8 <HAL_UART_RxCpltCallback+0xc0>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7fd fc2e 	bl	80005a8 <__aeabi_f2d>
 8002d4c:	f04f 0200 	mov.w	r2, #0
 8002d50:	4b1a      	ldr	r3, [pc, #104]	@ (8002dbc <HAL_UART_RxCpltCallback+0xc4>)
 8002d52:	f7fd fac9 	bl	80002e8 <__aeabi_dsub>
 8002d56:	4602      	mov	r2, r0
 8002d58:	460b      	mov	r3, r1
 8002d5a:	4610      	mov	r0, r2
 8002d5c:	4619      	mov	r1, r3
 8002d5e:	f7fd ff53 	bl	8000c08 <__aeabi_d2f>
 8002d62:	4603      	mov	r3, r0
 8002d64:	4a14      	ldr	r2, [pc, #80]	@ (8002db8 <HAL_UART_RxCpltCallback+0xc0>)
 8002d66:	6013      	str	r3, [r2, #0]
        }

        // Wysyanie aktualnej wartoci
        char response[20];
        sprintf(response, "%.2f\n", my_variable);
 8002d68:	4b13      	ldr	r3, [pc, #76]	@ (8002db8 <HAL_UART_RxCpltCallback+0xc0>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f7fd fc1b 	bl	80005a8 <__aeabi_f2d>
 8002d72:	4602      	mov	r2, r0
 8002d74:	460b      	mov	r3, r1
 8002d76:	f107 000c 	add.w	r0, r7, #12
 8002d7a:	4911      	ldr	r1, [pc, #68]	@ (8002dc0 <HAL_UART_RxCpltCallback+0xc8>)
 8002d7c:	f01a fcce 	bl	801d71c <siprintf>
        HAL_UART_Transmit(&huart3, (uint8_t*)response, strlen(response), HAL_MAX_DELAY);
 8002d80:	f107 030c 	add.w	r3, r7, #12
 8002d84:	4618      	mov	r0, r3
 8002d86:	f7fd faa3 	bl	80002d0 <strlen>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	b29a      	uxth	r2, r3
 8002d8e:	f107 010c 	add.w	r1, r7, #12
 8002d92:	f04f 33ff 	mov.w	r3, #4294967295
 8002d96:	480b      	ldr	r0, [pc, #44]	@ (8002dc4 <HAL_UART_RxCpltCallback+0xcc>)
 8002d98:	f006 f97a 	bl	8009090 <HAL_UART_Transmit>

        HAL_UART_Receive_IT(&huart3, rx_buffer, 1);  // Ponowne wczenie odbioru
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	4905      	ldr	r1, [pc, #20]	@ (8002db4 <HAL_UART_RxCpltCallback+0xbc>)
 8002da0:	4808      	ldr	r0, [pc, #32]	@ (8002dc4 <HAL_UART_RxCpltCallback+0xcc>)
 8002da2:	f006 f9f8 	bl	8009196 <HAL_UART_Receive_IT>
    }
}
 8002da6:	bf00      	nop
 8002da8:	3720      	adds	r7, #32
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	40004800 	.word	0x40004800
 8002db4:	200006d0 	.word	0x200006d0
 8002db8:	200006cc 	.word	0x200006cc
 8002dbc:	40240000 	.word	0x40240000
 8002dc0:	0801fc70 	.word	0x0801fc70
 8002dc4:	20000828 	.word	0x20000828

08002dc8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b082      	sub	sp, #8
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a04      	ldr	r2, [pc, #16]	@ (8002de8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d101      	bne.n	8002dde <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002dda:	f000 fd71 	bl	80038c0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002dde:	bf00      	nop
 8002de0:	3708      	adds	r7, #8
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	40001000 	.word	0x40001000

08002dec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002df0:	b672      	cpsid	i
}
 8002df2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002df4:	bf00      	nop
 8002df6:	e7fd      	b.n	8002df4 <Error_Handler+0x8>

08002df8 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8002dfc:	4b1b      	ldr	r3, [pc, #108]	@ (8002e6c <MX_SPI4_Init+0x74>)
 8002dfe:	4a1c      	ldr	r2, [pc, #112]	@ (8002e70 <MX_SPI4_Init+0x78>)
 8002e00:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8002e02:	4b1a      	ldr	r3, [pc, #104]	@ (8002e6c <MX_SPI4_Init+0x74>)
 8002e04:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002e08:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8002e0a:	4b18      	ldr	r3, [pc, #96]	@ (8002e6c <MX_SPI4_Init+0x74>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8002e10:	4b16      	ldr	r3, [pc, #88]	@ (8002e6c <MX_SPI4_Init+0x74>)
 8002e12:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002e16:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002e18:	4b14      	ldr	r3, [pc, #80]	@ (8002e6c <MX_SPI4_Init+0x74>)
 8002e1a:	2202      	movs	r2, #2
 8002e1c:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002e1e:	4b13      	ldr	r3, [pc, #76]	@ (8002e6c <MX_SPI4_Init+0x74>)
 8002e20:	2201      	movs	r2, #1
 8002e22:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8002e24:	4b11      	ldr	r3, [pc, #68]	@ (8002e6c <MX_SPI4_Init+0x74>)
 8002e26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e2a:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002e2c:	4b0f      	ldr	r3, [pc, #60]	@ (8002e6c <MX_SPI4_Init+0x74>)
 8002e2e:	2218      	movs	r2, #24
 8002e30:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e32:	4b0e      	ldr	r3, [pc, #56]	@ (8002e6c <MX_SPI4_Init+0x74>)
 8002e34:	2200      	movs	r2, #0
 8002e36:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8002e38:	4b0c      	ldr	r3, [pc, #48]	@ (8002e6c <MX_SPI4_Init+0x74>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e3e:	4b0b      	ldr	r3, [pc, #44]	@ (8002e6c <MX_SPI4_Init+0x74>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 8002e44:	4b09      	ldr	r3, [pc, #36]	@ (8002e6c <MX_SPI4_Init+0x74>)
 8002e46:	2207      	movs	r2, #7
 8002e48:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002e4a:	4b08      	ldr	r3, [pc, #32]	@ (8002e6c <MX_SPI4_Init+0x74>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002e50:	4b06      	ldr	r3, [pc, #24]	@ (8002e6c <MX_SPI4_Init+0x74>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8002e56:	4805      	ldr	r0, [pc, #20]	@ (8002e6c <MX_SPI4_Init+0x74>)
 8002e58:	f004 f8d2 	bl	8007000 <HAL_SPI_Init>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d001      	beq.n	8002e66 <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8002e62:	f7ff ffc3 	bl	8002dec <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8002e66:	bf00      	nop
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	200006dc 	.word	0x200006dc
 8002e70:	40013400 	.word	0x40013400

08002e74 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b08a      	sub	sp, #40	@ 0x28
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e7c:	f107 0314 	add.w	r3, r7, #20
 8002e80:	2200      	movs	r2, #0
 8002e82:	601a      	str	r2, [r3, #0]
 8002e84:	605a      	str	r2, [r3, #4]
 8002e86:	609a      	str	r2, [r3, #8]
 8002e88:	60da      	str	r2, [r3, #12]
 8002e8a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a17      	ldr	r2, [pc, #92]	@ (8002ef0 <HAL_SPI_MspInit+0x7c>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d127      	bne.n	8002ee6 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002e96:	4b17      	ldr	r3, [pc, #92]	@ (8002ef4 <HAL_SPI_MspInit+0x80>)
 8002e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e9a:	4a16      	ldr	r2, [pc, #88]	@ (8002ef4 <HAL_SPI_MspInit+0x80>)
 8002e9c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002ea0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ea2:	4b14      	ldr	r3, [pc, #80]	@ (8002ef4 <HAL_SPI_MspInit+0x80>)
 8002ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ea6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002eaa:	613b      	str	r3, [r7, #16]
 8002eac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002eae:	4b11      	ldr	r3, [pc, #68]	@ (8002ef4 <HAL_SPI_MspInit+0x80>)
 8002eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eb2:	4a10      	ldr	r2, [pc, #64]	@ (8002ef4 <HAL_SPI_MspInit+0x80>)
 8002eb4:	f043 0310 	orr.w	r3, r3, #16
 8002eb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002eba:	4b0e      	ldr	r3, [pc, #56]	@ (8002ef4 <HAL_SPI_MspInit+0x80>)
 8002ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ebe:	f003 0310 	and.w	r3, r3, #16
 8002ec2:	60fb      	str	r3, [r7, #12]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8002ec6:	2364      	movs	r3, #100	@ 0x64
 8002ec8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eca:	2302      	movs	r3, #2
 8002ecc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002ed6:	2305      	movs	r3, #5
 8002ed8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002eda:	f107 0314 	add.w	r3, r7, #20
 8002ede:	4619      	mov	r1, r3
 8002ee0:	4805      	ldr	r0, [pc, #20]	@ (8002ef8 <HAL_SPI_MspInit+0x84>)
 8002ee2:	f002 f953 	bl	800518c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8002ee6:	bf00      	nop
 8002ee8:	3728      	adds	r7, #40	@ 0x28
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	40013400 	.word	0x40013400
 8002ef4:	40023800 	.word	0x40023800
 8002ef8:	40021000 	.word	0x40021000

08002efc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002f02:	4b11      	ldr	r3, [pc, #68]	@ (8002f48 <HAL_MspInit+0x4c>)
 8002f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f06:	4a10      	ldr	r2, [pc, #64]	@ (8002f48 <HAL_MspInit+0x4c>)
 8002f08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8002f48 <HAL_MspInit+0x4c>)
 8002f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f16:	607b      	str	r3, [r7, #4]
 8002f18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8002f48 <HAL_MspInit+0x4c>)
 8002f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f1e:	4a0a      	ldr	r2, [pc, #40]	@ (8002f48 <HAL_MspInit+0x4c>)
 8002f20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f24:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f26:	4b08      	ldr	r3, [pc, #32]	@ (8002f48 <HAL_MspInit+0x4c>)
 8002f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f2e:	603b      	str	r3, [r7, #0]
 8002f30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002f32:	2200      	movs	r2, #0
 8002f34:	210f      	movs	r1, #15
 8002f36:	f06f 0001 	mvn.w	r0, #1
 8002f3a:	f000 fdbd 	bl	8003ab8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f3e:	bf00      	nop
 8002f40:	3708      	adds	r7, #8
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	40023800 	.word	0x40023800

08002f4c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b08e      	sub	sp, #56	@ 0x38
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002f54:	2300      	movs	r3, #0
 8002f56:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002f5c:	4b33      	ldr	r3, [pc, #204]	@ (800302c <HAL_InitTick+0xe0>)
 8002f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f60:	4a32      	ldr	r2, [pc, #200]	@ (800302c <HAL_InitTick+0xe0>)
 8002f62:	f043 0310 	orr.w	r3, r3, #16
 8002f66:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f68:	4b30      	ldr	r3, [pc, #192]	@ (800302c <HAL_InitTick+0xe0>)
 8002f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6c:	f003 0310 	and.w	r3, r3, #16
 8002f70:	60fb      	str	r3, [r7, #12]
 8002f72:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002f74:	f107 0210 	add.w	r2, r7, #16
 8002f78:	f107 0314 	add.w	r3, r7, #20
 8002f7c:	4611      	mov	r1, r2
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f003 fc1c 	bl	80067bc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002f84:	6a3b      	ldr	r3, [r7, #32]
 8002f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d103      	bne.n	8002f96 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002f8e:	f003 fbed 	bl	800676c <HAL_RCC_GetPCLK1Freq>
 8002f92:	6378      	str	r0, [r7, #52]	@ 0x34
 8002f94:	e004      	b.n	8002fa0 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002f96:	f003 fbe9 	bl	800676c <HAL_RCC_GetPCLK1Freq>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	005b      	lsls	r3, r3, #1
 8002f9e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002fa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fa2:	4a23      	ldr	r2, [pc, #140]	@ (8003030 <HAL_InitTick+0xe4>)
 8002fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa8:	0c9b      	lsrs	r3, r3, #18
 8002faa:	3b01      	subs	r3, #1
 8002fac:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002fae:	4b21      	ldr	r3, [pc, #132]	@ (8003034 <HAL_InitTick+0xe8>)
 8002fb0:	4a21      	ldr	r2, [pc, #132]	@ (8003038 <HAL_InitTick+0xec>)
 8002fb2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002fb4:	4b1f      	ldr	r3, [pc, #124]	@ (8003034 <HAL_InitTick+0xe8>)
 8002fb6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002fba:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002fbc:	4a1d      	ldr	r2, [pc, #116]	@ (8003034 <HAL_InitTick+0xe8>)
 8002fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fc0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002fc2:	4b1c      	ldr	r3, [pc, #112]	@ (8003034 <HAL_InitTick+0xe8>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fc8:	4b1a      	ldr	r3, [pc, #104]	@ (8003034 <HAL_InitTick+0xe8>)
 8002fca:	2200      	movs	r2, #0
 8002fcc:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fce:	4b19      	ldr	r3, [pc, #100]	@ (8003034 <HAL_InitTick+0xe8>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002fd4:	4817      	ldr	r0, [pc, #92]	@ (8003034 <HAL_InitTick+0xe8>)
 8002fd6:	f004 ff73 	bl	8007ec0 <HAL_TIM_Base_Init>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002fe0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d11b      	bne.n	8003020 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002fe8:	4812      	ldr	r0, [pc, #72]	@ (8003034 <HAL_InitTick+0xe8>)
 8002fea:	f004 ffc1 	bl	8007f70 <HAL_TIM_Base_Start_IT>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002ff4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d111      	bne.n	8003020 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002ffc:	2036      	movs	r0, #54	@ 0x36
 8002ffe:	f000 fd77 	bl	8003af0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2b0f      	cmp	r3, #15
 8003006:	d808      	bhi.n	800301a <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003008:	2200      	movs	r2, #0
 800300a:	6879      	ldr	r1, [r7, #4]
 800300c:	2036      	movs	r0, #54	@ 0x36
 800300e:	f000 fd53 	bl	8003ab8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003012:	4a0a      	ldr	r2, [pc, #40]	@ (800303c <HAL_InitTick+0xf0>)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6013      	str	r3, [r2, #0]
 8003018:	e002      	b.n	8003020 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003020:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003024:	4618      	mov	r0, r3
 8003026:	3738      	adds	r7, #56	@ 0x38
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}
 800302c:	40023800 	.word	0x40023800
 8003030:	431bde83 	.word	0x431bde83
 8003034:	20000740 	.word	0x20000740
 8003038:	40001000 	.word	0x40001000
 800303c:	20000058 	.word	0x20000058

08003040 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003040:	b480      	push	{r7}
 8003042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003044:	bf00      	nop
 8003046:	e7fd      	b.n	8003044 <NMI_Handler+0x4>

08003048 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003048:	b480      	push	{r7}
 800304a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800304c:	bf00      	nop
 800304e:	e7fd      	b.n	800304c <HardFault_Handler+0x4>

08003050 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003050:	b480      	push	{r7}
 8003052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003054:	bf00      	nop
 8003056:	e7fd      	b.n	8003054 <MemManage_Handler+0x4>

08003058 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003058:	b480      	push	{r7}
 800305a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800305c:	bf00      	nop
 800305e:	e7fd      	b.n	800305c <BusFault_Handler+0x4>

08003060 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003060:	b480      	push	{r7}
 8003062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003064:	bf00      	nop
 8003066:	e7fd      	b.n	8003064 <UsageFault_Handler+0x4>

08003068 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003068:	b480      	push	{r7}
 800306a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800306c:	bf00      	nop
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
	...

08003078 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800307c:	4802      	ldr	r0, [pc, #8]	@ (8003088 <USART3_IRQHandler+0x10>)
 800307e:	f006 f8cf 	bl	8009220 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003082:	bf00      	nop
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	20000828 	.word	0x20000828

0800308c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003090:	4802      	ldr	r0, [pc, #8]	@ (800309c <TIM6_DAC_IRQHandler+0x10>)
 8003092:	f005 f846 	bl	8008122 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003096:	bf00      	nop
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	20000740 	.word	0x20000740

080030a0 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80030a4:	4802      	ldr	r0, [pc, #8]	@ (80030b0 <ETH_IRQHandler+0x10>)
 80030a6:	f001 f99d 	bl	80043e4 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80030aa:	bf00      	nop
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	20005294 	.word	0x20005294

080030b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80030b4:	b480      	push	{r7}
 80030b6:	af00      	add	r7, sp, #0
	return 1;
 80030b8:	2301      	movs	r3, #1
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <_kill>:

int _kill(int pid, int sig)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80030ce:	4b05      	ldr	r3, [pc, #20]	@ (80030e4 <_kill+0x20>)
 80030d0:	2216      	movs	r2, #22
 80030d2:	601a      	str	r2, [r3, #0]
	return -1;
 80030d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030d8:	4618      	mov	r0, r3
 80030da:	370c      	adds	r7, #12
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr
 80030e4:	2000f678 	.word	0x2000f678

080030e8 <_exit>:

void _exit (int status)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80030f0:	f04f 31ff 	mov.w	r1, #4294967295
 80030f4:	6878      	ldr	r0, [r7, #4]
 80030f6:	f7ff ffe5 	bl	80030c4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80030fa:	bf00      	nop
 80030fc:	e7fd      	b.n	80030fa <_exit+0x12>

080030fe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030fe:	b580      	push	{r7, lr}
 8003100:	b086      	sub	sp, #24
 8003102:	af00      	add	r7, sp, #0
 8003104:	60f8      	str	r0, [r7, #12]
 8003106:	60b9      	str	r1, [r7, #8]
 8003108:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800310a:	2300      	movs	r3, #0
 800310c:	617b      	str	r3, [r7, #20]
 800310e:	e00a      	b.n	8003126 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003110:	f3af 8000 	nop.w
 8003114:	4601      	mov	r1, r0
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	1c5a      	adds	r2, r3, #1
 800311a:	60ba      	str	r2, [r7, #8]
 800311c:	b2ca      	uxtb	r2, r1
 800311e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	3301      	adds	r3, #1
 8003124:	617b      	str	r3, [r7, #20]
 8003126:	697a      	ldr	r2, [r7, #20]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	429a      	cmp	r2, r3
 800312c:	dbf0      	blt.n	8003110 <_read+0x12>
	}

return len;
 800312e:	687b      	ldr	r3, [r7, #4]
}
 8003130:	4618      	mov	r0, r3
 8003132:	3718      	adds	r7, #24
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}

08003138 <_close>:
	}
	return len;
}

int _close(int file)
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
	return -1;
 8003140:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003144:	4618      	mov	r0, r3
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr

08003150 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003160:	605a      	str	r2, [r3, #4]
	return 0;
 8003162:	2300      	movs	r3, #0
}
 8003164:	4618      	mov	r0, r3
 8003166:	370c      	adds	r7, #12
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr

08003170 <_isatty>:

int _isatty(int file)
{
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
	return 1;
 8003178:	2301      	movs	r3, #1
}
 800317a:	4618      	mov	r0, r3
 800317c:	370c      	adds	r7, #12
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr

08003186 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003186:	b480      	push	{r7}
 8003188:	b085      	sub	sp, #20
 800318a:	af00      	add	r7, sp, #0
 800318c:	60f8      	str	r0, [r7, #12]
 800318e:	60b9      	str	r1, [r7, #8]
 8003190:	607a      	str	r2, [r7, #4]
	return 0;
 8003192:	2300      	movs	r3, #0
}
 8003194:	4618      	mov	r0, r3
 8003196:	3714      	adds	r7, #20
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr

080031a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b087      	sub	sp, #28
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031a8:	4a14      	ldr	r2, [pc, #80]	@ (80031fc <_sbrk+0x5c>)
 80031aa:	4b15      	ldr	r3, [pc, #84]	@ (8003200 <_sbrk+0x60>)
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031b4:	4b13      	ldr	r3, [pc, #76]	@ (8003204 <_sbrk+0x64>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d102      	bne.n	80031c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031bc:	4b11      	ldr	r3, [pc, #68]	@ (8003204 <_sbrk+0x64>)
 80031be:	4a12      	ldr	r2, [pc, #72]	@ (8003208 <_sbrk+0x68>)
 80031c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031c2:	4b10      	ldr	r3, [pc, #64]	@ (8003204 <_sbrk+0x64>)
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4413      	add	r3, r2
 80031ca:	693a      	ldr	r2, [r7, #16]
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d205      	bcs.n	80031dc <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80031d0:	4b0e      	ldr	r3, [pc, #56]	@ (800320c <_sbrk+0x6c>)
 80031d2:	220c      	movs	r2, #12
 80031d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031d6:	f04f 33ff 	mov.w	r3, #4294967295
 80031da:	e009      	b.n	80031f0 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80031dc:	4b09      	ldr	r3, [pc, #36]	@ (8003204 <_sbrk+0x64>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031e2:	4b08      	ldr	r3, [pc, #32]	@ (8003204 <_sbrk+0x64>)
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4413      	add	r3, r2
 80031ea:	4a06      	ldr	r2, [pc, #24]	@ (8003204 <_sbrk+0x64>)
 80031ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80031ee:	68fb      	ldr	r3, [r7, #12]
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	371c      	adds	r7, #28
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr
 80031fc:	20050000 	.word	0x20050000
 8003200:	00000400 	.word	0x00000400
 8003204:	2000078c 	.word	0x2000078c
 8003208:	2000f688 	.word	0x2000f688
 800320c:	2000f678 	.word	0x2000f678

08003210 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003210:	b480      	push	{r7}
 8003212:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003214:	4b06      	ldr	r3, [pc, #24]	@ (8003230 <SystemInit+0x20>)
 8003216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800321a:	4a05      	ldr	r2, [pc, #20]	@ (8003230 <SystemInit+0x20>)
 800321c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003220:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003224:	bf00      	nop
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr
 800322e:	bf00      	nop
 8003230:	e000ed00 	.word	0xe000ed00

08003234 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b08e      	sub	sp, #56	@ 0x38
 8003238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800323a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800323e:	2200      	movs	r2, #0
 8003240:	601a      	str	r2, [r3, #0]
 8003242:	605a      	str	r2, [r3, #4]
 8003244:	609a      	str	r2, [r3, #8]
 8003246:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003248:	f107 031c 	add.w	r3, r7, #28
 800324c:	2200      	movs	r2, #0
 800324e:	601a      	str	r2, [r3, #0]
 8003250:	605a      	str	r2, [r3, #4]
 8003252:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003254:	463b      	mov	r3, r7
 8003256:	2200      	movs	r2, #0
 8003258:	601a      	str	r2, [r3, #0]
 800325a:	605a      	str	r2, [r3, #4]
 800325c:	609a      	str	r2, [r3, #8]
 800325e:	60da      	str	r2, [r3, #12]
 8003260:	611a      	str	r2, [r3, #16]
 8003262:	615a      	str	r2, [r3, #20]
 8003264:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003266:	4b2d      	ldr	r3, [pc, #180]	@ (800331c <MX_TIM2_Init+0xe8>)
 8003268:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800326c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 108-1;
 800326e:	4b2b      	ldr	r3, [pc, #172]	@ (800331c <MX_TIM2_Init+0xe8>)
 8003270:	226b      	movs	r2, #107	@ 0x6b
 8003272:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003274:	4b29      	ldr	r3, [pc, #164]	@ (800331c <MX_TIM2_Init+0xe8>)
 8003276:	2200      	movs	r2, #0
 8003278:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 800327a:	4b28      	ldr	r3, [pc, #160]	@ (800331c <MX_TIM2_Init+0xe8>)
 800327c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003280:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003282:	4b26      	ldr	r3, [pc, #152]	@ (800331c <MX_TIM2_Init+0xe8>)
 8003284:	2200      	movs	r2, #0
 8003286:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003288:	4b24      	ldr	r3, [pc, #144]	@ (800331c <MX_TIM2_Init+0xe8>)
 800328a:	2200      	movs	r2, #0
 800328c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800328e:	4823      	ldr	r0, [pc, #140]	@ (800331c <MX_TIM2_Init+0xe8>)
 8003290:	f004 fe16 	bl	8007ec0 <HAL_TIM_Base_Init>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d001      	beq.n	800329e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800329a:	f7ff fda7 	bl	8002dec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800329e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80032a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80032a4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80032a8:	4619      	mov	r1, r3
 80032aa:	481c      	ldr	r0, [pc, #112]	@ (800331c <MX_TIM2_Init+0xe8>)
 80032ac:	f005 f96c 	bl	8008588 <HAL_TIM_ConfigClockSource>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d001      	beq.n	80032ba <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80032b6:	f7ff fd99 	bl	8002dec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80032ba:	4818      	ldr	r0, [pc, #96]	@ (800331c <MX_TIM2_Init+0xe8>)
 80032bc:	f004 fed0 	bl	8008060 <HAL_TIM_PWM_Init>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d001      	beq.n	80032ca <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80032c6:	f7ff fd91 	bl	8002dec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032ca:	2300      	movs	r3, #0
 80032cc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032ce:	2300      	movs	r3, #0
 80032d0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80032d2:	f107 031c 	add.w	r3, r7, #28
 80032d6:	4619      	mov	r1, r3
 80032d8:	4810      	ldr	r0, [pc, #64]	@ (800331c <MX_TIM2_Init+0xe8>)
 80032da:	f005 fddf 	bl	8008e9c <HAL_TIMEx_MasterConfigSynchronization>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d001      	beq.n	80032e8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80032e4:	f7ff fd82 	bl	8002dec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80032e8:	2360      	movs	r3, #96	@ 0x60
 80032ea:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80032ec:	2300      	movs	r3, #0
 80032ee:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80032f0:	2300      	movs	r3, #0
 80032f2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80032f4:	2300      	movs	r3, #0
 80032f6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80032f8:	463b      	mov	r3, r7
 80032fa:	220c      	movs	r2, #12
 80032fc:	4619      	mov	r1, r3
 80032fe:	4807      	ldr	r0, [pc, #28]	@ (800331c <MX_TIM2_Init+0xe8>)
 8003300:	f005 f82e 	bl	8008360 <HAL_TIM_PWM_ConfigChannel>
 8003304:	4603      	mov	r3, r0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d001      	beq.n	800330e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800330a:	f7ff fd6f 	bl	8002dec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800330e:	4803      	ldr	r0, [pc, #12]	@ (800331c <MX_TIM2_Init+0xe8>)
 8003310:	f000 f870 	bl	80033f4 <HAL_TIM_MspPostInit>

}
 8003314:	bf00      	nop
 8003316:	3738      	adds	r7, #56	@ 0x38
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}
 800331c:	20000790 	.word	0x20000790

08003320 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b084      	sub	sp, #16
 8003324:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003326:	1d3b      	adds	r3, r7, #4
 8003328:	2200      	movs	r2, #0
 800332a:	601a      	str	r2, [r3, #0]
 800332c:	605a      	str	r2, [r3, #4]
 800332e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003330:	4b15      	ldr	r3, [pc, #84]	@ (8003388 <MX_TIM7_Init+0x68>)
 8003332:	4a16      	ldr	r2, [pc, #88]	@ (800338c <MX_TIM7_Init+0x6c>)
 8003334:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 10799;
 8003336:	4b14      	ldr	r3, [pc, #80]	@ (8003388 <MX_TIM7_Init+0x68>)
 8003338:	f642 222f 	movw	r2, #10799	@ 0x2a2f
 800333c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800333e:	4b12      	ldr	r3, [pc, #72]	@ (8003388 <MX_TIM7_Init+0x68>)
 8003340:	2200      	movs	r2, #0
 8003342:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 8003344:	4b10      	ldr	r3, [pc, #64]	@ (8003388 <MX_TIM7_Init+0x68>)
 8003346:	f242 720f 	movw	r2, #9999	@ 0x270f
 800334a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800334c:	4b0e      	ldr	r3, [pc, #56]	@ (8003388 <MX_TIM7_Init+0x68>)
 800334e:	2200      	movs	r2, #0
 8003350:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003352:	480d      	ldr	r0, [pc, #52]	@ (8003388 <MX_TIM7_Init+0x68>)
 8003354:	f004 fdb4 	bl	8007ec0 <HAL_TIM_Base_Init>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d001      	beq.n	8003362 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 800335e:	f7ff fd45 	bl	8002dec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003362:	2300      	movs	r3, #0
 8003364:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003366:	2300      	movs	r3, #0
 8003368:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800336a:	1d3b      	adds	r3, r7, #4
 800336c:	4619      	mov	r1, r3
 800336e:	4806      	ldr	r0, [pc, #24]	@ (8003388 <MX_TIM7_Init+0x68>)
 8003370:	f005 fd94 	bl	8008e9c <HAL_TIMEx_MasterConfigSynchronization>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 800337a:	f7ff fd37 	bl	8002dec <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800337e:	bf00      	nop
 8003380:	3710      	adds	r7, #16
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	200007dc 	.word	0x200007dc
 800338c:	40001400 	.word	0x40001400

08003390 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003390:	b480      	push	{r7}
 8003392:	b085      	sub	sp, #20
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033a0:	d10c      	bne.n	80033bc <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80033a2:	4b12      	ldr	r3, [pc, #72]	@ (80033ec <HAL_TIM_Base_MspInit+0x5c>)
 80033a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a6:	4a11      	ldr	r2, [pc, #68]	@ (80033ec <HAL_TIM_Base_MspInit+0x5c>)
 80033a8:	f043 0301 	orr.w	r3, r3, #1
 80033ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80033ae:	4b0f      	ldr	r3, [pc, #60]	@ (80033ec <HAL_TIM_Base_MspInit+0x5c>)
 80033b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b2:	f003 0301 	and.w	r3, r3, #1
 80033b6:	60fb      	str	r3, [r7, #12]
 80033b8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80033ba:	e010      	b.n	80033de <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM7)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a0b      	ldr	r2, [pc, #44]	@ (80033f0 <HAL_TIM_Base_MspInit+0x60>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d10b      	bne.n	80033de <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80033c6:	4b09      	ldr	r3, [pc, #36]	@ (80033ec <HAL_TIM_Base_MspInit+0x5c>)
 80033c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ca:	4a08      	ldr	r2, [pc, #32]	@ (80033ec <HAL_TIM_Base_MspInit+0x5c>)
 80033cc:	f043 0320 	orr.w	r3, r3, #32
 80033d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80033d2:	4b06      	ldr	r3, [pc, #24]	@ (80033ec <HAL_TIM_Base_MspInit+0x5c>)
 80033d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d6:	f003 0320 	and.w	r3, r3, #32
 80033da:	60bb      	str	r3, [r7, #8]
 80033dc:	68bb      	ldr	r3, [r7, #8]
}
 80033de:	bf00      	nop
 80033e0:	3714      	adds	r7, #20
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop
 80033ec:	40023800 	.word	0x40023800
 80033f0:	40001400 	.word	0x40001400

080033f4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b088      	sub	sp, #32
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033fc:	f107 030c 	add.w	r3, r7, #12
 8003400:	2200      	movs	r2, #0
 8003402:	601a      	str	r2, [r3, #0]
 8003404:	605a      	str	r2, [r3, #4]
 8003406:	609a      	str	r2, [r3, #8]
 8003408:	60da      	str	r2, [r3, #12]
 800340a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003414:	d11b      	bne.n	800344e <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003416:	4b10      	ldr	r3, [pc, #64]	@ (8003458 <HAL_TIM_MspPostInit+0x64>)
 8003418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341a:	4a0f      	ldr	r2, [pc, #60]	@ (8003458 <HAL_TIM_MspPostInit+0x64>)
 800341c:	f043 0301 	orr.w	r3, r3, #1
 8003420:	6313      	str	r3, [r2, #48]	@ 0x30
 8003422:	4b0d      	ldr	r3, [pc, #52]	@ (8003458 <HAL_TIM_MspPostInit+0x64>)
 8003424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003426:	f003 0301 	and.w	r3, r3, #1
 800342a:	60bb      	str	r3, [r7, #8]
 800342c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800342e:	2308      	movs	r3, #8
 8003430:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003432:	2302      	movs	r3, #2
 8003434:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003436:	2300      	movs	r3, #0
 8003438:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800343a:	2300      	movs	r3, #0
 800343c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800343e:	2301      	movs	r3, #1
 8003440:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003442:	f107 030c 	add.w	r3, r7, #12
 8003446:	4619      	mov	r1, r3
 8003448:	4804      	ldr	r0, [pc, #16]	@ (800345c <HAL_TIM_MspPostInit+0x68>)
 800344a:	f001 fe9f 	bl	800518c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800344e:	bf00      	nop
 8003450:	3720      	adds	r7, #32
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	40023800 	.word	0x40023800
 800345c:	40020000 	.word	0x40020000

08003460 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003464:	4b14      	ldr	r3, [pc, #80]	@ (80034b8 <MX_USART3_UART_Init+0x58>)
 8003466:	4a15      	ldr	r2, [pc, #84]	@ (80034bc <MX_USART3_UART_Init+0x5c>)
 8003468:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800346a:	4b13      	ldr	r3, [pc, #76]	@ (80034b8 <MX_USART3_UART_Init+0x58>)
 800346c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003470:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003472:	4b11      	ldr	r3, [pc, #68]	@ (80034b8 <MX_USART3_UART_Init+0x58>)
 8003474:	2200      	movs	r2, #0
 8003476:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003478:	4b0f      	ldr	r3, [pc, #60]	@ (80034b8 <MX_USART3_UART_Init+0x58>)
 800347a:	2200      	movs	r2, #0
 800347c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800347e:	4b0e      	ldr	r3, [pc, #56]	@ (80034b8 <MX_USART3_UART_Init+0x58>)
 8003480:	2200      	movs	r2, #0
 8003482:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003484:	4b0c      	ldr	r3, [pc, #48]	@ (80034b8 <MX_USART3_UART_Init+0x58>)
 8003486:	220c      	movs	r2, #12
 8003488:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800348a:	4b0b      	ldr	r3, [pc, #44]	@ (80034b8 <MX_USART3_UART_Init+0x58>)
 800348c:	2200      	movs	r2, #0
 800348e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003490:	4b09      	ldr	r3, [pc, #36]	@ (80034b8 <MX_USART3_UART_Init+0x58>)
 8003492:	2200      	movs	r2, #0
 8003494:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003496:	4b08      	ldr	r3, [pc, #32]	@ (80034b8 <MX_USART3_UART_Init+0x58>)
 8003498:	2200      	movs	r2, #0
 800349a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800349c:	4b06      	ldr	r3, [pc, #24]	@ (80034b8 <MX_USART3_UART_Init+0x58>)
 800349e:	2200      	movs	r2, #0
 80034a0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80034a2:	4805      	ldr	r0, [pc, #20]	@ (80034b8 <MX_USART3_UART_Init+0x58>)
 80034a4:	f005 fda6 	bl	8008ff4 <HAL_UART_Init>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d001      	beq.n	80034b2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80034ae:	f7ff fc9d 	bl	8002dec <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80034b2:	bf00      	nop
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	20000828 	.word	0x20000828
 80034bc:	40004800 	.word	0x40004800

080034c0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b0aa      	sub	sp, #168	@ 0xa8
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034c8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80034cc:	2200      	movs	r2, #0
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	605a      	str	r2, [r3, #4]
 80034d2:	609a      	str	r2, [r3, #8]
 80034d4:	60da      	str	r2, [r3, #12]
 80034d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80034d8:	f107 0310 	add.w	r3, r7, #16
 80034dc:	2284      	movs	r2, #132	@ 0x84
 80034de:	2100      	movs	r1, #0
 80034e0:	4618      	mov	r0, r3
 80034e2:	f01a f9a8 	bl	801d836 <memset>
  if(uartHandle->Instance==USART3)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a26      	ldr	r2, [pc, #152]	@ (8003584 <HAL_UART_MspInit+0xc4>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d144      	bne.n	800357a <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80034f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80034f4:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80034f6:	2300      	movs	r3, #0
 80034f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80034fa:	f107 0310 	add.w	r3, r7, #16
 80034fe:	4618      	mov	r0, r3
 8003500:	f003 f98e 	bl	8006820 <HAL_RCCEx_PeriphCLKConfig>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d001      	beq.n	800350e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800350a:	f7ff fc6f 	bl	8002dec <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800350e:	4b1e      	ldr	r3, [pc, #120]	@ (8003588 <HAL_UART_MspInit+0xc8>)
 8003510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003512:	4a1d      	ldr	r2, [pc, #116]	@ (8003588 <HAL_UART_MspInit+0xc8>)
 8003514:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003518:	6413      	str	r3, [r2, #64]	@ 0x40
 800351a:	4b1b      	ldr	r3, [pc, #108]	@ (8003588 <HAL_UART_MspInit+0xc8>)
 800351c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800351e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003522:	60fb      	str	r3, [r7, #12]
 8003524:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003526:	4b18      	ldr	r3, [pc, #96]	@ (8003588 <HAL_UART_MspInit+0xc8>)
 8003528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800352a:	4a17      	ldr	r2, [pc, #92]	@ (8003588 <HAL_UART_MspInit+0xc8>)
 800352c:	f043 0308 	orr.w	r3, r3, #8
 8003530:	6313      	str	r3, [r2, #48]	@ 0x30
 8003532:	4b15      	ldr	r3, [pc, #84]	@ (8003588 <HAL_UART_MspInit+0xc8>)
 8003534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003536:	f003 0308 	and.w	r3, r3, #8
 800353a:	60bb      	str	r3, [r7, #8]
 800353c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800353e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003542:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003546:	2302      	movs	r3, #2
 8003548:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800354c:	2300      	movs	r3, #0
 800354e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003552:	2303      	movs	r3, #3
 8003554:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003558:	2307      	movs	r3, #7
 800355a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800355e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003562:	4619      	mov	r1, r3
 8003564:	4809      	ldr	r0, [pc, #36]	@ (800358c <HAL_UART_MspInit+0xcc>)
 8003566:	f001 fe11 	bl	800518c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800356a:	2200      	movs	r2, #0
 800356c:	2105      	movs	r1, #5
 800356e:	2027      	movs	r0, #39	@ 0x27
 8003570:	f000 faa2 	bl	8003ab8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003574:	2027      	movs	r0, #39	@ 0x27
 8003576:	f000 fabb 	bl	8003af0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800357a:	bf00      	nop
 800357c:	37a8      	adds	r7, #168	@ 0xa8
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	40004800 	.word	0x40004800
 8003588:	40023800 	.word	0x40023800
 800358c:	40020c00 	.word	0x40020c00

08003590 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003590:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80035c8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003594:	480d      	ldr	r0, [pc, #52]	@ (80035cc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003596:	490e      	ldr	r1, [pc, #56]	@ (80035d0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003598:	4a0e      	ldr	r2, [pc, #56]	@ (80035d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800359a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800359c:	e002      	b.n	80035a4 <LoopCopyDataInit>

0800359e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800359e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035a2:	3304      	adds	r3, #4

080035a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035a8:	d3f9      	bcc.n	800359e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035aa:	4a0b      	ldr	r2, [pc, #44]	@ (80035d8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80035ac:	4c0b      	ldr	r4, [pc, #44]	@ (80035dc <LoopFillZerobss+0x26>)
  movs r3, #0
 80035ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035b0:	e001      	b.n	80035b6 <LoopFillZerobss>

080035b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035b4:	3204      	adds	r2, #4

080035b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035b8:	d3fb      	bcc.n	80035b2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80035ba:	f7ff fe29 	bl	8003210 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80035be:	f01a fa01 	bl	801d9c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80035c2:	f7ff fa59 	bl	8002a78 <main>
  bx  lr    
 80035c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80035c8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80035cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035d0:	2000024c 	.word	0x2000024c
  ldr r2, =_sidata
 80035d4:	080245fc 	.word	0x080245fc
  ldr r2, =_sbss
 80035d8:	2000038c 	.word	0x2000038c
  ldr r4, =_ebss
 80035dc:	2000f688 	.word	0x2000f688

080035e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80035e0:	e7fe      	b.n	80035e0 <ADC_IRQHandler>

080035e2 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.  
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 80035e2:	b480      	push	{r7}
 80035e4:	b083      	sub	sp, #12
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	6078      	str	r0, [r7, #4]
 80035ea:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d00b      	beq.n	800360a <LAN8742_RegisterBusIO+0x28>
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d007      	beq.n	800360a <LAN8742_RegisterBusIO+0x28>
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d003      	beq.n	800360a <LAN8742_RegisterBusIO+0x28>
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	691b      	ldr	r3, [r3, #16]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d102      	bne.n	8003610 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 800360a:	f04f 33ff 	mov.w	r3, #4294967295
 800360e:	e014      	b.n	800363a <LAN8742_RegisterBusIO+0x58>
  }
  
  pObj->IO.Init = ioctx->Init;
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	685a      	ldr	r2, [r3, #4]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	68da      	ldr	r2, [r3, #12]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	689a      	ldr	r2, [r3, #8]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	691a      	ldr	r2, [r3, #16]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	619a      	str	r2, [r3, #24]
  
  return LAN8742_STATUS_OK;
 8003638:	2300      	movs	r3, #0
}
 800363a:	4618      	mov	r0, r3
 800363c:	370c      	adds	r7, #12
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr

08003646 <LAN8742_Init>:
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  *         LAN8742_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8003646:	b580      	push	{r7, lr}
 8003648:	b086      	sub	sp, #24
 800364a:	af00      	add	r7, sp, #0
 800364c:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 800364e:	2300      	movs	r3, #0
 8003650:	60fb      	str	r3, [r7, #12]
 8003652:	2300      	movs	r3, #0
 8003654:	60bb      	str	r3, [r7, #8]
 8003656:	2300      	movs	r3, #0
 8003658:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 800365a:	2300      	movs	r3, #0
 800365c:	613b      	str	r3, [r7, #16]
   
   if(pObj->Is_Initialized == 0)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d17c      	bne.n	8003760 <LAN8742_Init+0x11a>
   {
     if(pObj->IO.Init != 0)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d002      	beq.n	8003674 <LAN8742_Init+0x2e>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	4798      	blx	r3
     }
   
     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2220      	movs	r2, #32
 8003678:	601a      	str	r2, [r3, #0]
   
     /* Get the device address from special mode register */  
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 800367a:	2300      	movs	r3, #0
 800367c:	617b      	str	r3, [r7, #20]
 800367e:	e01c      	b.n	80036ba <LAN8742_Init+0x74>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	695b      	ldr	r3, [r3, #20]
 8003684:	f107 0208 	add.w	r2, r7, #8
 8003688:	2112      	movs	r1, #18
 800368a:	6978      	ldr	r0, [r7, #20]
 800368c:	4798      	blx	r3
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	da03      	bge.n	800369c <LAN8742_Init+0x56>
       { 
         status = LAN8742_STATUS_READ_ERROR;
 8003694:	f06f 0304 	mvn.w	r3, #4
 8003698:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address 
            continue with next address */
         continue;
 800369a:	e00b      	b.n	80036b4 <LAN8742_Init+0x6e>
       }
     
       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	f003 031f 	and.w	r3, r3, #31
 80036a2:	697a      	ldr	r2, [r7, #20]
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d105      	bne.n	80036b4 <LAN8742_Init+0x6e>
       {
         pObj->DevAddr = addr;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	697a      	ldr	r2, [r7, #20]
 80036ac:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 80036ae:	2300      	movs	r3, #0
 80036b0:	613b      	str	r3, [r7, #16]
         break;
 80036b2:	e005      	b.n	80036c0 <LAN8742_Init+0x7a>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	3301      	adds	r3, #1
 80036b8:	617b      	str	r3, [r7, #20]
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	2b1f      	cmp	r3, #31
 80036be:	d9df      	bls.n	8003680 <LAN8742_Init+0x3a>
       }
     }
   
     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	2b1f      	cmp	r3, #31
 80036c6:	d902      	bls.n	80036ce <LAN8742_Init+0x88>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 80036c8:	f06f 0302 	mvn.w	r3, #2
 80036cc:	613b      	str	r3, [r7, #16]
     }
     
     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d145      	bne.n	8003760 <LAN8742_Init+0x11a>
     {
       /* set a software reset  */
       if(pObj->IO.WriteReg(pObj->DevAddr, LAN8742_BCR, LAN8742_BCR_SOFT_RESET) >= 0)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	691b      	ldr	r3, [r3, #16]
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	6810      	ldr	r0, [r2, #0]
 80036dc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80036e0:	2100      	movs	r1, #0
 80036e2:	4798      	blx	r3
 80036e4:	4603      	mov	r3, r0
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	db37      	blt.n	800375a <LAN8742_Init+0x114>
       { 
         /* get software reset status */
         if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) >= 0)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	695b      	ldr	r3, [r3, #20]
 80036ee:	687a      	ldr	r2, [r7, #4]
 80036f0:	6810      	ldr	r0, [r2, #0]
 80036f2:	f107 0208 	add.w	r2, r7, #8
 80036f6:	2100      	movs	r1, #0
 80036f8:	4798      	blx	r3
 80036fa:	4603      	mov	r3, r0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	db28      	blt.n	8003752 <LAN8742_Init+0x10c>
         { 
           tickstart = pObj->IO.GetTick();
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	699b      	ldr	r3, [r3, #24]
 8003704:	4798      	blx	r3
 8003706:	4603      	mov	r3, r0
 8003708:	60fb      	str	r3, [r7, #12]
           
           /* wait until software reset is done or timeout occured  */
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 800370a:	e01c      	b.n	8003746 <LAN8742_Init+0x100>
           {
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	699b      	ldr	r3, [r3, #24]
 8003710:	4798      	blx	r3
 8003712:	4603      	mov	r3, r0
 8003714:	461a      	mov	r2, r3
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800371e:	d80e      	bhi.n	800373e <LAN8742_Init+0xf8>
             {
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	695b      	ldr	r3, [r3, #20]
 8003724:	687a      	ldr	r2, [r7, #4]
 8003726:	6810      	ldr	r0, [r2, #0]
 8003728:	f107 0208 	add.w	r2, r7, #8
 800372c:	2100      	movs	r1, #0
 800372e:	4798      	blx	r3
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	da07      	bge.n	8003746 <LAN8742_Init+0x100>
               { 
                 status = LAN8742_STATUS_READ_ERROR;
 8003736:	f06f 0304 	mvn.w	r3, #4
 800373a:	613b      	str	r3, [r7, #16]
                 break;
 800373c:	e010      	b.n	8003760 <LAN8742_Init+0x11a>
               }
             }
             else
             {
               status = LAN8742_STATUS_RESET_TIMEOUT;
 800373e:	f06f 0301 	mvn.w	r3, #1
 8003742:	613b      	str	r3, [r7, #16]
               break;
 8003744:	e00c      	b.n	8003760 <LAN8742_Init+0x11a>
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d1dd      	bne.n	800370c <LAN8742_Init+0xc6>
 8003750:	e006      	b.n	8003760 <LAN8742_Init+0x11a>
             }
           } 
         }
         else
         {
           status = LAN8742_STATUS_READ_ERROR;
 8003752:	f06f 0304 	mvn.w	r3, #4
 8003756:	613b      	str	r3, [r7, #16]
 8003758:	e002      	b.n	8003760 <LAN8742_Init+0x11a>
         }
       }
       else
       {
         status = LAN8742_STATUS_WRITE_ERROR;
 800375a:	f06f 0303 	mvn.w	r3, #3
 800375e:	613b      	str	r3, [r7, #16]
       }
     }
   }
      
   if(status == LAN8742_STATUS_OK)
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d112      	bne.n	800378c <LAN8742_Init+0x146>
   {
     tickstart =  pObj->IO.GetTick();
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	699b      	ldr	r3, [r3, #24]
 800376a:	4798      	blx	r3
 800376c:	4603      	mov	r3, r0
 800376e:	60fb      	str	r3, [r7, #12]
     
     /* Wait for 2s to perform initialization */
     while((pObj->IO.GetTick() - tickstart) <= LAN8742_INIT_TO)
 8003770:	bf00      	nop
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	699b      	ldr	r3, [r3, #24]
 8003776:	4798      	blx	r3
 8003778:	4603      	mov	r3, r0
 800377a:	461a      	mov	r2, r3
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003784:	d9f5      	bls.n	8003772 <LAN8742_Init+0x12c>
     {
     }
     pObj->Is_Initialized = 1;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2201      	movs	r2, #1
 800378a:	605a      	str	r2, [r3, #4]
   }
   
   return status;
 800378c:	693b      	ldr	r3, [r7, #16]
 }
 800378e:	4618      	mov	r0, r3
 8003790:	3718      	adds	r7, #24
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}

08003796 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD       
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8003796:	b580      	push	{r7, lr}
 8003798:	b084      	sub	sp, #16
 800379a:	af00      	add	r7, sp, #0
 800379c:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 800379e:	2300      	movs	r3, #0
 80037a0:	60fb      	str	r3, [r7, #12]
  
  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	6810      	ldr	r0, [r2, #0]
 80037aa:	f107 020c 	add.w	r2, r7, #12
 80037ae:	2101      	movs	r1, #1
 80037b0:	4798      	blx	r3
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	da02      	bge.n	80037be <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 80037b8:	f06f 0304 	mvn.w	r3, #4
 80037bc:	e06e      	b.n	800389c <LAN8742_GetLinkState+0x106>
  }
  
  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	695b      	ldr	r3, [r3, #20]
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	6810      	ldr	r0, [r2, #0]
 80037c6:	f107 020c 	add.w	r2, r7, #12
 80037ca:	2101      	movs	r1, #1
 80037cc:	4798      	blx	r3
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	da02      	bge.n	80037da <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 80037d4:	f06f 0304 	mvn.w	r3, #4
 80037d8:	e060      	b.n	800389c <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	f003 0304 	and.w	r3, r3, #4
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d101      	bne.n	80037e8 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;    
 80037e4:	2301      	movs	r3, #1
 80037e6:	e059      	b.n	800389c <LAN8742_GetLinkState+0x106>
  }
  
  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	695b      	ldr	r3, [r3, #20]
 80037ec:	687a      	ldr	r2, [r7, #4]
 80037ee:	6810      	ldr	r0, [r2, #0]
 80037f0:	f107 020c 	add.w	r2, r7, #12
 80037f4:	2100      	movs	r1, #0
 80037f6:	4798      	blx	r3
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	da02      	bge.n	8003804 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 80037fe:	f06f 0304 	mvn.w	r3, #4
 8003802:	e04b      	b.n	800389c <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d11b      	bne.n	8003846 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)) 
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d006      	beq.n	8003826 <LAN8742_GetLinkState+0x90>
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800381e:	2b00      	cmp	r3, #0
 8003820:	d001      	beq.n	8003826 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8003822:	2302      	movs	r3, #2
 8003824:	e03a      	b.n	800389c <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d001      	beq.n	8003834 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8003830:	2303      	movs	r3, #3
 8003832:	e033      	b.n	800389c <LAN8742_GetLinkState+0x106>
    }        
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800383a:	2b00      	cmp	r3, #0
 800383c:	d001      	beq.n	8003842 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 800383e:	2304      	movs	r3, #4
 8003840:	e02c      	b.n	800389c <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8003842:	2305      	movs	r3, #5
 8003844:	e02a      	b.n	800389c <LAN8742_GetLinkState+0x106>
    }  		
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	695b      	ldr	r3, [r3, #20]
 800384a:	687a      	ldr	r2, [r7, #4]
 800384c:	6810      	ldr	r0, [r2, #0]
 800384e:	f107 020c 	add.w	r2, r7, #12
 8003852:	211f      	movs	r1, #31
 8003854:	4798      	blx	r3
 8003856:	4603      	mov	r3, r0
 8003858:	2b00      	cmp	r3, #0
 800385a:	da02      	bge.n	8003862 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 800385c:	f06f 0304 	mvn.w	r3, #4
 8003860:	e01c      	b.n	800389c <LAN8742_GetLinkState+0x106>
    }
    
    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d101      	bne.n	8003870 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 800386c:	2306      	movs	r3, #6
 800386e:	e015      	b.n	800389c <LAN8742_GetLinkState+0x106>
    }
    
    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	f003 031c 	and.w	r3, r3, #28
 8003876:	2b18      	cmp	r3, #24
 8003878:	d101      	bne.n	800387e <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 800387a:	2302      	movs	r3, #2
 800387c:	e00e      	b.n	800389c <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	f003 031c 	and.w	r3, r3, #28
 8003884:	2b08      	cmp	r3, #8
 8003886:	d101      	bne.n	800388c <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8003888:	2303      	movs	r3, #3
 800388a:	e007      	b.n	800389c <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f003 031c 	and.w	r3, r3, #28
 8003892:	2b14      	cmp	r3, #20
 8003894:	d101      	bne.n	800389a <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8003896:	2304      	movs	r3, #4
 8003898:	e000      	b.n	800389c <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 800389a:	2305      	movs	r3, #5
    }				
  }
}
 800389c:	4618      	mov	r0, r3
 800389e:	3710      	adds	r7, #16
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}

080038a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038a8:	2003      	movs	r0, #3
 80038aa:	f000 f8fa 	bl	8003aa2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80038ae:	200f      	movs	r0, #15
 80038b0:	f7ff fb4c 	bl	8002f4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80038b4:	f7ff fb22 	bl	8002efc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	bd80      	pop	{r7, pc}
	...

080038c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038c0:	b480      	push	{r7}
 80038c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80038c4:	4b06      	ldr	r3, [pc, #24]	@ (80038e0 <HAL_IncTick+0x20>)
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	461a      	mov	r2, r3
 80038ca:	4b06      	ldr	r3, [pc, #24]	@ (80038e4 <HAL_IncTick+0x24>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4413      	add	r3, r2
 80038d0:	4a04      	ldr	r2, [pc, #16]	@ (80038e4 <HAL_IncTick+0x24>)
 80038d2:	6013      	str	r3, [r2, #0]
}
 80038d4:	bf00      	nop
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr
 80038de:	bf00      	nop
 80038e0:	2000005c 	.word	0x2000005c
 80038e4:	200008b0 	.word	0x200008b0

080038e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038e8:	b480      	push	{r7}
 80038ea:	af00      	add	r7, sp, #0
  return uwTick;
 80038ec:	4b03      	ldr	r3, [pc, #12]	@ (80038fc <HAL_GetTick+0x14>)
 80038ee:	681b      	ldr	r3, [r3, #0]
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	200008b0 	.word	0x200008b0

08003900 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003908:	f7ff ffee 	bl	80038e8 <HAL_GetTick>
 800390c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003918:	d005      	beq.n	8003926 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800391a:	4b0a      	ldr	r3, [pc, #40]	@ (8003944 <HAL_Delay+0x44>)
 800391c:	781b      	ldrb	r3, [r3, #0]
 800391e:	461a      	mov	r2, r3
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	4413      	add	r3, r2
 8003924:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003926:	bf00      	nop
 8003928:	f7ff ffde 	bl	80038e8 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	68fa      	ldr	r2, [r7, #12]
 8003934:	429a      	cmp	r2, r3
 8003936:	d8f7      	bhi.n	8003928 <HAL_Delay+0x28>
  {
  }
}
 8003938:	bf00      	nop
 800393a:	bf00      	nop
 800393c:	3710      	adds	r7, #16
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
 8003942:	bf00      	nop
 8003944:	2000005c 	.word	0x2000005c

08003948 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003948:	b480      	push	{r7}
 800394a:	b085      	sub	sp, #20
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f003 0307 	and.w	r3, r3, #7
 8003956:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003958:	4b0b      	ldr	r3, [pc, #44]	@ (8003988 <__NVIC_SetPriorityGrouping+0x40>)
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800395e:	68ba      	ldr	r2, [r7, #8]
 8003960:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003964:	4013      	ands	r3, r2
 8003966:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003970:	4b06      	ldr	r3, [pc, #24]	@ (800398c <__NVIC_SetPriorityGrouping+0x44>)
 8003972:	4313      	orrs	r3, r2
 8003974:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003976:	4a04      	ldr	r2, [pc, #16]	@ (8003988 <__NVIC_SetPriorityGrouping+0x40>)
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	60d3      	str	r3, [r2, #12]
}
 800397c:	bf00      	nop
 800397e:	3714      	adds	r7, #20
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr
 8003988:	e000ed00 	.word	0xe000ed00
 800398c:	05fa0000 	.word	0x05fa0000

08003990 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003990:	b480      	push	{r7}
 8003992:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003994:	4b04      	ldr	r3, [pc, #16]	@ (80039a8 <__NVIC_GetPriorityGrouping+0x18>)
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	0a1b      	lsrs	r3, r3, #8
 800399a:	f003 0307 	and.w	r3, r3, #7
}
 800399e:	4618      	mov	r0, r3
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr
 80039a8:	e000ed00 	.word	0xe000ed00

080039ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b083      	sub	sp, #12
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	4603      	mov	r3, r0
 80039b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	db0b      	blt.n	80039d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039be:	79fb      	ldrb	r3, [r7, #7]
 80039c0:	f003 021f 	and.w	r2, r3, #31
 80039c4:	4907      	ldr	r1, [pc, #28]	@ (80039e4 <__NVIC_EnableIRQ+0x38>)
 80039c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ca:	095b      	lsrs	r3, r3, #5
 80039cc:	2001      	movs	r0, #1
 80039ce:	fa00 f202 	lsl.w	r2, r0, r2
 80039d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80039d6:	bf00      	nop
 80039d8:	370c      	adds	r7, #12
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr
 80039e2:	bf00      	nop
 80039e4:	e000e100 	.word	0xe000e100

080039e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b083      	sub	sp, #12
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	4603      	mov	r3, r0
 80039f0:	6039      	str	r1, [r7, #0]
 80039f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	db0a      	blt.n	8003a12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	b2da      	uxtb	r2, r3
 8003a00:	490c      	ldr	r1, [pc, #48]	@ (8003a34 <__NVIC_SetPriority+0x4c>)
 8003a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a06:	0112      	lsls	r2, r2, #4
 8003a08:	b2d2      	uxtb	r2, r2
 8003a0a:	440b      	add	r3, r1
 8003a0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a10:	e00a      	b.n	8003a28 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	b2da      	uxtb	r2, r3
 8003a16:	4908      	ldr	r1, [pc, #32]	@ (8003a38 <__NVIC_SetPriority+0x50>)
 8003a18:	79fb      	ldrb	r3, [r7, #7]
 8003a1a:	f003 030f 	and.w	r3, r3, #15
 8003a1e:	3b04      	subs	r3, #4
 8003a20:	0112      	lsls	r2, r2, #4
 8003a22:	b2d2      	uxtb	r2, r2
 8003a24:	440b      	add	r3, r1
 8003a26:	761a      	strb	r2, [r3, #24]
}
 8003a28:	bf00      	nop
 8003a2a:	370c      	adds	r7, #12
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr
 8003a34:	e000e100 	.word	0xe000e100
 8003a38:	e000ed00 	.word	0xe000ed00

08003a3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b089      	sub	sp, #36	@ 0x24
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	60b9      	str	r1, [r7, #8]
 8003a46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	f003 0307 	and.w	r3, r3, #7
 8003a4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	f1c3 0307 	rsb	r3, r3, #7
 8003a56:	2b04      	cmp	r3, #4
 8003a58:	bf28      	it	cs
 8003a5a:	2304      	movcs	r3, #4
 8003a5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	3304      	adds	r3, #4
 8003a62:	2b06      	cmp	r3, #6
 8003a64:	d902      	bls.n	8003a6c <NVIC_EncodePriority+0x30>
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	3b03      	subs	r3, #3
 8003a6a:	e000      	b.n	8003a6e <NVIC_EncodePriority+0x32>
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a70:	f04f 32ff 	mov.w	r2, #4294967295
 8003a74:	69bb      	ldr	r3, [r7, #24]
 8003a76:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7a:	43da      	mvns	r2, r3
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	401a      	ands	r2, r3
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a84:	f04f 31ff 	mov.w	r1, #4294967295
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a8e:	43d9      	mvns	r1, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a94:	4313      	orrs	r3, r2
         );
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3724      	adds	r7, #36	@ 0x24
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr

08003aa2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003aa2:	b580      	push	{r7, lr}
 8003aa4:	b082      	sub	sp, #8
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003aaa:	6878      	ldr	r0, [r7, #4]
 8003aac:	f7ff ff4c 	bl	8003948 <__NVIC_SetPriorityGrouping>
}
 8003ab0:	bf00      	nop
 8003ab2:	3708      	adds	r7, #8
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}

08003ab8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b086      	sub	sp, #24
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	4603      	mov	r3, r0
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]
 8003ac4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003aca:	f7ff ff61 	bl	8003990 <__NVIC_GetPriorityGrouping>
 8003ace:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ad0:	687a      	ldr	r2, [r7, #4]
 8003ad2:	68b9      	ldr	r1, [r7, #8]
 8003ad4:	6978      	ldr	r0, [r7, #20]
 8003ad6:	f7ff ffb1 	bl	8003a3c <NVIC_EncodePriority>
 8003ada:	4602      	mov	r2, r0
 8003adc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ae0:	4611      	mov	r1, r2
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f7ff ff80 	bl	80039e8 <__NVIC_SetPriority>
}
 8003ae8:	bf00      	nop
 8003aea:	3718      	adds	r7, #24
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b082      	sub	sp, #8
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	4603      	mov	r3, r0
 8003af8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003afe:	4618      	mov	r0, r3
 8003b00:	f7ff ff54 	bl	80039ac <__NVIC_EnableIRQ>
}
 8003b04:	bf00      	nop
 8003b06:	3708      	adds	r7, #8
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}

08003b0c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b084      	sub	sp, #16
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b18:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003b1a:	f7ff fee5 	bl	80038e8 <HAL_GetTick>
 8003b1e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003b26:	b2db      	uxtb	r3, r3
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d008      	beq.n	8003b3e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2280      	movs	r2, #128	@ 0x80
 8003b30:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2200      	movs	r2, #0
 8003b36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e052      	b.n	8003be4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f022 0216 	bic.w	r2, r2, #22
 8003b4c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	695a      	ldr	r2, [r3, #20]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003b5c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d103      	bne.n	8003b6e <HAL_DMA_Abort+0x62>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d007      	beq.n	8003b7e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f022 0208 	bic.w	r2, r2, #8
 8003b7c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f022 0201 	bic.w	r2, r2, #1
 8003b8c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b8e:	e013      	b.n	8003bb8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b90:	f7ff feaa 	bl	80038e8 <HAL_GetTick>
 8003b94:	4602      	mov	r2, r0
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	2b05      	cmp	r3, #5
 8003b9c:	d90c      	bls.n	8003bb8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2220      	movs	r2, #32
 8003ba2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2203      	movs	r2, #3
 8003ba8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	e015      	b.n	8003be4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0301 	and.w	r3, r3, #1
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d1e4      	bne.n	8003b90 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bca:	223f      	movs	r2, #63	@ 0x3f
 8003bcc:	409a      	lsls	r2, r3
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8003be2:	2300      	movs	r3, #0
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3710      	adds	r7, #16
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}

08003bec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b083      	sub	sp, #12
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	d004      	beq.n	8003c0a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2280      	movs	r2, #128	@ 0x80
 8003c04:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e00c      	b.n	8003c24 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2205      	movs	r2, #5
 8003c0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f022 0201 	bic.w	r2, r2, #1
 8003c20:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003c22:	2300      	movs	r3, #0
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	370c      	adds	r7, #12
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr

08003c30 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d101      	bne.n	8003c42 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e06a      	b.n	8003d18 <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d106      	bne.n	8003c5a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2223      	movs	r2, #35	@ 0x23
 8003c50:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f007 f8c1 	bl	800addc <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c5a:	4b31      	ldr	r3, [pc, #196]	@ (8003d20 <HAL_ETH_Init+0xf0>)
 8003c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c5e:	4a30      	ldr	r2, [pc, #192]	@ (8003d20 <HAL_ETH_Init+0xf0>)
 8003c60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c64:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c66:	4b2e      	ldr	r3, [pc, #184]	@ (8003d20 <HAL_ETH_Init+0xf0>)
 8003c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c6e:	60bb      	str	r3, [r7, #8]
 8003c70:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003c72:	4b2c      	ldr	r3, [pc, #176]	@ (8003d24 <HAL_ETH_Init+0xf4>)
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	4a2b      	ldr	r2, [pc, #172]	@ (8003d24 <HAL_ETH_Init+0xf4>)
 8003c78:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003c7c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003c7e:	4b29      	ldr	r3, [pc, #164]	@ (8003d24 <HAL_ETH_Init+0xf4>)
 8003c80:	685a      	ldr	r2, [r3, #4]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	4927      	ldr	r1, [pc, #156]	@ (8003d24 <HAL_ETH_Init+0xf4>)
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8003c8c:	4b25      	ldr	r3, [pc, #148]	@ (8003d24 <HAL_ETH_Init+0xf4>)
 8003c8e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	6812      	ldr	r2, [r2, #0]
 8003c9e:	f043 0301 	orr.w	r3, r3, #1
 8003ca2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003ca6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ca8:	f7ff fe1e 	bl	80038e8 <HAL_GetTick>
 8003cac:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003cae:	e011      	b.n	8003cd4 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003cb0:	f7ff fe1a 	bl	80038e8 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003cbe:	d909      	bls.n	8003cd4 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2204      	movs	r2, #4
 8003cc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	22e0      	movs	r2, #224	@ 0xe0
 8003ccc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e021      	b.n	8003d18 <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0301 	and.w	r3, r3, #1
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d1e4      	bne.n	8003cb0 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f000 ffac 	bl	8004c44 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f001 f853 	bl	8004d98 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f001 f8a9 	bl	8004e4a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	461a      	mov	r2, r3
 8003cfe:	2100      	movs	r1, #0
 8003d00:	6878      	ldr	r0, [r7, #4]
 8003d02:	f001 f811 	bl	8004d28 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2210      	movs	r2, #16
 8003d12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003d16:	2300      	movs	r3, #0
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3710      	adds	r7, #16
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	40023800 	.word	0x40023800
 8003d24:	40013800 	.word	0x40013800

08003d28 <HAL_ETH_Start>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b084      	sub	sp, #16
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d36:	2b10      	cmp	r3, #16
 8003d38:	d150      	bne.n	8003ddc <HAL_ETH_Start+0xb4>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2223      	movs	r2, #35	@ 0x23
 8003d3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Set nombre of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2204      	movs	r2, #4
 8003d46:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8003d48:	6878      	ldr	r0, [r7, #4]
 8003d4a:	f000 fa7b 	bl	8004244 <ETH_UpdateDescriptor>

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f042 0208 	orr.w	r2, r2, #8
 8003d5c:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003d66:	2001      	movs	r0, #1
 8003d68:	f7ff fdca 	bl	8003900 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	68fa      	ldr	r2, [r7, #12]
 8003d72:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f042 0204 	orr.w	r2, r2, #4
 8003d82:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003d8c:	2001      	movs	r0, #1
 8003d8e:	f7ff fdb7 	bl	8003900 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	68fa      	ldr	r2, [r7, #12]
 8003d98:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f000 fdf3 	bl	8004986 <ETH_FlushTransmitFIFO>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003da8:	699b      	ldr	r3, [r3, #24]
 8003daa:	687a      	ldr	r2, [r7, #4]
 8003dac:	6812      	ldr	r2, [r2, #0]
 8003dae:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003db2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003db6:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003dc0:	699b      	ldr	r3, [r3, #24]
 8003dc2:	687a      	ldr	r2, [r7, #4]
 8003dc4:	6812      	ldr	r2, [r2, #0]
 8003dc6:	f043 0302 	orr.w	r3, r3, #2
 8003dca:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003dce:	6193      	str	r3, [r2, #24]

    heth->gState = HAL_ETH_STATE_STARTED;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2223      	movs	r2, #35	@ 0x23
 8003dd4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    return HAL_OK;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	e000      	b.n	8003dde <HAL_ETH_Start+0xb6>
  }
  else
  {
    return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
  }
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3710      	adds	r7, #16
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
	...

08003de8 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b084      	sub	sp, #16
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003df6:	2b10      	cmp	r3, #16
 8003df8:	d17b      	bne.n	8003ef2 <HAL_ETH_Start_IT+0x10a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2223      	movs	r2, #35	@ 0x23
 8003dfe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2201      	movs	r2, #1
 8003e06:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Disable MMC Interrupts */
    SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8003e16:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable Rx MMC Interrupts */
    SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	4b35      	ldr	r3, [pc, #212]	@ (8003efc <HAL_ETH_Start_IT+0x114>)
 8003e26:	430b      	orrs	r3, r1
 8003e28:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
            ETH_MMCRIMR_RFCEM);

    /* Disable Tx MMC Interrupts */
    SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8003e3c:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
            ETH_MMCTIMR_TGFSCM);

    /* Set nombre of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2204      	movs	r2, #4
 8003e44:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f000 f9fc 	bl	8004244 <ETH_UpdateDescriptor>

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f042 0208 	orr.w	r2, r2, #8
 8003e5a:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003e64:	2001      	movs	r0, #1
 8003e66:	f7ff fd4b 	bl	8003900 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	68fa      	ldr	r2, [r7, #12]
 8003e70:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f042 0204 	orr.w	r2, r2, #4
 8003e80:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003e8a:	2001      	movs	r0, #1
 8003e8c:	f7ff fd38 	bl	8003900 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	68fa      	ldr	r2, [r7, #12]
 8003e96:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8003e98:	6878      	ldr	r0, [r7, #4]
 8003e9a:	f000 fd74 	bl	8004986 <ETH_FlushTransmitFIFO>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003ea6:	699b      	ldr	r3, [r3, #24]
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	6812      	ldr	r2, [r2, #0]
 8003eac:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003eb0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003eb4:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003ebe:	699b      	ldr	r3, [r3, #24]
 8003ec0:	687a      	ldr	r2, [r7, #4]
 8003ec2:	6812      	ldr	r2, [r2, #0]
 8003ec4:	f043 0302 	orr.w	r3, r3, #2
 8003ec8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003ecc:	6193      	str	r3, [r2, #24]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003ed6:	69d9      	ldr	r1, [r3, #28]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	4b08      	ldr	r3, [pc, #32]	@ (8003f00 <HAL_ETH_Start_IT+0x118>)
 8003ede:	430b      	orrs	r3, r1
 8003ee0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003ee4:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2223      	movs	r2, #35	@ 0x23
 8003eea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	e000      	b.n	8003ef4 <HAL_ETH_Start_IT+0x10c>
  }
  else
  {
    return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
  }
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3710      	adds	r7, #16
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	00020060 	.word	0x00020060
 8003f00:	0001a0c1 	.word	0x0001a0c1

08003f04 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b086      	sub	sp, #24
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f12:	2b23      	cmp	r3, #35	@ 0x23
 8003f14:	d16e      	bne.n	8003ff4 <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2223      	movs	r2, #35	@ 0x23
 8003f1a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f26:	69d9      	ldr	r1, [r3, #28]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	4b34      	ldr	r3, [pc, #208]	@ (8004000 <HAL_ETH_Stop_IT+0xfc>)
 8003f2e:	400b      	ands	r3, r1
 8003f30:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003f34:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f3e:	699b      	ldr	r3, [r3, #24]
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	6812      	ldr	r2, [r2, #0]
 8003f44:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003f48:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003f4c:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f56:	699b      	ldr	r3, [r3, #24]
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	6812      	ldr	r2, [r2, #0]
 8003f5c:	f023 0302 	bic.w	r3, r3, #2
 8003f60:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003f64:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f022 0204 	bic.w	r2, r2, #4
 8003f74:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003f7e:	2001      	movs	r0, #1
 8003f80:	f7ff fcbe 	bl	8003900 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	693a      	ldr	r2, [r7, #16]
 8003f8a:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8003f8c:	6878      	ldr	r0, [r7, #4]
 8003f8e:	f000 fcfa 	bl	8004986 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f022 0208 	bic.w	r2, r2, #8
 8003fa0:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003faa:	2001      	movs	r0, #1
 8003fac:	f7ff fca8 	bl	8003900 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	693a      	ldr	r2, [r7, #16]
 8003fb6:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8003fb8:	2300      	movs	r3, #0
 8003fba:	617b      	str	r3, [r7, #20]
 8003fbc:	e00e      	b.n	8003fdc <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	697a      	ldr	r2, [r7, #20]
 8003fc2:	3212      	adds	r2, #18
 8003fc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fc8:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	3301      	adds	r3, #1
 8003fda:	617b      	str	r3, [r7, #20]
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	2b03      	cmp	r3, #3
 8003fe0:	d9ed      	bls.n	8003fbe <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2210      	movs	r2, #16
 8003fec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	e000      	b.n	8003ff6 <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
  }
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3718      	adds	r7, #24
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	bf00      	nop
 8004000:	fffe5f3e 	.word	0xfffe5f3e

08004004 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b082      	sub	sp, #8
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
 800400c:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d109      	bne.n	8004028 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800401a:	f043 0201 	orr.w	r2, r3, #1
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e045      	b.n	80040b4 <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800402e:	2b23      	cmp	r3, #35	@ 0x23
 8004030:	d13f      	bne.n	80040b2 <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 800403a:	2201      	movs	r2, #1
 800403c:	6839      	ldr	r1, [r7, #0]
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	f000 ff70 	bl	8004f24 <ETH_Prepare_Tx_Descriptors>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d009      	beq.n	800405e <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004050:	f043 0202 	orr.w	r2, r3, #2
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e02a      	b.n	80040b4 <HAL_ETH_Transmit_IT+0xb0>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800405e:	f3bf 8f4f 	dsb	sy
}
 8004062:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004068:	1c5a      	adds	r2, r3, #1
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	629a      	str	r2, [r3, #40]	@ 0x28
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004072:	2b03      	cmp	r3, #3
 8004074:	d904      	bls.n	8004080 <HAL_ETH_Transmit_IT+0x7c>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800407a:	1f1a      	subs	r2, r3, #4
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004088:	695b      	ldr	r3, [r3, #20]
 800408a:	f003 0304 	and.w	r3, r3, #4
 800408e:	2b00      	cmp	r3, #0
 8004090:	d00d      	beq.n	80040ae <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800409a:	461a      	mov	r2, r3
 800409c:	2304      	movs	r3, #4
 800409e:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80040a8:	461a      	mov	r2, r3
 80040aa:	2300      	movs	r3, #0
 80040ac:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 80040ae:	2300      	movs	r3, #0
 80040b0:	e000      	b.n	80040b4 <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
  }
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3708      	adds	r7, #8
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b088      	sub	sp, #32
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 80040c6:	2300      	movs	r3, #0
 80040c8:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 80040ca:	2300      	movs	r3, #0
 80040cc:	73fb      	strb	r3, [r7, #15]


  if (pAppBuff == NULL)
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d109      	bne.n	80040e8 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040da:	f043 0201 	orr.w	r2, r3, #1
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e0a8      	b.n	800423a <HAL_ETH_ReadData+0x17e>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040ee:	2b23      	cmp	r3, #35	@ 0x23
 80040f0:	d001      	beq.n	80040f6 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e0a1      	b.n	800423a <HAL_ETH_ReadData+0x17e>
  }

  descidx = heth->RxDescList.RxDescIdx;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040fa:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	69fa      	ldr	r2, [r7, #28]
 8004100:	3212      	adds	r2, #18
 8004102:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004106:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800410c:	f1c3 0304 	rsb	r3, r3, #4
 8004110:	60bb      	str	r3, [r7, #8]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004112:	e06a      	b.n	80041ea <HAL_ETH_ReadData+0x12e>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8004114:	69bb      	ldr	r3, [r7, #24]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800411c:	2b00      	cmp	r3, #0
 800411e:	d007      	beq.n	8004130 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC6;
 8004120:	69bb      	ldr	r3, [r7, #24]
 8004122:	699a      	ldr	r2, [r3, #24]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC7;
 8004128:	69bb      	ldr	r3, [r7, #24]
 800412a:	69da      	ldr	r2, [r3, #28]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8004130:	69bb      	ldr	r3, [r7, #24]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004138:	2b00      	cmp	r3, #0
 800413a:	d103      	bne.n	8004144 <HAL_ETH_ReadData+0x88>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004140:	2b00      	cmp	r3, #0
 8004142:	d040      	beq.n	80041c6 <HAL_ETH_ReadData+0x10a>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8004144:	69bb      	ldr	r3, [r7, #24]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800414c:	2b00      	cmp	r3, #0
 800414e:	d005      	beq.n	800415c <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2200      	movs	r2, #0
 8004154:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Check if last descriptor */
      bufflength = heth->Init.RxBuffLen;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	695b      	ldr	r3, [r3, #20]
 8004160:	613b      	str	r3, [r7, #16]
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800416a:	2b00      	cmp	r3, #0
 800416c:	d00c      	beq.n	8004188 <HAL_ETH_ReadData+0xcc>
      {
        /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
        bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 800416e:	69bb      	ldr	r3, [r7, #24]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	0c1b      	lsrs	r3, r3, #16
 8004174:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004178:	3b04      	subs	r3, #4
 800417a:	613b      	str	r3, [r7, #16]

        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8004184:	2301      	movs	r3, #1
 8004186:	73fb      	strb	r3, [r7, #15]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 8004188:	69bb      	ldr	r3, [r7, #24]
 800418a:	689a      	ldr	r2, [r3, #8]
 800418c:	69bb      	ldr	r3, [r7, #24]
 800418e:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 800419c:	69bb      	ldr	r3, [r7, #24]
 800419e:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80041a0:	461a      	mov	r2, r3
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	b29b      	uxth	r3, r3
 80041a6:	f006 ffe5 	bl	800b174 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041ae:	1c5a      	adds	r2, r3, #1
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	441a      	add	r2, r3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 80041c0:	69bb      	ldr	r3, [r7, #24]
 80041c2:	2200      	movs	r2, #0
 80041c4:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 80041c6:	69fb      	ldr	r3, [r7, #28]
 80041c8:	3301      	adds	r3, #1
 80041ca:	61fb      	str	r3, [r7, #28]
 80041cc:	69fb      	ldr	r3, [r7, #28]
 80041ce:	2b03      	cmp	r3, #3
 80041d0:	d902      	bls.n	80041d8 <HAL_ETH_ReadData+0x11c>
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	3b04      	subs	r3, #4
 80041d6:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	69fa      	ldr	r2, [r7, #28]
 80041dc:	3212      	adds	r2, #18
 80041de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041e2:	61bb      	str	r3, [r7, #24]
    desccnt++;
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	3301      	adds	r3, #1
 80041e8:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80041ea:	69bb      	ldr	r3, [r7, #24]
 80041ec:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	db06      	blt.n	8004200 <HAL_ETH_ReadData+0x144>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80041f2:	697a      	ldr	r2, [r7, #20]
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d202      	bcs.n	8004200 <HAL_ETH_ReadData+0x144>
         && (rxdataready == 0U))
 80041fa:	7bfb      	ldrb	r3, [r7, #15]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d089      	beq.n	8004114 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	441a      	add	r2, r3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004210:	2b00      	cmp	r3, #0
 8004212:	d002      	beq.n	800421a <HAL_ETH_ReadData+0x15e>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f000 f815 	bl	8004244 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	69fa      	ldr	r2, [r7, #28]
 800421e:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8004220:	7bfb      	ldrb	r3, [r7, #15]
 8004222:	2b01      	cmp	r3, #1
 8004224:	d108      	bne.n	8004238 <HAL_ETH_ReadData+0x17c>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004234:	2300      	movs	r3, #0
 8004236:	e000      	b.n	800423a <HAL_ETH_ReadData+0x17e>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8004238:	2301      	movs	r3, #1
}
 800423a:	4618      	mov	r0, r3
 800423c:	3720      	adds	r7, #32
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
	...

08004244 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b088      	sub	sp, #32
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 800424c:	2300      	movs	r3, #0
 800424e:	60fb      	str	r3, [r7, #12]
  uint8_t allocStatus = 1U;
 8004250:	2301      	movs	r3, #1
 8004252:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004258:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	69fa      	ldr	r2, [r7, #28]
 800425e:	3212      	adds	r2, #18
 8004260:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004264:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800426a:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 800426c:	e040      	b.n	80042f0 <ETH_UpdateDescriptor+0xac>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	6a1b      	ldr	r3, [r3, #32]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d112      	bne.n	800429c <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8004276:	f107 030c 	add.w	r3, r7, #12
 800427a:	4618      	mov	r0, r3
 800427c:	f006 ff4a 	bl	800b114 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d102      	bne.n	800428c <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8004286:	2300      	movs	r3, #0
 8004288:	74fb      	strb	r3, [r7, #19]
 800428a:	e007      	b.n	800429c <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	461a      	mov	r2, r3
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	461a      	mov	r2, r3
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 800429c:	7cfb      	ldrb	r3, [r7, #19]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d026      	beq.n	80042f0 <ETH_UpdateDescriptor+0xac>
    {
      if (heth->RxDescList.ItMode == 0U)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d103      	bne.n	80042b2 <ETH_UpdateDescriptor+0x6e>
      {
        WRITE_REG(dmarxdesc->DESC1, ETH_DMARXDESC_DIC | ETH_RX_BUF_SIZE | ETH_DMARXDESC_RCH);
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	4a1e      	ldr	r2, [pc, #120]	@ (8004328 <ETH_UpdateDescriptor+0xe4>)
 80042ae:	605a      	str	r2, [r3, #4]
 80042b0:	e003      	b.n	80042ba <ETH_UpdateDescriptor+0x76>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, ETH_RX_BUF_SIZE | ETH_DMARXDESC_RCH);
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	f244 52f8 	movw	r2, #17912	@ 0x45f8
 80042b8:	605a      	str	r2, [r3, #4]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80042ba:	f3bf 8f5f 	dmb	sy
}
 80042be:	bf00      	nop
         is fully performed.
         The __DMB() instruction is added to avoid any potential compiler optimization that
         may lead to abnormal behavior. */
      __DMB();

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80042cc:	69fb      	ldr	r3, [r7, #28]
 80042ce:	3301      	adds	r3, #1
 80042d0:	61fb      	str	r3, [r7, #28]
 80042d2:	69fb      	ldr	r3, [r7, #28]
 80042d4:	2b03      	cmp	r3, #3
 80042d6:	d902      	bls.n	80042de <ETH_UpdateDescriptor+0x9a>
 80042d8:	69fb      	ldr	r3, [r7, #28]
 80042da:	3b04      	subs	r3, #4
 80042dc:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	69fa      	ldr	r2, [r7, #28]
 80042e2:	3212      	adds	r2, #18
 80042e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042e8:	617b      	str	r3, [r7, #20]
      desccount--;
 80042ea:	69bb      	ldr	r3, [r7, #24]
 80042ec:	3b01      	subs	r3, #1
 80042ee:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d002      	beq.n	80042fc <ETH_UpdateDescriptor+0xb8>
 80042f6:	7cfb      	ldrb	r3, [r7, #19]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d1b8      	bne.n	800426e <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004300:	69ba      	ldr	r2, [r7, #24]
 8004302:	429a      	cmp	r2, r3
 8004304:	d00c      	beq.n	8004320 <ETH_UpdateDescriptor+0xdc>
  {
    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, 0);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800430e:	461a      	mov	r2, r3
 8004310:	2300      	movs	r3, #0
 8004312:	6093      	str	r3, [r2, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	69fa      	ldr	r2, [r7, #28]
 8004318:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	69ba      	ldr	r2, [r7, #24]
 800431e:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8004320:	bf00      	nop
 8004322:	3720      	adds	r7, #32
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	800045f8 	.word	0x800045f8

0800432c <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b086      	sub	sp, #24
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	3318      	adds	r3, #24
 8004338:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800433e:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004344:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8004346:	2301      	movs	r3, #1
 8004348:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 800434a:	e03f      	b.n	80043cc <HAL_ETH_ReleaseTxPacket+0xa0>
  {
    pktInUse = 1U;
 800434c:	2301      	movs	r3, #1
 800434e:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	3b01      	subs	r3, #1
 8004354:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8004356:	68ba      	ldr	r2, [r7, #8]
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	3304      	adds	r3, #4
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	4413      	add	r3, r2
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d106      	bne.n	8004374 <HAL_ETH_ReleaseTxPacket+0x48>
    {
      /* No packet in use, skip to next.  */
      idx = (idx + 1U) & (ETH_TX_DESC_CNT - 1U);
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	3301      	adds	r3, #1
 800436a:	f003 0303 	and.w	r3, r3, #3
 800436e:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8004370:	2300      	movs	r3, #0
 8004372:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8004374:	7bbb      	ldrb	r3, [r7, #14]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d028      	beq.n	80043cc <HAL_ETH_ReleaseTxPacket+0xa0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	68d9      	ldr	r1, [r3, #12]
 800437e:	693a      	ldr	r2, [r7, #16]
 8004380:	4613      	mov	r3, r2
 8004382:	009b      	lsls	r3, r3, #2
 8004384:	4413      	add	r3, r2
 8004386:	00db      	lsls	r3, r3, #3
 8004388:	440b      	add	r3, r1
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	2b00      	cmp	r3, #0
 800438e:	db1b      	blt.n	80043c8 <HAL_ETH_ReleaseTxPacket+0x9c>
#ifdef HAL_ETH_USE_PTP
        /* Handle Ptp  */
        HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8004390:	68ba      	ldr	r2, [r7, #8]
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	3304      	adds	r3, #4
 8004396:	009b      	lsls	r3, r3, #2
 8004398:	4413      	add	r3, r2
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	4618      	mov	r0, r3
 800439e:	f006 ff2b 	bl	800b1f8 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 80043a2:	68ba      	ldr	r2, [r7, #8]
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	3304      	adds	r3, #4
 80043a8:	009b      	lsls	r3, r3, #2
 80043aa:	4413      	add	r3, r2
 80043ac:	2200      	movs	r2, #0
 80043ae:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        idx = (idx + 1U) & (ETH_TX_DESC_CNT - 1U);
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	3301      	adds	r3, #1
 80043b4:	f003 0303 	and.w	r3, r3, #3
 80043b8:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	697a      	ldr	r2, [r7, #20]
 80043be:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80043c6:	e001      	b.n	80043cc <HAL_ETH_ReleaseTxPacket+0xa0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 80043c8:	2300      	movs	r3, #0
 80043ca:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d002      	beq.n	80043d8 <HAL_ETH_ReleaseTxPacket+0xac>
 80043d2:	7bfb      	ldrb	r3, [r7, #15]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d1b9      	bne.n	800434c <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 80043d8:	2300      	movs	r3, #0
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3718      	adds	r7, #24
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}
	...

080043e4 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b082      	sub	sp, #8
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  /* Packet received */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_RS))
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80043f4:	695b      	ldr	r3, [r3, #20]
 80043f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043fa:	2b40      	cmp	r3, #64	@ 0x40
 80043fc:	d112      	bne.n	8004424 <HAL_ETH_IRQHandler+0x40>
  {
    if (__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMAIER_RIE))
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004406:	69db      	ldr	r3, [r3, #28]
 8004408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800440c:	2b40      	cmp	r3, #64	@ 0x40
 800440e:	d109      	bne.n	8004424 <HAL_ETH_IRQHandler+0x40>
    {
      /* Clear the Eth DMA Rx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004418:	461a      	mov	r2, r3
 800441a:	4b50      	ldr	r3, [pc, #320]	@ (800455c <HAL_ETH_IRQHandler+0x178>)
 800441c:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Receive complete callback*/
      heth->RxCpltCallback(heth);
#else
      /* Receive complete callback */
      HAL_ETH_RxCpltCallback(heth);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f006 fa40 	bl	800a8a4 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    }
  }

  /* Packet transmitted */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_TS))
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800442c:	695b      	ldr	r3, [r3, #20]
 800442e:	f003 0301 	and.w	r3, r3, #1
 8004432:	2b01      	cmp	r3, #1
 8004434:	d113      	bne.n	800445e <HAL_ETH_IRQHandler+0x7a>
  {
    if (__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMAIER_TIE))
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800443e:	69db      	ldr	r3, [r3, #28]
 8004440:	f003 0301 	and.w	r3, r3, #1
 8004444:	2b01      	cmp	r3, #1
 8004446:	d10a      	bne.n	800445e <HAL_ETH_IRQHandler+0x7a>
    {
      /* Clear the Eth DMA Tx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004450:	461a      	mov	r2, r3
 8004452:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8004456:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Transmit complete callback*/
      heth->TxCpltCallback(heth);
#else
      /* Transfer complete callback */
      HAL_ETH_TxCpltCallback(heth);
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f006 fa33 	bl	800a8c4 <HAL_ETH_TxCpltCallback>
    }
  }


  /* ETH DMA Error */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_AIS))
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004466:	695b      	ldr	r3, [r3, #20]
 8004468:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800446c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004470:	d14c      	bne.n	800450c <HAL_ETH_IRQHandler+0x128>
  {
    if (__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMAIER_AISE))
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800447a:	69db      	ldr	r3, [r3, #28]
 800447c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004480:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004484:	d142      	bne.n	800450c <HAL_ETH_IRQHandler+0x128>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800448c:	f043 0208 	orr.w	r2, r3, #8
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* if fatal bus error occurred */
      if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_FBES))
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800449e:	695b      	ldr	r3, [r3, #20]
 80044a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044a8:	d11a      	bne.n	80044e0 <HAL_ETH_IRQHandler+0xfc>
      {
        /* Get DMA error code  */
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80044b2:	695a      	ldr	r2, [r3, #20]
 80044b4:	4b2a      	ldr	r3, [pc, #168]	@ (8004560 <HAL_ETH_IRQHandler+0x17c>)
 80044b6:	4013      	ands	r3, r2
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

        /* Disable all interrupts */
        __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80044c6:	69db      	ldr	r3, [r3, #28]
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	6812      	ldr	r2, [r2, #0]
 80044cc:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 80044d0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80044d4:	61d3      	str	r3, [r2, #28]

        /* Set HAL state to ERROR */
        heth->gState = HAL_ETH_STATE_ERROR;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	22e0      	movs	r2, #224	@ 0xe0
 80044da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80044de:	e012      	b.n	8004506 <HAL_ETH_IRQHandler+0x122>
      }
      else
      {
        /* Get DMA error status  */
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80044e8:	695a      	ldr	r2, [r3, #20]
 80044ea:	f248 6380 	movw	r3, #34432	@ 0x8680
 80044ee:	4013      	ands	r3, r2
 80044f0:	687a      	ldr	r2, [r7, #4]
 80044f2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                              ETH_DMASR_RBUS | ETH_DMASR_AIS));

        /* Clear the interrupt summary flag */
        __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80044fe:	461a      	mov	r2, r3
 8004500:	f248 6380 	movw	r3, #34432	@ 0x8680
 8004504:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered Error callback*/
      heth->ErrorCallback(heth);
#else
      /* Ethernet DMA Error callback */
      HAL_ETH_ErrorCallback(heth);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f006 f9ec 	bl	800a8e4 <HAL_ETH_ErrorCallback>
    }
  }


  /* ETH PMT IT */
  if (__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_PMT_IT))
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004512:	f003 0308 	and.w	r3, r3, #8
 8004516:	2b08      	cmp	r3, #8
 8004518:	d10e      	bne.n	8004538 <HAL_ETH_IRQHandler+0x154>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004520:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 f81c 	bl	8004568 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2200      	movs	r2, #0
 8004534:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if (__HAL_ETH_WAKEUP_EXTI_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 8004538:	4b0a      	ldr	r3, [pc, #40]	@ (8004564 <HAL_ETH_IRQHandler+0x180>)
 800453a:	695b      	ldr	r3, [r3, #20]
 800453c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004540:	2b00      	cmp	r3, #0
 8004542:	d006      	beq.n	8004552 <HAL_ETH_IRQHandler+0x16e>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8004544:	4b07      	ldr	r3, [pc, #28]	@ (8004564 <HAL_ETH_IRQHandler+0x180>)
 8004546:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800454a:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f000 f815 	bl	800457c <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8004552:	bf00      	nop
 8004554:	3708      	adds	r7, #8
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	00010040 	.word	0x00010040
 8004560:	007e2000 	.word	0x007e2000
 8004564:	40013c00 	.word	0x40013c00

08004568 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8004568:	b480      	push	{r7}
 800456a:	b083      	sub	sp, #12
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8004570:	bf00      	nop
 8004572:	370c      	adds	r7, #12
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr

0800457c <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 800457c:	b480      	push	{r7}
 800457e:	b083      	sub	sp, #12
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8004584:	bf00      	nop
 8004586:	370c      	adds	r7, #12
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr

08004590 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b086      	sub	sp, #24
 8004594:	af00      	add	r7, sp, #0
 8004596:	60f8      	str	r0, [r7, #12]
 8004598:	60b9      	str	r1, [r7, #8]
 800459a:	607a      	str	r2, [r7, #4]
 800459c:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	691b      	ldr	r3, [r3, #16]
 80045a4:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	f003 031c 	and.w	r3, r3, #28
 80045ac:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	02db      	lsls	r3, r3, #11
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	697a      	ldr	r2, [r7, #20]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	019b      	lsls	r3, r3, #6
 80045be:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 80045c2:	697a      	ldr	r2, [r7, #20]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	f023 0302 	bic.w	r3, r3, #2
 80045ce:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	f043 0301 	orr.w	r3, r3, #1
 80045d6:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	697a      	ldr	r2, [r7, #20]
 80045de:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 80045e0:	f7ff f982 	bl	80038e8 <HAL_GetTick>
 80045e4:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80045e6:	e00d      	b.n	8004604 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 80045e8:	f7ff f97e 	bl	80038e8 <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045f6:	d301      	bcc.n	80045fc <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	e010      	b.n	800461e <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	691b      	ldr	r3, [r3, #16]
 8004602:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	f003 0301 	and.w	r3, r3, #1
 800460a:	2b00      	cmp	r3, #0
 800460c:	d1ec      	bne.n	80045e8 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	695b      	ldr	r3, [r3, #20]
 8004614:	b29b      	uxth	r3, r3
 8004616:	461a      	mov	r2, r3
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800461c:	2300      	movs	r3, #0
}
 800461e:	4618      	mov	r0, r3
 8004620:	3718      	adds	r7, #24
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}

08004626 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8004626:	b580      	push	{r7, lr}
 8004628:	b086      	sub	sp, #24
 800462a:	af00      	add	r7, sp, #0
 800462c:	60f8      	str	r0, [r7, #12]
 800462e:	60b9      	str	r1, [r7, #8]
 8004630:	607a      	str	r2, [r7, #4]
 8004632:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	691b      	ldr	r3, [r3, #16]
 800463a:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	f003 031c 	and.w	r3, r3, #28
 8004642:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	02db      	lsls	r3, r3, #11
 8004648:	b29b      	uxth	r3, r3
 800464a:	697a      	ldr	r2, [r7, #20]
 800464c:	4313      	orrs	r3, r2
 800464e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	019b      	lsls	r3, r3, #6
 8004654:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8004658:	697a      	ldr	r2, [r7, #20]
 800465a:	4313      	orrs	r3, r2
 800465c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	f043 0302 	orr.w	r3, r3, #2
 8004664:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	f043 0301 	orr.w	r3, r3, #1
 800466c:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	b29a      	uxth	r2, r3
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	697a      	ldr	r2, [r7, #20]
 800467e:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004680:	f7ff f932 	bl	80038e8 <HAL_GetTick>
 8004684:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004686:	e00d      	b.n	80046a4 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8004688:	f7ff f92e 	bl	80038e8 <HAL_GetTick>
 800468c:	4602      	mov	r2, r0
 800468e:	693b      	ldr	r3, [r7, #16]
 8004690:	1ad3      	subs	r3, r2, r3
 8004692:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004696:	d301      	bcc.n	800469c <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	e009      	b.n	80046b0 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	691b      	ldr	r3, [r3, #16]
 80046a2:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	f003 0301 	and.w	r3, r3, #1
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d1ec      	bne.n	8004688 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 80046ae:	2300      	movs	r3, #0
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	3718      	adds	r7, #24
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d101      	bne.n	80046cc <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e0d9      	b.n	8004880 <HAL_ETH_GetMACConfig+0x1c8>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 0310 	and.w	r3, r3, #16
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	bf14      	ite	ne
 80046da:	2301      	movne	r3, #1
 80046dc:	2300      	moveq	r3, #0
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	461a      	mov	r2, r3
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004700:	2b00      	cmp	r3, #0
 8004702:	bf0c      	ite	eq
 8004704:	2301      	moveq	r3, #1
 8004706:	2300      	movne	r3, #0
 8004708:	b2db      	uxtb	r3, r3
 800470a:	461a      	mov	r2, r3
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 800471c:	2b00      	cmp	r3, #0
 800471e:	bf14      	ite	ne
 8004720:	2301      	movne	r3, #1
 8004722:	2300      	moveq	r3, #0
 8004724:	b2db      	uxtb	r3, r3
 8004726:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004736:	2b00      	cmp	r3, #0
 8004738:	bf0c      	ite	eq
 800473a:	2301      	moveq	r3, #1
 800473c:	2300      	movne	r3, #0
 800473e:	b2db      	uxtb	r3, r3
 8004740:	461a      	mov	r2, r3
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004750:	2b00      	cmp	r3, #0
 8004752:	bf14      	ite	ne
 8004754:	2301      	movne	r3, #1
 8004756:	2300      	moveq	r3, #0
 8004758:	b2db      	uxtb	r3, r3
 800475a:	461a      	mov	r2, r3
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004786:	2b00      	cmp	r3, #0
 8004788:	bf0c      	ite	eq
 800478a:	2301      	moveq	r3, #1
 800478c:	2300      	movne	r3, #0
 800478e:	b2db      	uxtb	r3, r3
 8004790:	461a      	mov	r2, r3
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	bf0c      	ite	eq
 80047a4:	2301      	moveq	r3, #1
 80047a6:	2300      	movne	r3, #0
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	461a      	mov	r2, r3
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	bf14      	ite	ne
 80047be:	2301      	movne	r3, #1
 80047c0:	2300      	moveq	r3, #0
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	461a      	mov	r2, r3
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	bf14      	ite	ne
 80047e6:	2301      	movne	r3, #1
 80047e8:	2300      	moveq	r3, #0
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	461a      	mov	r2, r3
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	711a      	strb	r2, [r3, #4]


  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	699b      	ldr	r3, [r3, #24]
 80047f8:	f003 0302 	and.w	r3, r3, #2
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	bf14      	ite	ne
 8004800:	2301      	movne	r3, #1
 8004802:	2300      	moveq	r3, #0
 8004804:	b2db      	uxtb	r3, r3
 8004806:	461a      	mov	r2, r3
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	699b      	ldr	r3, [r3, #24]
 8004814:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004818:	2b00      	cmp	r3, #0
 800481a:	bf0c      	ite	eq
 800481c:	2301      	moveq	r3, #1
 800481e:	2300      	movne	r3, #0
 8004820:	b2db      	uxtb	r3, r3
 8004822:	461a      	mov	r2, r3
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	699b      	ldr	r3, [r3, #24]
 8004830:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	699b      	ldr	r3, [r3, #24]
 800483e:	0c1b      	lsrs	r3, r3, #16
 8004840:	b29a      	uxth	r2, r3
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	699b      	ldr	r3, [r3, #24]
 800484c:	f003 0304 	and.w	r3, r3, #4
 8004850:	2b00      	cmp	r3, #0
 8004852:	bf14      	ite	ne
 8004854:	2301      	movne	r3, #1
 8004856:	2300      	moveq	r3, #0
 8004858:	b2db      	uxtb	r3, r3
 800485a:	461a      	mov	r2, r3
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	699b      	ldr	r3, [r3, #24]
 8004868:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 800486c:	2b00      	cmp	r3, #0
 800486e:	bf14      	ite	ne
 8004870:	2301      	movne	r3, #1
 8004872:	2300      	moveq	r3, #0
 8004874:	b2db      	uxtb	r3, r3
 8004876:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 800487e:	2300      	movs	r3, #0
}
 8004880:	4618      	mov	r0, r3
 8004882:	370c      	adds	r7, #12
 8004884:	46bd      	mov	sp, r7
 8004886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488a:	4770      	bx	lr

0800488c <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b082      	sub	sp, #8
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d101      	bne.n	80048a0 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 800489c:	2301      	movs	r3, #1
 800489e:	e00b      	b.n	80048b8 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048a6:	2b10      	cmp	r3, #16
 80048a8:	d105      	bne.n	80048b6 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 80048aa:	6839      	ldr	r1, [r7, #0]
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f000 f88f 	bl	80049d0 <ETH_SetMACConfig>

    return HAL_OK;
 80048b2:	2300      	movs	r3, #0
 80048b4:	e000      	b.n	80048b8 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
  }
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	3708      	adds	r7, #8
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}

080048c0 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	691b      	ldr	r3, [r3, #16]
 80048ce:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f023 031c 	bic.w	r3, r3, #28
 80048d6:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80048d8:	f001 ff3c 	bl	8006754 <HAL_RCC_GetHCLKFreq>
 80048dc:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	4a1d      	ldr	r2, [pc, #116]	@ (8004958 <HAL_ETH_SetMDIOClockRange+0x98>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d908      	bls.n	80048f8 <HAL_ETH_SetMDIOClockRange+0x38>
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	4a1c      	ldr	r2, [pc, #112]	@ (800495c <HAL_ETH_SetMDIOClockRange+0x9c>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d804      	bhi.n	80048f8 <HAL_ETH_SetMDIOClockRange+0x38>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	f043 0308 	orr.w	r3, r3, #8
 80048f4:	60fb      	str	r3, [r7, #12]
 80048f6:	e027      	b.n	8004948 <HAL_ETH_SetMDIOClockRange+0x88>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	4a18      	ldr	r2, [pc, #96]	@ (800495c <HAL_ETH_SetMDIOClockRange+0x9c>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d908      	bls.n	8004912 <HAL_ETH_SetMDIOClockRange+0x52>
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	4a17      	ldr	r2, [pc, #92]	@ (8004960 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d204      	bcs.n	8004912 <HAL_ETH_SetMDIOClockRange+0x52>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f043 030c 	orr.w	r3, r3, #12
 800490e:	60fb      	str	r3, [r7, #12]
 8004910:	e01a      	b.n	8004948 <HAL_ETH_SetMDIOClockRange+0x88>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	4a12      	ldr	r2, [pc, #72]	@ (8004960 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d303      	bcc.n	8004922 <HAL_ETH_SetMDIOClockRange+0x62>
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	4a11      	ldr	r2, [pc, #68]	@ (8004964 <HAL_ETH_SetMDIOClockRange+0xa4>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d911      	bls.n	8004946 <HAL_ETH_SetMDIOClockRange+0x86>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	4a0f      	ldr	r2, [pc, #60]	@ (8004964 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d908      	bls.n	800493c <HAL_ETH_SetMDIOClockRange+0x7c>
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	4a0e      	ldr	r2, [pc, #56]	@ (8004968 <HAL_ETH_SetMDIOClockRange+0xa8>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d804      	bhi.n	800493c <HAL_ETH_SetMDIOClockRange+0x7c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f043 0304 	orr.w	r3, r3, #4
 8004938:	60fb      	str	r3, [r7, #12]
 800493a:	e005      	b.n	8004948 <HAL_ETH_SetMDIOClockRange+0x88>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000))*/
  {
    /* CSR Clock Range between 150-183 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f043 0310 	orr.w	r3, r3, #16
 8004942:	60fb      	str	r3, [r7, #12]
 8004944:	e000      	b.n	8004948 <HAL_ETH_SetMDIOClockRange+0x88>
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8004946:	bf00      	nop
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68fa      	ldr	r2, [r7, #12]
 800494e:	611a      	str	r2, [r3, #16]
}
 8004950:	bf00      	nop
 8004952:	3710      	adds	r7, #16
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}
 8004958:	01312cff 	.word	0x01312cff
 800495c:	02160ebf 	.word	0x02160ebf
 8004960:	03938700 	.word	0x03938700
 8004964:	05f5e0ff 	.word	0x05f5e0ff
 8004968:	08f0d17f 	.word	0x08f0d17f

0800496c <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(ETH_HandleTypeDef *heth)
{
 800496c:	b480      	push	{r7}
 800496e:	b083      	sub	sp, #12
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 800497a:	4618      	mov	r0, r3
 800497c:	370c      	adds	r7, #12
 800497e:	46bd      	mov	sp, r7
 8004980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004984:	4770      	bx	lr

08004986 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8004986:	b580      	push	{r7, lr}
 8004988:	b084      	sub	sp, #16
 800498a:	af00      	add	r7, sp, #0
 800498c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800498e:	2300      	movs	r3, #0
 8004990:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800499a:	699b      	ldr	r3, [r3, #24]
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	6812      	ldr	r2, [r2, #0]
 80049a0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80049a4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80049a8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049b2:	699b      	ldr	r3, [r3, #24]
 80049b4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80049b6:	2001      	movs	r0, #1
 80049b8:	f7fe ffa2 	bl	8003900 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80049c6:	6193      	str	r3, [r2, #24]
}
 80049c8:	bf00      	nop
 80049ca:	3710      	adds	r7, #16
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b084      	sub	sp, #16
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	4b51      	ldr	r3, [pc, #324]	@ (8004b2c <ETH_SetMACConfig+0x15c>)
 80049e6:	4013      	ands	r3, r2
 80049e8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	7c1b      	ldrb	r3, [r3, #16]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d102      	bne.n	80049f8 <ETH_SetMACConfig+0x28>
 80049f2:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80049f6:	e000      	b.n	80049fa <ETH_SetMACConfig+0x2a>
 80049f8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	7c5b      	ldrb	r3, [r3, #17]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d102      	bne.n	8004a08 <ETH_SetMACConfig+0x38>
 8004a02:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004a06:	e000      	b.n	8004a0a <ETH_SetMACConfig+0x3a>
 8004a08:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004a0a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004a10:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	7fdb      	ldrb	r3, [r3, #31]
 8004a16:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8004a18:	431a      	orrs	r2, r3
                        macconf->Speed |
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8004a1e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004a20:	683a      	ldr	r2, [r7, #0]
 8004a22:	7f92      	ldrb	r2, [r2, #30]
 8004a24:	2a00      	cmp	r2, #0
 8004a26:	d102      	bne.n	8004a2e <ETH_SetMACConfig+0x5e>
 8004a28:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004a2c:	e000      	b.n	8004a30 <ETH_SetMACConfig+0x60>
 8004a2e:	2200      	movs	r2, #0
                        macconf->Speed |
 8004a30:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	7f1b      	ldrb	r3, [r3, #28]
 8004a36:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004a38:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8004a3e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	791b      	ldrb	r3, [r3, #4]
 8004a44:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8004a46:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004a48:	683a      	ldr	r2, [r7, #0]
 8004a4a:	f892 2020 	ldrb.w	r2, [r2, #32]
 8004a4e:	2a00      	cmp	r2, #0
 8004a50:	d102      	bne.n	8004a58 <ETH_SetMACConfig+0x88>
 8004a52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a56:	e000      	b.n	8004a5a <ETH_SetMACConfig+0x8a>
 8004a58:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004a5a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	7bdb      	ldrb	r3, [r3, #15]
 8004a60:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004a62:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004a68:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a70:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004a72:	4313      	orrs	r3, r2
 8004a74:	68fa      	ldr	r2, [r7, #12]
 8004a76:	4313      	orrs	r3, r2
 8004a78:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	68fa      	ldr	r2, [r7, #12]
 8004a80:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004a8a:	2001      	movs	r0, #1
 8004a8c:	f7fe ff38 	bl	8003900 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	68fa      	ldr	r2, [r7, #12]
 8004a96:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	699b      	ldr	r3, [r3, #24]
 8004a9e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8004aa0:	68fa      	ldr	r2, [r7, #12]
 8004aa2:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004aae:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8004ab0:	683a      	ldr	r2, [r7, #0]
 8004ab2:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8004ab6:	2a00      	cmp	r2, #0
 8004ab8:	d101      	bne.n	8004abe <ETH_SetMACConfig+0xee>
 8004aba:	2280      	movs	r2, #128	@ 0x80
 8004abc:	e000      	b.n	8004ac0 <ETH_SetMACConfig+0xf0>
 8004abe:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004ac0:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8004ac6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8004ac8:	683a      	ldr	r2, [r7, #0]
 8004aca:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8004ace:	2a01      	cmp	r2, #1
 8004ad0:	d101      	bne.n	8004ad6 <ETH_SetMACConfig+0x106>
 8004ad2:	2208      	movs	r2, #8
 8004ad4:	e000      	b.n	8004ad8 <ETH_SetMACConfig+0x108>
 8004ad6:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8004ad8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8004ada:	683a      	ldr	r2, [r7, #0]
 8004adc:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8004ae0:	2a01      	cmp	r2, #1
 8004ae2:	d101      	bne.n	8004ae8 <ETH_SetMACConfig+0x118>
 8004ae4:	2204      	movs	r2, #4
 8004ae6:	e000      	b.n	8004aea <ETH_SetMACConfig+0x11a>
 8004ae8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8004aea:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8004aec:	683a      	ldr	r2, [r7, #0]
 8004aee:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8004af2:	2a01      	cmp	r2, #1
 8004af4:	d101      	bne.n	8004afa <ETH_SetMACConfig+0x12a>
 8004af6:	2202      	movs	r2, #2
 8004af8:	e000      	b.n	8004afc <ETH_SetMACConfig+0x12c>
 8004afa:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004afc:	4313      	orrs	r3, r2
 8004afe:	68fa      	ldr	r2, [r7, #12]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	68fa      	ldr	r2, [r7, #12]
 8004b0a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004b14:	2001      	movs	r0, #1
 8004b16:	f7fe fef3 	bl	8003900 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	68fa      	ldr	r2, [r7, #12]
 8004b20:	619a      	str	r2, [r3, #24]
}
 8004b22:	bf00      	nop
 8004b24:	3710      	adds	r7, #16
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}
 8004b2a:	bf00      	nop
 8004b2c:	ff20810f 	.word	0xff20810f

08004b30 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b084      	sub	sp, #16
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b42:	699b      	ldr	r3, [r3, #24]
 8004b44:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8004b46:	68fa      	ldr	r2, [r7, #12]
 8004b48:	4b3d      	ldr	r3, [pc, #244]	@ (8004c40 <ETH_SetDMAConfig+0x110>)
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	7b1b      	ldrb	r3, [r3, #12]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d102      	bne.n	8004b5c <ETH_SetDMAConfig+0x2c>
 8004b56:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004b5a:	e000      	b.n	8004b5e <ETH_SetDMAConfig+0x2e>
 8004b5c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	7b5b      	ldrb	r3, [r3, #13]
 8004b62:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004b64:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8004b66:	683a      	ldr	r2, [r7, #0]
 8004b68:	7f52      	ldrb	r2, [r2, #29]
 8004b6a:	2a00      	cmp	r2, #0
 8004b6c:	d102      	bne.n	8004b74 <ETH_SetDMAConfig+0x44>
 8004b6e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004b72:	e000      	b.n	8004b76 <ETH_SetDMAConfig+0x46>
 8004b74:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8004b76:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	7b9b      	ldrb	r3, [r3, #14]
 8004b7c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8004b7e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004b84:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	7f1b      	ldrb	r3, [r3, #28]
 8004b8a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8004b8c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	7f9b      	ldrb	r3, [r3, #30]
 8004b92:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8004b94:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8004b9a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004ba2:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	68fa      	ldr	r2, [r7, #12]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004bb4:	461a      	mov	r2, r3
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004bc2:	699b      	ldr	r3, [r3, #24]
 8004bc4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004bc6:	2001      	movs	r0, #1
 8004bc8:	f7fe fe9a 	bl	8003900 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	791b      	ldrb	r3, [r3, #4]
 8004bde:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004be4:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8004bea:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8004bf0:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004bf8:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8004bfa:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c00:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8004c02:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8004c08:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	6812      	ldr	r2, [r2, #0]
 8004c0e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004c12:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004c16:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004c24:	2001      	movs	r0, #1
 8004c26:	f7fe fe6b 	bl	8003900 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004c32:	461a      	mov	r2, r3
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6013      	str	r3, [r2, #0]
}
 8004c38:	bf00      	nop
 8004c3a:	3710      	adds	r7, #16
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}
 8004c40:	f8de3f23 	.word	0xf8de3f23

08004c44 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b0a6      	sub	sp, #152	@ 0x98
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8004c52:	2301      	movs	r3, #1
 8004c54:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8004c62:	2301      	movs	r3, #1
 8004c64:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8004c74:	2300      	movs	r3, #0
 8004c76:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8004c80:	2300      	movs	r3, #0
 8004c82:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8004c84:	2300      	movs	r3, #0
 8004c86:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8004c94:	2300      	movs	r3, #0
 8004c96:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8004ca6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004caa:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8004cac:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004cb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8004cb8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004cbc:	4619      	mov	r1, r3
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f7ff fe86 	bl	80049d0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8004cda:	2300      	movs	r3, #0
 8004cdc:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8004cea:	2301      	movs	r3, #1
 8004cec:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8004cf4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004cf8:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8004cfa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004cfe:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8004d00:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004d04:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8004d06:	2301      	movs	r3, #1
 8004d08:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8004d10:	2300      	movs	r3, #0
 8004d12:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8004d14:	f107 0308 	add.w	r3, r7, #8
 8004d18:	4619      	mov	r1, r3
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f7ff ff08 	bl	8004b30 <ETH_SetDMAConfig>
}
 8004d20:	bf00      	nop
 8004d22:	3798      	adds	r7, #152	@ 0x98
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}

08004d28 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b087      	sub	sp, #28
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	60f8      	str	r0, [r7, #12]
 8004d30:	60b9      	str	r1, [r7, #8]
 8004d32:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	3305      	adds	r3, #5
 8004d38:	781b      	ldrb	r3, [r3, #0]
 8004d3a:	021b      	lsls	r3, r3, #8
 8004d3c:	687a      	ldr	r2, [r7, #4]
 8004d3e:	3204      	adds	r2, #4
 8004d40:	7812      	ldrb	r2, [r2, #0]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8004d46:	68ba      	ldr	r2, [r7, #8]
 8004d48:	4b11      	ldr	r3, [pc, #68]	@ (8004d90 <ETH_MACAddressConfig+0x68>)
 8004d4a:	4413      	add	r3, r2
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	3303      	adds	r3, #3
 8004d56:	781b      	ldrb	r3, [r3, #0]
 8004d58:	061a      	lsls	r2, r3, #24
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	3302      	adds	r3, #2
 8004d5e:	781b      	ldrb	r3, [r3, #0]
 8004d60:	041b      	lsls	r3, r3, #16
 8004d62:	431a      	orrs	r2, r3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	3301      	adds	r3, #1
 8004d68:	781b      	ldrb	r3, [r3, #0]
 8004d6a:	021b      	lsls	r3, r3, #8
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	687a      	ldr	r2, [r7, #4]
 8004d70:	7812      	ldrb	r2, [r2, #0]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8004d76:	68ba      	ldr	r2, [r7, #8]
 8004d78:	4b06      	ldr	r3, [pc, #24]	@ (8004d94 <ETH_MACAddressConfig+0x6c>)
 8004d7a:	4413      	add	r3, r2
 8004d7c:	461a      	mov	r2, r3
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	6013      	str	r3, [r2, #0]
}
 8004d82:	bf00      	nop
 8004d84:	371c      	adds	r7, #28
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr
 8004d8e:	bf00      	nop
 8004d90:	40028040 	.word	0x40028040
 8004d94:	40028044 	.word	0x40028044

08004d98 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b085      	sub	sp, #20
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004da0:	2300      	movs	r3, #0
 8004da2:	60fb      	str	r3, [r7, #12]
 8004da4:	e03e      	b.n	8004e24 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	68d9      	ldr	r1, [r3, #12]
 8004daa:	68fa      	ldr	r2, [r7, #12]
 8004dac:	4613      	mov	r3, r2
 8004dae:	009b      	lsls	r3, r3, #2
 8004db0:	4413      	add	r3, r2
 8004db2:	00db      	lsls	r3, r3, #3
 8004db4:	440b      	add	r3, r1
 8004db6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004dd0:	68b9      	ldr	r1, [r7, #8]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	68fa      	ldr	r2, [r7, #12]
 8004dd6:	3206      	adds	r2, #6
 8004dd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2b02      	cmp	r3, #2
 8004dec:	d80c      	bhi.n	8004e08 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	68d9      	ldr	r1, [r3, #12]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	1c5a      	adds	r2, r3, #1
 8004df6:	4613      	mov	r3, r2
 8004df8:	009b      	lsls	r3, r3, #2
 8004dfa:	4413      	add	r3, r2
 8004dfc:	00db      	lsls	r3, r3, #3
 8004dfe:	440b      	add	r3, r1
 8004e00:	461a      	mov	r2, r3
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	60da      	str	r2, [r3, #12]
 8004e06:	e004      	b.n	8004e12 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	3301      	adds	r3, #1
 8004e22:	60fb      	str	r3, [r7, #12]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2b03      	cmp	r3, #3
 8004e28:	d9bd      	bls.n	8004da6 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	68da      	ldr	r2, [r3, #12]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e3c:	611a      	str	r2, [r3, #16]
}
 8004e3e:	bf00      	nop
 8004e40:	3714      	adds	r7, #20
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr

08004e4a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8004e4a:	b480      	push	{r7}
 8004e4c:	b085      	sub	sp, #20
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004e52:	2300      	movs	r3, #0
 8004e54:	60fb      	str	r3, [r7, #12]
 8004e56:	e046      	b.n	8004ee6 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6919      	ldr	r1, [r3, #16]
 8004e5c:	68fa      	ldr	r2, [r7, #12]
 8004e5e:	4613      	mov	r3, r2
 8004e60:	009b      	lsls	r3, r3, #2
 8004e62:	4413      	add	r3, r2
 8004e64:	00db      	lsls	r3, r3, #3
 8004e66:	440b      	add	r3, r1
 8004e68:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	2200      	movs	r2, #0
 8004e74:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	2200      	movs	r2, #0
 8004e86:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004e94:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	f244 52f8 	movw	r2, #17912	@ 0x45f8
 8004e9c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8004eaa:	68b9      	ldr	r1, [r7, #8]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	68fa      	ldr	r2, [r7, #12]
 8004eb0:	3212      	adds	r2, #18
 8004eb2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2b02      	cmp	r3, #2
 8004eba:	d80c      	bhi.n	8004ed6 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6919      	ldr	r1, [r3, #16]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	1c5a      	adds	r2, r3, #1
 8004ec4:	4613      	mov	r3, r2
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	4413      	add	r3, r2
 8004eca:	00db      	lsls	r3, r3, #3
 8004ecc:	440b      	add	r3, r1
 8004ece:	461a      	mov	r2, r3
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	60da      	str	r2, [r3, #12]
 8004ed4:	e004      	b.n	8004ee0 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	691b      	ldr	r3, [r3, #16]
 8004eda:	461a      	mov	r2, r3
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	3301      	adds	r3, #1
 8004ee4:	60fb      	str	r3, [r7, #12]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2b03      	cmp	r3, #3
 8004eea:	d9b5      	bls.n	8004e58 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2200      	movs	r2, #0
 8004efc:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2200      	movs	r2, #0
 8004f02:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2200      	movs	r2, #0
 8004f08:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	691a      	ldr	r2, [r3, #16]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f16:	60da      	str	r2, [r3, #12]
}
 8004f18:	bf00      	nop
 8004f1a:	3714      	adds	r7, #20
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr

08004f24 <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b08d      	sub	sp, #52	@ 0x34
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	60f8      	str	r0, [r7, #12]
 8004f2c:	60b9      	str	r1, [r7, #8]
 8004f2e:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	3318      	adds	r3, #24
 8004f34:	617b      	str	r3, [r7, #20]
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	691b      	ldr	r3, [r3, #16]
 8004f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	691b      	ldr	r3, [r3, #16]
 8004f40:	613b      	str	r3, [r7, #16]
  uint32_t idx;
  uint32_t descnbr = 0;
 8004f42:	2300      	movs	r3, #0
 8004f44:	627b      	str	r3, [r7, #36]	@ 0x24
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f4e:	623b      	str	r3, [r7, #32]

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	61fb      	str	r3, [r7, #28]
  uint32_t           bd_count = 0;
 8004f56:	2300      	movs	r3, #0
 8004f58:	61bb      	str	r3, [r7, #24]

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8004f5a:	6a3b      	ldr	r3, [r7, #32]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004f62:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004f66:	d007      	beq.n	8004f78 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8004f68:	697a      	ldr	r2, [r7, #20]
 8004f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f6c:	3304      	adds	r3, #4
 8004f6e:	009b      	lsls	r3, r3, #2
 8004f70:	4413      	add	r3, r2
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d001      	beq.n	8004f7c <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8004f78:	2302      	movs	r3, #2
 8004f7a:	e0ff      	b.n	800517c <ETH_Prepare_Tx_Descriptors+0x258>
  }


  descnbr += 1U;
 8004f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7e:	3301      	adds	r3, #1
 8004f80:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8004f82:	69fb      	ldr	r3, [r7, #28]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	461a      	mov	r2, r3
 8004f88:	6a3b      	ldr	r3, [r7, #32]
 8004f8a:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8004f8c:	6a3b      	ldr	r3, [r7, #32]
 8004f8e:	685a      	ldr	r2, [r3, #4]
 8004f90:	4b7d      	ldr	r3, [pc, #500]	@ (8005188 <ETH_Prepare_Tx_Descriptors+0x264>)
 8004f92:	4013      	ands	r3, r2
 8004f94:	69fa      	ldr	r2, [r7, #28]
 8004f96:	6852      	ldr	r2, [r2, #4]
 8004f98:	431a      	orrs	r2, r3
 8004f9a:	6a3b      	ldr	r3, [r7, #32]
 8004f9c:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 0301 	and.w	r3, r3, #1
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d008      	beq.n	8004fbc <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8004faa:	6a3b      	ldr	r3, [r7, #32]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	695b      	ldr	r3, [r3, #20]
 8004fb6:	431a      	orrs	r2, r3
 8004fb8:	6a3b      	ldr	r3, [r7, #32]
 8004fba:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f003 0320 	and.w	r3, r3, #32
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d008      	beq.n	8004fda <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8004fc8:	6a3b      	ldr	r3, [r7, #32]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	691b      	ldr	r3, [r3, #16]
 8004fd4:	431a      	orrs	r2, r3
 8004fd6:	6a3b      	ldr	r3, [r7, #32]
 8004fd8:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 0304 	and.w	r3, r3, #4
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d005      	beq.n	8004ff2 <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8004fe6:	6a3b      	ldr	r3, [r7, #32]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004fee:	6a3b      	ldr	r3, [r7, #32]
 8004ff0:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8004ff2:	6a3b      	ldr	r3, [r7, #32]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004ffa:	6a3b      	ldr	r3, [r7, #32]
 8004ffc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
 8004ffe:	f3bf 8f5f 	dmb	sy
}
 8005002:	bf00      	nop

  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005004:	6a3b      	ldr	r3, [r7, #32]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800500c:	6a3b      	ldr	r3, [r7, #32]
 800500e:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8005010:	e082      	b.n	8005118 <ETH_Prepare_Tx_Descriptors+0x1f4>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8005012:	6a3b      	ldr	r3, [r7, #32]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800501a:	6a3b      	ldr	r3, [r7, #32]
 800501c:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d006      	beq.n	8005032 <ETH_Prepare_Tx_Descriptors+0x10e>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005024:	6a3b      	ldr	r3, [r7, #32]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800502c:	6a3b      	ldr	r3, [r7, #32]
 800502e:	601a      	str	r2, [r3, #0]
 8005030:	e005      	b.n	800503e <ETH_Prepare_Tx_Descriptors+0x11a>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005032:	6a3b      	ldr	r3, [r7, #32]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800503a:	6a3b      	ldr	r3, [r7, #32]
 800503c:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 800503e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005040:	3301      	adds	r3, #1
 8005042:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005046:	2b03      	cmp	r3, #3
 8005048:	d902      	bls.n	8005050 <ETH_Prepare_Tx_Descriptors+0x12c>
 800504a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800504c:	3b04      	subs	r3, #4
 800504e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005054:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005058:	623b      	str	r3, [r7, #32]

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 800505a:	6a3b      	ldr	r3, [r7, #32]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005062:	6a3b      	ldr	r3, [r7, #32]
 8005064:	601a      	str	r2, [r3, #0]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8005066:	6a3b      	ldr	r3, [r7, #32]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800506e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005072:	d007      	beq.n	8005084 <ETH_Prepare_Tx_Descriptors+0x160>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8005074:	697a      	ldr	r2, [r7, #20]
 8005076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005078:	3304      	adds	r3, #4
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	4413      	add	r3, r2
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d029      	beq.n	80050d8 <ETH_Prepare_Tx_Descriptors+0x1b4>
    {
      descidx = firstdescidx;
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	62fb      	str	r3, [r7, #44]	@ 0x2c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800508c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005090:	623b      	str	r3, [r7, #32]

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8005092:	2300      	movs	r3, #0
 8005094:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005096:	e019      	b.n	80050cc <ETH_Prepare_Tx_Descriptors+0x1a8>
  __ASM volatile ("dmb 0xF":::"memory");
 8005098:	f3bf 8f5f 	dmb	sy
}
 800509c:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 800509e:	6a3b      	ldr	r3, [r7, #32]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80050a6:	6a3b      	ldr	r3, [r7, #32]
 80050a8:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 80050aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050ac:	3301      	adds	r3, #1
 80050ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050b2:	2b03      	cmp	r3, #3
 80050b4:	d902      	bls.n	80050bc <ETH_Prepare_Tx_Descriptors+0x198>
 80050b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050b8:	3b04      	subs	r3, #4
 80050ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050c4:	623b      	str	r3, [r7, #32]
      for (idx = 0; idx < descnbr; idx ++)
 80050c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050c8:	3301      	adds	r3, #1
 80050ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80050cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d3e1      	bcc.n	8005098 <ETH_Prepare_Tx_Descriptors+0x174>
      }

      return HAL_ETH_ERROR_BUSY;
 80050d4:	2302      	movs	r3, #2
 80050d6:	e051      	b.n	800517c <ETH_Prepare_Tx_Descriptors+0x258>
    }

    descnbr += 1U;
 80050d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050da:	3301      	adds	r3, #1
 80050dc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 80050de:	69fb      	ldr	r3, [r7, #28]
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	61fb      	str	r3, [r7, #28]

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 80050e4:	69fb      	ldr	r3, [r7, #28]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	461a      	mov	r2, r3
 80050ea:	6a3b      	ldr	r3, [r7, #32]
 80050ec:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 80050ee:	6a3b      	ldr	r3, [r7, #32]
 80050f0:	685a      	ldr	r2, [r3, #4]
 80050f2:	4b25      	ldr	r3, [pc, #148]	@ (8005188 <ETH_Prepare_Tx_Descriptors+0x264>)
 80050f4:	4013      	ands	r3, r2
 80050f6:	69fa      	ldr	r2, [r7, #28]
 80050f8:	6852      	ldr	r2, [r2, #4]
 80050fa:	431a      	orrs	r2, r3
 80050fc:	6a3b      	ldr	r3, [r7, #32]
 80050fe:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8005100:	69bb      	ldr	r3, [r7, #24]
 8005102:	3301      	adds	r3, #1
 8005104:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("dmb 0xF":::"memory");
 8005106:	f3bf 8f5f 	dmb	sy
}
 800510a:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 800510c:	6a3b      	ldr	r3, [r7, #32]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005114:	6a3b      	ldr	r3, [r7, #32]
 8005116:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8005118:	69fb      	ldr	r3, [r7, #28]
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	2b00      	cmp	r3, #0
 800511e:	f47f af78 	bne.w	8005012 <ETH_Prepare_Tx_Descriptors+0xee>
  }

  if (ItMode != ((uint32_t)RESET))
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d006      	beq.n	8005136 <ETH_Prepare_Tx_Descriptors+0x212>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005128:	6a3b      	ldr	r3, [r7, #32]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005130:	6a3b      	ldr	r3, [r7, #32]
 8005132:	601a      	str	r2, [r3, #0]
 8005134:	e005      	b.n	8005142 <ETH_Prepare_Tx_Descriptors+0x21e>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005136:	6a3b      	ldr	r3, [r7, #32]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800513e:	6a3b      	ldr	r3, [r7, #32]
 8005140:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8005142:	6a3b      	ldr	r3, [r7, #32]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800514a:	6a3b      	ldr	r3, [r7, #32]
 800514c:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005152:	6979      	ldr	r1, [r7, #20]
 8005154:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005156:	3304      	adds	r3, #4
 8005158:	009b      	lsls	r3, r3, #2
 800515a:	440b      	add	r3, r1
 800515c:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005162:	611a      	str	r2, [r3, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8005164:	b672      	cpsid	i
}
 8005166:	bf00      	nop

  /* disable the interrupt */
  __disable_irq();

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800516c:	69bb      	ldr	r3, [r7, #24]
 800516e:	4413      	add	r3, r2
 8005170:	1c5a      	adds	r2, r3, #1
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	629a      	str	r2, [r3, #40]	@ 0x28
  __ASM volatile ("cpsie i" : : : "memory");
 8005176:	b662      	cpsie	i
}
 8005178:	bf00      	nop
  /* Enable interrupts back */
  __enable_irq();


  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 800517a:	2300      	movs	r3, #0
}
 800517c:	4618      	mov	r0, r3
 800517e:	3734      	adds	r7, #52	@ 0x34
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr
 8005188:	ffffe000 	.word	0xffffe000

0800518c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800518c:	b480      	push	{r7}
 800518e:	b089      	sub	sp, #36	@ 0x24
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005196:	2300      	movs	r3, #0
 8005198:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800519a:	2300      	movs	r3, #0
 800519c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800519e:	2300      	movs	r3, #0
 80051a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80051a2:	2300      	movs	r3, #0
 80051a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80051a6:	2300      	movs	r3, #0
 80051a8:	61fb      	str	r3, [r7, #28]
 80051aa:	e175      	b.n	8005498 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80051ac:	2201      	movs	r2, #1
 80051ae:	69fb      	ldr	r3, [r7, #28]
 80051b0:	fa02 f303 	lsl.w	r3, r2, r3
 80051b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	697a      	ldr	r2, [r7, #20]
 80051bc:	4013      	ands	r3, r2
 80051be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80051c0:	693a      	ldr	r2, [r7, #16]
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	f040 8164 	bne.w	8005492 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	f003 0303 	and.w	r3, r3, #3
 80051d2:	2b01      	cmp	r3, #1
 80051d4:	d005      	beq.n	80051e2 <HAL_GPIO_Init+0x56>
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	f003 0303 	and.w	r3, r3, #3
 80051de:	2b02      	cmp	r3, #2
 80051e0:	d130      	bne.n	8005244 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80051e8:	69fb      	ldr	r3, [r7, #28]
 80051ea:	005b      	lsls	r3, r3, #1
 80051ec:	2203      	movs	r2, #3
 80051ee:	fa02 f303 	lsl.w	r3, r2, r3
 80051f2:	43db      	mvns	r3, r3
 80051f4:	69ba      	ldr	r2, [r7, #24]
 80051f6:	4013      	ands	r3, r2
 80051f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	68da      	ldr	r2, [r3, #12]
 80051fe:	69fb      	ldr	r3, [r7, #28]
 8005200:	005b      	lsls	r3, r3, #1
 8005202:	fa02 f303 	lsl.w	r3, r2, r3
 8005206:	69ba      	ldr	r2, [r7, #24]
 8005208:	4313      	orrs	r3, r2
 800520a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	69ba      	ldr	r2, [r7, #24]
 8005210:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005218:	2201      	movs	r2, #1
 800521a:	69fb      	ldr	r3, [r7, #28]
 800521c:	fa02 f303 	lsl.w	r3, r2, r3
 8005220:	43db      	mvns	r3, r3
 8005222:	69ba      	ldr	r2, [r7, #24]
 8005224:	4013      	ands	r3, r2
 8005226:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	091b      	lsrs	r3, r3, #4
 800522e:	f003 0201 	and.w	r2, r3, #1
 8005232:	69fb      	ldr	r3, [r7, #28]
 8005234:	fa02 f303 	lsl.w	r3, r2, r3
 8005238:	69ba      	ldr	r2, [r7, #24]
 800523a:	4313      	orrs	r3, r2
 800523c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	69ba      	ldr	r2, [r7, #24]
 8005242:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	f003 0303 	and.w	r3, r3, #3
 800524c:	2b03      	cmp	r3, #3
 800524e:	d017      	beq.n	8005280 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005256:	69fb      	ldr	r3, [r7, #28]
 8005258:	005b      	lsls	r3, r3, #1
 800525a:	2203      	movs	r2, #3
 800525c:	fa02 f303 	lsl.w	r3, r2, r3
 8005260:	43db      	mvns	r3, r3
 8005262:	69ba      	ldr	r2, [r7, #24]
 8005264:	4013      	ands	r3, r2
 8005266:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	689a      	ldr	r2, [r3, #8]
 800526c:	69fb      	ldr	r3, [r7, #28]
 800526e:	005b      	lsls	r3, r3, #1
 8005270:	fa02 f303 	lsl.w	r3, r2, r3
 8005274:	69ba      	ldr	r2, [r7, #24]
 8005276:	4313      	orrs	r3, r2
 8005278:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	69ba      	ldr	r2, [r7, #24]
 800527e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	f003 0303 	and.w	r3, r3, #3
 8005288:	2b02      	cmp	r3, #2
 800528a:	d123      	bne.n	80052d4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800528c:	69fb      	ldr	r3, [r7, #28]
 800528e:	08da      	lsrs	r2, r3, #3
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	3208      	adds	r2, #8
 8005294:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005298:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800529a:	69fb      	ldr	r3, [r7, #28]
 800529c:	f003 0307 	and.w	r3, r3, #7
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	220f      	movs	r2, #15
 80052a4:	fa02 f303 	lsl.w	r3, r2, r3
 80052a8:	43db      	mvns	r3, r3
 80052aa:	69ba      	ldr	r2, [r7, #24]
 80052ac:	4013      	ands	r3, r2
 80052ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	691a      	ldr	r2, [r3, #16]
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	f003 0307 	and.w	r3, r3, #7
 80052ba:	009b      	lsls	r3, r3, #2
 80052bc:	fa02 f303 	lsl.w	r3, r2, r3
 80052c0:	69ba      	ldr	r2, [r7, #24]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80052c6:	69fb      	ldr	r3, [r7, #28]
 80052c8:	08da      	lsrs	r2, r3, #3
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	3208      	adds	r2, #8
 80052ce:	69b9      	ldr	r1, [r7, #24]
 80052d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	005b      	lsls	r3, r3, #1
 80052de:	2203      	movs	r2, #3
 80052e0:	fa02 f303 	lsl.w	r3, r2, r3
 80052e4:	43db      	mvns	r3, r3
 80052e6:	69ba      	ldr	r2, [r7, #24]
 80052e8:	4013      	ands	r3, r2
 80052ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	f003 0203 	and.w	r2, r3, #3
 80052f4:	69fb      	ldr	r3, [r7, #28]
 80052f6:	005b      	lsls	r3, r3, #1
 80052f8:	fa02 f303 	lsl.w	r3, r2, r3
 80052fc:	69ba      	ldr	r2, [r7, #24]
 80052fe:	4313      	orrs	r3, r2
 8005300:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	69ba      	ldr	r2, [r7, #24]
 8005306:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005310:	2b00      	cmp	r3, #0
 8005312:	f000 80be 	beq.w	8005492 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005316:	4b66      	ldr	r3, [pc, #408]	@ (80054b0 <HAL_GPIO_Init+0x324>)
 8005318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800531a:	4a65      	ldr	r2, [pc, #404]	@ (80054b0 <HAL_GPIO_Init+0x324>)
 800531c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005320:	6453      	str	r3, [r2, #68]	@ 0x44
 8005322:	4b63      	ldr	r3, [pc, #396]	@ (80054b0 <HAL_GPIO_Init+0x324>)
 8005324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005326:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800532a:	60fb      	str	r3, [r7, #12]
 800532c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800532e:	4a61      	ldr	r2, [pc, #388]	@ (80054b4 <HAL_GPIO_Init+0x328>)
 8005330:	69fb      	ldr	r3, [r7, #28]
 8005332:	089b      	lsrs	r3, r3, #2
 8005334:	3302      	adds	r3, #2
 8005336:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800533a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	f003 0303 	and.w	r3, r3, #3
 8005342:	009b      	lsls	r3, r3, #2
 8005344:	220f      	movs	r2, #15
 8005346:	fa02 f303 	lsl.w	r3, r2, r3
 800534a:	43db      	mvns	r3, r3
 800534c:	69ba      	ldr	r2, [r7, #24]
 800534e:	4013      	ands	r3, r2
 8005350:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	4a58      	ldr	r2, [pc, #352]	@ (80054b8 <HAL_GPIO_Init+0x32c>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d037      	beq.n	80053ca <HAL_GPIO_Init+0x23e>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	4a57      	ldr	r2, [pc, #348]	@ (80054bc <HAL_GPIO_Init+0x330>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d031      	beq.n	80053c6 <HAL_GPIO_Init+0x23a>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	4a56      	ldr	r2, [pc, #344]	@ (80054c0 <HAL_GPIO_Init+0x334>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d02b      	beq.n	80053c2 <HAL_GPIO_Init+0x236>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4a55      	ldr	r2, [pc, #340]	@ (80054c4 <HAL_GPIO_Init+0x338>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d025      	beq.n	80053be <HAL_GPIO_Init+0x232>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a54      	ldr	r2, [pc, #336]	@ (80054c8 <HAL_GPIO_Init+0x33c>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d01f      	beq.n	80053ba <HAL_GPIO_Init+0x22e>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4a53      	ldr	r2, [pc, #332]	@ (80054cc <HAL_GPIO_Init+0x340>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d019      	beq.n	80053b6 <HAL_GPIO_Init+0x22a>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a52      	ldr	r2, [pc, #328]	@ (80054d0 <HAL_GPIO_Init+0x344>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d013      	beq.n	80053b2 <HAL_GPIO_Init+0x226>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a51      	ldr	r2, [pc, #324]	@ (80054d4 <HAL_GPIO_Init+0x348>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d00d      	beq.n	80053ae <HAL_GPIO_Init+0x222>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4a50      	ldr	r2, [pc, #320]	@ (80054d8 <HAL_GPIO_Init+0x34c>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d007      	beq.n	80053aa <HAL_GPIO_Init+0x21e>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4a4f      	ldr	r2, [pc, #316]	@ (80054dc <HAL_GPIO_Init+0x350>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d101      	bne.n	80053a6 <HAL_GPIO_Init+0x21a>
 80053a2:	2309      	movs	r3, #9
 80053a4:	e012      	b.n	80053cc <HAL_GPIO_Init+0x240>
 80053a6:	230a      	movs	r3, #10
 80053a8:	e010      	b.n	80053cc <HAL_GPIO_Init+0x240>
 80053aa:	2308      	movs	r3, #8
 80053ac:	e00e      	b.n	80053cc <HAL_GPIO_Init+0x240>
 80053ae:	2307      	movs	r3, #7
 80053b0:	e00c      	b.n	80053cc <HAL_GPIO_Init+0x240>
 80053b2:	2306      	movs	r3, #6
 80053b4:	e00a      	b.n	80053cc <HAL_GPIO_Init+0x240>
 80053b6:	2305      	movs	r3, #5
 80053b8:	e008      	b.n	80053cc <HAL_GPIO_Init+0x240>
 80053ba:	2304      	movs	r3, #4
 80053bc:	e006      	b.n	80053cc <HAL_GPIO_Init+0x240>
 80053be:	2303      	movs	r3, #3
 80053c0:	e004      	b.n	80053cc <HAL_GPIO_Init+0x240>
 80053c2:	2302      	movs	r3, #2
 80053c4:	e002      	b.n	80053cc <HAL_GPIO_Init+0x240>
 80053c6:	2301      	movs	r3, #1
 80053c8:	e000      	b.n	80053cc <HAL_GPIO_Init+0x240>
 80053ca:	2300      	movs	r3, #0
 80053cc:	69fa      	ldr	r2, [r7, #28]
 80053ce:	f002 0203 	and.w	r2, r2, #3
 80053d2:	0092      	lsls	r2, r2, #2
 80053d4:	4093      	lsls	r3, r2
 80053d6:	69ba      	ldr	r2, [r7, #24]
 80053d8:	4313      	orrs	r3, r2
 80053da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80053dc:	4935      	ldr	r1, [pc, #212]	@ (80054b4 <HAL_GPIO_Init+0x328>)
 80053de:	69fb      	ldr	r3, [r7, #28]
 80053e0:	089b      	lsrs	r3, r3, #2
 80053e2:	3302      	adds	r3, #2
 80053e4:	69ba      	ldr	r2, [r7, #24]
 80053e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80053ea:	4b3d      	ldr	r3, [pc, #244]	@ (80054e0 <HAL_GPIO_Init+0x354>)
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	43db      	mvns	r3, r3
 80053f4:	69ba      	ldr	r2, [r7, #24]
 80053f6:	4013      	ands	r3, r2
 80053f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005402:	2b00      	cmp	r3, #0
 8005404:	d003      	beq.n	800540e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005406:	69ba      	ldr	r2, [r7, #24]
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	4313      	orrs	r3, r2
 800540c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800540e:	4a34      	ldr	r2, [pc, #208]	@ (80054e0 <HAL_GPIO_Init+0x354>)
 8005410:	69bb      	ldr	r3, [r7, #24]
 8005412:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005414:	4b32      	ldr	r3, [pc, #200]	@ (80054e0 <HAL_GPIO_Init+0x354>)
 8005416:	68db      	ldr	r3, [r3, #12]
 8005418:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	43db      	mvns	r3, r3
 800541e:	69ba      	ldr	r2, [r7, #24]
 8005420:	4013      	ands	r3, r2
 8005422:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800542c:	2b00      	cmp	r3, #0
 800542e:	d003      	beq.n	8005438 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005430:	69ba      	ldr	r2, [r7, #24]
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	4313      	orrs	r3, r2
 8005436:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005438:	4a29      	ldr	r2, [pc, #164]	@ (80054e0 <HAL_GPIO_Init+0x354>)
 800543a:	69bb      	ldr	r3, [r7, #24]
 800543c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800543e:	4b28      	ldr	r3, [pc, #160]	@ (80054e0 <HAL_GPIO_Init+0x354>)
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	43db      	mvns	r3, r3
 8005448:	69ba      	ldr	r2, [r7, #24]
 800544a:	4013      	ands	r3, r2
 800544c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005456:	2b00      	cmp	r3, #0
 8005458:	d003      	beq.n	8005462 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800545a:	69ba      	ldr	r2, [r7, #24]
 800545c:	693b      	ldr	r3, [r7, #16]
 800545e:	4313      	orrs	r3, r2
 8005460:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005462:	4a1f      	ldr	r2, [pc, #124]	@ (80054e0 <HAL_GPIO_Init+0x354>)
 8005464:	69bb      	ldr	r3, [r7, #24]
 8005466:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005468:	4b1d      	ldr	r3, [pc, #116]	@ (80054e0 <HAL_GPIO_Init+0x354>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	43db      	mvns	r3, r3
 8005472:	69ba      	ldr	r2, [r7, #24]
 8005474:	4013      	ands	r3, r2
 8005476:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005480:	2b00      	cmp	r3, #0
 8005482:	d003      	beq.n	800548c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005484:	69ba      	ldr	r2, [r7, #24]
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	4313      	orrs	r3, r2
 800548a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800548c:	4a14      	ldr	r2, [pc, #80]	@ (80054e0 <HAL_GPIO_Init+0x354>)
 800548e:	69bb      	ldr	r3, [r7, #24]
 8005490:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8005492:	69fb      	ldr	r3, [r7, #28]
 8005494:	3301      	adds	r3, #1
 8005496:	61fb      	str	r3, [r7, #28]
 8005498:	69fb      	ldr	r3, [r7, #28]
 800549a:	2b0f      	cmp	r3, #15
 800549c:	f67f ae86 	bls.w	80051ac <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80054a0:	bf00      	nop
 80054a2:	bf00      	nop
 80054a4:	3724      	adds	r7, #36	@ 0x24
 80054a6:	46bd      	mov	sp, r7
 80054a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ac:	4770      	bx	lr
 80054ae:	bf00      	nop
 80054b0:	40023800 	.word	0x40023800
 80054b4:	40013800 	.word	0x40013800
 80054b8:	40020000 	.word	0x40020000
 80054bc:	40020400 	.word	0x40020400
 80054c0:	40020800 	.word	0x40020800
 80054c4:	40020c00 	.word	0x40020c00
 80054c8:	40021000 	.word	0x40021000
 80054cc:	40021400 	.word	0x40021400
 80054d0:	40021800 	.word	0x40021800
 80054d4:	40021c00 	.word	0x40021c00
 80054d8:	40022000 	.word	0x40022000
 80054dc:	40022400 	.word	0x40022400
 80054e0:	40013c00 	.word	0x40013c00

080054e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b083      	sub	sp, #12
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
 80054ec:	460b      	mov	r3, r1
 80054ee:	807b      	strh	r3, [r7, #2]
 80054f0:	4613      	mov	r3, r2
 80054f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80054f4:	787b      	ldrb	r3, [r7, #1]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d003      	beq.n	8005502 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80054fa:	887a      	ldrh	r2, [r7, #2]
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005500:	e003      	b.n	800550a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005502:	887b      	ldrh	r3, [r7, #2]
 8005504:	041a      	lsls	r2, r3, #16
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	619a      	str	r2, [r3, #24]
}
 800550a:	bf00      	nop
 800550c:	370c      	adds	r7, #12
 800550e:	46bd      	mov	sp, r7
 8005510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005514:	4770      	bx	lr

08005516 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005516:	b480      	push	{r7}
 8005518:	b085      	sub	sp, #20
 800551a:	af00      	add	r7, sp, #0
 800551c:	6078      	str	r0, [r7, #4]
 800551e:	460b      	mov	r3, r1
 8005520:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	695b      	ldr	r3, [r3, #20]
 8005526:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005528:	887a      	ldrh	r2, [r7, #2]
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	4013      	ands	r3, r2
 800552e:	041a      	lsls	r2, r3, #16
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	43d9      	mvns	r1, r3
 8005534:	887b      	ldrh	r3, [r7, #2]
 8005536:	400b      	ands	r3, r1
 8005538:	431a      	orrs	r2, r3
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	619a      	str	r2, [r3, #24]
}
 800553e:	bf00      	nop
 8005540:	3714      	adds	r7, #20
 8005542:	46bd      	mov	sp, r7
 8005544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005548:	4770      	bx	lr
	...

0800554c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b082      	sub	sp, #8
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d101      	bne.n	800555e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	e07f      	b.n	800565e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005564:	b2db      	uxtb	r3, r3
 8005566:	2b00      	cmp	r3, #0
 8005568:	d106      	bne.n	8005578 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2200      	movs	r2, #0
 800556e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f7fd f910 	bl	8002798 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2224      	movs	r2, #36	@ 0x24
 800557c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f022 0201 	bic.w	r2, r2, #1
 800558e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	685a      	ldr	r2, [r3, #4]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800559c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	689a      	ldr	r2, [r3, #8]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80055ac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	d107      	bne.n	80055c6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	689a      	ldr	r2, [r3, #8]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80055c2:	609a      	str	r2, [r3, #8]
 80055c4:	e006      	b.n	80055d4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	689a      	ldr	r2, [r3, #8]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80055d2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	2b02      	cmp	r3, #2
 80055da:	d104      	bne.n	80055e6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80055e4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	6859      	ldr	r1, [r3, #4]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	4b1d      	ldr	r3, [pc, #116]	@ (8005668 <HAL_I2C_Init+0x11c>)
 80055f2:	430b      	orrs	r3, r1
 80055f4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	68da      	ldr	r2, [r3, #12]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005604:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	691a      	ldr	r2, [r3, #16]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	695b      	ldr	r3, [r3, #20]
 800560e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	699b      	ldr	r3, [r3, #24]
 8005616:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	430a      	orrs	r2, r1
 800561e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	69d9      	ldr	r1, [r3, #28]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6a1a      	ldr	r2, [r3, #32]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	430a      	orrs	r2, r1
 800562e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f042 0201 	orr.w	r2, r2, #1
 800563e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2200      	movs	r2, #0
 8005644:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2220      	movs	r2, #32
 800564a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2200      	movs	r2, #0
 8005652:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2200      	movs	r2, #0
 8005658:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800565c:	2300      	movs	r3, #0
}
 800565e:	4618      	mov	r0, r3
 8005660:	3708      	adds	r7, #8
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop
 8005668:	02008000 	.word	0x02008000

0800566c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b088      	sub	sp, #32
 8005670:	af02      	add	r7, sp, #8
 8005672:	60f8      	str	r0, [r7, #12]
 8005674:	607a      	str	r2, [r7, #4]
 8005676:	461a      	mov	r2, r3
 8005678:	460b      	mov	r3, r1
 800567a:	817b      	strh	r3, [r7, #10]
 800567c:	4613      	mov	r3, r2
 800567e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005686:	b2db      	uxtb	r3, r3
 8005688:	2b20      	cmp	r3, #32
 800568a:	f040 80da 	bne.w	8005842 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005694:	2b01      	cmp	r3, #1
 8005696:	d101      	bne.n	800569c <HAL_I2C_Master_Transmit+0x30>
 8005698:	2302      	movs	r3, #2
 800569a:	e0d3      	b.n	8005844 <HAL_I2C_Master_Transmit+0x1d8>
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80056a4:	f7fe f920 	bl	80038e8 <HAL_GetTick>
 80056a8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	9300      	str	r3, [sp, #0]
 80056ae:	2319      	movs	r3, #25
 80056b0:	2201      	movs	r2, #1
 80056b2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80056b6:	68f8      	ldr	r0, [r7, #12]
 80056b8:	f000 f8f0 	bl	800589c <I2C_WaitOnFlagUntilTimeout>
 80056bc:	4603      	mov	r3, r0
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d001      	beq.n	80056c6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e0be      	b.n	8005844 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2221      	movs	r2, #33	@ 0x21
 80056ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2210      	movs	r2, #16
 80056d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2200      	movs	r2, #0
 80056da:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	687a      	ldr	r2, [r7, #4]
 80056e0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	893a      	ldrh	r2, [r7, #8]
 80056e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2200      	movs	r2, #0
 80056ec:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056f2:	b29b      	uxth	r3, r3
 80056f4:	2bff      	cmp	r3, #255	@ 0xff
 80056f6:	d90e      	bls.n	8005716 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	22ff      	movs	r2, #255	@ 0xff
 80056fc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005702:	b2da      	uxtb	r2, r3
 8005704:	8979      	ldrh	r1, [r7, #10]
 8005706:	4b51      	ldr	r3, [pc, #324]	@ (800584c <HAL_I2C_Master_Transmit+0x1e0>)
 8005708:	9300      	str	r3, [sp, #0]
 800570a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800570e:	68f8      	ldr	r0, [r7, #12]
 8005710:	f000 fa60 	bl	8005bd4 <I2C_TransferConfig>
 8005714:	e06c      	b.n	80057f0 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800571a:	b29a      	uxth	r2, r3
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005724:	b2da      	uxtb	r2, r3
 8005726:	8979      	ldrh	r1, [r7, #10]
 8005728:	4b48      	ldr	r3, [pc, #288]	@ (800584c <HAL_I2C_Master_Transmit+0x1e0>)
 800572a:	9300      	str	r3, [sp, #0]
 800572c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005730:	68f8      	ldr	r0, [r7, #12]
 8005732:	f000 fa4f 	bl	8005bd4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005736:	e05b      	b.n	80057f0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005738:	697a      	ldr	r2, [r7, #20]
 800573a:	6a39      	ldr	r1, [r7, #32]
 800573c:	68f8      	ldr	r0, [r7, #12]
 800573e:	f000 f8ed 	bl	800591c <I2C_WaitOnTXISFlagUntilTimeout>
 8005742:	4603      	mov	r3, r0
 8005744:	2b00      	cmp	r3, #0
 8005746:	d001      	beq.n	800574c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e07b      	b.n	8005844 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005750:	781a      	ldrb	r2, [r3, #0]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800575c:	1c5a      	adds	r2, r3, #1
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005766:	b29b      	uxth	r3, r3
 8005768:	3b01      	subs	r3, #1
 800576a:	b29a      	uxth	r2, r3
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005774:	3b01      	subs	r3, #1
 8005776:	b29a      	uxth	r2, r3
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005780:	b29b      	uxth	r3, r3
 8005782:	2b00      	cmp	r3, #0
 8005784:	d034      	beq.n	80057f0 <HAL_I2C_Master_Transmit+0x184>
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800578a:	2b00      	cmp	r3, #0
 800578c:	d130      	bne.n	80057f0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	9300      	str	r3, [sp, #0]
 8005792:	6a3b      	ldr	r3, [r7, #32]
 8005794:	2200      	movs	r2, #0
 8005796:	2180      	movs	r1, #128	@ 0x80
 8005798:	68f8      	ldr	r0, [r7, #12]
 800579a:	f000 f87f 	bl	800589c <I2C_WaitOnFlagUntilTimeout>
 800579e:	4603      	mov	r3, r0
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d001      	beq.n	80057a8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	e04d      	b.n	8005844 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057ac:	b29b      	uxth	r3, r3
 80057ae:	2bff      	cmp	r3, #255	@ 0xff
 80057b0:	d90e      	bls.n	80057d0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	22ff      	movs	r2, #255	@ 0xff
 80057b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057bc:	b2da      	uxtb	r2, r3
 80057be:	8979      	ldrh	r1, [r7, #10]
 80057c0:	2300      	movs	r3, #0
 80057c2:	9300      	str	r3, [sp, #0]
 80057c4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80057c8:	68f8      	ldr	r0, [r7, #12]
 80057ca:	f000 fa03 	bl	8005bd4 <I2C_TransferConfig>
 80057ce:	e00f      	b.n	80057f0 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057d4:	b29a      	uxth	r2, r3
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057de:	b2da      	uxtb	r2, r3
 80057e0:	8979      	ldrh	r1, [r7, #10]
 80057e2:	2300      	movs	r3, #0
 80057e4:	9300      	str	r3, [sp, #0]
 80057e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80057ea:	68f8      	ldr	r0, [r7, #12]
 80057ec:	f000 f9f2 	bl	8005bd4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d19e      	bne.n	8005738 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057fa:	697a      	ldr	r2, [r7, #20]
 80057fc:	6a39      	ldr	r1, [r7, #32]
 80057fe:	68f8      	ldr	r0, [r7, #12]
 8005800:	f000 f8cc 	bl	800599c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005804:	4603      	mov	r3, r0
 8005806:	2b00      	cmp	r3, #0
 8005808:	d001      	beq.n	800580e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e01a      	b.n	8005844 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	2220      	movs	r2, #32
 8005814:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	6859      	ldr	r1, [r3, #4]
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	4b0b      	ldr	r3, [pc, #44]	@ (8005850 <HAL_I2C_Master_Transmit+0x1e4>)
 8005822:	400b      	ands	r3, r1
 8005824:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2220      	movs	r2, #32
 800582a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2200      	movs	r2, #0
 8005832:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2200      	movs	r2, #0
 800583a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800583e:	2300      	movs	r3, #0
 8005840:	e000      	b.n	8005844 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8005842:	2302      	movs	r3, #2
  }
}
 8005844:	4618      	mov	r0, r3
 8005846:	3718      	adds	r7, #24
 8005848:	46bd      	mov	sp, r7
 800584a:	bd80      	pop	{r7, pc}
 800584c:	80002000 	.word	0x80002000
 8005850:	fe00e800 	.word	0xfe00e800

08005854 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005854:	b480      	push	{r7}
 8005856:	b083      	sub	sp, #12
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	699b      	ldr	r3, [r3, #24]
 8005862:	f003 0302 	and.w	r3, r3, #2
 8005866:	2b02      	cmp	r3, #2
 8005868:	d103      	bne.n	8005872 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	2200      	movs	r2, #0
 8005870:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	699b      	ldr	r3, [r3, #24]
 8005878:	f003 0301 	and.w	r3, r3, #1
 800587c:	2b01      	cmp	r3, #1
 800587e:	d007      	beq.n	8005890 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	699a      	ldr	r2, [r3, #24]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f042 0201 	orr.w	r2, r2, #1
 800588e:	619a      	str	r2, [r3, #24]
  }
}
 8005890:	bf00      	nop
 8005892:	370c      	adds	r7, #12
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr

0800589c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b084      	sub	sp, #16
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	60f8      	str	r0, [r7, #12]
 80058a4:	60b9      	str	r1, [r7, #8]
 80058a6:	603b      	str	r3, [r7, #0]
 80058a8:	4613      	mov	r3, r2
 80058aa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058ac:	e022      	b.n	80058f4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058b4:	d01e      	beq.n	80058f4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058b6:	f7fe f817 	bl	80038e8 <HAL_GetTick>
 80058ba:	4602      	mov	r2, r0
 80058bc:	69bb      	ldr	r3, [r7, #24]
 80058be:	1ad3      	subs	r3, r2, r3
 80058c0:	683a      	ldr	r2, [r7, #0]
 80058c2:	429a      	cmp	r2, r3
 80058c4:	d302      	bcc.n	80058cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d113      	bne.n	80058f4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058d0:	f043 0220 	orr.w	r2, r3, #32
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2220      	movs	r2, #32
 80058dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2200      	movs	r2, #0
 80058e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2200      	movs	r2, #0
 80058ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	e00f      	b.n	8005914 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	699a      	ldr	r2, [r3, #24]
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	4013      	ands	r3, r2
 80058fe:	68ba      	ldr	r2, [r7, #8]
 8005900:	429a      	cmp	r2, r3
 8005902:	bf0c      	ite	eq
 8005904:	2301      	moveq	r3, #1
 8005906:	2300      	movne	r3, #0
 8005908:	b2db      	uxtb	r3, r3
 800590a:	461a      	mov	r2, r3
 800590c:	79fb      	ldrb	r3, [r7, #7]
 800590e:	429a      	cmp	r2, r3
 8005910:	d0cd      	beq.n	80058ae <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005912:	2300      	movs	r3, #0
}
 8005914:	4618      	mov	r0, r3
 8005916:	3710      	adds	r7, #16
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}

0800591c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	60f8      	str	r0, [r7, #12]
 8005924:	60b9      	str	r1, [r7, #8]
 8005926:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005928:	e02c      	b.n	8005984 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800592a:	687a      	ldr	r2, [r7, #4]
 800592c:	68b9      	ldr	r1, [r7, #8]
 800592e:	68f8      	ldr	r0, [r7, #12]
 8005930:	f000 f870 	bl	8005a14 <I2C_IsErrorOccurred>
 8005934:	4603      	mov	r3, r0
 8005936:	2b00      	cmp	r3, #0
 8005938:	d001      	beq.n	800593e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e02a      	b.n	8005994 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005944:	d01e      	beq.n	8005984 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005946:	f7fd ffcf 	bl	80038e8 <HAL_GetTick>
 800594a:	4602      	mov	r2, r0
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	1ad3      	subs	r3, r2, r3
 8005950:	68ba      	ldr	r2, [r7, #8]
 8005952:	429a      	cmp	r2, r3
 8005954:	d302      	bcc.n	800595c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d113      	bne.n	8005984 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005960:	f043 0220 	orr.w	r2, r3, #32
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2220      	movs	r2, #32
 800596c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2200      	movs	r2, #0
 8005974:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	e007      	b.n	8005994 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	699b      	ldr	r3, [r3, #24]
 800598a:	f003 0302 	and.w	r3, r3, #2
 800598e:	2b02      	cmp	r3, #2
 8005990:	d1cb      	bne.n	800592a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005992:	2300      	movs	r3, #0
}
 8005994:	4618      	mov	r0, r3
 8005996:	3710      	adds	r7, #16
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b084      	sub	sp, #16
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80059a8:	e028      	b.n	80059fc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80059aa:	687a      	ldr	r2, [r7, #4]
 80059ac:	68b9      	ldr	r1, [r7, #8]
 80059ae:	68f8      	ldr	r0, [r7, #12]
 80059b0:	f000 f830 	bl	8005a14 <I2C_IsErrorOccurred>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d001      	beq.n	80059be <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	e026      	b.n	8005a0c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059be:	f7fd ff93 	bl	80038e8 <HAL_GetTick>
 80059c2:	4602      	mov	r2, r0
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	1ad3      	subs	r3, r2, r3
 80059c8:	68ba      	ldr	r2, [r7, #8]
 80059ca:	429a      	cmp	r2, r3
 80059cc:	d302      	bcc.n	80059d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d113      	bne.n	80059fc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059d8:	f043 0220 	orr.w	r2, r3, #32
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2220      	movs	r2, #32
 80059e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2200      	movs	r2, #0
 80059ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2200      	movs	r2, #0
 80059f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80059f8:	2301      	movs	r3, #1
 80059fa:	e007      	b.n	8005a0c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	699b      	ldr	r3, [r3, #24]
 8005a02:	f003 0320 	and.w	r3, r3, #32
 8005a06:	2b20      	cmp	r3, #32
 8005a08:	d1cf      	bne.n	80059aa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005a0a:	2300      	movs	r3, #0
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3710      	adds	r7, #16
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}

08005a14 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b08a      	sub	sp, #40	@ 0x28
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	60f8      	str	r0, [r7, #12]
 8005a1c:	60b9      	str	r1, [r7, #8]
 8005a1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a20:	2300      	movs	r3, #0
 8005a22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	699b      	ldr	r3, [r3, #24]
 8005a2c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005a36:	69bb      	ldr	r3, [r7, #24]
 8005a38:	f003 0310 	and.w	r3, r3, #16
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d068      	beq.n	8005b12 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	2210      	movs	r2, #16
 8005a46:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005a48:	e049      	b.n	8005ade <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a50:	d045      	beq.n	8005ade <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005a52:	f7fd ff49 	bl	80038e8 <HAL_GetTick>
 8005a56:	4602      	mov	r2, r0
 8005a58:	69fb      	ldr	r3, [r7, #28]
 8005a5a:	1ad3      	subs	r3, r2, r3
 8005a5c:	68ba      	ldr	r2, [r7, #8]
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	d302      	bcc.n	8005a68 <I2C_IsErrorOccurred+0x54>
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d13a      	bne.n	8005ade <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a72:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a7a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	699b      	ldr	r3, [r3, #24]
 8005a82:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a8a:	d121      	bne.n	8005ad0 <I2C_IsErrorOccurred+0xbc>
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a92:	d01d      	beq.n	8005ad0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005a94:	7cfb      	ldrb	r3, [r7, #19]
 8005a96:	2b20      	cmp	r3, #32
 8005a98:	d01a      	beq.n	8005ad0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	685a      	ldr	r2, [r3, #4]
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005aa8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005aaa:	f7fd ff1d 	bl	80038e8 <HAL_GetTick>
 8005aae:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005ab0:	e00e      	b.n	8005ad0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005ab2:	f7fd ff19 	bl	80038e8 <HAL_GetTick>
 8005ab6:	4602      	mov	r2, r0
 8005ab8:	69fb      	ldr	r3, [r7, #28]
 8005aba:	1ad3      	subs	r3, r2, r3
 8005abc:	2b19      	cmp	r3, #25
 8005abe:	d907      	bls.n	8005ad0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8005ac0:	6a3b      	ldr	r3, [r7, #32]
 8005ac2:	f043 0320 	orr.w	r3, r3, #32
 8005ac6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005ace:	e006      	b.n	8005ade <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	699b      	ldr	r3, [r3, #24]
 8005ad6:	f003 0320 	and.w	r3, r3, #32
 8005ada:	2b20      	cmp	r3, #32
 8005adc:	d1e9      	bne.n	8005ab2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	699b      	ldr	r3, [r3, #24]
 8005ae4:	f003 0320 	and.w	r3, r3, #32
 8005ae8:	2b20      	cmp	r3, #32
 8005aea:	d003      	beq.n	8005af4 <I2C_IsErrorOccurred+0xe0>
 8005aec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d0aa      	beq.n	8005a4a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005af4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d103      	bne.n	8005b04 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	2220      	movs	r2, #32
 8005b02:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005b04:	6a3b      	ldr	r3, [r7, #32]
 8005b06:	f043 0304 	orr.w	r3, r3, #4
 8005b0a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	699b      	ldr	r3, [r3, #24]
 8005b18:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005b1a:	69bb      	ldr	r3, [r7, #24]
 8005b1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d00b      	beq.n	8005b3c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005b24:	6a3b      	ldr	r3, [r7, #32]
 8005b26:	f043 0301 	orr.w	r3, r3, #1
 8005b2a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005b34:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005b3c:	69bb      	ldr	r3, [r7, #24]
 8005b3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d00b      	beq.n	8005b5e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005b46:	6a3b      	ldr	r3, [r7, #32]
 8005b48:	f043 0308 	orr.w	r3, r3, #8
 8005b4c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b56:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005b58:	2301      	movs	r3, #1
 8005b5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005b5e:	69bb      	ldr	r3, [r7, #24]
 8005b60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d00b      	beq.n	8005b80 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005b68:	6a3b      	ldr	r3, [r7, #32]
 8005b6a:	f043 0302 	orr.w	r3, r3, #2
 8005b6e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b78:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005b80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d01c      	beq.n	8005bc2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005b88:	68f8      	ldr	r0, [r7, #12]
 8005b8a:	f7ff fe63 	bl	8005854 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	6859      	ldr	r1, [r3, #4]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	4b0d      	ldr	r3, [pc, #52]	@ (8005bd0 <I2C_IsErrorOccurred+0x1bc>)
 8005b9a:	400b      	ands	r3, r1
 8005b9c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ba2:	6a3b      	ldr	r3, [r7, #32]
 8005ba4:	431a      	orrs	r2, r3
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	2220      	movs	r2, #32
 8005bae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005bc2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3728      	adds	r7, #40	@ 0x28
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}
 8005bce:	bf00      	nop
 8005bd0:	fe00e800 	.word	0xfe00e800

08005bd4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b087      	sub	sp, #28
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	60f8      	str	r0, [r7, #12]
 8005bdc:	607b      	str	r3, [r7, #4]
 8005bde:	460b      	mov	r3, r1
 8005be0:	817b      	strh	r3, [r7, #10]
 8005be2:	4613      	mov	r3, r2
 8005be4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005be6:	897b      	ldrh	r3, [r7, #10]
 8005be8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005bec:	7a7b      	ldrb	r3, [r7, #9]
 8005bee:	041b      	lsls	r3, r3, #16
 8005bf0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005bf4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005bfa:	6a3b      	ldr	r3, [r7, #32]
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005c02:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	685a      	ldr	r2, [r3, #4]
 8005c0a:	6a3b      	ldr	r3, [r7, #32]
 8005c0c:	0d5b      	lsrs	r3, r3, #21
 8005c0e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005c12:	4b08      	ldr	r3, [pc, #32]	@ (8005c34 <I2C_TransferConfig+0x60>)
 8005c14:	430b      	orrs	r3, r1
 8005c16:	43db      	mvns	r3, r3
 8005c18:	ea02 0103 	and.w	r1, r2, r3
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	697a      	ldr	r2, [r7, #20]
 8005c22:	430a      	orrs	r2, r1
 8005c24:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005c26:	bf00      	nop
 8005c28:	371c      	adds	r7, #28
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c30:	4770      	bx	lr
 8005c32:	bf00      	nop
 8005c34:	03ff63ff 	.word	0x03ff63ff

08005c38 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	2b20      	cmp	r3, #32
 8005c4c:	d138      	bne.n	8005cc0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d101      	bne.n	8005c5c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005c58:	2302      	movs	r3, #2
 8005c5a:	e032      	b.n	8005cc2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2224      	movs	r2, #36	@ 0x24
 8005c68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f022 0201 	bic.w	r2, r2, #1
 8005c7a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005c8a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	6819      	ldr	r1, [r3, #0]
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	683a      	ldr	r2, [r7, #0]
 8005c98:	430a      	orrs	r2, r1
 8005c9a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f042 0201 	orr.w	r2, r2, #1
 8005caa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2220      	movs	r2, #32
 8005cb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	e000      	b.n	8005cc2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005cc0:	2302      	movs	r3, #2
  }
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	370c      	adds	r7, #12
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ccc:	4770      	bx	lr

08005cce <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005cce:	b480      	push	{r7}
 8005cd0:	b085      	sub	sp, #20
 8005cd2:	af00      	add	r7, sp, #0
 8005cd4:	6078      	str	r0, [r7, #4]
 8005cd6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cde:	b2db      	uxtb	r3, r3
 8005ce0:	2b20      	cmp	r3, #32
 8005ce2:	d139      	bne.n	8005d58 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005cea:	2b01      	cmp	r3, #1
 8005cec:	d101      	bne.n	8005cf2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005cee:	2302      	movs	r3, #2
 8005cf0:	e033      	b.n	8005d5a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2201      	movs	r2, #1
 8005cf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2224      	movs	r2, #36	@ 0x24
 8005cfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f022 0201 	bic.w	r2, r2, #1
 8005d10:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005d20:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	021b      	lsls	r3, r3, #8
 8005d26:	68fa      	ldr	r2, [r7, #12]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	68fa      	ldr	r2, [r7, #12]
 8005d32:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f042 0201 	orr.w	r2, r2, #1
 8005d42:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2220      	movs	r2, #32
 8005d48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005d54:	2300      	movs	r3, #0
 8005d56:	e000      	b.n	8005d5a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005d58:	2302      	movs	r3, #2
  }
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	3714      	adds	r7, #20
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr
	...

08005d68 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005d6c:	4b05      	ldr	r3, [pc, #20]	@ (8005d84 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a04      	ldr	r2, [pc, #16]	@ (8005d84 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005d72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d76:	6013      	str	r3, [r2, #0]
}
 8005d78:	bf00      	nop
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d80:	4770      	bx	lr
 8005d82:	bf00      	nop
 8005d84:	40007000 	.word	0x40007000

08005d88 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b082      	sub	sp, #8
 8005d8c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005d92:	4b23      	ldr	r3, [pc, #140]	@ (8005e20 <HAL_PWREx_EnableOverDrive+0x98>)
 8005d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d96:	4a22      	ldr	r2, [pc, #136]	@ (8005e20 <HAL_PWREx_EnableOverDrive+0x98>)
 8005d98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8005d9e:	4b20      	ldr	r3, [pc, #128]	@ (8005e20 <HAL_PWREx_EnableOverDrive+0x98>)
 8005da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005da2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005da6:	603b      	str	r3, [r7, #0]
 8005da8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005daa:	4b1e      	ldr	r3, [pc, #120]	@ (8005e24 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a1d      	ldr	r2, [pc, #116]	@ (8005e24 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005db0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005db4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005db6:	f7fd fd97 	bl	80038e8 <HAL_GetTick>
 8005dba:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005dbc:	e009      	b.n	8005dd2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005dbe:	f7fd fd93 	bl	80038e8 <HAL_GetTick>
 8005dc2:	4602      	mov	r2, r0
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	1ad3      	subs	r3, r2, r3
 8005dc8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005dcc:	d901      	bls.n	8005dd2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8005dce:	2303      	movs	r3, #3
 8005dd0:	e022      	b.n	8005e18 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005dd2:	4b14      	ldr	r3, [pc, #80]	@ (8005e24 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005dda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005dde:	d1ee      	bne.n	8005dbe <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005de0:	4b10      	ldr	r3, [pc, #64]	@ (8005e24 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4a0f      	ldr	r2, [pc, #60]	@ (8005e24 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005de6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005dea:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005dec:	f7fd fd7c 	bl	80038e8 <HAL_GetTick>
 8005df0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005df2:	e009      	b.n	8005e08 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005df4:	f7fd fd78 	bl	80038e8 <HAL_GetTick>
 8005df8:	4602      	mov	r2, r0
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005e02:	d901      	bls.n	8005e08 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005e04:	2303      	movs	r3, #3
 8005e06:	e007      	b.n	8005e18 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005e08:	4b06      	ldr	r3, [pc, #24]	@ (8005e24 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e14:	d1ee      	bne.n	8005df4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005e16:	2300      	movs	r3, #0
}
 8005e18:	4618      	mov	r0, r3
 8005e1a:	3708      	adds	r7, #8
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bd80      	pop	{r7, pc}
 8005e20:	40023800 	.word	0x40023800
 8005e24:	40007000 	.word	0x40007000

08005e28 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b086      	sub	sp, #24
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005e30:	2300      	movs	r3, #0
 8005e32:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d101      	bne.n	8005e3e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e291      	b.n	8006362 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f003 0301 	and.w	r3, r3, #1
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	f000 8087 	beq.w	8005f5a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005e4c:	4b96      	ldr	r3, [pc, #600]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	f003 030c 	and.w	r3, r3, #12
 8005e54:	2b04      	cmp	r3, #4
 8005e56:	d00c      	beq.n	8005e72 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e58:	4b93      	ldr	r3, [pc, #588]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005e5a:	689b      	ldr	r3, [r3, #8]
 8005e5c:	f003 030c 	and.w	r3, r3, #12
 8005e60:	2b08      	cmp	r3, #8
 8005e62:	d112      	bne.n	8005e8a <HAL_RCC_OscConfig+0x62>
 8005e64:	4b90      	ldr	r3, [pc, #576]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e6c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005e70:	d10b      	bne.n	8005e8a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e72:	4b8d      	ldr	r3, [pc, #564]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d06c      	beq.n	8005f58 <HAL_RCC_OscConfig+0x130>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	685b      	ldr	r3, [r3, #4]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d168      	bne.n	8005f58 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	e26b      	b.n	8006362 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e92:	d106      	bne.n	8005ea2 <HAL_RCC_OscConfig+0x7a>
 8005e94:	4b84      	ldr	r3, [pc, #528]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4a83      	ldr	r2, [pc, #524]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005e9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e9e:	6013      	str	r3, [r2, #0]
 8005ea0:	e02e      	b.n	8005f00 <HAL_RCC_OscConfig+0xd8>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d10c      	bne.n	8005ec4 <HAL_RCC_OscConfig+0x9c>
 8005eaa:	4b7f      	ldr	r3, [pc, #508]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4a7e      	ldr	r2, [pc, #504]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005eb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005eb4:	6013      	str	r3, [r2, #0]
 8005eb6:	4b7c      	ldr	r3, [pc, #496]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a7b      	ldr	r2, [pc, #492]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005ebc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ec0:	6013      	str	r3, [r2, #0]
 8005ec2:	e01d      	b.n	8005f00 <HAL_RCC_OscConfig+0xd8>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ecc:	d10c      	bne.n	8005ee8 <HAL_RCC_OscConfig+0xc0>
 8005ece:	4b76      	ldr	r3, [pc, #472]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a75      	ldr	r2, [pc, #468]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005ed4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005ed8:	6013      	str	r3, [r2, #0]
 8005eda:	4b73      	ldr	r3, [pc, #460]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	4a72      	ldr	r2, [pc, #456]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005ee0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ee4:	6013      	str	r3, [r2, #0]
 8005ee6:	e00b      	b.n	8005f00 <HAL_RCC_OscConfig+0xd8>
 8005ee8:	4b6f      	ldr	r3, [pc, #444]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a6e      	ldr	r2, [pc, #440]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005eee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ef2:	6013      	str	r3, [r2, #0]
 8005ef4:	4b6c      	ldr	r3, [pc, #432]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a6b      	ldr	r2, [pc, #428]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005efa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005efe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d013      	beq.n	8005f30 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f08:	f7fd fcee 	bl	80038e8 <HAL_GetTick>
 8005f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f0e:	e008      	b.n	8005f22 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f10:	f7fd fcea 	bl	80038e8 <HAL_GetTick>
 8005f14:	4602      	mov	r2, r0
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	1ad3      	subs	r3, r2, r3
 8005f1a:	2b64      	cmp	r3, #100	@ 0x64
 8005f1c:	d901      	bls.n	8005f22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005f1e:	2303      	movs	r3, #3
 8005f20:	e21f      	b.n	8006362 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f22:	4b61      	ldr	r3, [pc, #388]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d0f0      	beq.n	8005f10 <HAL_RCC_OscConfig+0xe8>
 8005f2e:	e014      	b.n	8005f5a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f30:	f7fd fcda 	bl	80038e8 <HAL_GetTick>
 8005f34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f36:	e008      	b.n	8005f4a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f38:	f7fd fcd6 	bl	80038e8 <HAL_GetTick>
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	1ad3      	subs	r3, r2, r3
 8005f42:	2b64      	cmp	r3, #100	@ 0x64
 8005f44:	d901      	bls.n	8005f4a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005f46:	2303      	movs	r3, #3
 8005f48:	e20b      	b.n	8006362 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f4a:	4b57      	ldr	r3, [pc, #348]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d1f0      	bne.n	8005f38 <HAL_RCC_OscConfig+0x110>
 8005f56:	e000      	b.n	8005f5a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 0302 	and.w	r3, r3, #2
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d069      	beq.n	800603a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005f66:	4b50      	ldr	r3, [pc, #320]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005f68:	689b      	ldr	r3, [r3, #8]
 8005f6a:	f003 030c 	and.w	r3, r3, #12
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d00b      	beq.n	8005f8a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f72:	4b4d      	ldr	r3, [pc, #308]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	f003 030c 	and.w	r3, r3, #12
 8005f7a:	2b08      	cmp	r3, #8
 8005f7c:	d11c      	bne.n	8005fb8 <HAL_RCC_OscConfig+0x190>
 8005f7e:	4b4a      	ldr	r3, [pc, #296]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d116      	bne.n	8005fb8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f8a:	4b47      	ldr	r3, [pc, #284]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 0302 	and.w	r3, r3, #2
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d005      	beq.n	8005fa2 <HAL_RCC_OscConfig+0x17a>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	68db      	ldr	r3, [r3, #12]
 8005f9a:	2b01      	cmp	r3, #1
 8005f9c:	d001      	beq.n	8005fa2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e1df      	b.n	8006362 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fa2:	4b41      	ldr	r3, [pc, #260]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	691b      	ldr	r3, [r3, #16]
 8005fae:	00db      	lsls	r3, r3, #3
 8005fb0:	493d      	ldr	r1, [pc, #244]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005fb6:	e040      	b.n	800603a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	68db      	ldr	r3, [r3, #12]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d023      	beq.n	8006008 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005fc0:	4b39      	ldr	r3, [pc, #228]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a38      	ldr	r2, [pc, #224]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005fc6:	f043 0301 	orr.w	r3, r3, #1
 8005fca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fcc:	f7fd fc8c 	bl	80038e8 <HAL_GetTick>
 8005fd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fd2:	e008      	b.n	8005fe6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005fd4:	f7fd fc88 	bl	80038e8 <HAL_GetTick>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	1ad3      	subs	r3, r2, r3
 8005fde:	2b02      	cmp	r3, #2
 8005fe0:	d901      	bls.n	8005fe6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005fe2:	2303      	movs	r3, #3
 8005fe4:	e1bd      	b.n	8006362 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fe6:	4b30      	ldr	r3, [pc, #192]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f003 0302 	and.w	r3, r3, #2
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d0f0      	beq.n	8005fd4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ff2:	4b2d      	ldr	r3, [pc, #180]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	691b      	ldr	r3, [r3, #16]
 8005ffe:	00db      	lsls	r3, r3, #3
 8006000:	4929      	ldr	r1, [pc, #164]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8006002:	4313      	orrs	r3, r2
 8006004:	600b      	str	r3, [r1, #0]
 8006006:	e018      	b.n	800603a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006008:	4b27      	ldr	r3, [pc, #156]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a26      	ldr	r2, [pc, #152]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 800600e:	f023 0301 	bic.w	r3, r3, #1
 8006012:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006014:	f7fd fc68 	bl	80038e8 <HAL_GetTick>
 8006018:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800601a:	e008      	b.n	800602e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800601c:	f7fd fc64 	bl	80038e8 <HAL_GetTick>
 8006020:	4602      	mov	r2, r0
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	1ad3      	subs	r3, r2, r3
 8006026:	2b02      	cmp	r3, #2
 8006028:	d901      	bls.n	800602e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800602a:	2303      	movs	r3, #3
 800602c:	e199      	b.n	8006362 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800602e:	4b1e      	ldr	r3, [pc, #120]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 0302 	and.w	r3, r3, #2
 8006036:	2b00      	cmp	r3, #0
 8006038:	d1f0      	bne.n	800601c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f003 0308 	and.w	r3, r3, #8
 8006042:	2b00      	cmp	r3, #0
 8006044:	d038      	beq.n	80060b8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	695b      	ldr	r3, [r3, #20]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d019      	beq.n	8006082 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800604e:	4b16      	ldr	r3, [pc, #88]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8006050:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006052:	4a15      	ldr	r2, [pc, #84]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8006054:	f043 0301 	orr.w	r3, r3, #1
 8006058:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800605a:	f7fd fc45 	bl	80038e8 <HAL_GetTick>
 800605e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006060:	e008      	b.n	8006074 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006062:	f7fd fc41 	bl	80038e8 <HAL_GetTick>
 8006066:	4602      	mov	r2, r0
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	1ad3      	subs	r3, r2, r3
 800606c:	2b02      	cmp	r3, #2
 800606e:	d901      	bls.n	8006074 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006070:	2303      	movs	r3, #3
 8006072:	e176      	b.n	8006362 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006074:	4b0c      	ldr	r3, [pc, #48]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8006076:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006078:	f003 0302 	and.w	r3, r3, #2
 800607c:	2b00      	cmp	r3, #0
 800607e:	d0f0      	beq.n	8006062 <HAL_RCC_OscConfig+0x23a>
 8006080:	e01a      	b.n	80060b8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006082:	4b09      	ldr	r3, [pc, #36]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8006084:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006086:	4a08      	ldr	r2, [pc, #32]	@ (80060a8 <HAL_RCC_OscConfig+0x280>)
 8006088:	f023 0301 	bic.w	r3, r3, #1
 800608c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800608e:	f7fd fc2b 	bl	80038e8 <HAL_GetTick>
 8006092:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006094:	e00a      	b.n	80060ac <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006096:	f7fd fc27 	bl	80038e8 <HAL_GetTick>
 800609a:	4602      	mov	r2, r0
 800609c:	693b      	ldr	r3, [r7, #16]
 800609e:	1ad3      	subs	r3, r2, r3
 80060a0:	2b02      	cmp	r3, #2
 80060a2:	d903      	bls.n	80060ac <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80060a4:	2303      	movs	r3, #3
 80060a6:	e15c      	b.n	8006362 <HAL_RCC_OscConfig+0x53a>
 80060a8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80060ac:	4b91      	ldr	r3, [pc, #580]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 80060ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060b0:	f003 0302 	and.w	r3, r3, #2
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d1ee      	bne.n	8006096 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f003 0304 	and.w	r3, r3, #4
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	f000 80a4 	beq.w	800620e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80060c6:	4b8b      	ldr	r3, [pc, #556]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 80060c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d10d      	bne.n	80060ee <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80060d2:	4b88      	ldr	r3, [pc, #544]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 80060d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060d6:	4a87      	ldr	r2, [pc, #540]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 80060d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80060de:	4b85      	ldr	r3, [pc, #532]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 80060e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060e6:	60bb      	str	r3, [r7, #8]
 80060e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80060ea:	2301      	movs	r3, #1
 80060ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80060ee:	4b82      	ldr	r3, [pc, #520]	@ (80062f8 <HAL_RCC_OscConfig+0x4d0>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d118      	bne.n	800612c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80060fa:	4b7f      	ldr	r3, [pc, #508]	@ (80062f8 <HAL_RCC_OscConfig+0x4d0>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a7e      	ldr	r2, [pc, #504]	@ (80062f8 <HAL_RCC_OscConfig+0x4d0>)
 8006100:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006104:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006106:	f7fd fbef 	bl	80038e8 <HAL_GetTick>
 800610a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800610c:	e008      	b.n	8006120 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800610e:	f7fd fbeb 	bl	80038e8 <HAL_GetTick>
 8006112:	4602      	mov	r2, r0
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	1ad3      	subs	r3, r2, r3
 8006118:	2b64      	cmp	r3, #100	@ 0x64
 800611a:	d901      	bls.n	8006120 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800611c:	2303      	movs	r3, #3
 800611e:	e120      	b.n	8006362 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006120:	4b75      	ldr	r3, [pc, #468]	@ (80062f8 <HAL_RCC_OscConfig+0x4d0>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006128:	2b00      	cmp	r3, #0
 800612a:	d0f0      	beq.n	800610e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	2b01      	cmp	r3, #1
 8006132:	d106      	bne.n	8006142 <HAL_RCC_OscConfig+0x31a>
 8006134:	4b6f      	ldr	r3, [pc, #444]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 8006136:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006138:	4a6e      	ldr	r2, [pc, #440]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 800613a:	f043 0301 	orr.w	r3, r3, #1
 800613e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006140:	e02d      	b.n	800619e <HAL_RCC_OscConfig+0x376>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d10c      	bne.n	8006164 <HAL_RCC_OscConfig+0x33c>
 800614a:	4b6a      	ldr	r3, [pc, #424]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 800614c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800614e:	4a69      	ldr	r2, [pc, #420]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 8006150:	f023 0301 	bic.w	r3, r3, #1
 8006154:	6713      	str	r3, [r2, #112]	@ 0x70
 8006156:	4b67      	ldr	r3, [pc, #412]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 8006158:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800615a:	4a66      	ldr	r2, [pc, #408]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 800615c:	f023 0304 	bic.w	r3, r3, #4
 8006160:	6713      	str	r3, [r2, #112]	@ 0x70
 8006162:	e01c      	b.n	800619e <HAL_RCC_OscConfig+0x376>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	689b      	ldr	r3, [r3, #8]
 8006168:	2b05      	cmp	r3, #5
 800616a:	d10c      	bne.n	8006186 <HAL_RCC_OscConfig+0x35e>
 800616c:	4b61      	ldr	r3, [pc, #388]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 800616e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006170:	4a60      	ldr	r2, [pc, #384]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 8006172:	f043 0304 	orr.w	r3, r3, #4
 8006176:	6713      	str	r3, [r2, #112]	@ 0x70
 8006178:	4b5e      	ldr	r3, [pc, #376]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 800617a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800617c:	4a5d      	ldr	r2, [pc, #372]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 800617e:	f043 0301 	orr.w	r3, r3, #1
 8006182:	6713      	str	r3, [r2, #112]	@ 0x70
 8006184:	e00b      	b.n	800619e <HAL_RCC_OscConfig+0x376>
 8006186:	4b5b      	ldr	r3, [pc, #364]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 8006188:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800618a:	4a5a      	ldr	r2, [pc, #360]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 800618c:	f023 0301 	bic.w	r3, r3, #1
 8006190:	6713      	str	r3, [r2, #112]	@ 0x70
 8006192:	4b58      	ldr	r3, [pc, #352]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 8006194:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006196:	4a57      	ldr	r2, [pc, #348]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 8006198:	f023 0304 	bic.w	r3, r3, #4
 800619c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d015      	beq.n	80061d2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061a6:	f7fd fb9f 	bl	80038e8 <HAL_GetTick>
 80061aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061ac:	e00a      	b.n	80061c4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061ae:	f7fd fb9b 	bl	80038e8 <HAL_GetTick>
 80061b2:	4602      	mov	r2, r0
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	1ad3      	subs	r3, r2, r3
 80061b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061bc:	4293      	cmp	r3, r2
 80061be:	d901      	bls.n	80061c4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80061c0:	2303      	movs	r3, #3
 80061c2:	e0ce      	b.n	8006362 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061c4:	4b4b      	ldr	r3, [pc, #300]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 80061c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061c8:	f003 0302 	and.w	r3, r3, #2
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d0ee      	beq.n	80061ae <HAL_RCC_OscConfig+0x386>
 80061d0:	e014      	b.n	80061fc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061d2:	f7fd fb89 	bl	80038e8 <HAL_GetTick>
 80061d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061d8:	e00a      	b.n	80061f0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061da:	f7fd fb85 	bl	80038e8 <HAL_GetTick>
 80061de:	4602      	mov	r2, r0
 80061e0:	693b      	ldr	r3, [r7, #16]
 80061e2:	1ad3      	subs	r3, r2, r3
 80061e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d901      	bls.n	80061f0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80061ec:	2303      	movs	r3, #3
 80061ee:	e0b8      	b.n	8006362 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061f0:	4b40      	ldr	r3, [pc, #256]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 80061f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061f4:	f003 0302 	and.w	r3, r3, #2
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d1ee      	bne.n	80061da <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80061fc:	7dfb      	ldrb	r3, [r7, #23]
 80061fe:	2b01      	cmp	r3, #1
 8006200:	d105      	bne.n	800620e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006202:	4b3c      	ldr	r3, [pc, #240]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 8006204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006206:	4a3b      	ldr	r2, [pc, #236]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 8006208:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800620c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	699b      	ldr	r3, [r3, #24]
 8006212:	2b00      	cmp	r3, #0
 8006214:	f000 80a4 	beq.w	8006360 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006218:	4b36      	ldr	r3, [pc, #216]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	f003 030c 	and.w	r3, r3, #12
 8006220:	2b08      	cmp	r3, #8
 8006222:	d06b      	beq.n	80062fc <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	699b      	ldr	r3, [r3, #24]
 8006228:	2b02      	cmp	r3, #2
 800622a:	d149      	bne.n	80062c0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800622c:	4b31      	ldr	r3, [pc, #196]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a30      	ldr	r2, [pc, #192]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 8006232:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006236:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006238:	f7fd fb56 	bl	80038e8 <HAL_GetTick>
 800623c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800623e:	e008      	b.n	8006252 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006240:	f7fd fb52 	bl	80038e8 <HAL_GetTick>
 8006244:	4602      	mov	r2, r0
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	1ad3      	subs	r3, r2, r3
 800624a:	2b02      	cmp	r3, #2
 800624c:	d901      	bls.n	8006252 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800624e:	2303      	movs	r3, #3
 8006250:	e087      	b.n	8006362 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006252:	4b28      	ldr	r3, [pc, #160]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800625a:	2b00      	cmp	r3, #0
 800625c:	d1f0      	bne.n	8006240 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	69da      	ldr	r2, [r3, #28]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6a1b      	ldr	r3, [r3, #32]
 8006266:	431a      	orrs	r2, r3
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800626c:	019b      	lsls	r3, r3, #6
 800626e:	431a      	orrs	r2, r3
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006274:	085b      	lsrs	r3, r3, #1
 8006276:	3b01      	subs	r3, #1
 8006278:	041b      	lsls	r3, r3, #16
 800627a:	431a      	orrs	r2, r3
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006280:	061b      	lsls	r3, r3, #24
 8006282:	4313      	orrs	r3, r2
 8006284:	4a1b      	ldr	r2, [pc, #108]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 8006286:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800628a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800628c:	4b19      	ldr	r3, [pc, #100]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a18      	ldr	r2, [pc, #96]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 8006292:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006296:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006298:	f7fd fb26 	bl	80038e8 <HAL_GetTick>
 800629c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800629e:	e008      	b.n	80062b2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80062a0:	f7fd fb22 	bl	80038e8 <HAL_GetTick>
 80062a4:	4602      	mov	r2, r0
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	1ad3      	subs	r3, r2, r3
 80062aa:	2b02      	cmp	r3, #2
 80062ac:	d901      	bls.n	80062b2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80062ae:	2303      	movs	r3, #3
 80062b0:	e057      	b.n	8006362 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80062b2:	4b10      	ldr	r3, [pc, #64]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d0f0      	beq.n	80062a0 <HAL_RCC_OscConfig+0x478>
 80062be:	e04f      	b.n	8006360 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062c0:	4b0c      	ldr	r3, [pc, #48]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a0b      	ldr	r2, [pc, #44]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 80062c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80062ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062cc:	f7fd fb0c 	bl	80038e8 <HAL_GetTick>
 80062d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062d2:	e008      	b.n	80062e6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80062d4:	f7fd fb08 	bl	80038e8 <HAL_GetTick>
 80062d8:	4602      	mov	r2, r0
 80062da:	693b      	ldr	r3, [r7, #16]
 80062dc:	1ad3      	subs	r3, r2, r3
 80062de:	2b02      	cmp	r3, #2
 80062e0:	d901      	bls.n	80062e6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80062e2:	2303      	movs	r3, #3
 80062e4:	e03d      	b.n	8006362 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062e6:	4b03      	ldr	r3, [pc, #12]	@ (80062f4 <HAL_RCC_OscConfig+0x4cc>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d1f0      	bne.n	80062d4 <HAL_RCC_OscConfig+0x4ac>
 80062f2:	e035      	b.n	8006360 <HAL_RCC_OscConfig+0x538>
 80062f4:	40023800 	.word	0x40023800
 80062f8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80062fc:	4b1b      	ldr	r3, [pc, #108]	@ (800636c <HAL_RCC_OscConfig+0x544>)
 80062fe:	685b      	ldr	r3, [r3, #4]
 8006300:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	699b      	ldr	r3, [r3, #24]
 8006306:	2b01      	cmp	r3, #1
 8006308:	d028      	beq.n	800635c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006314:	429a      	cmp	r2, r3
 8006316:	d121      	bne.n	800635c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006322:	429a      	cmp	r2, r3
 8006324:	d11a      	bne.n	800635c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006326:	68fa      	ldr	r2, [r7, #12]
 8006328:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800632c:	4013      	ands	r3, r2
 800632e:	687a      	ldr	r2, [r7, #4]
 8006330:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006332:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006334:	4293      	cmp	r3, r2
 8006336:	d111      	bne.n	800635c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006342:	085b      	lsrs	r3, r3, #1
 8006344:	3b01      	subs	r3, #1
 8006346:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006348:	429a      	cmp	r2, r3
 800634a:	d107      	bne.n	800635c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006356:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006358:	429a      	cmp	r2, r3
 800635a:	d001      	beq.n	8006360 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800635c:	2301      	movs	r3, #1
 800635e:	e000      	b.n	8006362 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8006360:	2300      	movs	r3, #0
}
 8006362:	4618      	mov	r0, r3
 8006364:	3718      	adds	r7, #24
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}
 800636a:	bf00      	nop
 800636c:	40023800 	.word	0x40023800

08006370 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b084      	sub	sp, #16
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
 8006378:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800637a:	2300      	movs	r3, #0
 800637c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d101      	bne.n	8006388 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006384:	2301      	movs	r3, #1
 8006386:	e0d0      	b.n	800652a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006388:	4b6a      	ldr	r3, [pc, #424]	@ (8006534 <HAL_RCC_ClockConfig+0x1c4>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f003 030f 	and.w	r3, r3, #15
 8006390:	683a      	ldr	r2, [r7, #0]
 8006392:	429a      	cmp	r2, r3
 8006394:	d910      	bls.n	80063b8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006396:	4b67      	ldr	r3, [pc, #412]	@ (8006534 <HAL_RCC_ClockConfig+0x1c4>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f023 020f 	bic.w	r2, r3, #15
 800639e:	4965      	ldr	r1, [pc, #404]	@ (8006534 <HAL_RCC_ClockConfig+0x1c4>)
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	4313      	orrs	r3, r2
 80063a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80063a6:	4b63      	ldr	r3, [pc, #396]	@ (8006534 <HAL_RCC_ClockConfig+0x1c4>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f003 030f 	and.w	r3, r3, #15
 80063ae:	683a      	ldr	r2, [r7, #0]
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d001      	beq.n	80063b8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80063b4:	2301      	movs	r3, #1
 80063b6:	e0b8      	b.n	800652a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f003 0302 	and.w	r3, r3, #2
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d020      	beq.n	8006406 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f003 0304 	and.w	r3, r3, #4
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d005      	beq.n	80063dc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80063d0:	4b59      	ldr	r3, [pc, #356]	@ (8006538 <HAL_RCC_ClockConfig+0x1c8>)
 80063d2:	689b      	ldr	r3, [r3, #8]
 80063d4:	4a58      	ldr	r2, [pc, #352]	@ (8006538 <HAL_RCC_ClockConfig+0x1c8>)
 80063d6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80063da:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f003 0308 	and.w	r3, r3, #8
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d005      	beq.n	80063f4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80063e8:	4b53      	ldr	r3, [pc, #332]	@ (8006538 <HAL_RCC_ClockConfig+0x1c8>)
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	4a52      	ldr	r2, [pc, #328]	@ (8006538 <HAL_RCC_ClockConfig+0x1c8>)
 80063ee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80063f2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063f4:	4b50      	ldr	r3, [pc, #320]	@ (8006538 <HAL_RCC_ClockConfig+0x1c8>)
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	689b      	ldr	r3, [r3, #8]
 8006400:	494d      	ldr	r1, [pc, #308]	@ (8006538 <HAL_RCC_ClockConfig+0x1c8>)
 8006402:	4313      	orrs	r3, r2
 8006404:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f003 0301 	and.w	r3, r3, #1
 800640e:	2b00      	cmp	r3, #0
 8006410:	d040      	beq.n	8006494 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	2b01      	cmp	r3, #1
 8006418:	d107      	bne.n	800642a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800641a:	4b47      	ldr	r3, [pc, #284]	@ (8006538 <HAL_RCC_ClockConfig+0x1c8>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006422:	2b00      	cmp	r3, #0
 8006424:	d115      	bne.n	8006452 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006426:	2301      	movs	r3, #1
 8006428:	e07f      	b.n	800652a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	2b02      	cmp	r3, #2
 8006430:	d107      	bne.n	8006442 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006432:	4b41      	ldr	r3, [pc, #260]	@ (8006538 <HAL_RCC_ClockConfig+0x1c8>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800643a:	2b00      	cmp	r3, #0
 800643c:	d109      	bne.n	8006452 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800643e:	2301      	movs	r3, #1
 8006440:	e073      	b.n	800652a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006442:	4b3d      	ldr	r3, [pc, #244]	@ (8006538 <HAL_RCC_ClockConfig+0x1c8>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f003 0302 	and.w	r3, r3, #2
 800644a:	2b00      	cmp	r3, #0
 800644c:	d101      	bne.n	8006452 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	e06b      	b.n	800652a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006452:	4b39      	ldr	r3, [pc, #228]	@ (8006538 <HAL_RCC_ClockConfig+0x1c8>)
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	f023 0203 	bic.w	r2, r3, #3
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	4936      	ldr	r1, [pc, #216]	@ (8006538 <HAL_RCC_ClockConfig+0x1c8>)
 8006460:	4313      	orrs	r3, r2
 8006462:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006464:	f7fd fa40 	bl	80038e8 <HAL_GetTick>
 8006468:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800646a:	e00a      	b.n	8006482 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800646c:	f7fd fa3c 	bl	80038e8 <HAL_GetTick>
 8006470:	4602      	mov	r2, r0
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	1ad3      	subs	r3, r2, r3
 8006476:	f241 3288 	movw	r2, #5000	@ 0x1388
 800647a:	4293      	cmp	r3, r2
 800647c:	d901      	bls.n	8006482 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800647e:	2303      	movs	r3, #3
 8006480:	e053      	b.n	800652a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006482:	4b2d      	ldr	r3, [pc, #180]	@ (8006538 <HAL_RCC_ClockConfig+0x1c8>)
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	f003 020c 	and.w	r2, r3, #12
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	429a      	cmp	r2, r3
 8006492:	d1eb      	bne.n	800646c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006494:	4b27      	ldr	r3, [pc, #156]	@ (8006534 <HAL_RCC_ClockConfig+0x1c4>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f003 030f 	and.w	r3, r3, #15
 800649c:	683a      	ldr	r2, [r7, #0]
 800649e:	429a      	cmp	r2, r3
 80064a0:	d210      	bcs.n	80064c4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064a2:	4b24      	ldr	r3, [pc, #144]	@ (8006534 <HAL_RCC_ClockConfig+0x1c4>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f023 020f 	bic.w	r2, r3, #15
 80064aa:	4922      	ldr	r1, [pc, #136]	@ (8006534 <HAL_RCC_ClockConfig+0x1c4>)
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064b2:	4b20      	ldr	r3, [pc, #128]	@ (8006534 <HAL_RCC_ClockConfig+0x1c4>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f003 030f 	and.w	r3, r3, #15
 80064ba:	683a      	ldr	r2, [r7, #0]
 80064bc:	429a      	cmp	r2, r3
 80064be:	d001      	beq.n	80064c4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80064c0:	2301      	movs	r3, #1
 80064c2:	e032      	b.n	800652a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f003 0304 	and.w	r3, r3, #4
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d008      	beq.n	80064e2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80064d0:	4b19      	ldr	r3, [pc, #100]	@ (8006538 <HAL_RCC_ClockConfig+0x1c8>)
 80064d2:	689b      	ldr	r3, [r3, #8]
 80064d4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	68db      	ldr	r3, [r3, #12]
 80064dc:	4916      	ldr	r1, [pc, #88]	@ (8006538 <HAL_RCC_ClockConfig+0x1c8>)
 80064de:	4313      	orrs	r3, r2
 80064e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f003 0308 	and.w	r3, r3, #8
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d009      	beq.n	8006502 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80064ee:	4b12      	ldr	r3, [pc, #72]	@ (8006538 <HAL_RCC_ClockConfig+0x1c8>)
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	691b      	ldr	r3, [r3, #16]
 80064fa:	00db      	lsls	r3, r3, #3
 80064fc:	490e      	ldr	r1, [pc, #56]	@ (8006538 <HAL_RCC_ClockConfig+0x1c8>)
 80064fe:	4313      	orrs	r3, r2
 8006500:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006502:	f000 f821 	bl	8006548 <HAL_RCC_GetSysClockFreq>
 8006506:	4602      	mov	r2, r0
 8006508:	4b0b      	ldr	r3, [pc, #44]	@ (8006538 <HAL_RCC_ClockConfig+0x1c8>)
 800650a:	689b      	ldr	r3, [r3, #8]
 800650c:	091b      	lsrs	r3, r3, #4
 800650e:	f003 030f 	and.w	r3, r3, #15
 8006512:	490a      	ldr	r1, [pc, #40]	@ (800653c <HAL_RCC_ClockConfig+0x1cc>)
 8006514:	5ccb      	ldrb	r3, [r1, r3]
 8006516:	fa22 f303 	lsr.w	r3, r2, r3
 800651a:	4a09      	ldr	r2, [pc, #36]	@ (8006540 <HAL_RCC_ClockConfig+0x1d0>)
 800651c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800651e:	4b09      	ldr	r3, [pc, #36]	@ (8006544 <HAL_RCC_ClockConfig+0x1d4>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4618      	mov	r0, r3
 8006524:	f7fc fd12 	bl	8002f4c <HAL_InitTick>

  return HAL_OK;
 8006528:	2300      	movs	r3, #0
}
 800652a:	4618      	mov	r0, r3
 800652c:	3710      	adds	r7, #16
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}
 8006532:	bf00      	nop
 8006534:	40023c00 	.word	0x40023c00
 8006538:	40023800 	.word	0x40023800
 800653c:	0802340c 	.word	0x0802340c
 8006540:	20000054 	.word	0x20000054
 8006544:	20000058 	.word	0x20000058

08006548 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006548:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800654c:	b094      	sub	sp, #80	@ 0x50
 800654e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006550:	2300      	movs	r3, #0
 8006552:	647b      	str	r3, [r7, #68]	@ 0x44
 8006554:	2300      	movs	r3, #0
 8006556:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006558:	2300      	movs	r3, #0
 800655a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 800655c:	2300      	movs	r3, #0
 800655e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006560:	4b79      	ldr	r3, [pc, #484]	@ (8006748 <HAL_RCC_GetSysClockFreq+0x200>)
 8006562:	689b      	ldr	r3, [r3, #8]
 8006564:	f003 030c 	and.w	r3, r3, #12
 8006568:	2b08      	cmp	r3, #8
 800656a:	d00d      	beq.n	8006588 <HAL_RCC_GetSysClockFreq+0x40>
 800656c:	2b08      	cmp	r3, #8
 800656e:	f200 80e1 	bhi.w	8006734 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006572:	2b00      	cmp	r3, #0
 8006574:	d002      	beq.n	800657c <HAL_RCC_GetSysClockFreq+0x34>
 8006576:	2b04      	cmp	r3, #4
 8006578:	d003      	beq.n	8006582 <HAL_RCC_GetSysClockFreq+0x3a>
 800657a:	e0db      	b.n	8006734 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800657c:	4b73      	ldr	r3, [pc, #460]	@ (800674c <HAL_RCC_GetSysClockFreq+0x204>)
 800657e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006580:	e0db      	b.n	800673a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006582:	4b73      	ldr	r3, [pc, #460]	@ (8006750 <HAL_RCC_GetSysClockFreq+0x208>)
 8006584:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006586:	e0d8      	b.n	800673a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006588:	4b6f      	ldr	r3, [pc, #444]	@ (8006748 <HAL_RCC_GetSysClockFreq+0x200>)
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006590:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006592:	4b6d      	ldr	r3, [pc, #436]	@ (8006748 <HAL_RCC_GetSysClockFreq+0x200>)
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800659a:	2b00      	cmp	r3, #0
 800659c:	d063      	beq.n	8006666 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800659e:	4b6a      	ldr	r3, [pc, #424]	@ (8006748 <HAL_RCC_GetSysClockFreq+0x200>)
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	099b      	lsrs	r3, r3, #6
 80065a4:	2200      	movs	r2, #0
 80065a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80065a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80065aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80065b2:	2300      	movs	r3, #0
 80065b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80065b6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80065ba:	4622      	mov	r2, r4
 80065bc:	462b      	mov	r3, r5
 80065be:	f04f 0000 	mov.w	r0, #0
 80065c2:	f04f 0100 	mov.w	r1, #0
 80065c6:	0159      	lsls	r1, r3, #5
 80065c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80065cc:	0150      	lsls	r0, r2, #5
 80065ce:	4602      	mov	r2, r0
 80065d0:	460b      	mov	r3, r1
 80065d2:	4621      	mov	r1, r4
 80065d4:	1a51      	subs	r1, r2, r1
 80065d6:	6139      	str	r1, [r7, #16]
 80065d8:	4629      	mov	r1, r5
 80065da:	eb63 0301 	sbc.w	r3, r3, r1
 80065de:	617b      	str	r3, [r7, #20]
 80065e0:	f04f 0200 	mov.w	r2, #0
 80065e4:	f04f 0300 	mov.w	r3, #0
 80065e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80065ec:	4659      	mov	r1, fp
 80065ee:	018b      	lsls	r3, r1, #6
 80065f0:	4651      	mov	r1, sl
 80065f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80065f6:	4651      	mov	r1, sl
 80065f8:	018a      	lsls	r2, r1, #6
 80065fa:	4651      	mov	r1, sl
 80065fc:	ebb2 0801 	subs.w	r8, r2, r1
 8006600:	4659      	mov	r1, fp
 8006602:	eb63 0901 	sbc.w	r9, r3, r1
 8006606:	f04f 0200 	mov.w	r2, #0
 800660a:	f04f 0300 	mov.w	r3, #0
 800660e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006612:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006616:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800661a:	4690      	mov	r8, r2
 800661c:	4699      	mov	r9, r3
 800661e:	4623      	mov	r3, r4
 8006620:	eb18 0303 	adds.w	r3, r8, r3
 8006624:	60bb      	str	r3, [r7, #8]
 8006626:	462b      	mov	r3, r5
 8006628:	eb49 0303 	adc.w	r3, r9, r3
 800662c:	60fb      	str	r3, [r7, #12]
 800662e:	f04f 0200 	mov.w	r2, #0
 8006632:	f04f 0300 	mov.w	r3, #0
 8006636:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800663a:	4629      	mov	r1, r5
 800663c:	024b      	lsls	r3, r1, #9
 800663e:	4621      	mov	r1, r4
 8006640:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006644:	4621      	mov	r1, r4
 8006646:	024a      	lsls	r2, r1, #9
 8006648:	4610      	mov	r0, r2
 800664a:	4619      	mov	r1, r3
 800664c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800664e:	2200      	movs	r2, #0
 8006650:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006652:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006654:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006658:	f7fa fb26 	bl	8000ca8 <__aeabi_uldivmod>
 800665c:	4602      	mov	r2, r0
 800665e:	460b      	mov	r3, r1
 8006660:	4613      	mov	r3, r2
 8006662:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006664:	e058      	b.n	8006718 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006666:	4b38      	ldr	r3, [pc, #224]	@ (8006748 <HAL_RCC_GetSysClockFreq+0x200>)
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	099b      	lsrs	r3, r3, #6
 800666c:	2200      	movs	r2, #0
 800666e:	4618      	mov	r0, r3
 8006670:	4611      	mov	r1, r2
 8006672:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006676:	623b      	str	r3, [r7, #32]
 8006678:	2300      	movs	r3, #0
 800667a:	627b      	str	r3, [r7, #36]	@ 0x24
 800667c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006680:	4642      	mov	r2, r8
 8006682:	464b      	mov	r3, r9
 8006684:	f04f 0000 	mov.w	r0, #0
 8006688:	f04f 0100 	mov.w	r1, #0
 800668c:	0159      	lsls	r1, r3, #5
 800668e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006692:	0150      	lsls	r0, r2, #5
 8006694:	4602      	mov	r2, r0
 8006696:	460b      	mov	r3, r1
 8006698:	4641      	mov	r1, r8
 800669a:	ebb2 0a01 	subs.w	sl, r2, r1
 800669e:	4649      	mov	r1, r9
 80066a0:	eb63 0b01 	sbc.w	fp, r3, r1
 80066a4:	f04f 0200 	mov.w	r2, #0
 80066a8:	f04f 0300 	mov.w	r3, #0
 80066ac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80066b0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80066b4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80066b8:	ebb2 040a 	subs.w	r4, r2, sl
 80066bc:	eb63 050b 	sbc.w	r5, r3, fp
 80066c0:	f04f 0200 	mov.w	r2, #0
 80066c4:	f04f 0300 	mov.w	r3, #0
 80066c8:	00eb      	lsls	r3, r5, #3
 80066ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80066ce:	00e2      	lsls	r2, r4, #3
 80066d0:	4614      	mov	r4, r2
 80066d2:	461d      	mov	r5, r3
 80066d4:	4643      	mov	r3, r8
 80066d6:	18e3      	adds	r3, r4, r3
 80066d8:	603b      	str	r3, [r7, #0]
 80066da:	464b      	mov	r3, r9
 80066dc:	eb45 0303 	adc.w	r3, r5, r3
 80066e0:	607b      	str	r3, [r7, #4]
 80066e2:	f04f 0200 	mov.w	r2, #0
 80066e6:	f04f 0300 	mov.w	r3, #0
 80066ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80066ee:	4629      	mov	r1, r5
 80066f0:	028b      	lsls	r3, r1, #10
 80066f2:	4621      	mov	r1, r4
 80066f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80066f8:	4621      	mov	r1, r4
 80066fa:	028a      	lsls	r2, r1, #10
 80066fc:	4610      	mov	r0, r2
 80066fe:	4619      	mov	r1, r3
 8006700:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006702:	2200      	movs	r2, #0
 8006704:	61bb      	str	r3, [r7, #24]
 8006706:	61fa      	str	r2, [r7, #28]
 8006708:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800670c:	f7fa facc 	bl	8000ca8 <__aeabi_uldivmod>
 8006710:	4602      	mov	r2, r0
 8006712:	460b      	mov	r3, r1
 8006714:	4613      	mov	r3, r2
 8006716:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006718:	4b0b      	ldr	r3, [pc, #44]	@ (8006748 <HAL_RCC_GetSysClockFreq+0x200>)
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	0c1b      	lsrs	r3, r3, #16
 800671e:	f003 0303 	and.w	r3, r3, #3
 8006722:	3301      	adds	r3, #1
 8006724:	005b      	lsls	r3, r3, #1
 8006726:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006728:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800672a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800672c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006730:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006732:	e002      	b.n	800673a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006734:	4b05      	ldr	r3, [pc, #20]	@ (800674c <HAL_RCC_GetSysClockFreq+0x204>)
 8006736:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006738:	bf00      	nop
    }
  }
  return sysclockfreq;
 800673a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800673c:	4618      	mov	r0, r3
 800673e:	3750      	adds	r7, #80	@ 0x50
 8006740:	46bd      	mov	sp, r7
 8006742:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006746:	bf00      	nop
 8006748:	40023800 	.word	0x40023800
 800674c:	00f42400 	.word	0x00f42400
 8006750:	007a1200 	.word	0x007a1200

08006754 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006754:	b480      	push	{r7}
 8006756:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006758:	4b03      	ldr	r3, [pc, #12]	@ (8006768 <HAL_RCC_GetHCLKFreq+0x14>)
 800675a:	681b      	ldr	r3, [r3, #0]
}
 800675c:	4618      	mov	r0, r3
 800675e:	46bd      	mov	sp, r7
 8006760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006764:	4770      	bx	lr
 8006766:	bf00      	nop
 8006768:	20000054 	.word	0x20000054

0800676c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006770:	f7ff fff0 	bl	8006754 <HAL_RCC_GetHCLKFreq>
 8006774:	4602      	mov	r2, r0
 8006776:	4b05      	ldr	r3, [pc, #20]	@ (800678c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006778:	689b      	ldr	r3, [r3, #8]
 800677a:	0a9b      	lsrs	r3, r3, #10
 800677c:	f003 0307 	and.w	r3, r3, #7
 8006780:	4903      	ldr	r1, [pc, #12]	@ (8006790 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006782:	5ccb      	ldrb	r3, [r1, r3]
 8006784:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006788:	4618      	mov	r0, r3
 800678a:	bd80      	pop	{r7, pc}
 800678c:	40023800 	.word	0x40023800
 8006790:	0802341c 	.word	0x0802341c

08006794 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006798:	f7ff ffdc 	bl	8006754 <HAL_RCC_GetHCLKFreq>
 800679c:	4602      	mov	r2, r0
 800679e:	4b05      	ldr	r3, [pc, #20]	@ (80067b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	0b5b      	lsrs	r3, r3, #13
 80067a4:	f003 0307 	and.w	r3, r3, #7
 80067a8:	4903      	ldr	r1, [pc, #12]	@ (80067b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80067aa:	5ccb      	ldrb	r3, [r1, r3]
 80067ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	bd80      	pop	{r7, pc}
 80067b4:	40023800 	.word	0x40023800
 80067b8:	0802341c 	.word	0x0802341c

080067bc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80067bc:	b480      	push	{r7}
 80067be:	b083      	sub	sp, #12
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	220f      	movs	r2, #15
 80067ca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80067cc:	4b12      	ldr	r3, [pc, #72]	@ (8006818 <HAL_RCC_GetClockConfig+0x5c>)
 80067ce:	689b      	ldr	r3, [r3, #8]
 80067d0:	f003 0203 	and.w	r2, r3, #3
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80067d8:	4b0f      	ldr	r3, [pc, #60]	@ (8006818 <HAL_RCC_GetClockConfig+0x5c>)
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80067e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006818 <HAL_RCC_GetClockConfig+0x5c>)
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80067f0:	4b09      	ldr	r3, [pc, #36]	@ (8006818 <HAL_RCC_GetClockConfig+0x5c>)
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	08db      	lsrs	r3, r3, #3
 80067f6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80067fe:	4b07      	ldr	r3, [pc, #28]	@ (800681c <HAL_RCC_GetClockConfig+0x60>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f003 020f 	and.w	r2, r3, #15
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	601a      	str	r2, [r3, #0]
}
 800680a:	bf00      	nop
 800680c:	370c      	adds	r7, #12
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr
 8006816:	bf00      	nop
 8006818:	40023800 	.word	0x40023800
 800681c:	40023c00 	.word	0x40023c00

08006820 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b088      	sub	sp, #32
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006828:	2300      	movs	r3, #0
 800682a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800682c:	2300      	movs	r3, #0
 800682e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006830:	2300      	movs	r3, #0
 8006832:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006834:	2300      	movs	r3, #0
 8006836:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006838:	2300      	movs	r3, #0
 800683a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f003 0301 	and.w	r3, r3, #1
 8006844:	2b00      	cmp	r3, #0
 8006846:	d012      	beq.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006848:	4b69      	ldr	r3, [pc, #420]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	4a68      	ldr	r2, [pc, #416]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800684e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006852:	6093      	str	r3, [r2, #8]
 8006854:	4b66      	ldr	r3, [pc, #408]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006856:	689a      	ldr	r2, [r3, #8]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800685c:	4964      	ldr	r1, [pc, #400]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800685e:	4313      	orrs	r3, r2
 8006860:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006866:	2b00      	cmp	r3, #0
 8006868:	d101      	bne.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800686a:	2301      	movs	r3, #1
 800686c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006876:	2b00      	cmp	r3, #0
 8006878:	d017      	beq.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800687a:	4b5d      	ldr	r3, [pc, #372]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800687c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006880:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006888:	4959      	ldr	r1, [pc, #356]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800688a:	4313      	orrs	r3, r2
 800688c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006894:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006898:	d101      	bne.n	800689e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800689a:	2301      	movs	r3, #1
 800689c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d101      	bne.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80068a6:	2301      	movs	r3, #1
 80068a8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d017      	beq.n	80068e6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80068b6:	4b4e      	ldr	r3, [pc, #312]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80068b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80068bc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068c4:	494a      	ldr	r1, [pc, #296]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80068c6:	4313      	orrs	r3, r2
 80068c8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80068d4:	d101      	bne.n	80068da <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80068d6:	2301      	movs	r3, #1
 80068d8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d101      	bne.n	80068e6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80068e2:	2301      	movs	r3, #1
 80068e4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d001      	beq.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80068f2:	2301      	movs	r3, #1
 80068f4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f003 0320 	and.w	r3, r3, #32
 80068fe:	2b00      	cmp	r3, #0
 8006900:	f000 808b 	beq.w	8006a1a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006904:	4b3a      	ldr	r3, [pc, #232]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006908:	4a39      	ldr	r2, [pc, #228]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800690a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800690e:	6413      	str	r3, [r2, #64]	@ 0x40
 8006910:	4b37      	ldr	r3, [pc, #220]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006914:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006918:	60bb      	str	r3, [r7, #8]
 800691a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800691c:	4b35      	ldr	r3, [pc, #212]	@ (80069f4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a34      	ldr	r2, [pc, #208]	@ (80069f4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006922:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006926:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006928:	f7fc ffde 	bl	80038e8 <HAL_GetTick>
 800692c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800692e:	e008      	b.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006930:	f7fc ffda 	bl	80038e8 <HAL_GetTick>
 8006934:	4602      	mov	r2, r0
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	1ad3      	subs	r3, r2, r3
 800693a:	2b64      	cmp	r3, #100	@ 0x64
 800693c:	d901      	bls.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800693e:	2303      	movs	r3, #3
 8006940:	e357      	b.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006942:	4b2c      	ldr	r3, [pc, #176]	@ (80069f4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800694a:	2b00      	cmp	r3, #0
 800694c:	d0f0      	beq.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800694e:	4b28      	ldr	r3, [pc, #160]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006950:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006952:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006956:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d035      	beq.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006962:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006966:	693a      	ldr	r2, [r7, #16]
 8006968:	429a      	cmp	r2, r3
 800696a:	d02e      	beq.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800696c:	4b20      	ldr	r3, [pc, #128]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800696e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006970:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006974:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006976:	4b1e      	ldr	r3, [pc, #120]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006978:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800697a:	4a1d      	ldr	r2, [pc, #116]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800697c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006980:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006982:	4b1b      	ldr	r3, [pc, #108]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006984:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006986:	4a1a      	ldr	r2, [pc, #104]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006988:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800698c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800698e:	4a18      	ldr	r2, [pc, #96]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006994:	4b16      	ldr	r3, [pc, #88]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006996:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006998:	f003 0301 	and.w	r3, r3, #1
 800699c:	2b01      	cmp	r3, #1
 800699e:	d114      	bne.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069a0:	f7fc ffa2 	bl	80038e8 <HAL_GetTick>
 80069a4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069a6:	e00a      	b.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80069a8:	f7fc ff9e 	bl	80038e8 <HAL_GetTick>
 80069ac:	4602      	mov	r2, r0
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	1ad3      	subs	r3, r2, r3
 80069b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d901      	bls.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80069ba:	2303      	movs	r3, #3
 80069bc:	e319      	b.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069be:	4b0c      	ldr	r3, [pc, #48]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80069c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069c2:	f003 0302 	and.w	r3, r3, #2
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d0ee      	beq.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80069d6:	d111      	bne.n	80069fc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80069d8:	4b05      	ldr	r3, [pc, #20]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80069e4:	4b04      	ldr	r3, [pc, #16]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80069e6:	400b      	ands	r3, r1
 80069e8:	4901      	ldr	r1, [pc, #4]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80069ea:	4313      	orrs	r3, r2
 80069ec:	608b      	str	r3, [r1, #8]
 80069ee:	e00b      	b.n	8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80069f0:	40023800 	.word	0x40023800
 80069f4:	40007000 	.word	0x40007000
 80069f8:	0ffffcff 	.word	0x0ffffcff
 80069fc:	4baa      	ldr	r3, [pc, #680]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80069fe:	689b      	ldr	r3, [r3, #8]
 8006a00:	4aa9      	ldr	r2, [pc, #676]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a02:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006a06:	6093      	str	r3, [r2, #8]
 8006a08:	4ba7      	ldr	r3, [pc, #668]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a0a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a14:	49a4      	ldr	r1, [pc, #656]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a16:	4313      	orrs	r3, r2
 8006a18:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f003 0310 	and.w	r3, r3, #16
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d010      	beq.n	8006a48 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006a26:	4ba0      	ldr	r3, [pc, #640]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a2c:	4a9e      	ldr	r2, [pc, #632]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006a32:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006a36:	4b9c      	ldr	r3, [pc, #624]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a38:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a40:	4999      	ldr	r1, [pc, #612]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a42:	4313      	orrs	r3, r2
 8006a44:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d00a      	beq.n	8006a6a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006a54:	4b94      	ldr	r3, [pc, #592]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a5a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a62:	4991      	ldr	r1, [pc, #580]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a64:	4313      	orrs	r3, r2
 8006a66:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d00a      	beq.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006a76:	4b8c      	ldr	r3, [pc, #560]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a7c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a84:	4988      	ldr	r1, [pc, #544]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a86:	4313      	orrs	r3, r2
 8006a88:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d00a      	beq.n	8006aae <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006a98:	4b83      	ldr	r3, [pc, #524]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a9e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006aa6:	4980      	ldr	r1, [pc, #512]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006aa8:	4313      	orrs	r3, r2
 8006aaa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d00a      	beq.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006aba:	4b7b      	ldr	r3, [pc, #492]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ac0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ac8:	4977      	ldr	r1, [pc, #476]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006aca:	4313      	orrs	r3, r2
 8006acc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d00a      	beq.n	8006af2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006adc:	4b72      	ldr	r3, [pc, #456]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ae2:	f023 0203 	bic.w	r2, r3, #3
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006aea:	496f      	ldr	r1, [pc, #444]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006aec:	4313      	orrs	r3, r2
 8006aee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d00a      	beq.n	8006b14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006afe:	4b6a      	ldr	r3, [pc, #424]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b04:	f023 020c 	bic.w	r2, r3, #12
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b0c:	4966      	ldr	r1, [pc, #408]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d00a      	beq.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006b20:	4b61      	ldr	r3, [pc, #388]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b26:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b2e:	495e      	ldr	r1, [pc, #376]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b30:	4313      	orrs	r3, r2
 8006b32:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d00a      	beq.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006b42:	4b59      	ldr	r3, [pc, #356]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b48:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b50:	4955      	ldr	r1, [pc, #340]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b52:	4313      	orrs	r3, r2
 8006b54:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d00a      	beq.n	8006b7a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006b64:	4b50      	ldr	r3, [pc, #320]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b6a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b72:	494d      	ldr	r1, [pc, #308]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b74:	4313      	orrs	r3, r2
 8006b76:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d00a      	beq.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006b86:	4b48      	ldr	r3, [pc, #288]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b8c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b94:	4944      	ldr	r1, [pc, #272]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006b96:	4313      	orrs	r3, r2
 8006b98:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d00a      	beq.n	8006bbe <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006ba8:	4b3f      	ldr	r3, [pc, #252]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006baa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bae:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bb6:	493c      	ldr	r1, [pc, #240]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d00a      	beq.n	8006be0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006bca:	4b37      	ldr	r3, [pc, #220]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006bcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bd0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bd8:	4933      	ldr	r1, [pc, #204]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d00a      	beq.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006bec:	4b2e      	ldr	r3, [pc, #184]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bf2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006bfa:	492b      	ldr	r1, [pc, #172]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d011      	beq.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006c0e:	4b26      	ldr	r3, [pc, #152]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c14:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c1c:	4922      	ldr	r1, [pc, #136]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c2c:	d101      	bne.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f003 0308 	and.w	r3, r3, #8
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d001      	beq.n	8006c42 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d00a      	beq.n	8006c64 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006c4e:	4b16      	ldr	r3, [pc, #88]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c54:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c5c:	4912      	ldr	r1, [pc, #72]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d00b      	beq.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006c70:	4b0d      	ldr	r3, [pc, #52]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c76:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c80:	4909      	ldr	r1, [pc, #36]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c82:	4313      	orrs	r3, r2
 8006c84:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006c88:	69fb      	ldr	r3, [r7, #28]
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d006      	beq.n	8006c9c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	f000 80d9 	beq.w	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006c9c:	4b02      	ldr	r3, [pc, #8]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a01      	ldr	r2, [pc, #4]	@ (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ca2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006ca6:	e001      	b.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8006ca8:	40023800 	.word	0x40023800
 8006cac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006cae:	f7fc fe1b 	bl	80038e8 <HAL_GetTick>
 8006cb2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006cb4:	e008      	b.n	8006cc8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006cb6:	f7fc fe17 	bl	80038e8 <HAL_GetTick>
 8006cba:	4602      	mov	r2, r0
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	1ad3      	subs	r3, r2, r3
 8006cc0:	2b64      	cmp	r3, #100	@ 0x64
 8006cc2:	d901      	bls.n	8006cc8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006cc4:	2303      	movs	r3, #3
 8006cc6:	e194      	b.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006cc8:	4b6c      	ldr	r3, [pc, #432]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d1f0      	bne.n	8006cb6 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f003 0301 	and.w	r3, r3, #1
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d021      	beq.n	8006d24 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d11d      	bne.n	8006d24 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006ce8:	4b64      	ldr	r3, [pc, #400]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006cee:	0c1b      	lsrs	r3, r3, #16
 8006cf0:	f003 0303 	and.w	r3, r3, #3
 8006cf4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006cf6:	4b61      	ldr	r3, [pc, #388]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cf8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006cfc:	0e1b      	lsrs	r3, r3, #24
 8006cfe:	f003 030f 	and.w	r3, r3, #15
 8006d02:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	685b      	ldr	r3, [r3, #4]
 8006d08:	019a      	lsls	r2, r3, #6
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	041b      	lsls	r3, r3, #16
 8006d0e:	431a      	orrs	r2, r3
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	061b      	lsls	r3, r3, #24
 8006d14:	431a      	orrs	r2, r3
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	689b      	ldr	r3, [r3, #8]
 8006d1a:	071b      	lsls	r3, r3, #28
 8006d1c:	4957      	ldr	r1, [pc, #348]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d004      	beq.n	8006d3a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d34:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d38:	d00a      	beq.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d02e      	beq.n	8006da4 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d4a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d4e:	d129      	bne.n	8006da4 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006d50:	4b4a      	ldr	r3, [pc, #296]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d56:	0c1b      	lsrs	r3, r3, #16
 8006d58:	f003 0303 	and.w	r3, r3, #3
 8006d5c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006d5e:	4b47      	ldr	r3, [pc, #284]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d64:	0f1b      	lsrs	r3, r3, #28
 8006d66:	f003 0307 	and.w	r3, r3, #7
 8006d6a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	019a      	lsls	r2, r3, #6
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	041b      	lsls	r3, r3, #16
 8006d76:	431a      	orrs	r2, r3
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	68db      	ldr	r3, [r3, #12]
 8006d7c:	061b      	lsls	r3, r3, #24
 8006d7e:	431a      	orrs	r2, r3
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	071b      	lsls	r3, r3, #28
 8006d84:	493d      	ldr	r1, [pc, #244]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d86:	4313      	orrs	r3, r2
 8006d88:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006d8c:	4b3b      	ldr	r3, [pc, #236]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006d92:	f023 021f 	bic.w	r2, r3, #31
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d9a:	3b01      	subs	r3, #1
 8006d9c:	4937      	ldr	r1, [pc, #220]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d01d      	beq.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006db0:	4b32      	ldr	r3, [pc, #200]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006db2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006db6:	0e1b      	lsrs	r3, r3, #24
 8006db8:	f003 030f 	and.w	r3, r3, #15
 8006dbc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006dbe:	4b2f      	ldr	r3, [pc, #188]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006dc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006dc4:	0f1b      	lsrs	r3, r3, #28
 8006dc6:	f003 0307 	and.w	r3, r3, #7
 8006dca:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	019a      	lsls	r2, r3, #6
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	691b      	ldr	r3, [r3, #16]
 8006dd6:	041b      	lsls	r3, r3, #16
 8006dd8:	431a      	orrs	r2, r3
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	061b      	lsls	r3, r3, #24
 8006dde:	431a      	orrs	r2, r3
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	071b      	lsls	r3, r3, #28
 8006de4:	4925      	ldr	r1, [pc, #148]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006de6:	4313      	orrs	r3, r2
 8006de8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d011      	beq.n	8006e1c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	019a      	lsls	r2, r3, #6
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	691b      	ldr	r3, [r3, #16]
 8006e02:	041b      	lsls	r3, r3, #16
 8006e04:	431a      	orrs	r2, r3
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	68db      	ldr	r3, [r3, #12]
 8006e0a:	061b      	lsls	r3, r3, #24
 8006e0c:	431a      	orrs	r2, r3
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	071b      	lsls	r3, r3, #28
 8006e14:	4919      	ldr	r1, [pc, #100]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006e16:	4313      	orrs	r3, r2
 8006e18:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006e1c:	4b17      	ldr	r3, [pc, #92]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a16      	ldr	r2, [pc, #88]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006e22:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006e26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e28:	f7fc fd5e 	bl	80038e8 <HAL_GetTick>
 8006e2c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006e2e:	e008      	b.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006e30:	f7fc fd5a 	bl	80038e8 <HAL_GetTick>
 8006e34:	4602      	mov	r2, r0
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	1ad3      	subs	r3, r2, r3
 8006e3a:	2b64      	cmp	r3, #100	@ 0x64
 8006e3c:	d901      	bls.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e3e:	2303      	movs	r3, #3
 8006e40:	e0d7      	b.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006e42:	4b0e      	ldr	r3, [pc, #56]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d0f0      	beq.n	8006e30 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006e4e:	69bb      	ldr	r3, [r7, #24]
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	f040 80cd 	bne.w	8006ff0 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006e56:	4b09      	ldr	r3, [pc, #36]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a08      	ldr	r2, [pc, #32]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006e5c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e62:	f7fc fd41 	bl	80038e8 <HAL_GetTick>
 8006e66:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006e68:	e00a      	b.n	8006e80 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006e6a:	f7fc fd3d 	bl	80038e8 <HAL_GetTick>
 8006e6e:	4602      	mov	r2, r0
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	1ad3      	subs	r3, r2, r3
 8006e74:	2b64      	cmp	r3, #100	@ 0x64
 8006e76:	d903      	bls.n	8006e80 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e78:	2303      	movs	r3, #3
 8006e7a:	e0ba      	b.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8006e7c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006e80:	4b5e      	ldr	r3, [pc, #376]	@ (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006e88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e8c:	d0ed      	beq.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d003      	beq.n	8006ea2 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d009      	beq.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d02e      	beq.n	8006f0c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d12a      	bne.n	8006f0c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006eb6:	4b51      	ldr	r3, [pc, #324]	@ (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ebc:	0c1b      	lsrs	r3, r3, #16
 8006ebe:	f003 0303 	and.w	r3, r3, #3
 8006ec2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006ec4:	4b4d      	ldr	r3, [pc, #308]	@ (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006eca:	0f1b      	lsrs	r3, r3, #28
 8006ecc:	f003 0307 	and.w	r3, r3, #7
 8006ed0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	695b      	ldr	r3, [r3, #20]
 8006ed6:	019a      	lsls	r2, r3, #6
 8006ed8:	693b      	ldr	r3, [r7, #16]
 8006eda:	041b      	lsls	r3, r3, #16
 8006edc:	431a      	orrs	r2, r3
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	699b      	ldr	r3, [r3, #24]
 8006ee2:	061b      	lsls	r3, r3, #24
 8006ee4:	431a      	orrs	r2, r3
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	071b      	lsls	r3, r3, #28
 8006eea:	4944      	ldr	r1, [pc, #272]	@ (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006eec:	4313      	orrs	r3, r2
 8006eee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006ef2:	4b42      	ldr	r3, [pc, #264]	@ (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006ef4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ef8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f00:	3b01      	subs	r3, #1
 8006f02:	021b      	lsls	r3, r3, #8
 8006f04:	493d      	ldr	r1, [pc, #244]	@ (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006f06:	4313      	orrs	r3, r2
 8006f08:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d022      	beq.n	8006f5e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006f1c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f20:	d11d      	bne.n	8006f5e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006f22:	4b36      	ldr	r3, [pc, #216]	@ (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006f24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f28:	0e1b      	lsrs	r3, r3, #24
 8006f2a:	f003 030f 	and.w	r3, r3, #15
 8006f2e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006f30:	4b32      	ldr	r3, [pc, #200]	@ (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f36:	0f1b      	lsrs	r3, r3, #28
 8006f38:	f003 0307 	and.w	r3, r3, #7
 8006f3c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	695b      	ldr	r3, [r3, #20]
 8006f42:	019a      	lsls	r2, r3, #6
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	6a1b      	ldr	r3, [r3, #32]
 8006f48:	041b      	lsls	r3, r3, #16
 8006f4a:	431a      	orrs	r2, r3
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	061b      	lsls	r3, r3, #24
 8006f50:	431a      	orrs	r2, r3
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	071b      	lsls	r3, r3, #28
 8006f56:	4929      	ldr	r1, [pc, #164]	@ (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006f58:	4313      	orrs	r3, r2
 8006f5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f003 0308 	and.w	r3, r3, #8
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d028      	beq.n	8006fbc <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006f6a:	4b24      	ldr	r3, [pc, #144]	@ (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006f6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f70:	0e1b      	lsrs	r3, r3, #24
 8006f72:	f003 030f 	and.w	r3, r3, #15
 8006f76:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006f78:	4b20      	ldr	r3, [pc, #128]	@ (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f7e:	0c1b      	lsrs	r3, r3, #16
 8006f80:	f003 0303 	and.w	r3, r3, #3
 8006f84:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	695b      	ldr	r3, [r3, #20]
 8006f8a:	019a      	lsls	r2, r3, #6
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	041b      	lsls	r3, r3, #16
 8006f90:	431a      	orrs	r2, r3
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	061b      	lsls	r3, r3, #24
 8006f96:	431a      	orrs	r2, r3
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	69db      	ldr	r3, [r3, #28]
 8006f9c:	071b      	lsls	r3, r3, #28
 8006f9e:	4917      	ldr	r1, [pc, #92]	@ (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006fa6:	4b15      	ldr	r3, [pc, #84]	@ (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006fa8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006fac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fb4:	4911      	ldr	r1, [pc, #68]	@ (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006fbc:	4b0f      	ldr	r3, [pc, #60]	@ (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a0e      	ldr	r2, [pc, #56]	@ (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006fc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006fc6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006fc8:	f7fc fc8e 	bl	80038e8 <HAL_GetTick>
 8006fcc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006fce:	e008      	b.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006fd0:	f7fc fc8a 	bl	80038e8 <HAL_GetTick>
 8006fd4:	4602      	mov	r2, r0
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	1ad3      	subs	r3, r2, r3
 8006fda:	2b64      	cmp	r3, #100	@ 0x64
 8006fdc:	d901      	bls.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006fde:	2303      	movs	r3, #3
 8006fe0:	e007      	b.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006fe2:	4b06      	ldr	r3, [pc, #24]	@ (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006fea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fee:	d1ef      	bne.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8006ff0:	2300      	movs	r3, #0
}
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	3720      	adds	r7, #32
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	bd80      	pop	{r7, pc}
 8006ffa:	bf00      	nop
 8006ffc:	40023800 	.word	0x40023800

08007000 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b084      	sub	sp, #16
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d101      	bne.n	8007012 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800700e:	2301      	movs	r3, #1
 8007010:	e09d      	b.n	800714e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007016:	2b00      	cmp	r3, #0
 8007018:	d108      	bne.n	800702c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	685b      	ldr	r3, [r3, #4]
 800701e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007022:	d009      	beq.n	8007038 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2200      	movs	r2, #0
 8007028:	61da      	str	r2, [r3, #28]
 800702a:	e005      	b.n	8007038 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2200      	movs	r2, #0
 8007030:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2200      	movs	r2, #0
 8007036:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2200      	movs	r2, #0
 800703c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007044:	b2db      	uxtb	r3, r3
 8007046:	2b00      	cmp	r3, #0
 8007048:	d106      	bne.n	8007058 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2200      	movs	r2, #0
 800704e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f7fb ff0e 	bl	8002e74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2202      	movs	r2, #2
 800705c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	681a      	ldr	r2, [r3, #0]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800706e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	68db      	ldr	r3, [r3, #12]
 8007074:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007078:	d902      	bls.n	8007080 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800707a:	2300      	movs	r3, #0
 800707c:	60fb      	str	r3, [r7, #12]
 800707e:	e002      	b.n	8007086 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007080:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007084:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	68db      	ldr	r3, [r3, #12]
 800708a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800708e:	d007      	beq.n	80070a0 <HAL_SPI_Init+0xa0>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	68db      	ldr	r3, [r3, #12]
 8007094:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007098:	d002      	beq.n	80070a0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2200      	movs	r2, #0
 800709e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80070b0:	431a      	orrs	r2, r3
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	691b      	ldr	r3, [r3, #16]
 80070b6:	f003 0302 	and.w	r3, r3, #2
 80070ba:	431a      	orrs	r2, r3
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	695b      	ldr	r3, [r3, #20]
 80070c0:	f003 0301 	and.w	r3, r3, #1
 80070c4:	431a      	orrs	r2, r3
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	699b      	ldr	r3, [r3, #24]
 80070ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80070ce:	431a      	orrs	r2, r3
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	69db      	ldr	r3, [r3, #28]
 80070d4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80070d8:	431a      	orrs	r2, r3
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6a1b      	ldr	r3, [r3, #32]
 80070de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070e2:	ea42 0103 	orr.w	r1, r2, r3
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070ea:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	430a      	orrs	r2, r1
 80070f4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	699b      	ldr	r3, [r3, #24]
 80070fa:	0c1b      	lsrs	r3, r3, #16
 80070fc:	f003 0204 	and.w	r2, r3, #4
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007104:	f003 0310 	and.w	r3, r3, #16
 8007108:	431a      	orrs	r2, r3
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800710e:	f003 0308 	and.w	r3, r3, #8
 8007112:	431a      	orrs	r2, r3
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	68db      	ldr	r3, [r3, #12]
 8007118:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800711c:	ea42 0103 	orr.w	r1, r2, r3
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	430a      	orrs	r2, r1
 800712c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	69da      	ldr	r2, [r3, #28]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800713c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2200      	movs	r2, #0
 8007142:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2201      	movs	r2, #1
 8007148:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800714c:	2300      	movs	r3, #0
}
 800714e:	4618      	mov	r0, r3
 8007150:	3710      	adds	r7, #16
 8007152:	46bd      	mov	sp, r7
 8007154:	bd80      	pop	{r7, pc}

08007156 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007156:	b580      	push	{r7, lr}
 8007158:	b088      	sub	sp, #32
 800715a:	af00      	add	r7, sp, #0
 800715c:	60f8      	str	r0, [r7, #12]
 800715e:	60b9      	str	r1, [r7, #8]
 8007160:	603b      	str	r3, [r7, #0]
 8007162:	4613      	mov	r3, r2
 8007164:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007166:	2300      	movs	r3, #0
 8007168:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007170:	2b01      	cmp	r3, #1
 8007172:	d101      	bne.n	8007178 <HAL_SPI_Transmit+0x22>
 8007174:	2302      	movs	r3, #2
 8007176:	e158      	b.n	800742a <HAL_SPI_Transmit+0x2d4>
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2201      	movs	r2, #1
 800717c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007180:	f7fc fbb2 	bl	80038e8 <HAL_GetTick>
 8007184:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007186:	88fb      	ldrh	r3, [r7, #6]
 8007188:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007190:	b2db      	uxtb	r3, r3
 8007192:	2b01      	cmp	r3, #1
 8007194:	d002      	beq.n	800719c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007196:	2302      	movs	r3, #2
 8007198:	77fb      	strb	r3, [r7, #31]
    goto error;
 800719a:	e13d      	b.n	8007418 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d002      	beq.n	80071a8 <HAL_SPI_Transmit+0x52>
 80071a2:	88fb      	ldrh	r3, [r7, #6]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d102      	bne.n	80071ae <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80071a8:	2301      	movs	r3, #1
 80071aa:	77fb      	strb	r3, [r7, #31]
    goto error;
 80071ac:	e134      	b.n	8007418 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	2203      	movs	r2, #3
 80071b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2200      	movs	r2, #0
 80071ba:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	68ba      	ldr	r2, [r7, #8]
 80071c0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	88fa      	ldrh	r2, [r7, #6]
 80071c6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	88fa      	ldrh	r2, [r7, #6]
 80071cc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	2200      	movs	r2, #0
 80071d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2200      	movs	r2, #0
 80071d8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2200      	movs	r2, #0
 80071e0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	2200      	movs	r2, #0
 80071e8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2200      	movs	r2, #0
 80071ee:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	689b      	ldr	r3, [r3, #8]
 80071f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071f8:	d10f      	bne.n	800721a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	681a      	ldr	r2, [r3, #0]
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007208:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	681a      	ldr	r2, [r3, #0]
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007218:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007224:	2b40      	cmp	r3, #64	@ 0x40
 8007226:	d007      	beq.n	8007238 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	681a      	ldr	r2, [r3, #0]
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007236:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	68db      	ldr	r3, [r3, #12]
 800723c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007240:	d94b      	bls.n	80072da <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d002      	beq.n	8007250 <HAL_SPI_Transmit+0xfa>
 800724a:	8afb      	ldrh	r3, [r7, #22]
 800724c:	2b01      	cmp	r3, #1
 800724e:	d13e      	bne.n	80072ce <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007254:	881a      	ldrh	r2, [r3, #0]
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007260:	1c9a      	adds	r2, r3, #2
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800726a:	b29b      	uxth	r3, r3
 800726c:	3b01      	subs	r3, #1
 800726e:	b29a      	uxth	r2, r3
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007274:	e02b      	b.n	80072ce <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	f003 0302 	and.w	r3, r3, #2
 8007280:	2b02      	cmp	r3, #2
 8007282:	d112      	bne.n	80072aa <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007288:	881a      	ldrh	r2, [r3, #0]
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007294:	1c9a      	adds	r2, r3, #2
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800729e:	b29b      	uxth	r3, r3
 80072a0:	3b01      	subs	r3, #1
 80072a2:	b29a      	uxth	r2, r3
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80072a8:	e011      	b.n	80072ce <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80072aa:	f7fc fb1d 	bl	80038e8 <HAL_GetTick>
 80072ae:	4602      	mov	r2, r0
 80072b0:	69bb      	ldr	r3, [r7, #24]
 80072b2:	1ad3      	subs	r3, r2, r3
 80072b4:	683a      	ldr	r2, [r7, #0]
 80072b6:	429a      	cmp	r2, r3
 80072b8:	d803      	bhi.n	80072c2 <HAL_SPI_Transmit+0x16c>
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072c0:	d102      	bne.n	80072c8 <HAL_SPI_Transmit+0x172>
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d102      	bne.n	80072ce <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80072c8:	2303      	movs	r3, #3
 80072ca:	77fb      	strb	r3, [r7, #31]
          goto error;
 80072cc:	e0a4      	b.n	8007418 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072d2:	b29b      	uxth	r3, r3
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d1ce      	bne.n	8007276 <HAL_SPI_Transmit+0x120>
 80072d8:	e07c      	b.n	80073d4 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	685b      	ldr	r3, [r3, #4]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d002      	beq.n	80072e8 <HAL_SPI_Transmit+0x192>
 80072e2:	8afb      	ldrh	r3, [r7, #22]
 80072e4:	2b01      	cmp	r3, #1
 80072e6:	d170      	bne.n	80073ca <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	2b01      	cmp	r3, #1
 80072f0:	d912      	bls.n	8007318 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072f6:	881a      	ldrh	r2, [r3, #0]
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007302:	1c9a      	adds	r2, r3, #2
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800730c:	b29b      	uxth	r3, r3
 800730e:	3b02      	subs	r3, #2
 8007310:	b29a      	uxth	r2, r3
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007316:	e058      	b.n	80073ca <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	330c      	adds	r3, #12
 8007322:	7812      	ldrb	r2, [r2, #0]
 8007324:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800732a:	1c5a      	adds	r2, r3, #1
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007334:	b29b      	uxth	r3, r3
 8007336:	3b01      	subs	r3, #1
 8007338:	b29a      	uxth	r2, r3
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800733e:	e044      	b.n	80073ca <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	689b      	ldr	r3, [r3, #8]
 8007346:	f003 0302 	and.w	r3, r3, #2
 800734a:	2b02      	cmp	r3, #2
 800734c:	d12b      	bne.n	80073a6 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007352:	b29b      	uxth	r3, r3
 8007354:	2b01      	cmp	r3, #1
 8007356:	d912      	bls.n	800737e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800735c:	881a      	ldrh	r2, [r3, #0]
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007368:	1c9a      	adds	r2, r3, #2
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007372:	b29b      	uxth	r3, r3
 8007374:	3b02      	subs	r3, #2
 8007376:	b29a      	uxth	r2, r3
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800737c:	e025      	b.n	80073ca <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	330c      	adds	r3, #12
 8007388:	7812      	ldrb	r2, [r2, #0]
 800738a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007390:	1c5a      	adds	r2, r3, #1
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800739a:	b29b      	uxth	r3, r3
 800739c:	3b01      	subs	r3, #1
 800739e:	b29a      	uxth	r2, r3
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80073a4:	e011      	b.n	80073ca <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80073a6:	f7fc fa9f 	bl	80038e8 <HAL_GetTick>
 80073aa:	4602      	mov	r2, r0
 80073ac:	69bb      	ldr	r3, [r7, #24]
 80073ae:	1ad3      	subs	r3, r2, r3
 80073b0:	683a      	ldr	r2, [r7, #0]
 80073b2:	429a      	cmp	r2, r3
 80073b4:	d803      	bhi.n	80073be <HAL_SPI_Transmit+0x268>
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073bc:	d102      	bne.n	80073c4 <HAL_SPI_Transmit+0x26e>
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d102      	bne.n	80073ca <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80073c4:	2303      	movs	r3, #3
 80073c6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80073c8:	e026      	b.n	8007418 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073ce:	b29b      	uxth	r3, r3
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d1b5      	bne.n	8007340 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80073d4:	69ba      	ldr	r2, [r7, #24]
 80073d6:	6839      	ldr	r1, [r7, #0]
 80073d8:	68f8      	ldr	r0, [r7, #12]
 80073da:	f000 fd07 	bl	8007dec <SPI_EndRxTxTransaction>
 80073de:	4603      	mov	r3, r0
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d002      	beq.n	80073ea <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2220      	movs	r2, #32
 80073e8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	689b      	ldr	r3, [r3, #8]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d10a      	bne.n	8007408 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80073f2:	2300      	movs	r3, #0
 80073f4:	613b      	str	r3, [r7, #16]
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	68db      	ldr	r3, [r3, #12]
 80073fc:	613b      	str	r3, [r7, #16]
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	689b      	ldr	r3, [r3, #8]
 8007404:	613b      	str	r3, [r7, #16]
 8007406:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800740c:	2b00      	cmp	r3, #0
 800740e:	d002      	beq.n	8007416 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8007410:	2301      	movs	r3, #1
 8007412:	77fb      	strb	r3, [r7, #31]
 8007414:	e000      	b.n	8007418 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8007416:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2201      	movs	r2, #1
 800741c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2200      	movs	r2, #0
 8007424:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8007428:	7ffb      	ldrb	r3, [r7, #31]
}
 800742a:	4618      	mov	r0, r3
 800742c:	3720      	adds	r7, #32
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}

08007432 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007432:	b580      	push	{r7, lr}
 8007434:	b088      	sub	sp, #32
 8007436:	af02      	add	r7, sp, #8
 8007438:	60f8      	str	r0, [r7, #12]
 800743a:	60b9      	str	r1, [r7, #8]
 800743c:	603b      	str	r3, [r7, #0]
 800743e:	4613      	mov	r3, r2
 8007440:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007442:	2300      	movs	r3, #0
 8007444:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800744e:	d112      	bne.n	8007476 <HAL_SPI_Receive+0x44>
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	689b      	ldr	r3, [r3, #8]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d10e      	bne.n	8007476 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2204      	movs	r2, #4
 800745c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007460:	88fa      	ldrh	r2, [r7, #6]
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	9300      	str	r3, [sp, #0]
 8007466:	4613      	mov	r3, r2
 8007468:	68ba      	ldr	r2, [r7, #8]
 800746a:	68b9      	ldr	r1, [r7, #8]
 800746c:	68f8      	ldr	r0, [r7, #12]
 800746e:	f000 f910 	bl	8007692 <HAL_SPI_TransmitReceive>
 8007472:	4603      	mov	r3, r0
 8007474:	e109      	b.n	800768a <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800747c:	2b01      	cmp	r3, #1
 800747e:	d101      	bne.n	8007484 <HAL_SPI_Receive+0x52>
 8007480:	2302      	movs	r3, #2
 8007482:	e102      	b.n	800768a <HAL_SPI_Receive+0x258>
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2201      	movs	r2, #1
 8007488:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800748c:	f7fc fa2c 	bl	80038e8 <HAL_GetTick>
 8007490:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007498:	b2db      	uxtb	r3, r3
 800749a:	2b01      	cmp	r3, #1
 800749c:	d002      	beq.n	80074a4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800749e:	2302      	movs	r3, #2
 80074a0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80074a2:	e0e9      	b.n	8007678 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d002      	beq.n	80074b0 <HAL_SPI_Receive+0x7e>
 80074aa:	88fb      	ldrh	r3, [r7, #6]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d102      	bne.n	80074b6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80074b0:	2301      	movs	r3, #1
 80074b2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80074b4:	e0e0      	b.n	8007678 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2204      	movs	r2, #4
 80074ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2200      	movs	r2, #0
 80074c2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	68ba      	ldr	r2, [r7, #8]
 80074c8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	88fa      	ldrh	r2, [r7, #6]
 80074ce:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	88fa      	ldrh	r2, [r7, #6]
 80074d6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	2200      	movs	r2, #0
 80074de:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2200      	movs	r2, #0
 80074e4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	2200      	movs	r2, #0
 80074ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2200      	movs	r2, #0
 80074f0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	2200      	movs	r2, #0
 80074f6:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	68db      	ldr	r3, [r3, #12]
 80074fc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007500:	d908      	bls.n	8007514 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	685a      	ldr	r2, [r3, #4]
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007510:	605a      	str	r2, [r3, #4]
 8007512:	e007      	b.n	8007524 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	685a      	ldr	r2, [r3, #4]
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007522:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	689b      	ldr	r3, [r3, #8]
 8007528:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800752c:	d10f      	bne.n	800754e <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	681a      	ldr	r2, [r3, #0]
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800753c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	681a      	ldr	r2, [r3, #0]
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800754c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007558:	2b40      	cmp	r3, #64	@ 0x40
 800755a:	d007      	beq.n	800756c <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	681a      	ldr	r2, [r3, #0]
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800756a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	68db      	ldr	r3, [r3, #12]
 8007570:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007574:	d867      	bhi.n	8007646 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007576:	e030      	b.n	80075da <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	689b      	ldr	r3, [r3, #8]
 800757e:	f003 0301 	and.w	r3, r3, #1
 8007582:	2b01      	cmp	r3, #1
 8007584:	d117      	bne.n	80075b6 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f103 020c 	add.w	r2, r3, #12
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007592:	7812      	ldrb	r2, [r2, #0]
 8007594:	b2d2      	uxtb	r2, r2
 8007596:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800759c:	1c5a      	adds	r2, r3, #1
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80075a8:	b29b      	uxth	r3, r3
 80075aa:	3b01      	subs	r3, #1
 80075ac:	b29a      	uxth	r2, r3
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80075b4:	e011      	b.n	80075da <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80075b6:	f7fc f997 	bl	80038e8 <HAL_GetTick>
 80075ba:	4602      	mov	r2, r0
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	1ad3      	subs	r3, r2, r3
 80075c0:	683a      	ldr	r2, [r7, #0]
 80075c2:	429a      	cmp	r2, r3
 80075c4:	d803      	bhi.n	80075ce <HAL_SPI_Receive+0x19c>
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075cc:	d102      	bne.n	80075d4 <HAL_SPI_Receive+0x1a2>
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d102      	bne.n	80075da <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 80075d4:	2303      	movs	r3, #3
 80075d6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80075d8:	e04e      	b.n	8007678 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80075e0:	b29b      	uxth	r3, r3
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d1c8      	bne.n	8007578 <HAL_SPI_Receive+0x146>
 80075e6:	e034      	b.n	8007652 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	689b      	ldr	r3, [r3, #8]
 80075ee:	f003 0301 	and.w	r3, r3, #1
 80075f2:	2b01      	cmp	r3, #1
 80075f4:	d115      	bne.n	8007622 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	68da      	ldr	r2, [r3, #12]
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007600:	b292      	uxth	r2, r2
 8007602:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007608:	1c9a      	adds	r2, r3, #2
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007614:	b29b      	uxth	r3, r3
 8007616:	3b01      	subs	r3, #1
 8007618:	b29a      	uxth	r2, r3
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8007620:	e011      	b.n	8007646 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007622:	f7fc f961 	bl	80038e8 <HAL_GetTick>
 8007626:	4602      	mov	r2, r0
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	1ad3      	subs	r3, r2, r3
 800762c:	683a      	ldr	r2, [r7, #0]
 800762e:	429a      	cmp	r2, r3
 8007630:	d803      	bhi.n	800763a <HAL_SPI_Receive+0x208>
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007638:	d102      	bne.n	8007640 <HAL_SPI_Receive+0x20e>
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d102      	bne.n	8007646 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8007640:	2303      	movs	r3, #3
 8007642:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007644:	e018      	b.n	8007678 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800764c:	b29b      	uxth	r3, r3
 800764e:	2b00      	cmp	r3, #0
 8007650:	d1ca      	bne.n	80075e8 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007652:	693a      	ldr	r2, [r7, #16]
 8007654:	6839      	ldr	r1, [r7, #0]
 8007656:	68f8      	ldr	r0, [r7, #12]
 8007658:	f000 fb4c 	bl	8007cf4 <SPI_EndRxTransaction>
 800765c:	4603      	mov	r3, r0
 800765e:	2b00      	cmp	r3, #0
 8007660:	d002      	beq.n	8007668 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2220      	movs	r2, #32
 8007666:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800766c:	2b00      	cmp	r3, #0
 800766e:	d002      	beq.n	8007676 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8007670:	2301      	movs	r3, #1
 8007672:	75fb      	strb	r3, [r7, #23]
 8007674:	e000      	b.n	8007678 <HAL_SPI_Receive+0x246>
  }

error :
 8007676:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	2201      	movs	r2, #1
 800767c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  __HAL_UNLOCK(hspi);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	2200      	movs	r2, #0
 8007684:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8007688:	7dfb      	ldrb	r3, [r7, #23]
}
 800768a:	4618      	mov	r0, r3
 800768c:	3718      	adds	r7, #24
 800768e:	46bd      	mov	sp, r7
 8007690:	bd80      	pop	{r7, pc}

08007692 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007692:	b580      	push	{r7, lr}
 8007694:	b08a      	sub	sp, #40	@ 0x28
 8007696:	af00      	add	r7, sp, #0
 8007698:	60f8      	str	r0, [r7, #12]
 800769a:	60b9      	str	r1, [r7, #8]
 800769c:	607a      	str	r2, [r7, #4]
 800769e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80076a0:	2301      	movs	r3, #1
 80076a2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80076a4:	2300      	movs	r3, #0
 80076a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d101      	bne.n	80076b8 <HAL_SPI_TransmitReceive+0x26>
 80076b4:	2302      	movs	r3, #2
 80076b6:	e1fb      	b.n	8007ab0 <HAL_SPI_TransmitReceive+0x41e>
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	2201      	movs	r2, #1
 80076bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80076c0:	f7fc f912 	bl	80038e8 <HAL_GetTick>
 80076c4:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80076cc:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	685b      	ldr	r3, [r3, #4]
 80076d2:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80076d4:	887b      	ldrh	r3, [r7, #2]
 80076d6:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80076d8:	887b      	ldrh	r3, [r7, #2]
 80076da:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80076dc:	7efb      	ldrb	r3, [r7, #27]
 80076de:	2b01      	cmp	r3, #1
 80076e0:	d00e      	beq.n	8007700 <HAL_SPI_TransmitReceive+0x6e>
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80076e8:	d106      	bne.n	80076f8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	689b      	ldr	r3, [r3, #8]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d102      	bne.n	80076f8 <HAL_SPI_TransmitReceive+0x66>
 80076f2:	7efb      	ldrb	r3, [r7, #27]
 80076f4:	2b04      	cmp	r3, #4
 80076f6:	d003      	beq.n	8007700 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80076f8:	2302      	movs	r3, #2
 80076fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80076fe:	e1cd      	b.n	8007a9c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d005      	beq.n	8007712 <HAL_SPI_TransmitReceive+0x80>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d002      	beq.n	8007712 <HAL_SPI_TransmitReceive+0x80>
 800770c:	887b      	ldrh	r3, [r7, #2]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d103      	bne.n	800771a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8007712:	2301      	movs	r3, #1
 8007714:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8007718:	e1c0      	b.n	8007a9c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007720:	b2db      	uxtb	r3, r3
 8007722:	2b04      	cmp	r3, #4
 8007724:	d003      	beq.n	800772e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2205      	movs	r2, #5
 800772a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	2200      	movs	r2, #0
 8007732:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	687a      	ldr	r2, [r7, #4]
 8007738:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	887a      	ldrh	r2, [r7, #2]
 800773e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	887a      	ldrh	r2, [r7, #2]
 8007746:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	68ba      	ldr	r2, [r7, #8]
 800774e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	887a      	ldrh	r2, [r7, #2]
 8007754:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	887a      	ldrh	r2, [r7, #2]
 800775a:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2200      	movs	r2, #0
 8007760:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	2200      	movs	r2, #0
 8007766:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	68db      	ldr	r3, [r3, #12]
 800776c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007770:	d802      	bhi.n	8007778 <HAL_SPI_TransmitReceive+0xe6>
 8007772:	8a3b      	ldrh	r3, [r7, #16]
 8007774:	2b01      	cmp	r3, #1
 8007776:	d908      	bls.n	800778a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	685a      	ldr	r2, [r3, #4]
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007786:	605a      	str	r2, [r3, #4]
 8007788:	e007      	b.n	800779a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	685a      	ldr	r2, [r3, #4]
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007798:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077a4:	2b40      	cmp	r3, #64	@ 0x40
 80077a6:	d007      	beq.n	80077b8 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	681a      	ldr	r2, [r3, #0]
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80077b6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	68db      	ldr	r3, [r3, #12]
 80077bc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80077c0:	d97c      	bls.n	80078bc <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d002      	beq.n	80077d0 <HAL_SPI_TransmitReceive+0x13e>
 80077ca:	8a7b      	ldrh	r3, [r7, #18]
 80077cc:	2b01      	cmp	r3, #1
 80077ce:	d169      	bne.n	80078a4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077d4:	881a      	ldrh	r2, [r3, #0]
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077e0:	1c9a      	adds	r2, r3, #2
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077ea:	b29b      	uxth	r3, r3
 80077ec:	3b01      	subs	r3, #1
 80077ee:	b29a      	uxth	r2, r3
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80077f4:	e056      	b.n	80078a4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	689b      	ldr	r3, [r3, #8]
 80077fc:	f003 0302 	and.w	r3, r3, #2
 8007800:	2b02      	cmp	r3, #2
 8007802:	d11b      	bne.n	800783c <HAL_SPI_TransmitReceive+0x1aa>
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007808:	b29b      	uxth	r3, r3
 800780a:	2b00      	cmp	r3, #0
 800780c:	d016      	beq.n	800783c <HAL_SPI_TransmitReceive+0x1aa>
 800780e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007810:	2b01      	cmp	r3, #1
 8007812:	d113      	bne.n	800783c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007818:	881a      	ldrh	r2, [r3, #0]
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007824:	1c9a      	adds	r2, r3, #2
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800782e:	b29b      	uxth	r3, r3
 8007830:	3b01      	subs	r3, #1
 8007832:	b29a      	uxth	r2, r3
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007838:	2300      	movs	r3, #0
 800783a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	f003 0301 	and.w	r3, r3, #1
 8007846:	2b01      	cmp	r3, #1
 8007848:	d11c      	bne.n	8007884 <HAL_SPI_TransmitReceive+0x1f2>
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007850:	b29b      	uxth	r3, r3
 8007852:	2b00      	cmp	r3, #0
 8007854:	d016      	beq.n	8007884 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	68da      	ldr	r2, [r3, #12]
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007860:	b292      	uxth	r2, r2
 8007862:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007868:	1c9a      	adds	r2, r3, #2
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007874:	b29b      	uxth	r3, r3
 8007876:	3b01      	subs	r3, #1
 8007878:	b29a      	uxth	r2, r3
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007880:	2301      	movs	r3, #1
 8007882:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007884:	f7fc f830 	bl	80038e8 <HAL_GetTick>
 8007888:	4602      	mov	r2, r0
 800788a:	69fb      	ldr	r3, [r7, #28]
 800788c:	1ad3      	subs	r3, r2, r3
 800788e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007890:	429a      	cmp	r2, r3
 8007892:	d807      	bhi.n	80078a4 <HAL_SPI_TransmitReceive+0x212>
 8007894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007896:	f1b3 3fff 	cmp.w	r3, #4294967295
 800789a:	d003      	beq.n	80078a4 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800789c:	2303      	movs	r3, #3
 800789e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        goto error;
 80078a2:	e0fb      	b.n	8007a9c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078a8:	b29b      	uxth	r3, r3
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d1a3      	bne.n	80077f6 <HAL_SPI_TransmitReceive+0x164>
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80078b4:	b29b      	uxth	r3, r3
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d19d      	bne.n	80077f6 <HAL_SPI_TransmitReceive+0x164>
 80078ba:	e0df      	b.n	8007a7c <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	685b      	ldr	r3, [r3, #4]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d003      	beq.n	80078cc <HAL_SPI_TransmitReceive+0x23a>
 80078c4:	8a7b      	ldrh	r3, [r7, #18]
 80078c6:	2b01      	cmp	r3, #1
 80078c8:	f040 80cb 	bne.w	8007a62 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078d0:	b29b      	uxth	r3, r3
 80078d2:	2b01      	cmp	r3, #1
 80078d4:	d912      	bls.n	80078fc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078da:	881a      	ldrh	r2, [r3, #0]
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078e6:	1c9a      	adds	r2, r3, #2
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078f0:	b29b      	uxth	r3, r3
 80078f2:	3b02      	subs	r3, #2
 80078f4:	b29a      	uxth	r2, r3
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80078fa:	e0b2      	b.n	8007a62 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	330c      	adds	r3, #12
 8007906:	7812      	ldrb	r2, [r2, #0]
 8007908:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800790e:	1c5a      	adds	r2, r3, #1
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007918:	b29b      	uxth	r3, r3
 800791a:	3b01      	subs	r3, #1
 800791c:	b29a      	uxth	r2, r3
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007922:	e09e      	b.n	8007a62 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	689b      	ldr	r3, [r3, #8]
 800792a:	f003 0302 	and.w	r3, r3, #2
 800792e:	2b02      	cmp	r3, #2
 8007930:	d134      	bne.n	800799c <HAL_SPI_TransmitReceive+0x30a>
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007936:	b29b      	uxth	r3, r3
 8007938:	2b00      	cmp	r3, #0
 800793a:	d02f      	beq.n	800799c <HAL_SPI_TransmitReceive+0x30a>
 800793c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800793e:	2b01      	cmp	r3, #1
 8007940:	d12c      	bne.n	800799c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007946:	b29b      	uxth	r3, r3
 8007948:	2b01      	cmp	r3, #1
 800794a:	d912      	bls.n	8007972 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007950:	881a      	ldrh	r2, [r3, #0]
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800795c:	1c9a      	adds	r2, r3, #2
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007966:	b29b      	uxth	r3, r3
 8007968:	3b02      	subs	r3, #2
 800796a:	b29a      	uxth	r2, r3
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007970:	e012      	b.n	8007998 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	330c      	adds	r3, #12
 800797c:	7812      	ldrb	r2, [r2, #0]
 800797e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007984:	1c5a      	adds	r2, r3, #1
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800798e:	b29b      	uxth	r3, r3
 8007990:	3b01      	subs	r3, #1
 8007992:	b29a      	uxth	r2, r3
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007998:	2300      	movs	r3, #0
 800799a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	689b      	ldr	r3, [r3, #8]
 80079a2:	f003 0301 	and.w	r3, r3, #1
 80079a6:	2b01      	cmp	r3, #1
 80079a8:	d148      	bne.n	8007a3c <HAL_SPI_TransmitReceive+0x3aa>
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80079b0:	b29b      	uxth	r3, r3
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d042      	beq.n	8007a3c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80079bc:	b29b      	uxth	r3, r3
 80079be:	2b01      	cmp	r3, #1
 80079c0:	d923      	bls.n	8007a0a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	68da      	ldr	r2, [r3, #12]
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079cc:	b292      	uxth	r2, r2
 80079ce:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079d4:	1c9a      	adds	r2, r3, #2
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	3b02      	subs	r3, #2
 80079e4:	b29a      	uxth	r2, r3
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80079f2:	b29b      	uxth	r3, r3
 80079f4:	2b01      	cmp	r3, #1
 80079f6:	d81f      	bhi.n	8007a38 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	685a      	ldr	r2, [r3, #4]
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007a06:	605a      	str	r2, [r3, #4]
 8007a08:	e016      	b.n	8007a38 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f103 020c 	add.w	r2, r3, #12
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a16:	7812      	ldrb	r2, [r2, #0]
 8007a18:	b2d2      	uxtb	r2, r2
 8007a1a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a20:	1c5a      	adds	r2, r3, #1
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007a2c:	b29b      	uxth	r3, r3
 8007a2e:	3b01      	subs	r3, #1
 8007a30:	b29a      	uxth	r2, r3
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007a38:	2301      	movs	r3, #1
 8007a3a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007a3c:	f7fb ff54 	bl	80038e8 <HAL_GetTick>
 8007a40:	4602      	mov	r2, r0
 8007a42:	69fb      	ldr	r3, [r7, #28]
 8007a44:	1ad3      	subs	r3, r2, r3
 8007a46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	d803      	bhi.n	8007a54 <HAL_SPI_TransmitReceive+0x3c2>
 8007a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a52:	d102      	bne.n	8007a5a <HAL_SPI_TransmitReceive+0x3c8>
 8007a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d103      	bne.n	8007a62 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8007a5a:	2303      	movs	r3, #3
 8007a5c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        goto error;
 8007a60:	e01c      	b.n	8007a9c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a66:	b29b      	uxth	r3, r3
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	f47f af5b 	bne.w	8007924 <HAL_SPI_TransmitReceive+0x292>
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007a74:	b29b      	uxth	r3, r3
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	f47f af54 	bne.w	8007924 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007a7c:	69fa      	ldr	r2, [r7, #28]
 8007a7e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007a80:	68f8      	ldr	r0, [r7, #12]
 8007a82:	f000 f9b3 	bl	8007dec <SPI_EndRxTxTransaction>
 8007a86:	4603      	mov	r3, r0
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d006      	beq.n	8007a9a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	2220      	movs	r2, #32
 8007a96:	661a      	str	r2, [r3, #96]	@ 0x60
 8007a98:	e000      	b.n	8007a9c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8007a9a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  __HAL_UNLOCK(hspi);
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8007aac:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	3728      	adds	r7, #40	@ 0x28
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}

08007ab8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b088      	sub	sp, #32
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	60f8      	str	r0, [r7, #12]
 8007ac0:	60b9      	str	r1, [r7, #8]
 8007ac2:	603b      	str	r3, [r7, #0]
 8007ac4:	4613      	mov	r3, r2
 8007ac6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007ac8:	f7fb ff0e 	bl	80038e8 <HAL_GetTick>
 8007acc:	4602      	mov	r2, r0
 8007ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ad0:	1a9b      	subs	r3, r3, r2
 8007ad2:	683a      	ldr	r2, [r7, #0]
 8007ad4:	4413      	add	r3, r2
 8007ad6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007ad8:	f7fb ff06 	bl	80038e8 <HAL_GetTick>
 8007adc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007ade:	4b39      	ldr	r3, [pc, #228]	@ (8007bc4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	015b      	lsls	r3, r3, #5
 8007ae4:	0d1b      	lsrs	r3, r3, #20
 8007ae6:	69fa      	ldr	r2, [r7, #28]
 8007ae8:	fb02 f303 	mul.w	r3, r2, r3
 8007aec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007aee:	e054      	b.n	8007b9a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007af6:	d050      	beq.n	8007b9a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007af8:	f7fb fef6 	bl	80038e8 <HAL_GetTick>
 8007afc:	4602      	mov	r2, r0
 8007afe:	69bb      	ldr	r3, [r7, #24]
 8007b00:	1ad3      	subs	r3, r2, r3
 8007b02:	69fa      	ldr	r2, [r7, #28]
 8007b04:	429a      	cmp	r2, r3
 8007b06:	d902      	bls.n	8007b0e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007b08:	69fb      	ldr	r3, [r7, #28]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d13d      	bne.n	8007b8a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	685a      	ldr	r2, [r3, #4]
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007b1c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	685b      	ldr	r3, [r3, #4]
 8007b22:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007b26:	d111      	bne.n	8007b4c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	689b      	ldr	r3, [r3, #8]
 8007b2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b30:	d004      	beq.n	8007b3c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	689b      	ldr	r3, [r3, #8]
 8007b36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b3a:	d107      	bne.n	8007b4c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	681a      	ldr	r2, [r3, #0]
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007b4a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007b54:	d10f      	bne.n	8007b76 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	681a      	ldr	r2, [r3, #0]
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007b64:	601a      	str	r2, [r3, #0]
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	681a      	ldr	r2, [r3, #0]
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007b74:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	2201      	movs	r2, #1
 8007b7a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	2200      	movs	r2, #0
 8007b82:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007b86:	2303      	movs	r3, #3
 8007b88:	e017      	b.n	8007bba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007b8a:	697b      	ldr	r3, [r7, #20]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d101      	bne.n	8007b94 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007b90:	2300      	movs	r3, #0
 8007b92:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007b94:	697b      	ldr	r3, [r7, #20]
 8007b96:	3b01      	subs	r3, #1
 8007b98:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	689a      	ldr	r2, [r3, #8]
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	4013      	ands	r3, r2
 8007ba4:	68ba      	ldr	r2, [r7, #8]
 8007ba6:	429a      	cmp	r2, r3
 8007ba8:	bf0c      	ite	eq
 8007baa:	2301      	moveq	r3, #1
 8007bac:	2300      	movne	r3, #0
 8007bae:	b2db      	uxtb	r3, r3
 8007bb0:	461a      	mov	r2, r3
 8007bb2:	79fb      	ldrb	r3, [r7, #7]
 8007bb4:	429a      	cmp	r2, r3
 8007bb6:	d19b      	bne.n	8007af0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007bb8:	2300      	movs	r3, #0
}
 8007bba:	4618      	mov	r0, r3
 8007bbc:	3720      	adds	r7, #32
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	bd80      	pop	{r7, pc}
 8007bc2:	bf00      	nop
 8007bc4:	20000054 	.word	0x20000054

08007bc8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b08a      	sub	sp, #40	@ 0x28
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	60f8      	str	r0, [r7, #12]
 8007bd0:	60b9      	str	r1, [r7, #8]
 8007bd2:	607a      	str	r2, [r7, #4]
 8007bd4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007bda:	f7fb fe85 	bl	80038e8 <HAL_GetTick>
 8007bde:	4602      	mov	r2, r0
 8007be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be2:	1a9b      	subs	r3, r3, r2
 8007be4:	683a      	ldr	r2, [r7, #0]
 8007be6:	4413      	add	r3, r2
 8007be8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007bea:	f7fb fe7d 	bl	80038e8 <HAL_GetTick>
 8007bee:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	330c      	adds	r3, #12
 8007bf6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007bf8:	4b3d      	ldr	r3, [pc, #244]	@ (8007cf0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007bfa:	681a      	ldr	r2, [r3, #0]
 8007bfc:	4613      	mov	r3, r2
 8007bfe:	009b      	lsls	r3, r3, #2
 8007c00:	4413      	add	r3, r2
 8007c02:	00da      	lsls	r2, r3, #3
 8007c04:	1ad3      	subs	r3, r2, r3
 8007c06:	0d1b      	lsrs	r3, r3, #20
 8007c08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c0a:	fb02 f303 	mul.w	r3, r2, r3
 8007c0e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007c10:	e060      	b.n	8007cd4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007c12:	68bb      	ldr	r3, [r7, #8]
 8007c14:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007c18:	d107      	bne.n	8007c2a <SPI_WaitFifoStateUntilTimeout+0x62>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d104      	bne.n	8007c2a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007c20:	69fb      	ldr	r3, [r7, #28]
 8007c22:	781b      	ldrb	r3, [r3, #0]
 8007c24:	b2db      	uxtb	r3, r3
 8007c26:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007c28:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c30:	d050      	beq.n	8007cd4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007c32:	f7fb fe59 	bl	80038e8 <HAL_GetTick>
 8007c36:	4602      	mov	r2, r0
 8007c38:	6a3b      	ldr	r3, [r7, #32]
 8007c3a:	1ad3      	subs	r3, r2, r3
 8007c3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c3e:	429a      	cmp	r2, r3
 8007c40:	d902      	bls.n	8007c48 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d13d      	bne.n	8007cc4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	685a      	ldr	r2, [r3, #4]
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007c56:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	685b      	ldr	r3, [r3, #4]
 8007c5c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007c60:	d111      	bne.n	8007c86 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	689b      	ldr	r3, [r3, #8]
 8007c66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c6a:	d004      	beq.n	8007c76 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	689b      	ldr	r3, [r3, #8]
 8007c70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c74:	d107      	bne.n	8007c86 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	681a      	ldr	r2, [r3, #0]
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c84:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c8e:	d10f      	bne.n	8007cb0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	681a      	ldr	r2, [r3, #0]
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007c9e:	601a      	str	r2, [r3, #0]
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	681a      	ldr	r2, [r3, #0]
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007cae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007cc0:	2303      	movs	r3, #3
 8007cc2:	e010      	b.n	8007ce6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007cc4:	69bb      	ldr	r3, [r7, #24]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d101      	bne.n	8007cce <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007cce:	69bb      	ldr	r3, [r7, #24]
 8007cd0:	3b01      	subs	r3, #1
 8007cd2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	689a      	ldr	r2, [r3, #8]
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	4013      	ands	r3, r2
 8007cde:	687a      	ldr	r2, [r7, #4]
 8007ce0:	429a      	cmp	r2, r3
 8007ce2:	d196      	bne.n	8007c12 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007ce4:	2300      	movs	r3, #0
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3728      	adds	r7, #40	@ 0x28
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd80      	pop	{r7, pc}
 8007cee:	bf00      	nop
 8007cf0:	20000054 	.word	0x20000054

08007cf4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b088      	sub	sp, #32
 8007cf8:	af02      	add	r7, sp, #8
 8007cfa:	60f8      	str	r0, [r7, #12]
 8007cfc:	60b9      	str	r1, [r7, #8]
 8007cfe:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	685b      	ldr	r3, [r3, #4]
 8007d04:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007d08:	d111      	bne.n	8007d2e <SPI_EndRxTransaction+0x3a>
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	689b      	ldr	r3, [r3, #8]
 8007d0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d12:	d004      	beq.n	8007d1e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	689b      	ldr	r3, [r3, #8]
 8007d18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d1c:	d107      	bne.n	8007d2e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	681a      	ldr	r2, [r3, #0]
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007d2c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007d36:	d112      	bne.n	8007d5e <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	9300      	str	r3, [sp, #0]
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	2200      	movs	r2, #0
 8007d40:	2180      	movs	r1, #128	@ 0x80
 8007d42:	68f8      	ldr	r0, [r7, #12]
 8007d44:	f7ff feb8 	bl	8007ab8 <SPI_WaitFlagStateUntilTimeout>
 8007d48:	4603      	mov	r3, r0
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d021      	beq.n	8007d92 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d52:	f043 0220 	orr.w	r2, r3, #32
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007d5a:	2303      	movs	r3, #3
 8007d5c:	e03d      	b.n	8007dda <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in s */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007d5e:	4b21      	ldr	r3, [pc, #132]	@ (8007de4 <SPI_EndRxTransaction+0xf0>)
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	4a21      	ldr	r2, [pc, #132]	@ (8007de8 <SPI_EndRxTransaction+0xf4>)
 8007d64:	fba2 2303 	umull	r2, r3, r2, r3
 8007d68:	0d5b      	lsrs	r3, r3, #21
 8007d6a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007d6e:	fb02 f303 	mul.w	r3, r2, r3
 8007d72:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007d74:	697b      	ldr	r3, [r7, #20]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d00a      	beq.n	8007d90 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	3b01      	subs	r3, #1
 8007d7e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d8a:	2b80      	cmp	r3, #128	@ 0x80
 8007d8c:	d0f2      	beq.n	8007d74 <SPI_EndRxTransaction+0x80>
 8007d8e:	e000      	b.n	8007d92 <SPI_EndRxTransaction+0x9e>
        break;
 8007d90:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	685b      	ldr	r3, [r3, #4]
 8007d96:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007d9a:	d11d      	bne.n	8007dd8 <SPI_EndRxTransaction+0xe4>
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	689b      	ldr	r3, [r3, #8]
 8007da0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007da4:	d004      	beq.n	8007db0 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	689b      	ldr	r3, [r3, #8]
 8007daa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007dae:	d113      	bne.n	8007dd8 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	9300      	str	r3, [sp, #0]
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	2200      	movs	r2, #0
 8007db8:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007dbc:	68f8      	ldr	r0, [r7, #12]
 8007dbe:	f7ff ff03 	bl	8007bc8 <SPI_WaitFifoStateUntilTimeout>
 8007dc2:	4603      	mov	r3, r0
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d007      	beq.n	8007dd8 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007dcc:	f043 0220 	orr.w	r2, r3, #32
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007dd4:	2303      	movs	r3, #3
 8007dd6:	e000      	b.n	8007dda <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8007dd8:	2300      	movs	r3, #0
}
 8007dda:	4618      	mov	r0, r3
 8007ddc:	3718      	adds	r7, #24
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}
 8007de2:	bf00      	nop
 8007de4:	20000054 	.word	0x20000054
 8007de8:	165e9f81 	.word	0x165e9f81

08007dec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b088      	sub	sp, #32
 8007df0:	af02      	add	r7, sp, #8
 8007df2:	60f8      	str	r0, [r7, #12]
 8007df4:	60b9      	str	r1, [r7, #8]
 8007df6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	9300      	str	r3, [sp, #0]
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	2200      	movs	r2, #0
 8007e00:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007e04:	68f8      	ldr	r0, [r7, #12]
 8007e06:	f7ff fedf 	bl	8007bc8 <SPI_WaitFifoStateUntilTimeout>
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d007      	beq.n	8007e20 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e14:	f043 0220 	orr.w	r2, r3, #32
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007e1c:	2303      	movs	r3, #3
 8007e1e:	e046      	b.n	8007eae <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007e20:	4b25      	ldr	r3, [pc, #148]	@ (8007eb8 <SPI_EndRxTxTransaction+0xcc>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	4a25      	ldr	r2, [pc, #148]	@ (8007ebc <SPI_EndRxTxTransaction+0xd0>)
 8007e26:	fba2 2303 	umull	r2, r3, r2, r3
 8007e2a:	0d5b      	lsrs	r3, r3, #21
 8007e2c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007e30:	fb02 f303 	mul.w	r3, r2, r3
 8007e34:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	685b      	ldr	r3, [r3, #4]
 8007e3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007e3e:	d112      	bne.n	8007e66 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	9300      	str	r3, [sp, #0]
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	2200      	movs	r2, #0
 8007e48:	2180      	movs	r1, #128	@ 0x80
 8007e4a:	68f8      	ldr	r0, [r7, #12]
 8007e4c:	f7ff fe34 	bl	8007ab8 <SPI_WaitFlagStateUntilTimeout>
 8007e50:	4603      	mov	r3, r0
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d016      	beq.n	8007e84 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e5a:	f043 0220 	orr.w	r2, r3, #32
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007e62:	2303      	movs	r3, #3
 8007e64:	e023      	b.n	8007eae <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007e66:	697b      	ldr	r3, [r7, #20]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d00a      	beq.n	8007e82 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8007e6c:	697b      	ldr	r3, [r7, #20]
 8007e6e:	3b01      	subs	r3, #1
 8007e70:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	689b      	ldr	r3, [r3, #8]
 8007e78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e7c:	2b80      	cmp	r3, #128	@ 0x80
 8007e7e:	d0f2      	beq.n	8007e66 <SPI_EndRxTxTransaction+0x7a>
 8007e80:	e000      	b.n	8007e84 <SPI_EndRxTxTransaction+0x98>
        break;
 8007e82:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	9300      	str	r3, [sp, #0]
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007e90:	68f8      	ldr	r0, [r7, #12]
 8007e92:	f7ff fe99 	bl	8007bc8 <SPI_WaitFifoStateUntilTimeout>
 8007e96:	4603      	mov	r3, r0
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d007      	beq.n	8007eac <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ea0:	f043 0220 	orr.w	r2, r3, #32
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007ea8:	2303      	movs	r3, #3
 8007eaa:	e000      	b.n	8007eae <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8007eac:	2300      	movs	r3, #0
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3718      	adds	r7, #24
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}
 8007eb6:	bf00      	nop
 8007eb8:	20000054 	.word	0x20000054
 8007ebc:	165e9f81 	.word	0x165e9f81

08007ec0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b082      	sub	sp, #8
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d101      	bne.n	8007ed2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007ece:	2301      	movs	r3, #1
 8007ed0:	e049      	b.n	8007f66 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ed8:	b2db      	uxtb	r3, r3
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d106      	bne.n	8007eec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f7fb fa52 	bl	8003390 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2202      	movs	r2, #2
 8007ef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681a      	ldr	r2, [r3, #0]
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	3304      	adds	r3, #4
 8007efc:	4619      	mov	r1, r3
 8007efe:	4610      	mov	r0, r2
 8007f00:	f000 fc34 	bl	800876c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2201      	movs	r2, #1
 8007f08:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2201      	movs	r2, #1
 8007f10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2201      	movs	r2, #1
 8007f18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2201      	movs	r2, #1
 8007f20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2201      	movs	r2, #1
 8007f28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2201      	movs	r2, #1
 8007f30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2201      	movs	r2, #1
 8007f38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2201      	movs	r2, #1
 8007f40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2201      	movs	r2, #1
 8007f48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2201      	movs	r2, #1
 8007f50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2201      	movs	r2, #1
 8007f58:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2201      	movs	r2, #1
 8007f60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007f64:	2300      	movs	r3, #0
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	3708      	adds	r7, #8
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	bd80      	pop	{r7, pc}
	...

08007f70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007f70:	b480      	push	{r7}
 8007f72:	b085      	sub	sp, #20
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f7e:	b2db      	uxtb	r3, r3
 8007f80:	2b01      	cmp	r3, #1
 8007f82:	d001      	beq.n	8007f88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007f84:	2301      	movs	r3, #1
 8007f86:	e054      	b.n	8008032 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2202      	movs	r2, #2
 8007f8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	68da      	ldr	r2, [r3, #12]
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f042 0201 	orr.w	r2, r2, #1
 8007f9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	4a26      	ldr	r2, [pc, #152]	@ (8008040 <HAL_TIM_Base_Start_IT+0xd0>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d022      	beq.n	8007ff0 <HAL_TIM_Base_Start_IT+0x80>
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fb2:	d01d      	beq.n	8007ff0 <HAL_TIM_Base_Start_IT+0x80>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4a22      	ldr	r2, [pc, #136]	@ (8008044 <HAL_TIM_Base_Start_IT+0xd4>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d018      	beq.n	8007ff0 <HAL_TIM_Base_Start_IT+0x80>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	4a21      	ldr	r2, [pc, #132]	@ (8008048 <HAL_TIM_Base_Start_IT+0xd8>)
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	d013      	beq.n	8007ff0 <HAL_TIM_Base_Start_IT+0x80>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a1f      	ldr	r2, [pc, #124]	@ (800804c <HAL_TIM_Base_Start_IT+0xdc>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d00e      	beq.n	8007ff0 <HAL_TIM_Base_Start_IT+0x80>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	4a1e      	ldr	r2, [pc, #120]	@ (8008050 <HAL_TIM_Base_Start_IT+0xe0>)
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	d009      	beq.n	8007ff0 <HAL_TIM_Base_Start_IT+0x80>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	4a1c      	ldr	r2, [pc, #112]	@ (8008054 <HAL_TIM_Base_Start_IT+0xe4>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d004      	beq.n	8007ff0 <HAL_TIM_Base_Start_IT+0x80>
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4a1b      	ldr	r2, [pc, #108]	@ (8008058 <HAL_TIM_Base_Start_IT+0xe8>)
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d115      	bne.n	800801c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	689a      	ldr	r2, [r3, #8]
 8007ff6:	4b19      	ldr	r3, [pc, #100]	@ (800805c <HAL_TIM_Base_Start_IT+0xec>)
 8007ff8:	4013      	ands	r3, r2
 8007ffa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2b06      	cmp	r3, #6
 8008000:	d015      	beq.n	800802e <HAL_TIM_Base_Start_IT+0xbe>
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008008:	d011      	beq.n	800802e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	681a      	ldr	r2, [r3, #0]
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f042 0201 	orr.w	r2, r2, #1
 8008018:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800801a:	e008      	b.n	800802e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	681a      	ldr	r2, [r3, #0]
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f042 0201 	orr.w	r2, r2, #1
 800802a:	601a      	str	r2, [r3, #0]
 800802c:	e000      	b.n	8008030 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800802e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008030:	2300      	movs	r3, #0
}
 8008032:	4618      	mov	r0, r3
 8008034:	3714      	adds	r7, #20
 8008036:	46bd      	mov	sp, r7
 8008038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803c:	4770      	bx	lr
 800803e:	bf00      	nop
 8008040:	40010000 	.word	0x40010000
 8008044:	40000400 	.word	0x40000400
 8008048:	40000800 	.word	0x40000800
 800804c:	40000c00 	.word	0x40000c00
 8008050:	40010400 	.word	0x40010400
 8008054:	40014000 	.word	0x40014000
 8008058:	40001800 	.word	0x40001800
 800805c:	00010007 	.word	0x00010007

08008060 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b082      	sub	sp, #8
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d101      	bne.n	8008072 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800806e:	2301      	movs	r3, #1
 8008070:	e049      	b.n	8008106 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008078:	b2db      	uxtb	r3, r3
 800807a:	2b00      	cmp	r3, #0
 800807c:	d106      	bne.n	800808c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2200      	movs	r2, #0
 8008082:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f000 f841 	bl	800810e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2202      	movs	r2, #2
 8008090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681a      	ldr	r2, [r3, #0]
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	3304      	adds	r3, #4
 800809c:	4619      	mov	r1, r3
 800809e:	4610      	mov	r0, r2
 80080a0:	f000 fb64 	bl	800876c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2201      	movs	r2, #1
 80080a8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2201      	movs	r2, #1
 80080b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2201      	movs	r2, #1
 80080b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2201      	movs	r2, #1
 80080c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2201      	movs	r2, #1
 80080c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2201      	movs	r2, #1
 80080d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2201      	movs	r2, #1
 80080d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2201      	movs	r2, #1
 80080e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2201      	movs	r2, #1
 80080e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2201      	movs	r2, #1
 80080f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2201      	movs	r2, #1
 80080f8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2201      	movs	r2, #1
 8008100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008104:	2300      	movs	r3, #0
}
 8008106:	4618      	mov	r0, r3
 8008108:	3708      	adds	r7, #8
 800810a:	46bd      	mov	sp, r7
 800810c:	bd80      	pop	{r7, pc}

0800810e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800810e:	b480      	push	{r7}
 8008110:	b083      	sub	sp, #12
 8008112:	af00      	add	r7, sp, #0
 8008114:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008116:	bf00      	nop
 8008118:	370c      	adds	r7, #12
 800811a:	46bd      	mov	sp, r7
 800811c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008120:	4770      	bx	lr

08008122 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008122:	b580      	push	{r7, lr}
 8008124:	b082      	sub	sp, #8
 8008126:	af00      	add	r7, sp, #0
 8008128:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	691b      	ldr	r3, [r3, #16]
 8008130:	f003 0302 	and.w	r3, r3, #2
 8008134:	2b02      	cmp	r3, #2
 8008136:	d122      	bne.n	800817e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	68db      	ldr	r3, [r3, #12]
 800813e:	f003 0302 	and.w	r3, r3, #2
 8008142:	2b02      	cmp	r3, #2
 8008144:	d11b      	bne.n	800817e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f06f 0202 	mvn.w	r2, #2
 800814e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2201      	movs	r2, #1
 8008154:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	699b      	ldr	r3, [r3, #24]
 800815c:	f003 0303 	and.w	r3, r3, #3
 8008160:	2b00      	cmp	r3, #0
 8008162:	d003      	beq.n	800816c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008164:	6878      	ldr	r0, [r7, #4]
 8008166:	f000 fae3 	bl	8008730 <HAL_TIM_IC_CaptureCallback>
 800816a:	e005      	b.n	8008178 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	f000 fad5 	bl	800871c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	f000 fae6 	bl	8008744 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2200      	movs	r2, #0
 800817c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	691b      	ldr	r3, [r3, #16]
 8008184:	f003 0304 	and.w	r3, r3, #4
 8008188:	2b04      	cmp	r3, #4
 800818a:	d122      	bne.n	80081d2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	68db      	ldr	r3, [r3, #12]
 8008192:	f003 0304 	and.w	r3, r3, #4
 8008196:	2b04      	cmp	r3, #4
 8008198:	d11b      	bne.n	80081d2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f06f 0204 	mvn.w	r2, #4
 80081a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2202      	movs	r2, #2
 80081a8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	699b      	ldr	r3, [r3, #24]
 80081b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d003      	beq.n	80081c0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f000 fab9 	bl	8008730 <HAL_TIM_IC_CaptureCallback>
 80081be:	e005      	b.n	80081cc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081c0:	6878      	ldr	r0, [r7, #4]
 80081c2:	f000 faab 	bl	800871c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081c6:	6878      	ldr	r0, [r7, #4]
 80081c8:	f000 fabc 	bl	8008744 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2200      	movs	r2, #0
 80081d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	691b      	ldr	r3, [r3, #16]
 80081d8:	f003 0308 	and.w	r3, r3, #8
 80081dc:	2b08      	cmp	r3, #8
 80081de:	d122      	bne.n	8008226 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	68db      	ldr	r3, [r3, #12]
 80081e6:	f003 0308 	and.w	r3, r3, #8
 80081ea:	2b08      	cmp	r3, #8
 80081ec:	d11b      	bne.n	8008226 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f06f 0208 	mvn.w	r2, #8
 80081f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2204      	movs	r2, #4
 80081fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	69db      	ldr	r3, [r3, #28]
 8008204:	f003 0303 	and.w	r3, r3, #3
 8008208:	2b00      	cmp	r3, #0
 800820a:	d003      	beq.n	8008214 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f000 fa8f 	bl	8008730 <HAL_TIM_IC_CaptureCallback>
 8008212:	e005      	b.n	8008220 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f000 fa81 	bl	800871c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f000 fa92 	bl	8008744 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2200      	movs	r2, #0
 8008224:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	691b      	ldr	r3, [r3, #16]
 800822c:	f003 0310 	and.w	r3, r3, #16
 8008230:	2b10      	cmp	r3, #16
 8008232:	d122      	bne.n	800827a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	68db      	ldr	r3, [r3, #12]
 800823a:	f003 0310 	and.w	r3, r3, #16
 800823e:	2b10      	cmp	r3, #16
 8008240:	d11b      	bne.n	800827a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f06f 0210 	mvn.w	r2, #16
 800824a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2208      	movs	r2, #8
 8008250:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	69db      	ldr	r3, [r3, #28]
 8008258:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800825c:	2b00      	cmp	r3, #0
 800825e:	d003      	beq.n	8008268 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f000 fa65 	bl	8008730 <HAL_TIM_IC_CaptureCallback>
 8008266:	e005      	b.n	8008274 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008268:	6878      	ldr	r0, [r7, #4]
 800826a:	f000 fa57 	bl	800871c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f000 fa68 	bl	8008744 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2200      	movs	r2, #0
 8008278:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	691b      	ldr	r3, [r3, #16]
 8008280:	f003 0301 	and.w	r3, r3, #1
 8008284:	2b01      	cmp	r3, #1
 8008286:	d10e      	bne.n	80082a6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	68db      	ldr	r3, [r3, #12]
 800828e:	f003 0301 	and.w	r3, r3, #1
 8008292:	2b01      	cmp	r3, #1
 8008294:	d107      	bne.n	80082a6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f06f 0201 	mvn.w	r2, #1
 800829e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f7fa fd91 	bl	8002dc8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	691b      	ldr	r3, [r3, #16]
 80082ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082b0:	2b80      	cmp	r3, #128	@ 0x80
 80082b2:	d10e      	bne.n	80082d2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	68db      	ldr	r3, [r3, #12]
 80082ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082be:	2b80      	cmp	r3, #128	@ 0x80
 80082c0:	d107      	bne.n	80082d2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80082ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f000 fe7d 	bl	8008fcc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	691b      	ldr	r3, [r3, #16]
 80082d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80082e0:	d10e      	bne.n	8008300 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	68db      	ldr	r3, [r3, #12]
 80082e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082ec:	2b80      	cmp	r3, #128	@ 0x80
 80082ee:	d107      	bne.n	8008300 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80082f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f000 fe70 	bl	8008fe0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	691b      	ldr	r3, [r3, #16]
 8008306:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800830a:	2b40      	cmp	r3, #64	@ 0x40
 800830c:	d10e      	bne.n	800832c <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	68db      	ldr	r3, [r3, #12]
 8008314:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008318:	2b40      	cmp	r3, #64	@ 0x40
 800831a:	d107      	bne.n	800832c <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008324:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f000 fa16 	bl	8008758 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	691b      	ldr	r3, [r3, #16]
 8008332:	f003 0320 	and.w	r3, r3, #32
 8008336:	2b20      	cmp	r3, #32
 8008338:	d10e      	bne.n	8008358 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	68db      	ldr	r3, [r3, #12]
 8008340:	f003 0320 	and.w	r3, r3, #32
 8008344:	2b20      	cmp	r3, #32
 8008346:	d107      	bne.n	8008358 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f06f 0220 	mvn.w	r2, #32
 8008350:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f000 fe30 	bl	8008fb8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008358:	bf00      	nop
 800835a:	3708      	adds	r7, #8
 800835c:	46bd      	mov	sp, r7
 800835e:	bd80      	pop	{r7, pc}

08008360 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b086      	sub	sp, #24
 8008364:	af00      	add	r7, sp, #0
 8008366:	60f8      	str	r0, [r7, #12]
 8008368:	60b9      	str	r1, [r7, #8]
 800836a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800836c:	2300      	movs	r3, #0
 800836e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008376:	2b01      	cmp	r3, #1
 8008378:	d101      	bne.n	800837e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800837a:	2302      	movs	r3, #2
 800837c:	e0ff      	b.n	800857e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	2201      	movs	r2, #1
 8008382:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2b14      	cmp	r3, #20
 800838a:	f200 80f0 	bhi.w	800856e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800838e:	a201      	add	r2, pc, #4	@ (adr r2, 8008394 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008394:	080083e9 	.word	0x080083e9
 8008398:	0800856f 	.word	0x0800856f
 800839c:	0800856f 	.word	0x0800856f
 80083a0:	0800856f 	.word	0x0800856f
 80083a4:	08008429 	.word	0x08008429
 80083a8:	0800856f 	.word	0x0800856f
 80083ac:	0800856f 	.word	0x0800856f
 80083b0:	0800856f 	.word	0x0800856f
 80083b4:	0800846b 	.word	0x0800846b
 80083b8:	0800856f 	.word	0x0800856f
 80083bc:	0800856f 	.word	0x0800856f
 80083c0:	0800856f 	.word	0x0800856f
 80083c4:	080084ab 	.word	0x080084ab
 80083c8:	0800856f 	.word	0x0800856f
 80083cc:	0800856f 	.word	0x0800856f
 80083d0:	0800856f 	.word	0x0800856f
 80083d4:	080084ed 	.word	0x080084ed
 80083d8:	0800856f 	.word	0x0800856f
 80083dc:	0800856f 	.word	0x0800856f
 80083e0:	0800856f 	.word	0x0800856f
 80083e4:	0800852d 	.word	0x0800852d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	68b9      	ldr	r1, [r7, #8]
 80083ee:	4618      	mov	r0, r3
 80083f0:	f000 fa5c 	bl	80088ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	699a      	ldr	r2, [r3, #24]
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f042 0208 	orr.w	r2, r2, #8
 8008402:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	699a      	ldr	r2, [r3, #24]
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f022 0204 	bic.w	r2, r2, #4
 8008412:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	6999      	ldr	r1, [r3, #24]
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	691a      	ldr	r2, [r3, #16]
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	430a      	orrs	r2, r1
 8008424:	619a      	str	r2, [r3, #24]
      break;
 8008426:	e0a5      	b.n	8008574 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	68b9      	ldr	r1, [r7, #8]
 800842e:	4618      	mov	r0, r3
 8008430:	f000 faae 	bl	8008990 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	699a      	ldr	r2, [r3, #24]
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008442:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	699a      	ldr	r2, [r3, #24]
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008452:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	6999      	ldr	r1, [r3, #24]
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	691b      	ldr	r3, [r3, #16]
 800845e:	021a      	lsls	r2, r3, #8
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	430a      	orrs	r2, r1
 8008466:	619a      	str	r2, [r3, #24]
      break;
 8008468:	e084      	b.n	8008574 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	68b9      	ldr	r1, [r7, #8]
 8008470:	4618      	mov	r0, r3
 8008472:	f000 fb05 	bl	8008a80 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	69da      	ldr	r2, [r3, #28]
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f042 0208 	orr.w	r2, r2, #8
 8008484:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	69da      	ldr	r2, [r3, #28]
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f022 0204 	bic.w	r2, r2, #4
 8008494:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	69d9      	ldr	r1, [r3, #28]
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	691a      	ldr	r2, [r3, #16]
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	430a      	orrs	r2, r1
 80084a6:	61da      	str	r2, [r3, #28]
      break;
 80084a8:	e064      	b.n	8008574 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	68b9      	ldr	r1, [r7, #8]
 80084b0:	4618      	mov	r0, r3
 80084b2:	f000 fb5b 	bl	8008b6c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	69da      	ldr	r2, [r3, #28]
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80084c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	69da      	ldr	r2, [r3, #28]
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80084d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	69d9      	ldr	r1, [r3, #28]
 80084dc:	68bb      	ldr	r3, [r7, #8]
 80084de:	691b      	ldr	r3, [r3, #16]
 80084e0:	021a      	lsls	r2, r3, #8
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	430a      	orrs	r2, r1
 80084e8:	61da      	str	r2, [r3, #28]
      break;
 80084ea:	e043      	b.n	8008574 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	68b9      	ldr	r1, [r7, #8]
 80084f2:	4618      	mov	r0, r3
 80084f4:	f000 fb92 	bl	8008c1c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f042 0208 	orr.w	r2, r2, #8
 8008506:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f022 0204 	bic.w	r2, r2, #4
 8008516:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800851e:	68bb      	ldr	r3, [r7, #8]
 8008520:	691a      	ldr	r2, [r3, #16]
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	430a      	orrs	r2, r1
 8008528:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800852a:	e023      	b.n	8008574 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	68b9      	ldr	r1, [r7, #8]
 8008532:	4618      	mov	r0, r3
 8008534:	f000 fbc4 	bl	8008cc0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008546:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008556:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	691b      	ldr	r3, [r3, #16]
 8008562:	021a      	lsls	r2, r3, #8
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	430a      	orrs	r2, r1
 800856a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800856c:	e002      	b.n	8008574 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800856e:	2301      	movs	r3, #1
 8008570:	75fb      	strb	r3, [r7, #23]
      break;
 8008572:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	2200      	movs	r2, #0
 8008578:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800857c:	7dfb      	ldrb	r3, [r7, #23]
}
 800857e:	4618      	mov	r0, r3
 8008580:	3718      	adds	r7, #24
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}
 8008586:	bf00      	nop

08008588 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b084      	sub	sp, #16
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
 8008590:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008592:	2300      	movs	r3, #0
 8008594:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800859c:	2b01      	cmp	r3, #1
 800859e:	d101      	bne.n	80085a4 <HAL_TIM_ConfigClockSource+0x1c>
 80085a0:	2302      	movs	r3, #2
 80085a2:	e0b4      	b.n	800870e <HAL_TIM_ConfigClockSource+0x186>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2201      	movs	r2, #1
 80085a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2202      	movs	r2, #2
 80085b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	689b      	ldr	r3, [r3, #8]
 80085ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80085bc:	68ba      	ldr	r2, [r7, #8]
 80085be:	4b56      	ldr	r3, [pc, #344]	@ (8008718 <HAL_TIM_ConfigClockSource+0x190>)
 80085c0:	4013      	ands	r3, r2
 80085c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80085ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	68ba      	ldr	r2, [r7, #8]
 80085d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085dc:	d03e      	beq.n	800865c <HAL_TIM_ConfigClockSource+0xd4>
 80085de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085e2:	f200 8087 	bhi.w	80086f4 <HAL_TIM_ConfigClockSource+0x16c>
 80085e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085ea:	f000 8086 	beq.w	80086fa <HAL_TIM_ConfigClockSource+0x172>
 80085ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085f2:	d87f      	bhi.n	80086f4 <HAL_TIM_ConfigClockSource+0x16c>
 80085f4:	2b70      	cmp	r3, #112	@ 0x70
 80085f6:	d01a      	beq.n	800862e <HAL_TIM_ConfigClockSource+0xa6>
 80085f8:	2b70      	cmp	r3, #112	@ 0x70
 80085fa:	d87b      	bhi.n	80086f4 <HAL_TIM_ConfigClockSource+0x16c>
 80085fc:	2b60      	cmp	r3, #96	@ 0x60
 80085fe:	d050      	beq.n	80086a2 <HAL_TIM_ConfigClockSource+0x11a>
 8008600:	2b60      	cmp	r3, #96	@ 0x60
 8008602:	d877      	bhi.n	80086f4 <HAL_TIM_ConfigClockSource+0x16c>
 8008604:	2b50      	cmp	r3, #80	@ 0x50
 8008606:	d03c      	beq.n	8008682 <HAL_TIM_ConfigClockSource+0xfa>
 8008608:	2b50      	cmp	r3, #80	@ 0x50
 800860a:	d873      	bhi.n	80086f4 <HAL_TIM_ConfigClockSource+0x16c>
 800860c:	2b40      	cmp	r3, #64	@ 0x40
 800860e:	d058      	beq.n	80086c2 <HAL_TIM_ConfigClockSource+0x13a>
 8008610:	2b40      	cmp	r3, #64	@ 0x40
 8008612:	d86f      	bhi.n	80086f4 <HAL_TIM_ConfigClockSource+0x16c>
 8008614:	2b30      	cmp	r3, #48	@ 0x30
 8008616:	d064      	beq.n	80086e2 <HAL_TIM_ConfigClockSource+0x15a>
 8008618:	2b30      	cmp	r3, #48	@ 0x30
 800861a:	d86b      	bhi.n	80086f4 <HAL_TIM_ConfigClockSource+0x16c>
 800861c:	2b20      	cmp	r3, #32
 800861e:	d060      	beq.n	80086e2 <HAL_TIM_ConfigClockSource+0x15a>
 8008620:	2b20      	cmp	r3, #32
 8008622:	d867      	bhi.n	80086f4 <HAL_TIM_ConfigClockSource+0x16c>
 8008624:	2b00      	cmp	r3, #0
 8008626:	d05c      	beq.n	80086e2 <HAL_TIM_ConfigClockSource+0x15a>
 8008628:	2b10      	cmp	r3, #16
 800862a:	d05a      	beq.n	80086e2 <HAL_TIM_ConfigClockSource+0x15a>
 800862c:	e062      	b.n	80086f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800863e:	f000 fc0d 	bl	8008e5c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	689b      	ldr	r3, [r3, #8]
 8008648:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800864a:	68bb      	ldr	r3, [r7, #8]
 800864c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008650:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	68ba      	ldr	r2, [r7, #8]
 8008658:	609a      	str	r2, [r3, #8]
      break;
 800865a:	e04f      	b.n	80086fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800866c:	f000 fbf6 	bl	8008e5c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	689a      	ldr	r2, [r3, #8]
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800867e:	609a      	str	r2, [r3, #8]
      break;
 8008680:	e03c      	b.n	80086fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800868e:	461a      	mov	r2, r3
 8008690:	f000 fb6a 	bl	8008d68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	2150      	movs	r1, #80	@ 0x50
 800869a:	4618      	mov	r0, r3
 800869c:	f000 fbc3 	bl	8008e26 <TIM_ITRx_SetConfig>
      break;
 80086a0:	e02c      	b.n	80086fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80086aa:	683b      	ldr	r3, [r7, #0]
 80086ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80086ae:	461a      	mov	r2, r3
 80086b0:	f000 fb89 	bl	8008dc6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	2160      	movs	r1, #96	@ 0x60
 80086ba:	4618      	mov	r0, r3
 80086bc:	f000 fbb3 	bl	8008e26 <TIM_ITRx_SetConfig>
      break;
 80086c0:	e01c      	b.n	80086fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80086ce:	461a      	mov	r2, r3
 80086d0:	f000 fb4a 	bl	8008d68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	2140      	movs	r1, #64	@ 0x40
 80086da:	4618      	mov	r0, r3
 80086dc:	f000 fba3 	bl	8008e26 <TIM_ITRx_SetConfig>
      break;
 80086e0:	e00c      	b.n	80086fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681a      	ldr	r2, [r3, #0]
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	4619      	mov	r1, r3
 80086ec:	4610      	mov	r0, r2
 80086ee:	f000 fb9a 	bl	8008e26 <TIM_ITRx_SetConfig>
      break;
 80086f2:	e003      	b.n	80086fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80086f4:	2301      	movs	r3, #1
 80086f6:	73fb      	strb	r3, [r7, #15]
      break;
 80086f8:	e000      	b.n	80086fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80086fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2201      	movs	r2, #1
 8008700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2200      	movs	r2, #0
 8008708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800870c:	7bfb      	ldrb	r3, [r7, #15]
}
 800870e:	4618      	mov	r0, r3
 8008710:	3710      	adds	r7, #16
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}
 8008716:	bf00      	nop
 8008718:	fffeff88 	.word	0xfffeff88

0800871c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800871c:	b480      	push	{r7}
 800871e:	b083      	sub	sp, #12
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008724:	bf00      	nop
 8008726:	370c      	adds	r7, #12
 8008728:	46bd      	mov	sp, r7
 800872a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872e:	4770      	bx	lr

08008730 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008730:	b480      	push	{r7}
 8008732:	b083      	sub	sp, #12
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008738:	bf00      	nop
 800873a:	370c      	adds	r7, #12
 800873c:	46bd      	mov	sp, r7
 800873e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008742:	4770      	bx	lr

08008744 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008744:	b480      	push	{r7}
 8008746:	b083      	sub	sp, #12
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800874c:	bf00      	nop
 800874e:	370c      	adds	r7, #12
 8008750:	46bd      	mov	sp, r7
 8008752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008756:	4770      	bx	lr

08008758 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008758:	b480      	push	{r7}
 800875a:	b083      	sub	sp, #12
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008760:	bf00      	nop
 8008762:	370c      	adds	r7, #12
 8008764:	46bd      	mov	sp, r7
 8008766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876a:	4770      	bx	lr

0800876c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800876c:	b480      	push	{r7}
 800876e:	b085      	sub	sp, #20
 8008770:	af00      	add	r7, sp, #0
 8008772:	6078      	str	r0, [r7, #4]
 8008774:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	4a40      	ldr	r2, [pc, #256]	@ (8008880 <TIM_Base_SetConfig+0x114>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d013      	beq.n	80087ac <TIM_Base_SetConfig+0x40>
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800878a:	d00f      	beq.n	80087ac <TIM_Base_SetConfig+0x40>
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	4a3d      	ldr	r2, [pc, #244]	@ (8008884 <TIM_Base_SetConfig+0x118>)
 8008790:	4293      	cmp	r3, r2
 8008792:	d00b      	beq.n	80087ac <TIM_Base_SetConfig+0x40>
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	4a3c      	ldr	r2, [pc, #240]	@ (8008888 <TIM_Base_SetConfig+0x11c>)
 8008798:	4293      	cmp	r3, r2
 800879a:	d007      	beq.n	80087ac <TIM_Base_SetConfig+0x40>
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	4a3b      	ldr	r2, [pc, #236]	@ (800888c <TIM_Base_SetConfig+0x120>)
 80087a0:	4293      	cmp	r3, r2
 80087a2:	d003      	beq.n	80087ac <TIM_Base_SetConfig+0x40>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	4a3a      	ldr	r2, [pc, #232]	@ (8008890 <TIM_Base_SetConfig+0x124>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d108      	bne.n	80087be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	685b      	ldr	r3, [r3, #4]
 80087b8:	68fa      	ldr	r2, [r7, #12]
 80087ba:	4313      	orrs	r3, r2
 80087bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	4a2f      	ldr	r2, [pc, #188]	@ (8008880 <TIM_Base_SetConfig+0x114>)
 80087c2:	4293      	cmp	r3, r2
 80087c4:	d02b      	beq.n	800881e <TIM_Base_SetConfig+0xb2>
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087cc:	d027      	beq.n	800881e <TIM_Base_SetConfig+0xb2>
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	4a2c      	ldr	r2, [pc, #176]	@ (8008884 <TIM_Base_SetConfig+0x118>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d023      	beq.n	800881e <TIM_Base_SetConfig+0xb2>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	4a2b      	ldr	r2, [pc, #172]	@ (8008888 <TIM_Base_SetConfig+0x11c>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d01f      	beq.n	800881e <TIM_Base_SetConfig+0xb2>
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	4a2a      	ldr	r2, [pc, #168]	@ (800888c <TIM_Base_SetConfig+0x120>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d01b      	beq.n	800881e <TIM_Base_SetConfig+0xb2>
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	4a29      	ldr	r2, [pc, #164]	@ (8008890 <TIM_Base_SetConfig+0x124>)
 80087ea:	4293      	cmp	r3, r2
 80087ec:	d017      	beq.n	800881e <TIM_Base_SetConfig+0xb2>
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	4a28      	ldr	r2, [pc, #160]	@ (8008894 <TIM_Base_SetConfig+0x128>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d013      	beq.n	800881e <TIM_Base_SetConfig+0xb2>
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	4a27      	ldr	r2, [pc, #156]	@ (8008898 <TIM_Base_SetConfig+0x12c>)
 80087fa:	4293      	cmp	r3, r2
 80087fc:	d00f      	beq.n	800881e <TIM_Base_SetConfig+0xb2>
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	4a26      	ldr	r2, [pc, #152]	@ (800889c <TIM_Base_SetConfig+0x130>)
 8008802:	4293      	cmp	r3, r2
 8008804:	d00b      	beq.n	800881e <TIM_Base_SetConfig+0xb2>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	4a25      	ldr	r2, [pc, #148]	@ (80088a0 <TIM_Base_SetConfig+0x134>)
 800880a:	4293      	cmp	r3, r2
 800880c:	d007      	beq.n	800881e <TIM_Base_SetConfig+0xb2>
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	4a24      	ldr	r2, [pc, #144]	@ (80088a4 <TIM_Base_SetConfig+0x138>)
 8008812:	4293      	cmp	r3, r2
 8008814:	d003      	beq.n	800881e <TIM_Base_SetConfig+0xb2>
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	4a23      	ldr	r2, [pc, #140]	@ (80088a8 <TIM_Base_SetConfig+0x13c>)
 800881a:	4293      	cmp	r3, r2
 800881c:	d108      	bne.n	8008830 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008824:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	68db      	ldr	r3, [r3, #12]
 800882a:	68fa      	ldr	r2, [r7, #12]
 800882c:	4313      	orrs	r3, r2
 800882e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	695b      	ldr	r3, [r3, #20]
 800883a:	4313      	orrs	r3, r2
 800883c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	68fa      	ldr	r2, [r7, #12]
 8008842:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	689a      	ldr	r2, [r3, #8]
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	681a      	ldr	r2, [r3, #0]
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	4a0a      	ldr	r2, [pc, #40]	@ (8008880 <TIM_Base_SetConfig+0x114>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d003      	beq.n	8008864 <TIM_Base_SetConfig+0xf8>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	4a0c      	ldr	r2, [pc, #48]	@ (8008890 <TIM_Base_SetConfig+0x124>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d103      	bne.n	800886c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	691a      	ldr	r2, [r3, #16]
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2201      	movs	r2, #1
 8008870:	615a      	str	r2, [r3, #20]
}
 8008872:	bf00      	nop
 8008874:	3714      	adds	r7, #20
 8008876:	46bd      	mov	sp, r7
 8008878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887c:	4770      	bx	lr
 800887e:	bf00      	nop
 8008880:	40010000 	.word	0x40010000
 8008884:	40000400 	.word	0x40000400
 8008888:	40000800 	.word	0x40000800
 800888c:	40000c00 	.word	0x40000c00
 8008890:	40010400 	.word	0x40010400
 8008894:	40014000 	.word	0x40014000
 8008898:	40014400 	.word	0x40014400
 800889c:	40014800 	.word	0x40014800
 80088a0:	40001800 	.word	0x40001800
 80088a4:	40001c00 	.word	0x40001c00
 80088a8:	40002000 	.word	0x40002000

080088ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80088ac:	b480      	push	{r7}
 80088ae:	b087      	sub	sp, #28
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
 80088b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6a1b      	ldr	r3, [r3, #32]
 80088ba:	f023 0201 	bic.w	r2, r3, #1
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6a1b      	ldr	r3, [r3, #32]
 80088c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	685b      	ldr	r3, [r3, #4]
 80088cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	699b      	ldr	r3, [r3, #24]
 80088d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80088d4:	68fa      	ldr	r2, [r7, #12]
 80088d6:	4b2b      	ldr	r3, [pc, #172]	@ (8008984 <TIM_OC1_SetConfig+0xd8>)
 80088d8:	4013      	ands	r3, r2
 80088da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	f023 0303 	bic.w	r3, r3, #3
 80088e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	68fa      	ldr	r2, [r7, #12]
 80088ea:	4313      	orrs	r3, r2
 80088ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	f023 0302 	bic.w	r3, r3, #2
 80088f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	689b      	ldr	r3, [r3, #8]
 80088fa:	697a      	ldr	r2, [r7, #20]
 80088fc:	4313      	orrs	r3, r2
 80088fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	4a21      	ldr	r2, [pc, #132]	@ (8008988 <TIM_OC1_SetConfig+0xdc>)
 8008904:	4293      	cmp	r3, r2
 8008906:	d003      	beq.n	8008910 <TIM_OC1_SetConfig+0x64>
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	4a20      	ldr	r2, [pc, #128]	@ (800898c <TIM_OC1_SetConfig+0xe0>)
 800890c:	4293      	cmp	r3, r2
 800890e:	d10c      	bne.n	800892a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008910:	697b      	ldr	r3, [r7, #20]
 8008912:	f023 0308 	bic.w	r3, r3, #8
 8008916:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	68db      	ldr	r3, [r3, #12]
 800891c:	697a      	ldr	r2, [r7, #20]
 800891e:	4313      	orrs	r3, r2
 8008920:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	f023 0304 	bic.w	r3, r3, #4
 8008928:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	4a16      	ldr	r2, [pc, #88]	@ (8008988 <TIM_OC1_SetConfig+0xdc>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d003      	beq.n	800893a <TIM_OC1_SetConfig+0x8e>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	4a15      	ldr	r2, [pc, #84]	@ (800898c <TIM_OC1_SetConfig+0xe0>)
 8008936:	4293      	cmp	r3, r2
 8008938:	d111      	bne.n	800895e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800893a:	693b      	ldr	r3, [r7, #16]
 800893c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008940:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008942:	693b      	ldr	r3, [r7, #16]
 8008944:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008948:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	695b      	ldr	r3, [r3, #20]
 800894e:	693a      	ldr	r2, [r7, #16]
 8008950:	4313      	orrs	r3, r2
 8008952:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	699b      	ldr	r3, [r3, #24]
 8008958:	693a      	ldr	r2, [r7, #16]
 800895a:	4313      	orrs	r3, r2
 800895c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	693a      	ldr	r2, [r7, #16]
 8008962:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	68fa      	ldr	r2, [r7, #12]
 8008968:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	685a      	ldr	r2, [r3, #4]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	697a      	ldr	r2, [r7, #20]
 8008976:	621a      	str	r2, [r3, #32]
}
 8008978:	bf00      	nop
 800897a:	371c      	adds	r7, #28
 800897c:	46bd      	mov	sp, r7
 800897e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008982:	4770      	bx	lr
 8008984:	fffeff8f 	.word	0xfffeff8f
 8008988:	40010000 	.word	0x40010000
 800898c:	40010400 	.word	0x40010400

08008990 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008990:	b480      	push	{r7}
 8008992:	b087      	sub	sp, #28
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
 8008998:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6a1b      	ldr	r3, [r3, #32]
 800899e:	f023 0210 	bic.w	r2, r3, #16
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6a1b      	ldr	r3, [r3, #32]
 80089aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	685b      	ldr	r3, [r3, #4]
 80089b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	699b      	ldr	r3, [r3, #24]
 80089b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80089b8:	68fa      	ldr	r2, [r7, #12]
 80089ba:	4b2e      	ldr	r3, [pc, #184]	@ (8008a74 <TIM_OC2_SetConfig+0xe4>)
 80089bc:	4013      	ands	r3, r2
 80089be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80089c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	021b      	lsls	r3, r3, #8
 80089ce:	68fa      	ldr	r2, [r7, #12]
 80089d0:	4313      	orrs	r3, r2
 80089d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80089d4:	697b      	ldr	r3, [r7, #20]
 80089d6:	f023 0320 	bic.w	r3, r3, #32
 80089da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	689b      	ldr	r3, [r3, #8]
 80089e0:	011b      	lsls	r3, r3, #4
 80089e2:	697a      	ldr	r2, [r7, #20]
 80089e4:	4313      	orrs	r3, r2
 80089e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	4a23      	ldr	r2, [pc, #140]	@ (8008a78 <TIM_OC2_SetConfig+0xe8>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d003      	beq.n	80089f8 <TIM_OC2_SetConfig+0x68>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	4a22      	ldr	r2, [pc, #136]	@ (8008a7c <TIM_OC2_SetConfig+0xec>)
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d10d      	bne.n	8008a14 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80089f8:	697b      	ldr	r3, [r7, #20]
 80089fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80089fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	68db      	ldr	r3, [r3, #12]
 8008a04:	011b      	lsls	r3, r3, #4
 8008a06:	697a      	ldr	r2, [r7, #20]
 8008a08:	4313      	orrs	r3, r2
 8008a0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008a0c:	697b      	ldr	r3, [r7, #20]
 8008a0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a12:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	4a18      	ldr	r2, [pc, #96]	@ (8008a78 <TIM_OC2_SetConfig+0xe8>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d003      	beq.n	8008a24 <TIM_OC2_SetConfig+0x94>
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	4a17      	ldr	r2, [pc, #92]	@ (8008a7c <TIM_OC2_SetConfig+0xec>)
 8008a20:	4293      	cmp	r3, r2
 8008a22:	d113      	bne.n	8008a4c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008a24:	693b      	ldr	r3, [r7, #16]
 8008a26:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008a2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008a2c:	693b      	ldr	r3, [r7, #16]
 8008a2e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008a32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008a34:	683b      	ldr	r3, [r7, #0]
 8008a36:	695b      	ldr	r3, [r3, #20]
 8008a38:	009b      	lsls	r3, r3, #2
 8008a3a:	693a      	ldr	r2, [r7, #16]
 8008a3c:	4313      	orrs	r3, r2
 8008a3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	699b      	ldr	r3, [r3, #24]
 8008a44:	009b      	lsls	r3, r3, #2
 8008a46:	693a      	ldr	r2, [r7, #16]
 8008a48:	4313      	orrs	r3, r2
 8008a4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	693a      	ldr	r2, [r7, #16]
 8008a50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	68fa      	ldr	r2, [r7, #12]
 8008a56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	685a      	ldr	r2, [r3, #4]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	697a      	ldr	r2, [r7, #20]
 8008a64:	621a      	str	r2, [r3, #32]
}
 8008a66:	bf00      	nop
 8008a68:	371c      	adds	r7, #28
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a70:	4770      	bx	lr
 8008a72:	bf00      	nop
 8008a74:	feff8fff 	.word	0xfeff8fff
 8008a78:	40010000 	.word	0x40010000
 8008a7c:	40010400 	.word	0x40010400

08008a80 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008a80:	b480      	push	{r7}
 8008a82:	b087      	sub	sp, #28
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
 8008a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6a1b      	ldr	r3, [r3, #32]
 8008a8e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6a1b      	ldr	r3, [r3, #32]
 8008a9a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	685b      	ldr	r3, [r3, #4]
 8008aa0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	69db      	ldr	r3, [r3, #28]
 8008aa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008aa8:	68fa      	ldr	r2, [r7, #12]
 8008aaa:	4b2d      	ldr	r3, [pc, #180]	@ (8008b60 <TIM_OC3_SetConfig+0xe0>)
 8008aac:	4013      	ands	r3, r2
 8008aae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	f023 0303 	bic.w	r3, r3, #3
 8008ab6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	68fa      	ldr	r2, [r7, #12]
 8008abe:	4313      	orrs	r3, r2
 8008ac0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008ac2:	697b      	ldr	r3, [r7, #20]
 8008ac4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008ac8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	689b      	ldr	r3, [r3, #8]
 8008ace:	021b      	lsls	r3, r3, #8
 8008ad0:	697a      	ldr	r2, [r7, #20]
 8008ad2:	4313      	orrs	r3, r2
 8008ad4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	4a22      	ldr	r2, [pc, #136]	@ (8008b64 <TIM_OC3_SetConfig+0xe4>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d003      	beq.n	8008ae6 <TIM_OC3_SetConfig+0x66>
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	4a21      	ldr	r2, [pc, #132]	@ (8008b68 <TIM_OC3_SetConfig+0xe8>)
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d10d      	bne.n	8008b02 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008aec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	68db      	ldr	r3, [r3, #12]
 8008af2:	021b      	lsls	r3, r3, #8
 8008af4:	697a      	ldr	r2, [r7, #20]
 8008af6:	4313      	orrs	r3, r2
 8008af8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008afa:	697b      	ldr	r3, [r7, #20]
 8008afc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008b00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	4a17      	ldr	r2, [pc, #92]	@ (8008b64 <TIM_OC3_SetConfig+0xe4>)
 8008b06:	4293      	cmp	r3, r2
 8008b08:	d003      	beq.n	8008b12 <TIM_OC3_SetConfig+0x92>
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	4a16      	ldr	r2, [pc, #88]	@ (8008b68 <TIM_OC3_SetConfig+0xe8>)
 8008b0e:	4293      	cmp	r3, r2
 8008b10:	d113      	bne.n	8008b3a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008b12:	693b      	ldr	r3, [r7, #16]
 8008b14:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008b18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008b1a:	693b      	ldr	r3, [r7, #16]
 8008b1c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008b20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	695b      	ldr	r3, [r3, #20]
 8008b26:	011b      	lsls	r3, r3, #4
 8008b28:	693a      	ldr	r2, [r7, #16]
 8008b2a:	4313      	orrs	r3, r2
 8008b2c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	699b      	ldr	r3, [r3, #24]
 8008b32:	011b      	lsls	r3, r3, #4
 8008b34:	693a      	ldr	r2, [r7, #16]
 8008b36:	4313      	orrs	r3, r2
 8008b38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	693a      	ldr	r2, [r7, #16]
 8008b3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	68fa      	ldr	r2, [r7, #12]
 8008b44:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	685a      	ldr	r2, [r3, #4]
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	697a      	ldr	r2, [r7, #20]
 8008b52:	621a      	str	r2, [r3, #32]
}
 8008b54:	bf00      	nop
 8008b56:	371c      	adds	r7, #28
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5e:	4770      	bx	lr
 8008b60:	fffeff8f 	.word	0xfffeff8f
 8008b64:	40010000 	.word	0x40010000
 8008b68:	40010400 	.word	0x40010400

08008b6c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b6c:	b480      	push	{r7}
 8008b6e:	b087      	sub	sp, #28
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
 8008b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6a1b      	ldr	r3, [r3, #32]
 8008b7a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	6a1b      	ldr	r3, [r3, #32]
 8008b86:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	685b      	ldr	r3, [r3, #4]
 8008b8c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	69db      	ldr	r3, [r3, #28]
 8008b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008b94:	68fa      	ldr	r2, [r7, #12]
 8008b96:	4b1e      	ldr	r3, [pc, #120]	@ (8008c10 <TIM_OC4_SetConfig+0xa4>)
 8008b98:	4013      	ands	r3, r2
 8008b9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008ba2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	021b      	lsls	r3, r3, #8
 8008baa:	68fa      	ldr	r2, [r7, #12]
 8008bac:	4313      	orrs	r3, r2
 8008bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008bb0:	693b      	ldr	r3, [r7, #16]
 8008bb2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008bb6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	689b      	ldr	r3, [r3, #8]
 8008bbc:	031b      	lsls	r3, r3, #12
 8008bbe:	693a      	ldr	r2, [r7, #16]
 8008bc0:	4313      	orrs	r3, r2
 8008bc2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	4a13      	ldr	r2, [pc, #76]	@ (8008c14 <TIM_OC4_SetConfig+0xa8>)
 8008bc8:	4293      	cmp	r3, r2
 8008bca:	d003      	beq.n	8008bd4 <TIM_OC4_SetConfig+0x68>
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	4a12      	ldr	r2, [pc, #72]	@ (8008c18 <TIM_OC4_SetConfig+0xac>)
 8008bd0:	4293      	cmp	r3, r2
 8008bd2:	d109      	bne.n	8008be8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008bd4:	697b      	ldr	r3, [r7, #20]
 8008bd6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008bda:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	695b      	ldr	r3, [r3, #20]
 8008be0:	019b      	lsls	r3, r3, #6
 8008be2:	697a      	ldr	r2, [r7, #20]
 8008be4:	4313      	orrs	r3, r2
 8008be6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	697a      	ldr	r2, [r7, #20]
 8008bec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	68fa      	ldr	r2, [r7, #12]
 8008bf2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	685a      	ldr	r2, [r3, #4]
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	693a      	ldr	r2, [r7, #16]
 8008c00:	621a      	str	r2, [r3, #32]
}
 8008c02:	bf00      	nop
 8008c04:	371c      	adds	r7, #28
 8008c06:	46bd      	mov	sp, r7
 8008c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0c:	4770      	bx	lr
 8008c0e:	bf00      	nop
 8008c10:	feff8fff 	.word	0xfeff8fff
 8008c14:	40010000 	.word	0x40010000
 8008c18:	40010400 	.word	0x40010400

08008c1c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b087      	sub	sp, #28
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
 8008c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6a1b      	ldr	r3, [r3, #32]
 8008c2a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	6a1b      	ldr	r3, [r3, #32]
 8008c36:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	685b      	ldr	r3, [r3, #4]
 8008c3c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008c44:	68fa      	ldr	r2, [r7, #12]
 8008c46:	4b1b      	ldr	r3, [pc, #108]	@ (8008cb4 <TIM_OC5_SetConfig+0x98>)
 8008c48:	4013      	ands	r3, r2
 8008c4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	68fa      	ldr	r2, [r7, #12]
 8008c52:	4313      	orrs	r3, r2
 8008c54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008c56:	693b      	ldr	r3, [r7, #16]
 8008c58:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008c5c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	689b      	ldr	r3, [r3, #8]
 8008c62:	041b      	lsls	r3, r3, #16
 8008c64:	693a      	ldr	r2, [r7, #16]
 8008c66:	4313      	orrs	r3, r2
 8008c68:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	4a12      	ldr	r2, [pc, #72]	@ (8008cb8 <TIM_OC5_SetConfig+0x9c>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d003      	beq.n	8008c7a <TIM_OC5_SetConfig+0x5e>
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	4a11      	ldr	r2, [pc, #68]	@ (8008cbc <TIM_OC5_SetConfig+0xa0>)
 8008c76:	4293      	cmp	r3, r2
 8008c78:	d109      	bne.n	8008c8e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008c7a:	697b      	ldr	r3, [r7, #20]
 8008c7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008c80:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	695b      	ldr	r3, [r3, #20]
 8008c86:	021b      	lsls	r3, r3, #8
 8008c88:	697a      	ldr	r2, [r7, #20]
 8008c8a:	4313      	orrs	r3, r2
 8008c8c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	697a      	ldr	r2, [r7, #20]
 8008c92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	68fa      	ldr	r2, [r7, #12]
 8008c98:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	685a      	ldr	r2, [r3, #4]
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	693a      	ldr	r2, [r7, #16]
 8008ca6:	621a      	str	r2, [r3, #32]
}
 8008ca8:	bf00      	nop
 8008caa:	371c      	adds	r7, #28
 8008cac:	46bd      	mov	sp, r7
 8008cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb2:	4770      	bx	lr
 8008cb4:	fffeff8f 	.word	0xfffeff8f
 8008cb8:	40010000 	.word	0x40010000
 8008cbc:	40010400 	.word	0x40010400

08008cc0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008cc0:	b480      	push	{r7}
 8008cc2:	b087      	sub	sp, #28
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
 8008cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	6a1b      	ldr	r3, [r3, #32]
 8008cce:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6a1b      	ldr	r3, [r3, #32]
 8008cda:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	685b      	ldr	r3, [r3, #4]
 8008ce0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008ce8:	68fa      	ldr	r2, [r7, #12]
 8008cea:	4b1c      	ldr	r3, [pc, #112]	@ (8008d5c <TIM_OC6_SetConfig+0x9c>)
 8008cec:	4013      	ands	r3, r2
 8008cee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008cf0:	683b      	ldr	r3, [r7, #0]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	021b      	lsls	r3, r3, #8
 8008cf6:	68fa      	ldr	r2, [r7, #12]
 8008cf8:	4313      	orrs	r3, r2
 8008cfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008cfc:	693b      	ldr	r3, [r7, #16]
 8008cfe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008d02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	689b      	ldr	r3, [r3, #8]
 8008d08:	051b      	lsls	r3, r3, #20
 8008d0a:	693a      	ldr	r2, [r7, #16]
 8008d0c:	4313      	orrs	r3, r2
 8008d0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	4a13      	ldr	r2, [pc, #76]	@ (8008d60 <TIM_OC6_SetConfig+0xa0>)
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d003      	beq.n	8008d20 <TIM_OC6_SetConfig+0x60>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	4a12      	ldr	r2, [pc, #72]	@ (8008d64 <TIM_OC6_SetConfig+0xa4>)
 8008d1c:	4293      	cmp	r3, r2
 8008d1e:	d109      	bne.n	8008d34 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008d20:	697b      	ldr	r3, [r7, #20]
 8008d22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008d26:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	695b      	ldr	r3, [r3, #20]
 8008d2c:	029b      	lsls	r3, r3, #10
 8008d2e:	697a      	ldr	r2, [r7, #20]
 8008d30:	4313      	orrs	r3, r2
 8008d32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	697a      	ldr	r2, [r7, #20]
 8008d38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	68fa      	ldr	r2, [r7, #12]
 8008d3e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	685a      	ldr	r2, [r3, #4]
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	693a      	ldr	r2, [r7, #16]
 8008d4c:	621a      	str	r2, [r3, #32]
}
 8008d4e:	bf00      	nop
 8008d50:	371c      	adds	r7, #28
 8008d52:	46bd      	mov	sp, r7
 8008d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d58:	4770      	bx	lr
 8008d5a:	bf00      	nop
 8008d5c:	feff8fff 	.word	0xfeff8fff
 8008d60:	40010000 	.word	0x40010000
 8008d64:	40010400 	.word	0x40010400

08008d68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d68:	b480      	push	{r7}
 8008d6a:	b087      	sub	sp, #28
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	60f8      	str	r0, [r7, #12]
 8008d70:	60b9      	str	r1, [r7, #8]
 8008d72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	6a1b      	ldr	r3, [r3, #32]
 8008d78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	6a1b      	ldr	r3, [r3, #32]
 8008d7e:	f023 0201 	bic.w	r2, r3, #1
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	699b      	ldr	r3, [r3, #24]
 8008d8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008d8c:	693b      	ldr	r3, [r7, #16]
 8008d8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008d92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	011b      	lsls	r3, r3, #4
 8008d98:	693a      	ldr	r2, [r7, #16]
 8008d9a:	4313      	orrs	r3, r2
 8008d9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008d9e:	697b      	ldr	r3, [r7, #20]
 8008da0:	f023 030a 	bic.w	r3, r3, #10
 8008da4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008da6:	697a      	ldr	r2, [r7, #20]
 8008da8:	68bb      	ldr	r3, [r7, #8]
 8008daa:	4313      	orrs	r3, r2
 8008dac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	693a      	ldr	r2, [r7, #16]
 8008db2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	697a      	ldr	r2, [r7, #20]
 8008db8:	621a      	str	r2, [r3, #32]
}
 8008dba:	bf00      	nop
 8008dbc:	371c      	adds	r7, #28
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc4:	4770      	bx	lr

08008dc6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008dc6:	b480      	push	{r7}
 8008dc8:	b087      	sub	sp, #28
 8008dca:	af00      	add	r7, sp, #0
 8008dcc:	60f8      	str	r0, [r7, #12]
 8008dce:	60b9      	str	r1, [r7, #8]
 8008dd0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	6a1b      	ldr	r3, [r3, #32]
 8008dd6:	f023 0210 	bic.w	r2, r3, #16
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	699b      	ldr	r3, [r3, #24]
 8008de2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	6a1b      	ldr	r3, [r3, #32]
 8008de8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008dea:	697b      	ldr	r3, [r7, #20]
 8008dec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008df0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	031b      	lsls	r3, r3, #12
 8008df6:	697a      	ldr	r2, [r7, #20]
 8008df8:	4313      	orrs	r3, r2
 8008dfa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008dfc:	693b      	ldr	r3, [r7, #16]
 8008dfe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008e02:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	011b      	lsls	r3, r3, #4
 8008e08:	693a      	ldr	r2, [r7, #16]
 8008e0a:	4313      	orrs	r3, r2
 8008e0c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	697a      	ldr	r2, [r7, #20]
 8008e12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	693a      	ldr	r2, [r7, #16]
 8008e18:	621a      	str	r2, [r3, #32]
}
 8008e1a:	bf00      	nop
 8008e1c:	371c      	adds	r7, #28
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e24:	4770      	bx	lr

08008e26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008e26:	b480      	push	{r7}
 8008e28:	b085      	sub	sp, #20
 8008e2a:	af00      	add	r7, sp, #0
 8008e2c:	6078      	str	r0, [r7, #4]
 8008e2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	689b      	ldr	r3, [r3, #8]
 8008e34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008e3e:	683a      	ldr	r2, [r7, #0]
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	4313      	orrs	r3, r2
 8008e44:	f043 0307 	orr.w	r3, r3, #7
 8008e48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	68fa      	ldr	r2, [r7, #12]
 8008e4e:	609a      	str	r2, [r3, #8]
}
 8008e50:	bf00      	nop
 8008e52:	3714      	adds	r7, #20
 8008e54:	46bd      	mov	sp, r7
 8008e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5a:	4770      	bx	lr

08008e5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b087      	sub	sp, #28
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	60f8      	str	r0, [r7, #12]
 8008e64:	60b9      	str	r1, [r7, #8]
 8008e66:	607a      	str	r2, [r7, #4]
 8008e68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	689b      	ldr	r3, [r3, #8]
 8008e6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008e70:	697b      	ldr	r3, [r7, #20]
 8008e72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008e76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	021a      	lsls	r2, r3, #8
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	431a      	orrs	r2, r3
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	4313      	orrs	r3, r2
 8008e84:	697a      	ldr	r2, [r7, #20]
 8008e86:	4313      	orrs	r3, r2
 8008e88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	697a      	ldr	r2, [r7, #20]
 8008e8e:	609a      	str	r2, [r3, #8]
}
 8008e90:	bf00      	nop
 8008e92:	371c      	adds	r7, #28
 8008e94:	46bd      	mov	sp, r7
 8008e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9a:	4770      	bx	lr

08008e9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008e9c:	b480      	push	{r7}
 8008e9e:	b085      	sub	sp, #20
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
 8008ea4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008eac:	2b01      	cmp	r3, #1
 8008eae:	d101      	bne.n	8008eb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008eb0:	2302      	movs	r3, #2
 8008eb2:	e06d      	b.n	8008f90 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2201      	movs	r2, #1
 8008eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2202      	movs	r2, #2
 8008ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	685b      	ldr	r3, [r3, #4]
 8008eca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	689b      	ldr	r3, [r3, #8]
 8008ed2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4a30      	ldr	r2, [pc, #192]	@ (8008f9c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	d004      	beq.n	8008ee8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	4a2f      	ldr	r2, [pc, #188]	@ (8008fa0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	d108      	bne.n	8008efa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008eee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008ef0:	683b      	ldr	r3, [r7, #0]
 8008ef2:	685b      	ldr	r3, [r3, #4]
 8008ef4:	68fa      	ldr	r2, [r7, #12]
 8008ef6:	4313      	orrs	r3, r2
 8008ef8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f00:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	68fa      	ldr	r2, [r7, #12]
 8008f08:	4313      	orrs	r3, r2
 8008f0a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	68fa      	ldr	r2, [r7, #12]
 8008f12:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	4a20      	ldr	r2, [pc, #128]	@ (8008f9c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d022      	beq.n	8008f64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f26:	d01d      	beq.n	8008f64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	4a1d      	ldr	r2, [pc, #116]	@ (8008fa4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d018      	beq.n	8008f64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4a1c      	ldr	r2, [pc, #112]	@ (8008fa8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d013      	beq.n	8008f64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	4a1a      	ldr	r2, [pc, #104]	@ (8008fac <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d00e      	beq.n	8008f64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	4a15      	ldr	r2, [pc, #84]	@ (8008fa0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008f4c:	4293      	cmp	r3, r2
 8008f4e:	d009      	beq.n	8008f64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4a16      	ldr	r2, [pc, #88]	@ (8008fb0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008f56:	4293      	cmp	r3, r2
 8008f58:	d004      	beq.n	8008f64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	4a15      	ldr	r2, [pc, #84]	@ (8008fb4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008f60:	4293      	cmp	r3, r2
 8008f62:	d10c      	bne.n	8008f7e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008f64:	68bb      	ldr	r3, [r7, #8]
 8008f66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008f6a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008f6c:	683b      	ldr	r3, [r7, #0]
 8008f6e:	689b      	ldr	r3, [r3, #8]
 8008f70:	68ba      	ldr	r2, [r7, #8]
 8008f72:	4313      	orrs	r3, r2
 8008f74:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	68ba      	ldr	r2, [r7, #8]
 8008f7c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2201      	movs	r2, #1
 8008f82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	2200      	movs	r2, #0
 8008f8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008f8e:	2300      	movs	r3, #0
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	3714      	adds	r7, #20
 8008f94:	46bd      	mov	sp, r7
 8008f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9a:	4770      	bx	lr
 8008f9c:	40010000 	.word	0x40010000
 8008fa0:	40010400 	.word	0x40010400
 8008fa4:	40000400 	.word	0x40000400
 8008fa8:	40000800 	.word	0x40000800
 8008fac:	40000c00 	.word	0x40000c00
 8008fb0:	40014000 	.word	0x40014000
 8008fb4:	40001800 	.word	0x40001800

08008fb8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008fb8:	b480      	push	{r7}
 8008fba:	b083      	sub	sp, #12
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008fc0:	bf00      	nop
 8008fc2:	370c      	adds	r7, #12
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fca:	4770      	bx	lr

08008fcc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008fcc:	b480      	push	{r7}
 8008fce:	b083      	sub	sp, #12
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008fd4:	bf00      	nop
 8008fd6:	370c      	adds	r7, #12
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fde:	4770      	bx	lr

08008fe0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008fe0:	b480      	push	{r7}
 8008fe2:	b083      	sub	sp, #12
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008fe8:	bf00      	nop
 8008fea:	370c      	adds	r7, #12
 8008fec:	46bd      	mov	sp, r7
 8008fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff2:	4770      	bx	lr

08008ff4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b082      	sub	sp, #8
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d101      	bne.n	8009006 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009002:	2301      	movs	r3, #1
 8009004:	e040      	b.n	8009088 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800900a:	2b00      	cmp	r3, #0
 800900c:	d106      	bne.n	800901c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2200      	movs	r2, #0
 8009012:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	f7fa fa52 	bl	80034c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2224      	movs	r2, #36	@ 0x24
 8009020:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	681a      	ldr	r2, [r3, #0]
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	f022 0201 	bic.w	r2, r2, #1
 8009030:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009032:	6878      	ldr	r0, [r7, #4]
 8009034:	f000 fbe6 	bl	8009804 <UART_SetConfig>
 8009038:	4603      	mov	r3, r0
 800903a:	2b01      	cmp	r3, #1
 800903c:	d101      	bne.n	8009042 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800903e:	2301      	movs	r3, #1
 8009040:	e022      	b.n	8009088 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009046:	2b00      	cmp	r3, #0
 8009048:	d002      	beq.n	8009050 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800904a:	6878      	ldr	r0, [r7, #4]
 800904c:	f000 fe3e 	bl	8009ccc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	685a      	ldr	r2, [r3, #4]
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800905e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	689a      	ldr	r2, [r3, #8]
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800906e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	681a      	ldr	r2, [r3, #0]
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	f042 0201 	orr.w	r2, r2, #1
 800907e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009080:	6878      	ldr	r0, [r7, #4]
 8009082:	f000 fec5 	bl	8009e10 <UART_CheckIdleState>
 8009086:	4603      	mov	r3, r0
}
 8009088:	4618      	mov	r0, r3
 800908a:	3708      	adds	r7, #8
 800908c:	46bd      	mov	sp, r7
 800908e:	bd80      	pop	{r7, pc}

08009090 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b08a      	sub	sp, #40	@ 0x28
 8009094:	af02      	add	r7, sp, #8
 8009096:	60f8      	str	r0, [r7, #12]
 8009098:	60b9      	str	r1, [r7, #8]
 800909a:	603b      	str	r3, [r7, #0]
 800909c:	4613      	mov	r3, r2
 800909e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80090a4:	2b20      	cmp	r3, #32
 80090a6:	d171      	bne.n	800918c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80090a8:	68bb      	ldr	r3, [r7, #8]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d002      	beq.n	80090b4 <HAL_UART_Transmit+0x24>
 80090ae:	88fb      	ldrh	r3, [r7, #6]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d101      	bne.n	80090b8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80090b4:	2301      	movs	r3, #1
 80090b6:	e06a      	b.n	800918e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	2200      	movs	r2, #0
 80090bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	2221      	movs	r2, #33	@ 0x21
 80090c4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80090c6:	f7fa fc0f 	bl	80038e8 <HAL_GetTick>
 80090ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	88fa      	ldrh	r2, [r7, #6]
 80090d0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	88fa      	ldrh	r2, [r7, #6]
 80090d8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	689b      	ldr	r3, [r3, #8]
 80090e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090e4:	d108      	bne.n	80090f8 <HAL_UART_Transmit+0x68>
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	691b      	ldr	r3, [r3, #16]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d104      	bne.n	80090f8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80090ee:	2300      	movs	r3, #0
 80090f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80090f2:	68bb      	ldr	r3, [r7, #8]
 80090f4:	61bb      	str	r3, [r7, #24]
 80090f6:	e003      	b.n	8009100 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80090f8:	68bb      	ldr	r3, [r7, #8]
 80090fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80090fc:	2300      	movs	r3, #0
 80090fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009100:	e02c      	b.n	800915c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	9300      	str	r3, [sp, #0]
 8009106:	697b      	ldr	r3, [r7, #20]
 8009108:	2200      	movs	r2, #0
 800910a:	2180      	movs	r1, #128	@ 0x80
 800910c:	68f8      	ldr	r0, [r7, #12]
 800910e:	f000 feb6 	bl	8009e7e <UART_WaitOnFlagUntilTimeout>
 8009112:	4603      	mov	r3, r0
 8009114:	2b00      	cmp	r3, #0
 8009116:	d001      	beq.n	800911c <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8009118:	2303      	movs	r3, #3
 800911a:	e038      	b.n	800918e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800911c:	69fb      	ldr	r3, [r7, #28]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d10b      	bne.n	800913a <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009122:	69bb      	ldr	r3, [r7, #24]
 8009124:	881b      	ldrh	r3, [r3, #0]
 8009126:	461a      	mov	r2, r3
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009130:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009132:	69bb      	ldr	r3, [r7, #24]
 8009134:	3302      	adds	r3, #2
 8009136:	61bb      	str	r3, [r7, #24]
 8009138:	e007      	b.n	800914a <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800913a:	69fb      	ldr	r3, [r7, #28]
 800913c:	781a      	ldrb	r2, [r3, #0]
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009144:	69fb      	ldr	r3, [r7, #28]
 8009146:	3301      	adds	r3, #1
 8009148:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009150:	b29b      	uxth	r3, r3
 8009152:	3b01      	subs	r3, #1
 8009154:	b29a      	uxth	r2, r3
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009162:	b29b      	uxth	r3, r3
 8009164:	2b00      	cmp	r3, #0
 8009166:	d1cc      	bne.n	8009102 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009168:	683b      	ldr	r3, [r7, #0]
 800916a:	9300      	str	r3, [sp, #0]
 800916c:	697b      	ldr	r3, [r7, #20]
 800916e:	2200      	movs	r2, #0
 8009170:	2140      	movs	r1, #64	@ 0x40
 8009172:	68f8      	ldr	r0, [r7, #12]
 8009174:	f000 fe83 	bl	8009e7e <UART_WaitOnFlagUntilTimeout>
 8009178:	4603      	mov	r3, r0
 800917a:	2b00      	cmp	r3, #0
 800917c:	d001      	beq.n	8009182 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800917e:	2303      	movs	r3, #3
 8009180:	e005      	b.n	800918e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	2220      	movs	r2, #32
 8009186:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8009188:	2300      	movs	r3, #0
 800918a:	e000      	b.n	800918e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800918c:	2302      	movs	r3, #2
  }
}
 800918e:	4618      	mov	r0, r3
 8009190:	3720      	adds	r7, #32
 8009192:	46bd      	mov	sp, r7
 8009194:	bd80      	pop	{r7, pc}

08009196 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009196:	b580      	push	{r7, lr}
 8009198:	b08a      	sub	sp, #40	@ 0x28
 800919a:	af00      	add	r7, sp, #0
 800919c:	60f8      	str	r0, [r7, #12]
 800919e:	60b9      	str	r1, [r7, #8]
 80091a0:	4613      	mov	r3, r2
 80091a2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80091aa:	2b20      	cmp	r3, #32
 80091ac:	d132      	bne.n	8009214 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d002      	beq.n	80091ba <HAL_UART_Receive_IT+0x24>
 80091b4:	88fb      	ldrh	r3, [r7, #6]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d101      	bne.n	80091be <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80091ba:	2301      	movs	r3, #1
 80091bc:	e02b      	b.n	8009216 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	2200      	movs	r2, #0
 80091c2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	685b      	ldr	r3, [r3, #4]
 80091ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d018      	beq.n	8009204 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	e853 3f00 	ldrex	r3, [r3]
 80091de:	613b      	str	r3, [r7, #16]
   return(result);
 80091e0:	693b      	ldr	r3, [r7, #16]
 80091e2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80091e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	461a      	mov	r2, r3
 80091ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091f0:	623b      	str	r3, [r7, #32]
 80091f2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091f4:	69f9      	ldr	r1, [r7, #28]
 80091f6:	6a3a      	ldr	r2, [r7, #32]
 80091f8:	e841 2300 	strex	r3, r2, [r1]
 80091fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80091fe:	69bb      	ldr	r3, [r7, #24]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d1e6      	bne.n	80091d2 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009204:	88fb      	ldrh	r3, [r7, #6]
 8009206:	461a      	mov	r2, r3
 8009208:	68b9      	ldr	r1, [r7, #8]
 800920a:	68f8      	ldr	r0, [r7, #12]
 800920c:	f000 fefe 	bl	800a00c <UART_Start_Receive_IT>
 8009210:	4603      	mov	r3, r0
 8009212:	e000      	b.n	8009216 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8009214:	2302      	movs	r3, #2
  }
}
 8009216:	4618      	mov	r0, r3
 8009218:	3728      	adds	r7, #40	@ 0x28
 800921a:	46bd      	mov	sp, r7
 800921c:	bd80      	pop	{r7, pc}
	...

08009220 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009220:	b580      	push	{r7, lr}
 8009222:	b0ba      	sub	sp, #232	@ 0xe8
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	69db      	ldr	r3, [r3, #28]
 800922e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	689b      	ldr	r3, [r3, #8]
 8009242:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009246:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800924a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800924e:	4013      	ands	r3, r2
 8009250:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009254:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009258:	2b00      	cmp	r3, #0
 800925a:	d115      	bne.n	8009288 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800925c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009260:	f003 0320 	and.w	r3, r3, #32
 8009264:	2b00      	cmp	r3, #0
 8009266:	d00f      	beq.n	8009288 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009268:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800926c:	f003 0320 	and.w	r3, r3, #32
 8009270:	2b00      	cmp	r3, #0
 8009272:	d009      	beq.n	8009288 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009278:	2b00      	cmp	r3, #0
 800927a:	f000 8297 	beq.w	80097ac <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	4798      	blx	r3
      }
      return;
 8009286:	e291      	b.n	80097ac <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009288:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800928c:	2b00      	cmp	r3, #0
 800928e:	f000 8117 	beq.w	80094c0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8009292:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009296:	f003 0301 	and.w	r3, r3, #1
 800929a:	2b00      	cmp	r3, #0
 800929c:	d106      	bne.n	80092ac <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800929e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80092a2:	4b85      	ldr	r3, [pc, #532]	@ (80094b8 <HAL_UART_IRQHandler+0x298>)
 80092a4:	4013      	ands	r3, r2
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	f000 810a 	beq.w	80094c0 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80092ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092b0:	f003 0301 	and.w	r3, r3, #1
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d011      	beq.n	80092dc <HAL_UART_IRQHandler+0xbc>
 80092b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d00b      	beq.n	80092dc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	2201      	movs	r2, #1
 80092ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80092d2:	f043 0201 	orr.w	r2, r3, #1
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80092dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092e0:	f003 0302 	and.w	r3, r3, #2
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d011      	beq.n	800930c <HAL_UART_IRQHandler+0xec>
 80092e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80092ec:	f003 0301 	and.w	r3, r3, #1
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d00b      	beq.n	800930c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	2202      	movs	r2, #2
 80092fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009302:	f043 0204 	orr.w	r2, r3, #4
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800930c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009310:	f003 0304 	and.w	r3, r3, #4
 8009314:	2b00      	cmp	r3, #0
 8009316:	d011      	beq.n	800933c <HAL_UART_IRQHandler+0x11c>
 8009318:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800931c:	f003 0301 	and.w	r3, r3, #1
 8009320:	2b00      	cmp	r3, #0
 8009322:	d00b      	beq.n	800933c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	2204      	movs	r2, #4
 800932a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009332:	f043 0202 	orr.w	r2, r3, #2
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800933c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009340:	f003 0308 	and.w	r3, r3, #8
 8009344:	2b00      	cmp	r3, #0
 8009346:	d017      	beq.n	8009378 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009348:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800934c:	f003 0320 	and.w	r3, r3, #32
 8009350:	2b00      	cmp	r3, #0
 8009352:	d105      	bne.n	8009360 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009354:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009358:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800935c:	2b00      	cmp	r3, #0
 800935e:	d00b      	beq.n	8009378 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	2208      	movs	r2, #8
 8009366:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800936e:	f043 0208 	orr.w	r2, r3, #8
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009378:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800937c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009380:	2b00      	cmp	r3, #0
 8009382:	d012      	beq.n	80093aa <HAL_UART_IRQHandler+0x18a>
 8009384:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009388:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800938c:	2b00      	cmp	r3, #0
 800938e:	d00c      	beq.n	80093aa <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009398:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80093a0:	f043 0220 	orr.w	r2, r3, #32
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	f000 81fd 	beq.w	80097b0 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80093b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093ba:	f003 0320 	and.w	r3, r3, #32
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d00d      	beq.n	80093de <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80093c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80093c6:	f003 0320 	and.w	r3, r3, #32
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d007      	beq.n	80093de <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d003      	beq.n	80093de <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80093da:	6878      	ldr	r0, [r7, #4]
 80093dc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80093e4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	689b      	ldr	r3, [r3, #8]
 80093ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093f2:	2b40      	cmp	r3, #64	@ 0x40
 80093f4:	d005      	beq.n	8009402 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80093f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80093fa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d04f      	beq.n	80094a2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009402:	6878      	ldr	r0, [r7, #4]
 8009404:	f000 fec8 	bl	800a198 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	689b      	ldr	r3, [r3, #8]
 800940e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009412:	2b40      	cmp	r3, #64	@ 0x40
 8009414:	d141      	bne.n	800949a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	3308      	adds	r3, #8
 800941c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009420:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009424:	e853 3f00 	ldrex	r3, [r3]
 8009428:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800942c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009430:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009434:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	3308      	adds	r3, #8
 800943e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009442:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009446:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800944a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800944e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009452:	e841 2300 	strex	r3, r2, [r1]
 8009456:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800945a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800945e:	2b00      	cmp	r3, #0
 8009460:	d1d9      	bne.n	8009416 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009466:	2b00      	cmp	r3, #0
 8009468:	d013      	beq.n	8009492 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800946e:	4a13      	ldr	r2, [pc, #76]	@ (80094bc <HAL_UART_IRQHandler+0x29c>)
 8009470:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009476:	4618      	mov	r0, r3
 8009478:	f7fa fbb8 	bl	8003bec <HAL_DMA_Abort_IT>
 800947c:	4603      	mov	r3, r0
 800947e:	2b00      	cmp	r3, #0
 8009480:	d017      	beq.n	80094b2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009486:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009488:	687a      	ldr	r2, [r7, #4]
 800948a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800948c:	4610      	mov	r0, r2
 800948e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009490:	e00f      	b.n	80094b2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009492:	6878      	ldr	r0, [r7, #4]
 8009494:	f000 f9a0 	bl	80097d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009498:	e00b      	b.n	80094b2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800949a:	6878      	ldr	r0, [r7, #4]
 800949c:	f000 f99c 	bl	80097d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094a0:	e007      	b.n	80094b2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80094a2:	6878      	ldr	r0, [r7, #4]
 80094a4:	f000 f998 	bl	80097d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2200      	movs	r2, #0
 80094ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80094b0:	e17e      	b.n	80097b0 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094b2:	bf00      	nop
    return;
 80094b4:	e17c      	b.n	80097b0 <HAL_UART_IRQHandler+0x590>
 80094b6:	bf00      	nop
 80094b8:	04000120 	.word	0x04000120
 80094bc:	0800a261 	.word	0x0800a261

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80094c4:	2b01      	cmp	r3, #1
 80094c6:	f040 814c 	bne.w	8009762 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80094ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094ce:	f003 0310 	and.w	r3, r3, #16
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	f000 8145 	beq.w	8009762 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80094d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094dc:	f003 0310 	and.w	r3, r3, #16
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	f000 813e 	beq.w	8009762 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	2210      	movs	r2, #16
 80094ec:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	689b      	ldr	r3, [r3, #8]
 80094f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094f8:	2b40      	cmp	r3, #64	@ 0x40
 80094fa:	f040 80b6 	bne.w	800966a <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	685b      	ldr	r3, [r3, #4]
 8009506:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800950a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800950e:	2b00      	cmp	r3, #0
 8009510:	f000 8150 	beq.w	80097b4 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800951a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800951e:	429a      	cmp	r2, r3
 8009520:	f080 8148 	bcs.w	80097b4 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800952a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009532:	69db      	ldr	r3, [r3, #28]
 8009534:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009538:	f000 8086 	beq.w	8009648 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009544:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009548:	e853 3f00 	ldrex	r3, [r3]
 800954c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009550:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009554:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009558:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	461a      	mov	r2, r3
 8009562:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009566:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800956a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800956e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009572:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009576:	e841 2300 	strex	r3, r2, [r1]
 800957a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800957e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009582:	2b00      	cmp	r3, #0
 8009584:	d1da      	bne.n	800953c <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	3308      	adds	r3, #8
 800958c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800958e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009590:	e853 3f00 	ldrex	r3, [r3]
 8009594:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009596:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009598:	f023 0301 	bic.w	r3, r3, #1
 800959c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	3308      	adds	r3, #8
 80095a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80095aa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80095ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095b0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80095b2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80095b6:	e841 2300 	strex	r3, r2, [r1]
 80095ba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80095bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d1e1      	bne.n	8009586 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	3308      	adds	r3, #8
 80095c8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80095cc:	e853 3f00 	ldrex	r3, [r3]
 80095d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80095d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80095d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80095d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	3308      	adds	r3, #8
 80095e2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80095e6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80095e8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095ea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80095ec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80095ee:	e841 2300 	strex	r3, r2, [r1]
 80095f2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80095f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d1e3      	bne.n	80095c2 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2220      	movs	r2, #32
 80095fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2200      	movs	r2, #0
 8009606:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800960e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009610:	e853 3f00 	ldrex	r3, [r3]
 8009614:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009616:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009618:	f023 0310 	bic.w	r3, r3, #16
 800961c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	461a      	mov	r2, r3
 8009626:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800962a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800962c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800962e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009630:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009632:	e841 2300 	strex	r3, r2, [r1]
 8009636:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009638:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800963a:	2b00      	cmp	r3, #0
 800963c:	d1e4      	bne.n	8009608 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009642:	4618      	mov	r0, r3
 8009644:	f7fa fa62 	bl	8003b0c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2202      	movs	r2, #2
 800964c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800965a:	b29b      	uxth	r3, r3
 800965c:	1ad3      	subs	r3, r2, r3
 800965e:	b29b      	uxth	r3, r3
 8009660:	4619      	mov	r1, r3
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	f000 f8c2 	bl	80097ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009668:	e0a4      	b.n	80097b4 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009676:	b29b      	uxth	r3, r3
 8009678:	1ad3      	subs	r3, r2, r3
 800967a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009684:	b29b      	uxth	r3, r3
 8009686:	2b00      	cmp	r3, #0
 8009688:	f000 8096 	beq.w	80097b8 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 800968c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009690:	2b00      	cmp	r3, #0
 8009692:	f000 8091 	beq.w	80097b8 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800969c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800969e:	e853 3f00 	ldrex	r3, [r3]
 80096a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80096a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80096aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	461a      	mov	r2, r3
 80096b4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80096b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80096ba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80096be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80096c0:	e841 2300 	strex	r3, r2, [r1]
 80096c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80096c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d1e4      	bne.n	8009696 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	3308      	adds	r3, #8
 80096d2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096d6:	e853 3f00 	ldrex	r3, [r3]
 80096da:	623b      	str	r3, [r7, #32]
   return(result);
 80096dc:	6a3b      	ldr	r3, [r7, #32]
 80096de:	f023 0301 	bic.w	r3, r3, #1
 80096e2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	3308      	adds	r3, #8
 80096ec:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80096f0:	633a      	str	r2, [r7, #48]	@ 0x30
 80096f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80096f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096f8:	e841 2300 	strex	r3, r2, [r1]
 80096fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80096fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009700:	2b00      	cmp	r3, #0
 8009702:	d1e3      	bne.n	80096cc <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	2220      	movs	r2, #32
 8009708:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2200      	movs	r2, #0
 8009710:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	2200      	movs	r2, #0
 8009716:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800971e:	693b      	ldr	r3, [r7, #16]
 8009720:	e853 3f00 	ldrex	r3, [r3]
 8009724:	60fb      	str	r3, [r7, #12]
   return(result);
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	f023 0310 	bic.w	r3, r3, #16
 800972c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	461a      	mov	r2, r3
 8009736:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800973a:	61fb      	str	r3, [r7, #28]
 800973c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800973e:	69b9      	ldr	r1, [r7, #24]
 8009740:	69fa      	ldr	r2, [r7, #28]
 8009742:	e841 2300 	strex	r3, r2, [r1]
 8009746:	617b      	str	r3, [r7, #20]
   return(result);
 8009748:	697b      	ldr	r3, [r7, #20]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d1e4      	bne.n	8009718 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	2202      	movs	r2, #2
 8009752:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009754:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009758:	4619      	mov	r1, r3
 800975a:	6878      	ldr	r0, [r7, #4]
 800975c:	f000 f846 	bl	80097ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009760:	e02a      	b.n	80097b8 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009762:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009766:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800976a:	2b00      	cmp	r3, #0
 800976c:	d00e      	beq.n	800978c <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800976e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009772:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009776:	2b00      	cmp	r3, #0
 8009778:	d008      	beq.n	800978c <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800977e:	2b00      	cmp	r3, #0
 8009780:	d01c      	beq.n	80097bc <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009786:	6878      	ldr	r0, [r7, #4]
 8009788:	4798      	blx	r3
    }
    return;
 800978a:	e017      	b.n	80097bc <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800978c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009790:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009794:	2b00      	cmp	r3, #0
 8009796:	d012      	beq.n	80097be <HAL_UART_IRQHandler+0x59e>
 8009798:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800979c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d00c      	beq.n	80097be <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 80097a4:	6878      	ldr	r0, [r7, #4]
 80097a6:	f000 fd71 	bl	800a28c <UART_EndTransmit_IT>
    return;
 80097aa:	e008      	b.n	80097be <HAL_UART_IRQHandler+0x59e>
      return;
 80097ac:	bf00      	nop
 80097ae:	e006      	b.n	80097be <HAL_UART_IRQHandler+0x59e>
    return;
 80097b0:	bf00      	nop
 80097b2:	e004      	b.n	80097be <HAL_UART_IRQHandler+0x59e>
      return;
 80097b4:	bf00      	nop
 80097b6:	e002      	b.n	80097be <HAL_UART_IRQHandler+0x59e>
      return;
 80097b8:	bf00      	nop
 80097ba:	e000      	b.n	80097be <HAL_UART_IRQHandler+0x59e>
    return;
 80097bc:	bf00      	nop
  }

}
 80097be:	37e8      	adds	r7, #232	@ 0xe8
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}

080097c4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80097c4:	b480      	push	{r7}
 80097c6:	b083      	sub	sp, #12
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80097cc:	bf00      	nop
 80097ce:	370c      	adds	r7, #12
 80097d0:	46bd      	mov	sp, r7
 80097d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d6:	4770      	bx	lr

080097d8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80097d8:	b480      	push	{r7}
 80097da:	b083      	sub	sp, #12
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80097e0:	bf00      	nop
 80097e2:	370c      	adds	r7, #12
 80097e4:	46bd      	mov	sp, r7
 80097e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ea:	4770      	bx	lr

080097ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80097ec:	b480      	push	{r7}
 80097ee:	b083      	sub	sp, #12
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
 80097f4:	460b      	mov	r3, r1
 80097f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80097f8:	bf00      	nop
 80097fa:	370c      	adds	r7, #12
 80097fc:	46bd      	mov	sp, r7
 80097fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009802:	4770      	bx	lr

08009804 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009804:	b580      	push	{r7, lr}
 8009806:	b088      	sub	sp, #32
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800980c:	2300      	movs	r3, #0
 800980e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	689a      	ldr	r2, [r3, #8]
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	691b      	ldr	r3, [r3, #16]
 8009818:	431a      	orrs	r2, r3
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	695b      	ldr	r3, [r3, #20]
 800981e:	431a      	orrs	r2, r3
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	69db      	ldr	r3, [r3, #28]
 8009824:	4313      	orrs	r3, r2
 8009826:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	681a      	ldr	r2, [r3, #0]
 800982e:	4ba6      	ldr	r3, [pc, #664]	@ (8009ac8 <UART_SetConfig+0x2c4>)
 8009830:	4013      	ands	r3, r2
 8009832:	687a      	ldr	r2, [r7, #4]
 8009834:	6812      	ldr	r2, [r2, #0]
 8009836:	6979      	ldr	r1, [r7, #20]
 8009838:	430b      	orrs	r3, r1
 800983a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	685b      	ldr	r3, [r3, #4]
 8009842:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	68da      	ldr	r2, [r3, #12]
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	430a      	orrs	r2, r1
 8009850:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	699b      	ldr	r3, [r3, #24]
 8009856:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6a1b      	ldr	r3, [r3, #32]
 800985c:	697a      	ldr	r2, [r7, #20]
 800985e:	4313      	orrs	r3, r2
 8009860:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	689b      	ldr	r3, [r3, #8]
 8009868:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	697a      	ldr	r2, [r7, #20]
 8009872:	430a      	orrs	r2, r1
 8009874:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	4a94      	ldr	r2, [pc, #592]	@ (8009acc <UART_SetConfig+0x2c8>)
 800987c:	4293      	cmp	r3, r2
 800987e:	d120      	bne.n	80098c2 <UART_SetConfig+0xbe>
 8009880:	4b93      	ldr	r3, [pc, #588]	@ (8009ad0 <UART_SetConfig+0x2cc>)
 8009882:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009886:	f003 0303 	and.w	r3, r3, #3
 800988a:	2b03      	cmp	r3, #3
 800988c:	d816      	bhi.n	80098bc <UART_SetConfig+0xb8>
 800988e:	a201      	add	r2, pc, #4	@ (adr r2, 8009894 <UART_SetConfig+0x90>)
 8009890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009894:	080098a5 	.word	0x080098a5
 8009898:	080098b1 	.word	0x080098b1
 800989c:	080098ab 	.word	0x080098ab
 80098a0:	080098b7 	.word	0x080098b7
 80098a4:	2301      	movs	r3, #1
 80098a6:	77fb      	strb	r3, [r7, #31]
 80098a8:	e150      	b.n	8009b4c <UART_SetConfig+0x348>
 80098aa:	2302      	movs	r3, #2
 80098ac:	77fb      	strb	r3, [r7, #31]
 80098ae:	e14d      	b.n	8009b4c <UART_SetConfig+0x348>
 80098b0:	2304      	movs	r3, #4
 80098b2:	77fb      	strb	r3, [r7, #31]
 80098b4:	e14a      	b.n	8009b4c <UART_SetConfig+0x348>
 80098b6:	2308      	movs	r3, #8
 80098b8:	77fb      	strb	r3, [r7, #31]
 80098ba:	e147      	b.n	8009b4c <UART_SetConfig+0x348>
 80098bc:	2310      	movs	r3, #16
 80098be:	77fb      	strb	r3, [r7, #31]
 80098c0:	e144      	b.n	8009b4c <UART_SetConfig+0x348>
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	4a83      	ldr	r2, [pc, #524]	@ (8009ad4 <UART_SetConfig+0x2d0>)
 80098c8:	4293      	cmp	r3, r2
 80098ca:	d132      	bne.n	8009932 <UART_SetConfig+0x12e>
 80098cc:	4b80      	ldr	r3, [pc, #512]	@ (8009ad0 <UART_SetConfig+0x2cc>)
 80098ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098d2:	f003 030c 	and.w	r3, r3, #12
 80098d6:	2b0c      	cmp	r3, #12
 80098d8:	d828      	bhi.n	800992c <UART_SetConfig+0x128>
 80098da:	a201      	add	r2, pc, #4	@ (adr r2, 80098e0 <UART_SetConfig+0xdc>)
 80098dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098e0:	08009915 	.word	0x08009915
 80098e4:	0800992d 	.word	0x0800992d
 80098e8:	0800992d 	.word	0x0800992d
 80098ec:	0800992d 	.word	0x0800992d
 80098f0:	08009921 	.word	0x08009921
 80098f4:	0800992d 	.word	0x0800992d
 80098f8:	0800992d 	.word	0x0800992d
 80098fc:	0800992d 	.word	0x0800992d
 8009900:	0800991b 	.word	0x0800991b
 8009904:	0800992d 	.word	0x0800992d
 8009908:	0800992d 	.word	0x0800992d
 800990c:	0800992d 	.word	0x0800992d
 8009910:	08009927 	.word	0x08009927
 8009914:	2300      	movs	r3, #0
 8009916:	77fb      	strb	r3, [r7, #31]
 8009918:	e118      	b.n	8009b4c <UART_SetConfig+0x348>
 800991a:	2302      	movs	r3, #2
 800991c:	77fb      	strb	r3, [r7, #31]
 800991e:	e115      	b.n	8009b4c <UART_SetConfig+0x348>
 8009920:	2304      	movs	r3, #4
 8009922:	77fb      	strb	r3, [r7, #31]
 8009924:	e112      	b.n	8009b4c <UART_SetConfig+0x348>
 8009926:	2308      	movs	r3, #8
 8009928:	77fb      	strb	r3, [r7, #31]
 800992a:	e10f      	b.n	8009b4c <UART_SetConfig+0x348>
 800992c:	2310      	movs	r3, #16
 800992e:	77fb      	strb	r3, [r7, #31]
 8009930:	e10c      	b.n	8009b4c <UART_SetConfig+0x348>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	4a68      	ldr	r2, [pc, #416]	@ (8009ad8 <UART_SetConfig+0x2d4>)
 8009938:	4293      	cmp	r3, r2
 800993a:	d120      	bne.n	800997e <UART_SetConfig+0x17a>
 800993c:	4b64      	ldr	r3, [pc, #400]	@ (8009ad0 <UART_SetConfig+0x2cc>)
 800993e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009942:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009946:	2b30      	cmp	r3, #48	@ 0x30
 8009948:	d013      	beq.n	8009972 <UART_SetConfig+0x16e>
 800994a:	2b30      	cmp	r3, #48	@ 0x30
 800994c:	d814      	bhi.n	8009978 <UART_SetConfig+0x174>
 800994e:	2b20      	cmp	r3, #32
 8009950:	d009      	beq.n	8009966 <UART_SetConfig+0x162>
 8009952:	2b20      	cmp	r3, #32
 8009954:	d810      	bhi.n	8009978 <UART_SetConfig+0x174>
 8009956:	2b00      	cmp	r3, #0
 8009958:	d002      	beq.n	8009960 <UART_SetConfig+0x15c>
 800995a:	2b10      	cmp	r3, #16
 800995c:	d006      	beq.n	800996c <UART_SetConfig+0x168>
 800995e:	e00b      	b.n	8009978 <UART_SetConfig+0x174>
 8009960:	2300      	movs	r3, #0
 8009962:	77fb      	strb	r3, [r7, #31]
 8009964:	e0f2      	b.n	8009b4c <UART_SetConfig+0x348>
 8009966:	2302      	movs	r3, #2
 8009968:	77fb      	strb	r3, [r7, #31]
 800996a:	e0ef      	b.n	8009b4c <UART_SetConfig+0x348>
 800996c:	2304      	movs	r3, #4
 800996e:	77fb      	strb	r3, [r7, #31]
 8009970:	e0ec      	b.n	8009b4c <UART_SetConfig+0x348>
 8009972:	2308      	movs	r3, #8
 8009974:	77fb      	strb	r3, [r7, #31]
 8009976:	e0e9      	b.n	8009b4c <UART_SetConfig+0x348>
 8009978:	2310      	movs	r3, #16
 800997a:	77fb      	strb	r3, [r7, #31]
 800997c:	e0e6      	b.n	8009b4c <UART_SetConfig+0x348>
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	4a56      	ldr	r2, [pc, #344]	@ (8009adc <UART_SetConfig+0x2d8>)
 8009984:	4293      	cmp	r3, r2
 8009986:	d120      	bne.n	80099ca <UART_SetConfig+0x1c6>
 8009988:	4b51      	ldr	r3, [pc, #324]	@ (8009ad0 <UART_SetConfig+0x2cc>)
 800998a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800998e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009992:	2bc0      	cmp	r3, #192	@ 0xc0
 8009994:	d013      	beq.n	80099be <UART_SetConfig+0x1ba>
 8009996:	2bc0      	cmp	r3, #192	@ 0xc0
 8009998:	d814      	bhi.n	80099c4 <UART_SetConfig+0x1c0>
 800999a:	2b80      	cmp	r3, #128	@ 0x80
 800999c:	d009      	beq.n	80099b2 <UART_SetConfig+0x1ae>
 800999e:	2b80      	cmp	r3, #128	@ 0x80
 80099a0:	d810      	bhi.n	80099c4 <UART_SetConfig+0x1c0>
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d002      	beq.n	80099ac <UART_SetConfig+0x1a8>
 80099a6:	2b40      	cmp	r3, #64	@ 0x40
 80099a8:	d006      	beq.n	80099b8 <UART_SetConfig+0x1b4>
 80099aa:	e00b      	b.n	80099c4 <UART_SetConfig+0x1c0>
 80099ac:	2300      	movs	r3, #0
 80099ae:	77fb      	strb	r3, [r7, #31]
 80099b0:	e0cc      	b.n	8009b4c <UART_SetConfig+0x348>
 80099b2:	2302      	movs	r3, #2
 80099b4:	77fb      	strb	r3, [r7, #31]
 80099b6:	e0c9      	b.n	8009b4c <UART_SetConfig+0x348>
 80099b8:	2304      	movs	r3, #4
 80099ba:	77fb      	strb	r3, [r7, #31]
 80099bc:	e0c6      	b.n	8009b4c <UART_SetConfig+0x348>
 80099be:	2308      	movs	r3, #8
 80099c0:	77fb      	strb	r3, [r7, #31]
 80099c2:	e0c3      	b.n	8009b4c <UART_SetConfig+0x348>
 80099c4:	2310      	movs	r3, #16
 80099c6:	77fb      	strb	r3, [r7, #31]
 80099c8:	e0c0      	b.n	8009b4c <UART_SetConfig+0x348>
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	4a44      	ldr	r2, [pc, #272]	@ (8009ae0 <UART_SetConfig+0x2dc>)
 80099d0:	4293      	cmp	r3, r2
 80099d2:	d125      	bne.n	8009a20 <UART_SetConfig+0x21c>
 80099d4:	4b3e      	ldr	r3, [pc, #248]	@ (8009ad0 <UART_SetConfig+0x2cc>)
 80099d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80099de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80099e2:	d017      	beq.n	8009a14 <UART_SetConfig+0x210>
 80099e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80099e8:	d817      	bhi.n	8009a1a <UART_SetConfig+0x216>
 80099ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099ee:	d00b      	beq.n	8009a08 <UART_SetConfig+0x204>
 80099f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099f4:	d811      	bhi.n	8009a1a <UART_SetConfig+0x216>
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d003      	beq.n	8009a02 <UART_SetConfig+0x1fe>
 80099fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80099fe:	d006      	beq.n	8009a0e <UART_SetConfig+0x20a>
 8009a00:	e00b      	b.n	8009a1a <UART_SetConfig+0x216>
 8009a02:	2300      	movs	r3, #0
 8009a04:	77fb      	strb	r3, [r7, #31]
 8009a06:	e0a1      	b.n	8009b4c <UART_SetConfig+0x348>
 8009a08:	2302      	movs	r3, #2
 8009a0a:	77fb      	strb	r3, [r7, #31]
 8009a0c:	e09e      	b.n	8009b4c <UART_SetConfig+0x348>
 8009a0e:	2304      	movs	r3, #4
 8009a10:	77fb      	strb	r3, [r7, #31]
 8009a12:	e09b      	b.n	8009b4c <UART_SetConfig+0x348>
 8009a14:	2308      	movs	r3, #8
 8009a16:	77fb      	strb	r3, [r7, #31]
 8009a18:	e098      	b.n	8009b4c <UART_SetConfig+0x348>
 8009a1a:	2310      	movs	r3, #16
 8009a1c:	77fb      	strb	r3, [r7, #31]
 8009a1e:	e095      	b.n	8009b4c <UART_SetConfig+0x348>
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	4a2f      	ldr	r2, [pc, #188]	@ (8009ae4 <UART_SetConfig+0x2e0>)
 8009a26:	4293      	cmp	r3, r2
 8009a28:	d125      	bne.n	8009a76 <UART_SetConfig+0x272>
 8009a2a:	4b29      	ldr	r3, [pc, #164]	@ (8009ad0 <UART_SetConfig+0x2cc>)
 8009a2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a30:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009a34:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009a38:	d017      	beq.n	8009a6a <UART_SetConfig+0x266>
 8009a3a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009a3e:	d817      	bhi.n	8009a70 <UART_SetConfig+0x26c>
 8009a40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009a44:	d00b      	beq.n	8009a5e <UART_SetConfig+0x25a>
 8009a46:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009a4a:	d811      	bhi.n	8009a70 <UART_SetConfig+0x26c>
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d003      	beq.n	8009a58 <UART_SetConfig+0x254>
 8009a50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009a54:	d006      	beq.n	8009a64 <UART_SetConfig+0x260>
 8009a56:	e00b      	b.n	8009a70 <UART_SetConfig+0x26c>
 8009a58:	2301      	movs	r3, #1
 8009a5a:	77fb      	strb	r3, [r7, #31]
 8009a5c:	e076      	b.n	8009b4c <UART_SetConfig+0x348>
 8009a5e:	2302      	movs	r3, #2
 8009a60:	77fb      	strb	r3, [r7, #31]
 8009a62:	e073      	b.n	8009b4c <UART_SetConfig+0x348>
 8009a64:	2304      	movs	r3, #4
 8009a66:	77fb      	strb	r3, [r7, #31]
 8009a68:	e070      	b.n	8009b4c <UART_SetConfig+0x348>
 8009a6a:	2308      	movs	r3, #8
 8009a6c:	77fb      	strb	r3, [r7, #31]
 8009a6e:	e06d      	b.n	8009b4c <UART_SetConfig+0x348>
 8009a70:	2310      	movs	r3, #16
 8009a72:	77fb      	strb	r3, [r7, #31]
 8009a74:	e06a      	b.n	8009b4c <UART_SetConfig+0x348>
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	4a1b      	ldr	r2, [pc, #108]	@ (8009ae8 <UART_SetConfig+0x2e4>)
 8009a7c:	4293      	cmp	r3, r2
 8009a7e:	d138      	bne.n	8009af2 <UART_SetConfig+0x2ee>
 8009a80:	4b13      	ldr	r3, [pc, #76]	@ (8009ad0 <UART_SetConfig+0x2cc>)
 8009a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a86:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8009a8a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009a8e:	d017      	beq.n	8009ac0 <UART_SetConfig+0x2bc>
 8009a90:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009a94:	d82a      	bhi.n	8009aec <UART_SetConfig+0x2e8>
 8009a96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009a9a:	d00b      	beq.n	8009ab4 <UART_SetConfig+0x2b0>
 8009a9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009aa0:	d824      	bhi.n	8009aec <UART_SetConfig+0x2e8>
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d003      	beq.n	8009aae <UART_SetConfig+0x2aa>
 8009aa6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009aaa:	d006      	beq.n	8009aba <UART_SetConfig+0x2b6>
 8009aac:	e01e      	b.n	8009aec <UART_SetConfig+0x2e8>
 8009aae:	2300      	movs	r3, #0
 8009ab0:	77fb      	strb	r3, [r7, #31]
 8009ab2:	e04b      	b.n	8009b4c <UART_SetConfig+0x348>
 8009ab4:	2302      	movs	r3, #2
 8009ab6:	77fb      	strb	r3, [r7, #31]
 8009ab8:	e048      	b.n	8009b4c <UART_SetConfig+0x348>
 8009aba:	2304      	movs	r3, #4
 8009abc:	77fb      	strb	r3, [r7, #31]
 8009abe:	e045      	b.n	8009b4c <UART_SetConfig+0x348>
 8009ac0:	2308      	movs	r3, #8
 8009ac2:	77fb      	strb	r3, [r7, #31]
 8009ac4:	e042      	b.n	8009b4c <UART_SetConfig+0x348>
 8009ac6:	bf00      	nop
 8009ac8:	efff69f3 	.word	0xefff69f3
 8009acc:	40011000 	.word	0x40011000
 8009ad0:	40023800 	.word	0x40023800
 8009ad4:	40004400 	.word	0x40004400
 8009ad8:	40004800 	.word	0x40004800
 8009adc:	40004c00 	.word	0x40004c00
 8009ae0:	40005000 	.word	0x40005000
 8009ae4:	40011400 	.word	0x40011400
 8009ae8:	40007800 	.word	0x40007800
 8009aec:	2310      	movs	r3, #16
 8009aee:	77fb      	strb	r3, [r7, #31]
 8009af0:	e02c      	b.n	8009b4c <UART_SetConfig+0x348>
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	4a72      	ldr	r2, [pc, #456]	@ (8009cc0 <UART_SetConfig+0x4bc>)
 8009af8:	4293      	cmp	r3, r2
 8009afa:	d125      	bne.n	8009b48 <UART_SetConfig+0x344>
 8009afc:	4b71      	ldr	r3, [pc, #452]	@ (8009cc4 <UART_SetConfig+0x4c0>)
 8009afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b02:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009b06:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009b0a:	d017      	beq.n	8009b3c <UART_SetConfig+0x338>
 8009b0c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009b10:	d817      	bhi.n	8009b42 <UART_SetConfig+0x33e>
 8009b12:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b16:	d00b      	beq.n	8009b30 <UART_SetConfig+0x32c>
 8009b18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b1c:	d811      	bhi.n	8009b42 <UART_SetConfig+0x33e>
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d003      	beq.n	8009b2a <UART_SetConfig+0x326>
 8009b22:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009b26:	d006      	beq.n	8009b36 <UART_SetConfig+0x332>
 8009b28:	e00b      	b.n	8009b42 <UART_SetConfig+0x33e>
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	77fb      	strb	r3, [r7, #31]
 8009b2e:	e00d      	b.n	8009b4c <UART_SetConfig+0x348>
 8009b30:	2302      	movs	r3, #2
 8009b32:	77fb      	strb	r3, [r7, #31]
 8009b34:	e00a      	b.n	8009b4c <UART_SetConfig+0x348>
 8009b36:	2304      	movs	r3, #4
 8009b38:	77fb      	strb	r3, [r7, #31]
 8009b3a:	e007      	b.n	8009b4c <UART_SetConfig+0x348>
 8009b3c:	2308      	movs	r3, #8
 8009b3e:	77fb      	strb	r3, [r7, #31]
 8009b40:	e004      	b.n	8009b4c <UART_SetConfig+0x348>
 8009b42:	2310      	movs	r3, #16
 8009b44:	77fb      	strb	r3, [r7, #31]
 8009b46:	e001      	b.n	8009b4c <UART_SetConfig+0x348>
 8009b48:	2310      	movs	r3, #16
 8009b4a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	69db      	ldr	r3, [r3, #28]
 8009b50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b54:	d15b      	bne.n	8009c0e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8009b56:	7ffb      	ldrb	r3, [r7, #31]
 8009b58:	2b08      	cmp	r3, #8
 8009b5a:	d828      	bhi.n	8009bae <UART_SetConfig+0x3aa>
 8009b5c:	a201      	add	r2, pc, #4	@ (adr r2, 8009b64 <UART_SetConfig+0x360>)
 8009b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b62:	bf00      	nop
 8009b64:	08009b89 	.word	0x08009b89
 8009b68:	08009b91 	.word	0x08009b91
 8009b6c:	08009b99 	.word	0x08009b99
 8009b70:	08009baf 	.word	0x08009baf
 8009b74:	08009b9f 	.word	0x08009b9f
 8009b78:	08009baf 	.word	0x08009baf
 8009b7c:	08009baf 	.word	0x08009baf
 8009b80:	08009baf 	.word	0x08009baf
 8009b84:	08009ba7 	.word	0x08009ba7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009b88:	f7fc fdf0 	bl	800676c <HAL_RCC_GetPCLK1Freq>
 8009b8c:	61b8      	str	r0, [r7, #24]
        break;
 8009b8e:	e013      	b.n	8009bb8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009b90:	f7fc fe00 	bl	8006794 <HAL_RCC_GetPCLK2Freq>
 8009b94:	61b8      	str	r0, [r7, #24]
        break;
 8009b96:	e00f      	b.n	8009bb8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009b98:	4b4b      	ldr	r3, [pc, #300]	@ (8009cc8 <UART_SetConfig+0x4c4>)
 8009b9a:	61bb      	str	r3, [r7, #24]
        break;
 8009b9c:	e00c      	b.n	8009bb8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009b9e:	f7fc fcd3 	bl	8006548 <HAL_RCC_GetSysClockFreq>
 8009ba2:	61b8      	str	r0, [r7, #24]
        break;
 8009ba4:	e008      	b.n	8009bb8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009ba6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009baa:	61bb      	str	r3, [r7, #24]
        break;
 8009bac:	e004      	b.n	8009bb8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8009bae:	2300      	movs	r3, #0
 8009bb0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	77bb      	strb	r3, [r7, #30]
        break;
 8009bb6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009bb8:	69bb      	ldr	r3, [r7, #24]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d074      	beq.n	8009ca8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009bbe:	69bb      	ldr	r3, [r7, #24]
 8009bc0:	005a      	lsls	r2, r3, #1
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	685b      	ldr	r3, [r3, #4]
 8009bc6:	085b      	lsrs	r3, r3, #1
 8009bc8:	441a      	add	r2, r3
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	685b      	ldr	r3, [r3, #4]
 8009bce:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bd2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009bd4:	693b      	ldr	r3, [r7, #16]
 8009bd6:	2b0f      	cmp	r3, #15
 8009bd8:	d916      	bls.n	8009c08 <UART_SetConfig+0x404>
 8009bda:	693b      	ldr	r3, [r7, #16]
 8009bdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009be0:	d212      	bcs.n	8009c08 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009be2:	693b      	ldr	r3, [r7, #16]
 8009be4:	b29b      	uxth	r3, r3
 8009be6:	f023 030f 	bic.w	r3, r3, #15
 8009bea:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009bec:	693b      	ldr	r3, [r7, #16]
 8009bee:	085b      	lsrs	r3, r3, #1
 8009bf0:	b29b      	uxth	r3, r3
 8009bf2:	f003 0307 	and.w	r3, r3, #7
 8009bf6:	b29a      	uxth	r2, r3
 8009bf8:	89fb      	ldrh	r3, [r7, #14]
 8009bfa:	4313      	orrs	r3, r2
 8009bfc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	89fa      	ldrh	r2, [r7, #14]
 8009c04:	60da      	str	r2, [r3, #12]
 8009c06:	e04f      	b.n	8009ca8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009c08:	2301      	movs	r3, #1
 8009c0a:	77bb      	strb	r3, [r7, #30]
 8009c0c:	e04c      	b.n	8009ca8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009c0e:	7ffb      	ldrb	r3, [r7, #31]
 8009c10:	2b08      	cmp	r3, #8
 8009c12:	d828      	bhi.n	8009c66 <UART_SetConfig+0x462>
 8009c14:	a201      	add	r2, pc, #4	@ (adr r2, 8009c1c <UART_SetConfig+0x418>)
 8009c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c1a:	bf00      	nop
 8009c1c:	08009c41 	.word	0x08009c41
 8009c20:	08009c49 	.word	0x08009c49
 8009c24:	08009c51 	.word	0x08009c51
 8009c28:	08009c67 	.word	0x08009c67
 8009c2c:	08009c57 	.word	0x08009c57
 8009c30:	08009c67 	.word	0x08009c67
 8009c34:	08009c67 	.word	0x08009c67
 8009c38:	08009c67 	.word	0x08009c67
 8009c3c:	08009c5f 	.word	0x08009c5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009c40:	f7fc fd94 	bl	800676c <HAL_RCC_GetPCLK1Freq>
 8009c44:	61b8      	str	r0, [r7, #24]
        break;
 8009c46:	e013      	b.n	8009c70 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009c48:	f7fc fda4 	bl	8006794 <HAL_RCC_GetPCLK2Freq>
 8009c4c:	61b8      	str	r0, [r7, #24]
        break;
 8009c4e:	e00f      	b.n	8009c70 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009c50:	4b1d      	ldr	r3, [pc, #116]	@ (8009cc8 <UART_SetConfig+0x4c4>)
 8009c52:	61bb      	str	r3, [r7, #24]
        break;
 8009c54:	e00c      	b.n	8009c70 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009c56:	f7fc fc77 	bl	8006548 <HAL_RCC_GetSysClockFreq>
 8009c5a:	61b8      	str	r0, [r7, #24]
        break;
 8009c5c:	e008      	b.n	8009c70 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c62:	61bb      	str	r3, [r7, #24]
        break;
 8009c64:	e004      	b.n	8009c70 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8009c66:	2300      	movs	r3, #0
 8009c68:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	77bb      	strb	r3, [r7, #30]
        break;
 8009c6e:	bf00      	nop
    }

    if (pclk != 0U)
 8009c70:	69bb      	ldr	r3, [r7, #24]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d018      	beq.n	8009ca8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	685b      	ldr	r3, [r3, #4]
 8009c7a:	085a      	lsrs	r2, r3, #1
 8009c7c:	69bb      	ldr	r3, [r7, #24]
 8009c7e:	441a      	add	r2, r3
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	685b      	ldr	r3, [r3, #4]
 8009c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c88:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009c8a:	693b      	ldr	r3, [r7, #16]
 8009c8c:	2b0f      	cmp	r3, #15
 8009c8e:	d909      	bls.n	8009ca4 <UART_SetConfig+0x4a0>
 8009c90:	693b      	ldr	r3, [r7, #16]
 8009c92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c96:	d205      	bcs.n	8009ca4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009c98:	693b      	ldr	r3, [r7, #16]
 8009c9a:	b29a      	uxth	r2, r3
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	60da      	str	r2, [r3, #12]
 8009ca2:	e001      	b.n	8009ca8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009ca4:	2301      	movs	r3, #1
 8009ca6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2200      	movs	r2, #0
 8009cac:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009cb4:	7fbb      	ldrb	r3, [r7, #30]
}
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	3720      	adds	r7, #32
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	bd80      	pop	{r7, pc}
 8009cbe:	bf00      	nop
 8009cc0:	40007c00 	.word	0x40007c00
 8009cc4:	40023800 	.word	0x40023800
 8009cc8:	00f42400 	.word	0x00f42400

08009ccc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009ccc:	b480      	push	{r7}
 8009cce:	b083      	sub	sp, #12
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cd8:	f003 0301 	and.w	r3, r3, #1
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d00a      	beq.n	8009cf6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	685b      	ldr	r3, [r3, #4]
 8009ce6:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	430a      	orrs	r2, r1
 8009cf4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cfa:	f003 0302 	and.w	r3, r3, #2
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d00a      	beq.n	8009d18 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	685b      	ldr	r3, [r3, #4]
 8009d08:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	430a      	orrs	r2, r1
 8009d16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d1c:	f003 0304 	and.w	r3, r3, #4
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d00a      	beq.n	8009d3a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	685b      	ldr	r3, [r3, #4]
 8009d2a:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	430a      	orrs	r2, r1
 8009d38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d3e:	f003 0308 	and.w	r3, r3, #8
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d00a      	beq.n	8009d5c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	685b      	ldr	r3, [r3, #4]
 8009d4c:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	430a      	orrs	r2, r1
 8009d5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d60:	f003 0310 	and.w	r3, r3, #16
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d00a      	beq.n	8009d7e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	689b      	ldr	r3, [r3, #8]
 8009d6e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	430a      	orrs	r2, r1
 8009d7c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d82:	f003 0320 	and.w	r3, r3, #32
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d00a      	beq.n	8009da0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	689b      	ldr	r3, [r3, #8]
 8009d90:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	430a      	orrs	r2, r1
 8009d9e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009da4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d01a      	beq.n	8009de2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	685b      	ldr	r3, [r3, #4]
 8009db2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	430a      	orrs	r2, r1
 8009dc0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009dca:	d10a      	bne.n	8009de2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	685b      	ldr	r3, [r3, #4]
 8009dd2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	430a      	orrs	r2, r1
 8009de0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009de6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d00a      	beq.n	8009e04 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	685b      	ldr	r3, [r3, #4]
 8009df4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	430a      	orrs	r2, r1
 8009e02:	605a      	str	r2, [r3, #4]
  }
}
 8009e04:	bf00      	nop
 8009e06:	370c      	adds	r7, #12
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0e:	4770      	bx	lr

08009e10 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009e10:	b580      	push	{r7, lr}
 8009e12:	b086      	sub	sp, #24
 8009e14:	af02      	add	r7, sp, #8
 8009e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009e20:	f7f9 fd62 	bl	80038e8 <HAL_GetTick>
 8009e24:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	f003 0308 	and.w	r3, r3, #8
 8009e30:	2b08      	cmp	r3, #8
 8009e32:	d10e      	bne.n	8009e52 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e34:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009e38:	9300      	str	r3, [sp, #0]
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009e42:	6878      	ldr	r0, [r7, #4]
 8009e44:	f000 f81b 	bl	8009e7e <UART_WaitOnFlagUntilTimeout>
 8009e48:	4603      	mov	r3, r0
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d001      	beq.n	8009e52 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009e4e:	2303      	movs	r3, #3
 8009e50:	e011      	b.n	8009e76 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	2220      	movs	r2, #32
 8009e56:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	2220      	movs	r2, #32
 8009e5c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	2200      	movs	r2, #0
 8009e64:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	2200      	movs	r2, #0
 8009e6a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2200      	movs	r2, #0
 8009e70:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009e74:	2300      	movs	r3, #0
}
 8009e76:	4618      	mov	r0, r3
 8009e78:	3710      	adds	r7, #16
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}

08009e7e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009e7e:	b580      	push	{r7, lr}
 8009e80:	b09c      	sub	sp, #112	@ 0x70
 8009e82:	af00      	add	r7, sp, #0
 8009e84:	60f8      	str	r0, [r7, #12]
 8009e86:	60b9      	str	r1, [r7, #8]
 8009e88:	603b      	str	r3, [r7, #0]
 8009e8a:	4613      	mov	r3, r2
 8009e8c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009e8e:	e0a7      	b.n	8009fe0 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009e90:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009e92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e96:	f000 80a3 	beq.w	8009fe0 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e9a:	f7f9 fd25 	bl	80038e8 <HAL_GetTick>
 8009e9e:	4602      	mov	r2, r0
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	1ad3      	subs	r3, r2, r3
 8009ea4:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8009ea6:	429a      	cmp	r2, r3
 8009ea8:	d302      	bcc.n	8009eb0 <UART_WaitOnFlagUntilTimeout+0x32>
 8009eaa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d13f      	bne.n	8009f30 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009eb8:	e853 3f00 	ldrex	r3, [r3]
 8009ebc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009ebe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ec0:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8009ec4:	667b      	str	r3, [r7, #100]	@ 0x64
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	461a      	mov	r2, r3
 8009ecc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009ece:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009ed0:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ed2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009ed4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009ed6:	e841 2300 	strex	r3, r2, [r1]
 8009eda:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8009edc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d1e6      	bne.n	8009eb0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	3308      	adds	r3, #8
 8009ee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009eec:	e853 3f00 	ldrex	r3, [r3]
 8009ef0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009ef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ef4:	f023 0301 	bic.w	r3, r3, #1
 8009ef8:	663b      	str	r3, [r7, #96]	@ 0x60
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	3308      	adds	r3, #8
 8009f00:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009f02:	64ba      	str	r2, [r7, #72]	@ 0x48
 8009f04:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f06:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009f08:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009f0a:	e841 2300 	strex	r3, r2, [r1]
 8009f0e:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009f10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d1e5      	bne.n	8009ee2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	2220      	movs	r2, #32
 8009f1a:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	2220      	movs	r2, #32
 8009f20:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        __HAL_UNLOCK(huart);
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	2200      	movs	r2, #0
 8009f28:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

        return HAL_TIMEOUT;
 8009f2c:	2303      	movs	r3, #3
 8009f2e:	e068      	b.n	800a002 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	f003 0304 	and.w	r3, r3, #4
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d050      	beq.n	8009fe0 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	69db      	ldr	r3, [r3, #28]
 8009f44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009f48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009f4c:	d148      	bne.n	8009fe0 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009f56:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f60:	e853 3f00 	ldrex	r3, [r3]
 8009f64:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f68:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8009f6c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	461a      	mov	r2, r3
 8009f74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009f76:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f78:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f7a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009f7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009f7e:	e841 2300 	strex	r3, r2, [r1]
 8009f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009f84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d1e6      	bne.n	8009f58 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	3308      	adds	r3, #8
 8009f90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f92:	697b      	ldr	r3, [r7, #20]
 8009f94:	e853 3f00 	ldrex	r3, [r3]
 8009f98:	613b      	str	r3, [r7, #16]
   return(result);
 8009f9a:	693b      	ldr	r3, [r7, #16]
 8009f9c:	f023 0301 	bic.w	r3, r3, #1
 8009fa0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	3308      	adds	r3, #8
 8009fa8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009faa:	623a      	str	r2, [r7, #32]
 8009fac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fae:	69f9      	ldr	r1, [r7, #28]
 8009fb0:	6a3a      	ldr	r2, [r7, #32]
 8009fb2:	e841 2300 	strex	r3, r2, [r1]
 8009fb6:	61bb      	str	r3, [r7, #24]
   return(result);
 8009fb8:	69bb      	ldr	r3, [r7, #24]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d1e5      	bne.n	8009f8a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	2220      	movs	r2, #32
 8009fc2:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	2220      	movs	r2, #32
 8009fc8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	2220      	movs	r2, #32
 8009fd0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8009fdc:	2303      	movs	r3, #3
 8009fde:	e010      	b.n	800a002 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	69da      	ldr	r2, [r3, #28]
 8009fe6:	68bb      	ldr	r3, [r7, #8]
 8009fe8:	4013      	ands	r3, r2
 8009fea:	68ba      	ldr	r2, [r7, #8]
 8009fec:	429a      	cmp	r2, r3
 8009fee:	bf0c      	ite	eq
 8009ff0:	2301      	moveq	r3, #1
 8009ff2:	2300      	movne	r3, #0
 8009ff4:	b2db      	uxtb	r3, r3
 8009ff6:	461a      	mov	r2, r3
 8009ff8:	79fb      	ldrb	r3, [r7, #7]
 8009ffa:	429a      	cmp	r2, r3
 8009ffc:	f43f af48 	beq.w	8009e90 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a000:	2300      	movs	r3, #0
}
 800a002:	4618      	mov	r0, r3
 800a004:	3770      	adds	r7, #112	@ 0x70
 800a006:	46bd      	mov	sp, r7
 800a008:	bd80      	pop	{r7, pc}
	...

0800a00c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a00c:	b480      	push	{r7}
 800a00e:	b097      	sub	sp, #92	@ 0x5c
 800a010:	af00      	add	r7, sp, #0
 800a012:	60f8      	str	r0, [r7, #12]
 800a014:	60b9      	str	r1, [r7, #8]
 800a016:	4613      	mov	r3, r2
 800a018:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	68ba      	ldr	r2, [r7, #8]
 800a01e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	88fa      	ldrh	r2, [r7, #6]
 800a024:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	88fa      	ldrh	r2, [r7, #6]
 800a02c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2200      	movs	r2, #0
 800a034:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	689b      	ldr	r3, [r3, #8]
 800a03a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a03e:	d10e      	bne.n	800a05e <UART_Start_Receive_IT+0x52>
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	691b      	ldr	r3, [r3, #16]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d105      	bne.n	800a054 <UART_Start_Receive_IT+0x48>
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800a04e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800a052:	e02d      	b.n	800a0b0 <UART_Start_Receive_IT+0xa4>
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	22ff      	movs	r2, #255	@ 0xff
 800a058:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800a05c:	e028      	b.n	800a0b0 <UART_Start_Receive_IT+0xa4>
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	689b      	ldr	r3, [r3, #8]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d10d      	bne.n	800a082 <UART_Start_Receive_IT+0x76>
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	691b      	ldr	r3, [r3, #16]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d104      	bne.n	800a078 <UART_Start_Receive_IT+0x6c>
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	22ff      	movs	r2, #255	@ 0xff
 800a072:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800a076:	e01b      	b.n	800a0b0 <UART_Start_Receive_IT+0xa4>
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	227f      	movs	r2, #127	@ 0x7f
 800a07c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800a080:	e016      	b.n	800a0b0 <UART_Start_Receive_IT+0xa4>
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	689b      	ldr	r3, [r3, #8]
 800a086:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a08a:	d10d      	bne.n	800a0a8 <UART_Start_Receive_IT+0x9c>
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	691b      	ldr	r3, [r3, #16]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d104      	bne.n	800a09e <UART_Start_Receive_IT+0x92>
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	227f      	movs	r2, #127	@ 0x7f
 800a098:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800a09c:	e008      	b.n	800a0b0 <UART_Start_Receive_IT+0xa4>
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	223f      	movs	r2, #63	@ 0x3f
 800a0a2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800a0a6:	e003      	b.n	800a0b0 <UART_Start_Receive_IT+0xa4>
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	2222      	movs	r2, #34	@ 0x22
 800a0bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	3308      	adds	r3, #8
 800a0c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0ca:	e853 3f00 	ldrex	r3, [r3]
 800a0ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a0d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0d2:	f043 0301 	orr.w	r3, r3, #1
 800a0d6:	657b      	str	r3, [r7, #84]	@ 0x54
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	3308      	adds	r3, #8
 800a0de:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a0e0:	64ba      	str	r2, [r7, #72]	@ 0x48
 800a0e2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0e4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a0e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a0e8:	e841 2300 	strex	r3, r2, [r1]
 800a0ec:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a0ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d1e5      	bne.n	800a0c0 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	689b      	ldr	r3, [r3, #8]
 800a0f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a0fc:	d107      	bne.n	800a10e <UART_Start_Receive_IT+0x102>
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	691b      	ldr	r3, [r3, #16]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d103      	bne.n	800a10e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	4a21      	ldr	r2, [pc, #132]	@ (800a190 <UART_Start_Receive_IT+0x184>)
 800a10a:	669a      	str	r2, [r3, #104]	@ 0x68
 800a10c:	e002      	b.n	800a114 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	4a20      	ldr	r2, [pc, #128]	@ (800a194 <UART_Start_Receive_IT+0x188>)
 800a112:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	691b      	ldr	r3, [r3, #16]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d019      	beq.n	800a150 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a124:	e853 3f00 	ldrex	r3, [r3]
 800a128:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a12a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a12c:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800a130:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	461a      	mov	r2, r3
 800a138:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a13a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a13c:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a13e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a140:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a142:	e841 2300 	strex	r3, r2, [r1]
 800a146:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d1e6      	bne.n	800a11c <UART_Start_Receive_IT+0x110>
 800a14e:	e018      	b.n	800a182 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a156:	697b      	ldr	r3, [r7, #20]
 800a158:	e853 3f00 	ldrex	r3, [r3]
 800a15c:	613b      	str	r3, [r7, #16]
   return(result);
 800a15e:	693b      	ldr	r3, [r7, #16]
 800a160:	f043 0320 	orr.w	r3, r3, #32
 800a164:	653b      	str	r3, [r7, #80]	@ 0x50
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	461a      	mov	r2, r3
 800a16c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a16e:	623b      	str	r3, [r7, #32]
 800a170:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a172:	69f9      	ldr	r1, [r7, #28]
 800a174:	6a3a      	ldr	r2, [r7, #32]
 800a176:	e841 2300 	strex	r3, r2, [r1]
 800a17a:	61bb      	str	r3, [r7, #24]
   return(result);
 800a17c:	69bb      	ldr	r3, [r7, #24]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d1e6      	bne.n	800a150 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800a182:	2300      	movs	r3, #0
}
 800a184:	4618      	mov	r0, r3
 800a186:	375c      	adds	r7, #92	@ 0x5c
 800a188:	46bd      	mov	sp, r7
 800a18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18e:	4770      	bx	lr
 800a190:	0800a447 	.word	0x0800a447
 800a194:	0800a2e1 	.word	0x0800a2e1

0800a198 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a198:	b480      	push	{r7}
 800a19a:	b095      	sub	sp, #84	@ 0x54
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1a8:	e853 3f00 	ldrex	r3, [r3]
 800a1ac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a1ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a1b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	461a      	mov	r2, r3
 800a1bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a1be:	643b      	str	r3, [r7, #64]	@ 0x40
 800a1c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a1c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a1c6:	e841 2300 	strex	r3, r2, [r1]
 800a1ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a1cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d1e6      	bne.n	800a1a0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	3308      	adds	r3, #8
 800a1d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1da:	6a3b      	ldr	r3, [r7, #32]
 800a1dc:	e853 3f00 	ldrex	r3, [r3]
 800a1e0:	61fb      	str	r3, [r7, #28]
   return(result);
 800a1e2:	69fb      	ldr	r3, [r7, #28]
 800a1e4:	f023 0301 	bic.w	r3, r3, #1
 800a1e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	3308      	adds	r3, #8
 800a1f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a1f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a1f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a1f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a1fa:	e841 2300 	strex	r3, r2, [r1]
 800a1fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a202:	2b00      	cmp	r3, #0
 800a204:	d1e5      	bne.n	800a1d2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a20a:	2b01      	cmp	r3, #1
 800a20c:	d118      	bne.n	800a240 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	e853 3f00 	ldrex	r3, [r3]
 800a21a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a21c:	68bb      	ldr	r3, [r7, #8]
 800a21e:	f023 0310 	bic.w	r3, r3, #16
 800a222:	647b      	str	r3, [r7, #68]	@ 0x44
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	461a      	mov	r2, r3
 800a22a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a22c:	61bb      	str	r3, [r7, #24]
 800a22e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a230:	6979      	ldr	r1, [r7, #20]
 800a232:	69ba      	ldr	r2, [r7, #24]
 800a234:	e841 2300 	strex	r3, r2, [r1]
 800a238:	613b      	str	r3, [r7, #16]
   return(result);
 800a23a:	693b      	ldr	r3, [r7, #16]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d1e6      	bne.n	800a20e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2220      	movs	r2, #32
 800a244:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2200      	movs	r2, #0
 800a24c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	2200      	movs	r2, #0
 800a252:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a254:	bf00      	nop
 800a256:	3754      	adds	r7, #84	@ 0x54
 800a258:	46bd      	mov	sp, r7
 800a25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25e:	4770      	bx	lr

0800a260 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b084      	sub	sp, #16
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a26c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	2200      	movs	r2, #0
 800a272:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	2200      	movs	r2, #0
 800a27a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a27e:	68f8      	ldr	r0, [r7, #12]
 800a280:	f7ff faaa 	bl	80097d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a284:	bf00      	nop
 800a286:	3710      	adds	r7, #16
 800a288:	46bd      	mov	sp, r7
 800a28a:	bd80      	pop	{r7, pc}

0800a28c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b088      	sub	sp, #32
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	e853 3f00 	ldrex	r3, [r3]
 800a2a0:	60bb      	str	r3, [r7, #8]
   return(result);
 800a2a2:	68bb      	ldr	r3, [r7, #8]
 800a2a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a2a8:	61fb      	str	r3, [r7, #28]
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	461a      	mov	r2, r3
 800a2b0:	69fb      	ldr	r3, [r7, #28]
 800a2b2:	61bb      	str	r3, [r7, #24]
 800a2b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2b6:	6979      	ldr	r1, [r7, #20]
 800a2b8:	69ba      	ldr	r2, [r7, #24]
 800a2ba:	e841 2300 	strex	r3, r2, [r1]
 800a2be:	613b      	str	r3, [r7, #16]
   return(result);
 800a2c0:	693b      	ldr	r3, [r7, #16]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d1e6      	bne.n	800a294 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	2220      	movs	r2, #32
 800a2ca:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a2d2:	6878      	ldr	r0, [r7, #4]
 800a2d4:	f7ff fa76 	bl	80097c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a2d8:	bf00      	nop
 800a2da:	3720      	adds	r7, #32
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	bd80      	pop	{r7, pc}

0800a2e0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a2e0:	b580      	push	{r7, lr}
 800a2e2:	b096      	sub	sp, #88	@ 0x58
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a2ee:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a2f8:	2b22      	cmp	r3, #34	@ 0x22
 800a2fa:	f040 8098 	bne.w	800a42e <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a304:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a308:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800a30c:	b2d9      	uxtb	r1, r3
 800a30e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800a312:	b2da      	uxtb	r2, r3
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a318:	400a      	ands	r2, r1
 800a31a:	b2d2      	uxtb	r2, r2
 800a31c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a322:	1c5a      	adds	r2, r3, #1
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a32e:	b29b      	uxth	r3, r3
 800a330:	3b01      	subs	r3, #1
 800a332:	b29a      	uxth	r2, r3
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a340:	b29b      	uxth	r3, r3
 800a342:	2b00      	cmp	r3, #0
 800a344:	d17b      	bne.n	800a43e <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a34c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a34e:	e853 3f00 	ldrex	r3, [r3]
 800a352:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a354:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a356:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a35a:	653b      	str	r3, [r7, #80]	@ 0x50
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	461a      	mov	r2, r3
 800a362:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a364:	647b      	str	r3, [r7, #68]	@ 0x44
 800a366:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a368:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a36a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a36c:	e841 2300 	strex	r3, r2, [r1]
 800a370:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a372:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a374:	2b00      	cmp	r3, #0
 800a376:	d1e6      	bne.n	800a346 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	3308      	adds	r3, #8
 800a37e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a382:	e853 3f00 	ldrex	r3, [r3]
 800a386:	623b      	str	r3, [r7, #32]
   return(result);
 800a388:	6a3b      	ldr	r3, [r7, #32]
 800a38a:	f023 0301 	bic.w	r3, r3, #1
 800a38e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	3308      	adds	r3, #8
 800a396:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a398:	633a      	str	r2, [r7, #48]	@ 0x30
 800a39a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a39c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a39e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a3a0:	e841 2300 	strex	r3, r2, [r1]
 800a3a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a3a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d1e5      	bne.n	800a378 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	2220      	movs	r2, #32
 800a3b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	2200      	movs	r2, #0
 800a3be:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a3c4:	2b01      	cmp	r3, #1
 800a3c6:	d12e      	bne.n	800a426 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3d4:	693b      	ldr	r3, [r7, #16]
 800a3d6:	e853 3f00 	ldrex	r3, [r3]
 800a3da:	60fb      	str	r3, [r7, #12]
   return(result);
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	f023 0310 	bic.w	r3, r3, #16
 800a3e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	461a      	mov	r2, r3
 800a3ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a3ec:	61fb      	str	r3, [r7, #28]
 800a3ee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3f0:	69b9      	ldr	r1, [r7, #24]
 800a3f2:	69fa      	ldr	r2, [r7, #28]
 800a3f4:	e841 2300 	strex	r3, r2, [r1]
 800a3f8:	617b      	str	r3, [r7, #20]
   return(result);
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d1e6      	bne.n	800a3ce <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	69db      	ldr	r3, [r3, #28]
 800a406:	f003 0310 	and.w	r3, r3, #16
 800a40a:	2b10      	cmp	r3, #16
 800a40c:	d103      	bne.n	800a416 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	2210      	movs	r2, #16
 800a414:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a41c:	4619      	mov	r1, r3
 800a41e:	6878      	ldr	r0, [r7, #4]
 800a420:	f7ff f9e4 	bl	80097ec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a424:	e00b      	b.n	800a43e <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800a426:	6878      	ldr	r0, [r7, #4]
 800a428:	f7f8 fc66 	bl	8002cf8 <HAL_UART_RxCpltCallback>
}
 800a42c:	e007      	b.n	800a43e <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	699a      	ldr	r2, [r3, #24]
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	f042 0208 	orr.w	r2, r2, #8
 800a43c:	619a      	str	r2, [r3, #24]
}
 800a43e:	bf00      	nop
 800a440:	3758      	adds	r7, #88	@ 0x58
 800a442:	46bd      	mov	sp, r7
 800a444:	bd80      	pop	{r7, pc}

0800a446 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a446:	b580      	push	{r7, lr}
 800a448:	b096      	sub	sp, #88	@ 0x58
 800a44a:	af00      	add	r7, sp, #0
 800a44c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a454:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a45e:	2b22      	cmp	r3, #34	@ 0x22
 800a460:	f040 8098 	bne.w	800a594 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a46a:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a472:	653b      	str	r3, [r7, #80]	@ 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800a474:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 800a478:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800a47c:	4013      	ands	r3, r2
 800a47e:	b29a      	uxth	r2, r3
 800a480:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a482:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a488:	1c9a      	adds	r2, r3, #2
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a494:	b29b      	uxth	r3, r3
 800a496:	3b01      	subs	r3, #1
 800a498:	b29a      	uxth	r2, r3
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a4a6:	b29b      	uxth	r3, r3
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d17b      	bne.n	800a5a4 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4b4:	e853 3f00 	ldrex	r3, [r3]
 800a4b8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a4ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a4c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	461a      	mov	r2, r3
 800a4c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a4ca:	643b      	str	r3, [r7, #64]	@ 0x40
 800a4cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4ce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a4d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a4d2:	e841 2300 	strex	r3, r2, [r1]
 800a4d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a4d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d1e6      	bne.n	800a4ac <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	3308      	adds	r3, #8
 800a4e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4e6:	6a3b      	ldr	r3, [r7, #32]
 800a4e8:	e853 3f00 	ldrex	r3, [r3]
 800a4ec:	61fb      	str	r3, [r7, #28]
   return(result);
 800a4ee:	69fb      	ldr	r3, [r7, #28]
 800a4f0:	f023 0301 	bic.w	r3, r3, #1
 800a4f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	3308      	adds	r3, #8
 800a4fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a4fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a500:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a502:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a504:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a506:	e841 2300 	strex	r3, r2, [r1]
 800a50a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a50c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d1e5      	bne.n	800a4de <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	2220      	movs	r2, #32
 800a516:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	2200      	movs	r2, #0
 800a51e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2200      	movs	r2, #0
 800a524:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a52a:	2b01      	cmp	r3, #1
 800a52c:	d12e      	bne.n	800a58c <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	2200      	movs	r2, #0
 800a532:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	e853 3f00 	ldrex	r3, [r3]
 800a540:	60bb      	str	r3, [r7, #8]
   return(result);
 800a542:	68bb      	ldr	r3, [r7, #8]
 800a544:	f023 0310 	bic.w	r3, r3, #16
 800a548:	647b      	str	r3, [r7, #68]	@ 0x44
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	461a      	mov	r2, r3
 800a550:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a552:	61bb      	str	r3, [r7, #24]
 800a554:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a556:	6979      	ldr	r1, [r7, #20]
 800a558:	69ba      	ldr	r2, [r7, #24]
 800a55a:	e841 2300 	strex	r3, r2, [r1]
 800a55e:	613b      	str	r3, [r7, #16]
   return(result);
 800a560:	693b      	ldr	r3, [r7, #16]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d1e6      	bne.n	800a534 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	69db      	ldr	r3, [r3, #28]
 800a56c:	f003 0310 	and.w	r3, r3, #16
 800a570:	2b10      	cmp	r3, #16
 800a572:	d103      	bne.n	800a57c <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	2210      	movs	r2, #16
 800a57a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a582:	4619      	mov	r1, r3
 800a584:	6878      	ldr	r0, [r7, #4]
 800a586:	f7ff f931 	bl	80097ec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a58a:	e00b      	b.n	800a5a4 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800a58c:	6878      	ldr	r0, [r7, #4]
 800a58e:	f7f8 fbb3 	bl	8002cf8 <HAL_UART_RxCpltCallback>
}
 800a592:	e007      	b.n	800a5a4 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	699a      	ldr	r2, [r3, #24]
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	f042 0208 	orr.w	r2, r2, #8
 800a5a2:	619a      	str	r2, [r3, #24]
}
 800a5a4:	bf00      	nop
 800a5a6:	3758      	adds	r7, #88	@ 0x58
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	bd80      	pop	{r7, pc}

0800a5ac <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800a5ac:	b5b0      	push	{r4, r5, r7, lr}
 800a5ae:	b08c      	sub	sp, #48	@ 0x30
 800a5b0:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800a5b2:	4b96      	ldr	r3, [pc, #600]	@ (800a80c <MX_LWIP_Init+0x260>)
 800a5b4:	22c0      	movs	r2, #192	@ 0xc0
 800a5b6:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800a5b8:	4b94      	ldr	r3, [pc, #592]	@ (800a80c <MX_LWIP_Init+0x260>)
 800a5ba:	22a8      	movs	r2, #168	@ 0xa8
 800a5bc:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800a5be:	4b93      	ldr	r3, [pc, #588]	@ (800a80c <MX_LWIP_Init+0x260>)
 800a5c0:	2201      	movs	r2, #1
 800a5c2:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 66;
 800a5c4:	4b91      	ldr	r3, [pc, #580]	@ (800a80c <MX_LWIP_Init+0x260>)
 800a5c6:	2242      	movs	r2, #66	@ 0x42
 800a5c8:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800a5ca:	4b91      	ldr	r3, [pc, #580]	@ (800a810 <MX_LWIP_Init+0x264>)
 800a5cc:	22ff      	movs	r2, #255	@ 0xff
 800a5ce:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800a5d0:	4b8f      	ldr	r3, [pc, #572]	@ (800a810 <MX_LWIP_Init+0x264>)
 800a5d2:	22ff      	movs	r2, #255	@ 0xff
 800a5d4:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800a5d6:	4b8e      	ldr	r3, [pc, #568]	@ (800a810 <MX_LWIP_Init+0x264>)
 800a5d8:	22ff      	movs	r2, #255	@ 0xff
 800a5da:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800a5dc:	4b8c      	ldr	r3, [pc, #560]	@ (800a810 <MX_LWIP_Init+0x264>)
 800a5de:	2200      	movs	r2, #0
 800a5e0:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800a5e2:	4b8c      	ldr	r3, [pc, #560]	@ (800a814 <MX_LWIP_Init+0x268>)
 800a5e4:	22c0      	movs	r2, #192	@ 0xc0
 800a5e6:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800a5e8:	4b8a      	ldr	r3, [pc, #552]	@ (800a814 <MX_LWIP_Init+0x268>)
 800a5ea:	22a8      	movs	r2, #168	@ 0xa8
 800a5ec:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800a5ee:	4b89      	ldr	r3, [pc, #548]	@ (800a814 <MX_LWIP_Init+0x268>)
 800a5f0:	2201      	movs	r2, #1
 800a5f2:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800a5f4:	4b87      	ldr	r3, [pc, #540]	@ (800a814 <MX_LWIP_Init+0x268>)
 800a5f6:	2201      	movs	r2, #1
 800a5f8:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800a5fa:	2100      	movs	r1, #0
 800a5fc:	2000      	movs	r0, #0
 800a5fe:	f006 fa2f 	bl	8010a60 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800a602:	4b82      	ldr	r3, [pc, #520]	@ (800a80c <MX_LWIP_Init+0x260>)
 800a604:	781b      	ldrb	r3, [r3, #0]
 800a606:	061a      	lsls	r2, r3, #24
 800a608:	4b80      	ldr	r3, [pc, #512]	@ (800a80c <MX_LWIP_Init+0x260>)
 800a60a:	785b      	ldrb	r3, [r3, #1]
 800a60c:	041b      	lsls	r3, r3, #16
 800a60e:	431a      	orrs	r2, r3
 800a610:	4b7e      	ldr	r3, [pc, #504]	@ (800a80c <MX_LWIP_Init+0x260>)
 800a612:	789b      	ldrb	r3, [r3, #2]
 800a614:	021b      	lsls	r3, r3, #8
 800a616:	4313      	orrs	r3, r2
 800a618:	4a7c      	ldr	r2, [pc, #496]	@ (800a80c <MX_LWIP_Init+0x260>)
 800a61a:	78d2      	ldrb	r2, [r2, #3]
 800a61c:	4313      	orrs	r3, r2
 800a61e:	061a      	lsls	r2, r3, #24
 800a620:	4b7a      	ldr	r3, [pc, #488]	@ (800a80c <MX_LWIP_Init+0x260>)
 800a622:	781b      	ldrb	r3, [r3, #0]
 800a624:	0619      	lsls	r1, r3, #24
 800a626:	4b79      	ldr	r3, [pc, #484]	@ (800a80c <MX_LWIP_Init+0x260>)
 800a628:	785b      	ldrb	r3, [r3, #1]
 800a62a:	041b      	lsls	r3, r3, #16
 800a62c:	4319      	orrs	r1, r3
 800a62e:	4b77      	ldr	r3, [pc, #476]	@ (800a80c <MX_LWIP_Init+0x260>)
 800a630:	789b      	ldrb	r3, [r3, #2]
 800a632:	021b      	lsls	r3, r3, #8
 800a634:	430b      	orrs	r3, r1
 800a636:	4975      	ldr	r1, [pc, #468]	@ (800a80c <MX_LWIP_Init+0x260>)
 800a638:	78c9      	ldrb	r1, [r1, #3]
 800a63a:	430b      	orrs	r3, r1
 800a63c:	021b      	lsls	r3, r3, #8
 800a63e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a642:	431a      	orrs	r2, r3
 800a644:	4b71      	ldr	r3, [pc, #452]	@ (800a80c <MX_LWIP_Init+0x260>)
 800a646:	781b      	ldrb	r3, [r3, #0]
 800a648:	0619      	lsls	r1, r3, #24
 800a64a:	4b70      	ldr	r3, [pc, #448]	@ (800a80c <MX_LWIP_Init+0x260>)
 800a64c:	785b      	ldrb	r3, [r3, #1]
 800a64e:	041b      	lsls	r3, r3, #16
 800a650:	4319      	orrs	r1, r3
 800a652:	4b6e      	ldr	r3, [pc, #440]	@ (800a80c <MX_LWIP_Init+0x260>)
 800a654:	789b      	ldrb	r3, [r3, #2]
 800a656:	021b      	lsls	r3, r3, #8
 800a658:	430b      	orrs	r3, r1
 800a65a:	496c      	ldr	r1, [pc, #432]	@ (800a80c <MX_LWIP_Init+0x260>)
 800a65c:	78c9      	ldrb	r1, [r1, #3]
 800a65e:	430b      	orrs	r3, r1
 800a660:	0a1b      	lsrs	r3, r3, #8
 800a662:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a666:	431a      	orrs	r2, r3
 800a668:	4b68      	ldr	r3, [pc, #416]	@ (800a80c <MX_LWIP_Init+0x260>)
 800a66a:	781b      	ldrb	r3, [r3, #0]
 800a66c:	0619      	lsls	r1, r3, #24
 800a66e:	4b67      	ldr	r3, [pc, #412]	@ (800a80c <MX_LWIP_Init+0x260>)
 800a670:	785b      	ldrb	r3, [r3, #1]
 800a672:	041b      	lsls	r3, r3, #16
 800a674:	4319      	orrs	r1, r3
 800a676:	4b65      	ldr	r3, [pc, #404]	@ (800a80c <MX_LWIP_Init+0x260>)
 800a678:	789b      	ldrb	r3, [r3, #2]
 800a67a:	021b      	lsls	r3, r3, #8
 800a67c:	430b      	orrs	r3, r1
 800a67e:	4963      	ldr	r1, [pc, #396]	@ (800a80c <MX_LWIP_Init+0x260>)
 800a680:	78c9      	ldrb	r1, [r1, #3]
 800a682:	430b      	orrs	r3, r1
 800a684:	0e1b      	lsrs	r3, r3, #24
 800a686:	4313      	orrs	r3, r2
 800a688:	4a63      	ldr	r2, [pc, #396]	@ (800a818 <MX_LWIP_Init+0x26c>)
 800a68a:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800a68c:	4b60      	ldr	r3, [pc, #384]	@ (800a810 <MX_LWIP_Init+0x264>)
 800a68e:	781b      	ldrb	r3, [r3, #0]
 800a690:	061a      	lsls	r2, r3, #24
 800a692:	4b5f      	ldr	r3, [pc, #380]	@ (800a810 <MX_LWIP_Init+0x264>)
 800a694:	785b      	ldrb	r3, [r3, #1]
 800a696:	041b      	lsls	r3, r3, #16
 800a698:	431a      	orrs	r2, r3
 800a69a:	4b5d      	ldr	r3, [pc, #372]	@ (800a810 <MX_LWIP_Init+0x264>)
 800a69c:	789b      	ldrb	r3, [r3, #2]
 800a69e:	021b      	lsls	r3, r3, #8
 800a6a0:	4313      	orrs	r3, r2
 800a6a2:	4a5b      	ldr	r2, [pc, #364]	@ (800a810 <MX_LWIP_Init+0x264>)
 800a6a4:	78d2      	ldrb	r2, [r2, #3]
 800a6a6:	4313      	orrs	r3, r2
 800a6a8:	061a      	lsls	r2, r3, #24
 800a6aa:	4b59      	ldr	r3, [pc, #356]	@ (800a810 <MX_LWIP_Init+0x264>)
 800a6ac:	781b      	ldrb	r3, [r3, #0]
 800a6ae:	0619      	lsls	r1, r3, #24
 800a6b0:	4b57      	ldr	r3, [pc, #348]	@ (800a810 <MX_LWIP_Init+0x264>)
 800a6b2:	785b      	ldrb	r3, [r3, #1]
 800a6b4:	041b      	lsls	r3, r3, #16
 800a6b6:	4319      	orrs	r1, r3
 800a6b8:	4b55      	ldr	r3, [pc, #340]	@ (800a810 <MX_LWIP_Init+0x264>)
 800a6ba:	789b      	ldrb	r3, [r3, #2]
 800a6bc:	021b      	lsls	r3, r3, #8
 800a6be:	430b      	orrs	r3, r1
 800a6c0:	4953      	ldr	r1, [pc, #332]	@ (800a810 <MX_LWIP_Init+0x264>)
 800a6c2:	78c9      	ldrb	r1, [r1, #3]
 800a6c4:	430b      	orrs	r3, r1
 800a6c6:	021b      	lsls	r3, r3, #8
 800a6c8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a6cc:	431a      	orrs	r2, r3
 800a6ce:	4b50      	ldr	r3, [pc, #320]	@ (800a810 <MX_LWIP_Init+0x264>)
 800a6d0:	781b      	ldrb	r3, [r3, #0]
 800a6d2:	0619      	lsls	r1, r3, #24
 800a6d4:	4b4e      	ldr	r3, [pc, #312]	@ (800a810 <MX_LWIP_Init+0x264>)
 800a6d6:	785b      	ldrb	r3, [r3, #1]
 800a6d8:	041b      	lsls	r3, r3, #16
 800a6da:	4319      	orrs	r1, r3
 800a6dc:	4b4c      	ldr	r3, [pc, #304]	@ (800a810 <MX_LWIP_Init+0x264>)
 800a6de:	789b      	ldrb	r3, [r3, #2]
 800a6e0:	021b      	lsls	r3, r3, #8
 800a6e2:	430b      	orrs	r3, r1
 800a6e4:	494a      	ldr	r1, [pc, #296]	@ (800a810 <MX_LWIP_Init+0x264>)
 800a6e6:	78c9      	ldrb	r1, [r1, #3]
 800a6e8:	430b      	orrs	r3, r1
 800a6ea:	0a1b      	lsrs	r3, r3, #8
 800a6ec:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a6f0:	431a      	orrs	r2, r3
 800a6f2:	4b47      	ldr	r3, [pc, #284]	@ (800a810 <MX_LWIP_Init+0x264>)
 800a6f4:	781b      	ldrb	r3, [r3, #0]
 800a6f6:	0619      	lsls	r1, r3, #24
 800a6f8:	4b45      	ldr	r3, [pc, #276]	@ (800a810 <MX_LWIP_Init+0x264>)
 800a6fa:	785b      	ldrb	r3, [r3, #1]
 800a6fc:	041b      	lsls	r3, r3, #16
 800a6fe:	4319      	orrs	r1, r3
 800a700:	4b43      	ldr	r3, [pc, #268]	@ (800a810 <MX_LWIP_Init+0x264>)
 800a702:	789b      	ldrb	r3, [r3, #2]
 800a704:	021b      	lsls	r3, r3, #8
 800a706:	430b      	orrs	r3, r1
 800a708:	4941      	ldr	r1, [pc, #260]	@ (800a810 <MX_LWIP_Init+0x264>)
 800a70a:	78c9      	ldrb	r1, [r1, #3]
 800a70c:	430b      	orrs	r3, r1
 800a70e:	0e1b      	lsrs	r3, r3, #24
 800a710:	4313      	orrs	r3, r2
 800a712:	4a42      	ldr	r2, [pc, #264]	@ (800a81c <MX_LWIP_Init+0x270>)
 800a714:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800a716:	4b3f      	ldr	r3, [pc, #252]	@ (800a814 <MX_LWIP_Init+0x268>)
 800a718:	781b      	ldrb	r3, [r3, #0]
 800a71a:	061a      	lsls	r2, r3, #24
 800a71c:	4b3d      	ldr	r3, [pc, #244]	@ (800a814 <MX_LWIP_Init+0x268>)
 800a71e:	785b      	ldrb	r3, [r3, #1]
 800a720:	041b      	lsls	r3, r3, #16
 800a722:	431a      	orrs	r2, r3
 800a724:	4b3b      	ldr	r3, [pc, #236]	@ (800a814 <MX_LWIP_Init+0x268>)
 800a726:	789b      	ldrb	r3, [r3, #2]
 800a728:	021b      	lsls	r3, r3, #8
 800a72a:	4313      	orrs	r3, r2
 800a72c:	4a39      	ldr	r2, [pc, #228]	@ (800a814 <MX_LWIP_Init+0x268>)
 800a72e:	78d2      	ldrb	r2, [r2, #3]
 800a730:	4313      	orrs	r3, r2
 800a732:	061a      	lsls	r2, r3, #24
 800a734:	4b37      	ldr	r3, [pc, #220]	@ (800a814 <MX_LWIP_Init+0x268>)
 800a736:	781b      	ldrb	r3, [r3, #0]
 800a738:	0619      	lsls	r1, r3, #24
 800a73a:	4b36      	ldr	r3, [pc, #216]	@ (800a814 <MX_LWIP_Init+0x268>)
 800a73c:	785b      	ldrb	r3, [r3, #1]
 800a73e:	041b      	lsls	r3, r3, #16
 800a740:	4319      	orrs	r1, r3
 800a742:	4b34      	ldr	r3, [pc, #208]	@ (800a814 <MX_LWIP_Init+0x268>)
 800a744:	789b      	ldrb	r3, [r3, #2]
 800a746:	021b      	lsls	r3, r3, #8
 800a748:	430b      	orrs	r3, r1
 800a74a:	4932      	ldr	r1, [pc, #200]	@ (800a814 <MX_LWIP_Init+0x268>)
 800a74c:	78c9      	ldrb	r1, [r1, #3]
 800a74e:	430b      	orrs	r3, r1
 800a750:	021b      	lsls	r3, r3, #8
 800a752:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a756:	431a      	orrs	r2, r3
 800a758:	4b2e      	ldr	r3, [pc, #184]	@ (800a814 <MX_LWIP_Init+0x268>)
 800a75a:	781b      	ldrb	r3, [r3, #0]
 800a75c:	0619      	lsls	r1, r3, #24
 800a75e:	4b2d      	ldr	r3, [pc, #180]	@ (800a814 <MX_LWIP_Init+0x268>)
 800a760:	785b      	ldrb	r3, [r3, #1]
 800a762:	041b      	lsls	r3, r3, #16
 800a764:	4319      	orrs	r1, r3
 800a766:	4b2b      	ldr	r3, [pc, #172]	@ (800a814 <MX_LWIP_Init+0x268>)
 800a768:	789b      	ldrb	r3, [r3, #2]
 800a76a:	021b      	lsls	r3, r3, #8
 800a76c:	430b      	orrs	r3, r1
 800a76e:	4929      	ldr	r1, [pc, #164]	@ (800a814 <MX_LWIP_Init+0x268>)
 800a770:	78c9      	ldrb	r1, [r1, #3]
 800a772:	430b      	orrs	r3, r1
 800a774:	0a1b      	lsrs	r3, r3, #8
 800a776:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a77a:	431a      	orrs	r2, r3
 800a77c:	4b25      	ldr	r3, [pc, #148]	@ (800a814 <MX_LWIP_Init+0x268>)
 800a77e:	781b      	ldrb	r3, [r3, #0]
 800a780:	0619      	lsls	r1, r3, #24
 800a782:	4b24      	ldr	r3, [pc, #144]	@ (800a814 <MX_LWIP_Init+0x268>)
 800a784:	785b      	ldrb	r3, [r3, #1]
 800a786:	041b      	lsls	r3, r3, #16
 800a788:	4319      	orrs	r1, r3
 800a78a:	4b22      	ldr	r3, [pc, #136]	@ (800a814 <MX_LWIP_Init+0x268>)
 800a78c:	789b      	ldrb	r3, [r3, #2]
 800a78e:	021b      	lsls	r3, r3, #8
 800a790:	430b      	orrs	r3, r1
 800a792:	4920      	ldr	r1, [pc, #128]	@ (800a814 <MX_LWIP_Init+0x268>)
 800a794:	78c9      	ldrb	r1, [r1, #3]
 800a796:	430b      	orrs	r3, r1
 800a798:	0e1b      	lsrs	r3, r3, #24
 800a79a:	4313      	orrs	r3, r2
 800a79c:	4a20      	ldr	r2, [pc, #128]	@ (800a820 <MX_LWIP_Init+0x274>)
 800a79e:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800a7a0:	4b20      	ldr	r3, [pc, #128]	@ (800a824 <MX_LWIP_Init+0x278>)
 800a7a2:	9302      	str	r3, [sp, #8]
 800a7a4:	4b20      	ldr	r3, [pc, #128]	@ (800a828 <MX_LWIP_Init+0x27c>)
 800a7a6:	9301      	str	r3, [sp, #4]
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	9300      	str	r3, [sp, #0]
 800a7ac:	4b1c      	ldr	r3, [pc, #112]	@ (800a820 <MX_LWIP_Init+0x274>)
 800a7ae:	4a1b      	ldr	r2, [pc, #108]	@ (800a81c <MX_LWIP_Init+0x270>)
 800a7b0:	4919      	ldr	r1, [pc, #100]	@ (800a818 <MX_LWIP_Init+0x26c>)
 800a7b2:	481e      	ldr	r0, [pc, #120]	@ (800a82c <MX_LWIP_Init+0x280>)
 800a7b4:	f007 fd6e 	bl	8012294 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800a7b8:	481c      	ldr	r0, [pc, #112]	@ (800a82c <MX_LWIP_Init+0x280>)
 800a7ba:	f007 ff1d 	bl	80125f8 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800a7be:	4b1b      	ldr	r3, [pc, #108]	@ (800a82c <MX_LWIP_Init+0x280>)
 800a7c0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a7c4:	089b      	lsrs	r3, r3, #2
 800a7c6:	f003 0301 	and.w	r3, r3, #1
 800a7ca:	b2db      	uxtb	r3, r3
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d003      	beq.n	800a7d8 <MX_LWIP_Init+0x22c>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800a7d0:	4816      	ldr	r0, [pc, #88]	@ (800a82c <MX_LWIP_Init+0x280>)
 800a7d2:	f007 ff21 	bl	8012618 <netif_set_up>
 800a7d6:	e002      	b.n	800a7de <MX_LWIP_Init+0x232>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800a7d8:	4814      	ldr	r0, [pc, #80]	@ (800a82c <MX_LWIP_Init+0x280>)
 800a7da:	f007 ff89 	bl	80126f0 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800a7de:	4914      	ldr	r1, [pc, #80]	@ (800a830 <MX_LWIP_Init+0x284>)
 800a7e0:	4812      	ldr	r0, [pc, #72]	@ (800a82c <MX_LWIP_Init+0x280>)
 800a7e2:	f008 f81b 	bl	801281c <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthLink, ethernet_link_thread, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE *2);
 800a7e6:	4b13      	ldr	r3, [pc, #76]	@ (800a834 <MX_LWIP_Init+0x288>)
 800a7e8:	1d3c      	adds	r4, r7, #4
 800a7ea:	461d      	mov	r5, r3
 800a7ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a7ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a7f0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a7f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthLink), &gnetif);
 800a7f8:	1d3b      	adds	r3, r7, #4
 800a7fa:	490c      	ldr	r1, [pc, #48]	@ (800a82c <MX_LWIP_Init+0x280>)
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	f000 fd47 	bl	800b290 <osThreadCreate>
/* USER CODE END H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800a802:	bf00      	nop
 800a804:	3720      	adds	r7, #32
 800a806:	46bd      	mov	sp, r7
 800a808:	bdb0      	pop	{r4, r5, r7, pc}
 800a80a:	bf00      	nop
 800a80c:	200008f4 	.word	0x200008f4
 800a810:	200008f8 	.word	0x200008f8
 800a814:	200008fc 	.word	0x200008fc
 800a818:	200008e8 	.word	0x200008e8
 800a81c:	200008ec 	.word	0x200008ec
 800a820:	200008f0 	.word	0x200008f0
 800a824:	08010971 	.word	0x08010971
 800a828:	0800ad31 	.word	0x0800ad31
 800a82c:	200008b4 	.word	0x200008b4
 800a830:	0800a839 	.word	0x0800a839
 800a834:	0801fc80 	.word	0x0801fc80

0800a838 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800a838:	b480      	push	{r7}
 800a83a:	b083      	sub	sp, #12
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800a840:	bf00      	nop
 800a842:	370c      	adds	r7, #12
 800a844:	46bd      	mov	sp, r7
 800a846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84a:	4770      	bx	lr

0800a84c <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 800a84c:	b480      	push	{r7}
 800a84e:	b087      	sub	sp, #28
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
 800a854:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 800a856:	683b      	ldr	r3, [r7, #0]
 800a858:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 800a85e:	2320      	movs	r3, #32
 800a860:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800a862:	f3bf 8f4f 	dsb	sy
}
 800a866:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 800a868:	e00b      	b.n	800a882 <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 800a86a:	4a0d      	ldr	r2, [pc, #52]	@ (800a8a0 <SCB_InvalidateDCache_by_Addr+0x54>)
 800a86c:	693b      	ldr	r3, [r7, #16]
 800a86e:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	693a      	ldr	r2, [r7, #16]
 800a876:	4413      	add	r3, r2
 800a878:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 800a87a:	697a      	ldr	r2, [r7, #20]
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	1ad3      	subs	r3, r2, r3
 800a880:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 800a882:	697b      	ldr	r3, [r7, #20]
 800a884:	2b00      	cmp	r3, #0
 800a886:	dcf0      	bgt.n	800a86a <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 800a888:	f3bf 8f4f 	dsb	sy
}
 800a88c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a88e:	f3bf 8f6f 	isb	sy
}
 800a892:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 800a894:	bf00      	nop
 800a896:	371c      	adds	r7, #28
 800a898:	46bd      	mov	sp, r7
 800a89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89e:	4770      	bx	lr
 800a8a0:	e000ed00 	.word	0xe000ed00

0800a8a4 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800a8a4:	b580      	push	{r7, lr}
 800a8a6:	b082      	sub	sp, #8
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800a8ac:	4b04      	ldr	r3, [pc, #16]	@ (800a8c0 <HAL_ETH_RxCpltCallback+0x1c>)
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	f000 fe69 	bl	800b588 <osSemaphoreRelease>
}
 800a8b6:	bf00      	nop
 800a8b8:	3708      	adds	r7, #8
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	bd80      	pop	{r7, pc}
 800a8be:	bf00      	nop
 800a8c0:	2000528c 	.word	0x2000528c

0800a8c4 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b082      	sub	sp, #8
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 800a8cc:	4b04      	ldr	r3, [pc, #16]	@ (800a8e0 <HAL_ETH_TxCpltCallback+0x1c>)
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	f000 fe59 	bl	800b588 <osSemaphoreRelease>
}
 800a8d6:	bf00      	nop
 800a8d8:	3708      	adds	r7, #8
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	bd80      	pop	{r7, pc}
 800a8de:	bf00      	nop
 800a8e0:	20005290 	.word	0x20005290

0800a8e4 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b082      	sub	sp, #8
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 800a8ec:	6878      	ldr	r0, [r7, #4]
 800a8ee:	f7fa f83d 	bl	800496c <HAL_ETH_GetDMAError>
 800a8f2:	4603      	mov	r3, r0
 800a8f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a8f8:	2b80      	cmp	r3, #128	@ 0x80
 800a8fa:	d104      	bne.n	800a906 <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 800a8fc:	4b04      	ldr	r3, [pc, #16]	@ (800a910 <HAL_ETH_ErrorCallback+0x2c>)
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	4618      	mov	r0, r3
 800a902:	f000 fe41 	bl	800b588 <osSemaphoreRelease>
  }
}
 800a906:	bf00      	nop
 800a908:	3708      	adds	r7, #8
 800a90a:	46bd      	mov	sp, r7
 800a90c:	bd80      	pop	{r7, pc}
 800a90e:	bf00      	nop
 800a910:	2000528c 	.word	0x2000528c

0800a914 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800a914:	b5b0      	push	{r4, r5, r7, lr}
 800a916:	b0a8      	sub	sp, #160	@ 0xa0
 800a918:	af00      	add	r7, sp, #0
 800a91a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800a91c:	2300      	movs	r3, #0
 800a91e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint32_t duplex, speed = 0;
 800a922:	2300      	movs	r3, #0
 800a924:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  int32_t PHYLinkState = 0;
 800a928:	2300      	movs	r3, #0
 800a92a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  ETH_MACConfigTypeDef MACConf = {0};
 800a92e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a932:	2264      	movs	r2, #100	@ 0x64
 800a934:	2100      	movs	r1, #0
 800a936:	4618      	mov	r0, r3
 800a938:	f012 ff7d 	bl	801d836 <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800a93c:	4b85      	ldr	r3, [pc, #532]	@ (800ab54 <low_level_init+0x240>)
 800a93e:	4a86      	ldr	r2, [pc, #536]	@ (800ab58 <low_level_init+0x244>)
 800a940:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800a942:	2300      	movs	r3, #0
 800a944:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  MACAddr[1] = 0x80;
 800a948:	2380      	movs	r3, #128	@ 0x80
 800a94a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  MACAddr[2] = 0xE1;
 800a94e:	23e1      	movs	r3, #225	@ 0xe1
 800a950:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  MACAddr[3] = 0x00;
 800a954:	2300      	movs	r3, #0
 800a956:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  MACAddr[4] = 0x00;
 800a95a:	2300      	movs	r3, #0
 800a95c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  MACAddr[5] = 0x00;
 800a960:	2300      	movs	r3, #0
 800a962:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  heth.Init.MACAddr = &MACAddr[0];
 800a966:	4a7b      	ldr	r2, [pc, #492]	@ (800ab54 <low_level_init+0x240>)
 800a968:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a96c:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800a96e:	4b79      	ldr	r3, [pc, #484]	@ (800ab54 <low_level_init+0x240>)
 800a970:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800a974:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800a976:	4b77      	ldr	r3, [pc, #476]	@ (800ab54 <low_level_init+0x240>)
 800a978:	4a78      	ldr	r2, [pc, #480]	@ (800ab5c <low_level_init+0x248>)
 800a97a:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800a97c:	4b75      	ldr	r3, [pc, #468]	@ (800ab54 <low_level_init+0x240>)
 800a97e:	4a78      	ldr	r2, [pc, #480]	@ (800ab60 <low_level_init+0x24c>)
 800a980:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800a982:	4b74      	ldr	r3, [pc, #464]	@ (800ab54 <low_level_init+0x240>)
 800a984:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800a988:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800a98a:	4872      	ldr	r0, [pc, #456]	@ (800ab54 <low_level_init+0x240>)
 800a98c:	f7f9 f950 	bl	8003c30 <HAL_ETH_Init>
 800a990:	4603      	mov	r3, r0
 800a992:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800a996:	2238      	movs	r2, #56	@ 0x38
 800a998:	2100      	movs	r1, #0
 800a99a:	4872      	ldr	r0, [pc, #456]	@ (800ab64 <low_level_init+0x250>)
 800a99c:	f012 ff4b 	bl	801d836 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800a9a0:	4b70      	ldr	r3, [pc, #448]	@ (800ab64 <low_level_init+0x250>)
 800a9a2:	2221      	movs	r2, #33	@ 0x21
 800a9a4:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800a9a6:	4b6f      	ldr	r3, [pc, #444]	@ (800ab64 <low_level_init+0x250>)
 800a9a8:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800a9ac:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800a9ae:	4b6d      	ldr	r3, [pc, #436]	@ (800ab64 <low_level_init+0x250>)
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800a9b4:	486c      	ldr	r0, [pc, #432]	@ (800ab68 <low_level_init+0x254>)
 800a9b6:	f007 fb27 	bl	8012008 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	2206      	movs	r2, #6
 800a9be:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800a9c2:	4b64      	ldr	r3, [pc, #400]	@ (800ab54 <low_level_init+0x240>)
 800a9c4:	685b      	ldr	r3, [r3, #4]
 800a9c6:	781a      	ldrb	r2, [r3, #0]
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800a9ce:	4b61      	ldr	r3, [pc, #388]	@ (800ab54 <low_level_init+0x240>)
 800a9d0:	685b      	ldr	r3, [r3, #4]
 800a9d2:	785a      	ldrb	r2, [r3, #1]
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800a9da:	4b5e      	ldr	r3, [pc, #376]	@ (800ab54 <low_level_init+0x240>)
 800a9dc:	685b      	ldr	r3, [r3, #4]
 800a9de:	789a      	ldrb	r2, [r3, #2]
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800a9e6:	4b5b      	ldr	r3, [pc, #364]	@ (800ab54 <low_level_init+0x240>)
 800a9e8:	685b      	ldr	r3, [r3, #4]
 800a9ea:	78da      	ldrb	r2, [r3, #3]
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800a9f2:	4b58      	ldr	r3, [pc, #352]	@ (800ab54 <low_level_init+0x240>)
 800a9f4:	685b      	ldr	r3, [r3, #4]
 800a9f6:	791a      	ldrb	r2, [r3, #4]
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800a9fe:	4b55      	ldr	r3, [pc, #340]	@ (800ab54 <low_level_init+0x240>)
 800aa00:	685b      	ldr	r3, [r3, #4]
 800aa02:	795a      	ldrb	r2, [r3, #5]
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800aa10:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800aa18:	f043 030a 	orr.w	r3, r3, #10
 800aa1c:	b2da      	uxtb	r2, r3
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = xSemaphoreCreateBinary();
 800aa24:	2203      	movs	r2, #3
 800aa26:	2100      	movs	r1, #0
 800aa28:	2001      	movs	r0, #1
 800aa2a:	f001 f8a4 	bl	800bb76 <xQueueGenericCreate>
 800aa2e:	4603      	mov	r3, r0
 800aa30:	4a4e      	ldr	r2, [pc, #312]	@ (800ab6c <low_level_init+0x258>)
 800aa32:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  TxPktSemaphore = xSemaphoreCreateBinary();
 800aa34:	2203      	movs	r2, #3
 800aa36:	2100      	movs	r1, #0
 800aa38:	2001      	movs	r0, #1
 800aa3a:	f001 f89c 	bl	800bb76 <xQueueGenericCreate>
 800aa3e:	4603      	mov	r3, r0
 800aa40:	4a4b      	ldr	r2, [pc, #300]	@ (800ab70 <low_level_init+0x25c>)
 800aa42:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800aa44:	4b4b      	ldr	r3, [pc, #300]	@ (800ab74 <low_level_init+0x260>)
 800aa46:	f107 0408 	add.w	r4, r7, #8
 800aa4a:	461d      	mov	r5, r3
 800aa4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aa4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aa50:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800aa54:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 800aa58:	f107 0308 	add.w	r3, r7, #8
 800aa5c:	6879      	ldr	r1, [r7, #4]
 800aa5e:	4618      	mov	r0, r3
 800aa60:	f000 fc16 	bl	800b290 <osThreadCreate>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800aa64:	4944      	ldr	r1, [pc, #272]	@ (800ab78 <low_level_init+0x264>)
 800aa66:	4845      	ldr	r0, [pc, #276]	@ (800ab7c <low_level_init+0x268>)
 800aa68:	f7f8 fdbb 	bl	80035e2 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  LAN8742_Init(&LAN8742);
 800aa6c:	4843      	ldr	r0, [pc, #268]	@ (800ab7c <low_level_init+0x268>)
 800aa6e:	f7f8 fdea 	bl	8003646 <LAN8742_Init>

  if (hal_eth_init_status == HAL_OK)
 800aa72:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d165      	bne.n	800ab46 <low_level_init+0x232>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800aa7a:	4840      	ldr	r0, [pc, #256]	@ (800ab7c <low_level_init+0x268>)
 800aa7c:	f7f8 fe8b 	bl	8003796 <LAN8742_GetLinkState>
 800aa80:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 800aa84:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800aa88:	2b01      	cmp	r3, #1
 800aa8a:	dc06      	bgt.n	800aa9a <low_level_init+0x186>
    {
      netif_set_link_down(netif);
 800aa8c:	6878      	ldr	r0, [r7, #4]
 800aa8e:	f007 fe95 	bl	80127bc <netif_set_link_down>
      netif_set_down(netif);
 800aa92:	6878      	ldr	r0, [r7, #4]
 800aa94:	f007 fe2c 	bl	80126f0 <netif_set_down>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800aa98:	e057      	b.n	800ab4a <low_level_init+0x236>
      switch (PHYLinkState)
 800aa9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800aa9e:	3b02      	subs	r3, #2
 800aaa0:	2b03      	cmp	r3, #3
 800aaa2:	d82b      	bhi.n	800aafc <low_level_init+0x1e8>
 800aaa4:	a201      	add	r2, pc, #4	@ (adr r2, 800aaac <low_level_init+0x198>)
 800aaa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaaa:	bf00      	nop
 800aaac:	0800aabd 	.word	0x0800aabd
 800aab0:	0800aacf 	.word	0x0800aacf
 800aab4:	0800aadf 	.word	0x0800aadf
 800aab8:	0800aaef 	.word	0x0800aaef
        duplex = ETH_FULLDUPLEX_MODE;
 800aabc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800aac0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        speed = ETH_SPEED_100M;
 800aac4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800aac8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
        break;
 800aacc:	e01f      	b.n	800ab0e <low_level_init+0x1fa>
        duplex = ETH_HALFDUPLEX_MODE;
 800aace:	2300      	movs	r3, #0
 800aad0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        speed = ETH_SPEED_100M;
 800aad4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800aad8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
        break;
 800aadc:	e017      	b.n	800ab0e <low_level_init+0x1fa>
        duplex = ETH_FULLDUPLEX_MODE;
 800aade:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800aae2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        speed = ETH_SPEED_10M;
 800aae6:	2300      	movs	r3, #0
 800aae8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
        break;
 800aaec:	e00f      	b.n	800ab0e <low_level_init+0x1fa>
        duplex = ETH_HALFDUPLEX_MODE;
 800aaee:	2300      	movs	r3, #0
 800aaf0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        speed = ETH_SPEED_10M;
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
        break;
 800aafa:	e008      	b.n	800ab0e <low_level_init+0x1fa>
        duplex = ETH_FULLDUPLEX_MODE;
 800aafc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ab00:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        speed = ETH_SPEED_100M;
 800ab04:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800ab08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
        break;
 800ab0c:	bf00      	nop
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800ab0e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800ab12:	4619      	mov	r1, r3
 800ab14:	480f      	ldr	r0, [pc, #60]	@ (800ab54 <low_level_init+0x240>)
 800ab16:	f7f9 fdcf 	bl	80046b8 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800ab1a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ab1e:	647b      	str	r3, [r7, #68]	@ 0x44
    MACConf.Speed = speed;
 800ab20:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ab24:	643b      	str	r3, [r7, #64]	@ 0x40
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800ab26:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800ab2a:	4619      	mov	r1, r3
 800ab2c:	4809      	ldr	r0, [pc, #36]	@ (800ab54 <low_level_init+0x240>)
 800ab2e:	f7f9 fead 	bl	800488c <HAL_ETH_SetMACConfig>
    HAL_ETH_Start_IT(&heth);
 800ab32:	4808      	ldr	r0, [pc, #32]	@ (800ab54 <low_level_init+0x240>)
 800ab34:	f7f9 f958 	bl	8003de8 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800ab38:	6878      	ldr	r0, [r7, #4]
 800ab3a:	f007 fd6d 	bl	8012618 <netif_set_up>
    netif_set_link_up(netif);
 800ab3e:	6878      	ldr	r0, [r7, #4]
 800ab40:	f007 fe08 	bl	8012754 <netif_set_link_up>
}
 800ab44:	e001      	b.n	800ab4a <low_level_init+0x236>
    Error_Handler();
 800ab46:	f7f8 f951 	bl	8002dec <Error_Handler>
}
 800ab4a:	bf00      	nop
 800ab4c:	37a0      	adds	r7, #160	@ 0xa0
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	bdb0      	pop	{r4, r5, r7, pc}
 800ab52:	bf00      	nop
 800ab54:	20005294 	.word	0x20005294
 800ab58:	40028000 	.word	0x40028000
 800ab5c:	200002ec 	.word	0x200002ec
 800ab60:	2000024c 	.word	0x2000024c
 800ab64:	20005344 	.word	0x20005344
 800ab68:	08023424 	.word	0x08023424
 800ab6c:	2000528c 	.word	0x2000528c
 800ab70:	20005290 	.word	0x20005290
 800ab74:	0801fca4 	.word	0x0801fca4
 800ab78:	20000060 	.word	0x20000060
 800ab7c:	2000537c 	.word	0x2000537c

0800ab80 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800ab80:	b580      	push	{r7, lr}
 800ab82:	b092      	sub	sp, #72	@ 0x48
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	6078      	str	r0, [r7, #4]
 800ab88:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800ab8e:	2300      	movs	r3, #0
 800ab90:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800ab92:	2300      	movs	r3, #0
 800ab94:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800ab98:	f107 030c 	add.w	r3, r7, #12
 800ab9c:	2230      	movs	r2, #48	@ 0x30
 800ab9e:	2100      	movs	r1, #0
 800aba0:	4618      	mov	r0, r3
 800aba2:	f012 fe48 	bl	801d836 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800aba6:	f107 030c 	add.w	r3, r7, #12
 800abaa:	2230      	movs	r2, #48	@ 0x30
 800abac:	2100      	movs	r1, #0
 800abae:	4618      	mov	r0, r3
 800abb0:	f012 fe41 	bl	801d836 <memset>

  for(q = p; q != NULL; q = q->next)
 800abb4:	683b      	ldr	r3, [r7, #0]
 800abb6:	643b      	str	r3, [r7, #64]	@ 0x40
 800abb8:	e045      	b.n	800ac46 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800abba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800abbc:	2b03      	cmp	r3, #3
 800abbe:	d902      	bls.n	800abc6 <low_level_output+0x46>
      return ERR_IF;
 800abc0:	f06f 030b 	mvn.w	r3, #11
 800abc4:	e065      	b.n	800ac92 <low_level_output+0x112>

    Txbuffer[i].buffer = q->payload;
 800abc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800abc8:	6859      	ldr	r1, [r3, #4]
 800abca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800abcc:	4613      	mov	r3, r2
 800abce:	005b      	lsls	r3, r3, #1
 800abd0:	4413      	add	r3, r2
 800abd2:	009b      	lsls	r3, r3, #2
 800abd4:	3348      	adds	r3, #72	@ 0x48
 800abd6:	443b      	add	r3, r7
 800abd8:	3b3c      	subs	r3, #60	@ 0x3c
 800abda:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800abdc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800abde:	895b      	ldrh	r3, [r3, #10]
 800abe0:	4619      	mov	r1, r3
 800abe2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800abe4:	4613      	mov	r3, r2
 800abe6:	005b      	lsls	r3, r3, #1
 800abe8:	4413      	add	r3, r2
 800abea:	009b      	lsls	r3, r3, #2
 800abec:	3348      	adds	r3, #72	@ 0x48
 800abee:	443b      	add	r3, r7
 800abf0:	3b38      	subs	r3, #56	@ 0x38
 800abf2:	6019      	str	r1, [r3, #0]

    if(i>0)
 800abf4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d011      	beq.n	800ac1e <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800abfa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800abfc:	1e5a      	subs	r2, r3, #1
 800abfe:	f107 000c 	add.w	r0, r7, #12
 800ac02:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ac04:	460b      	mov	r3, r1
 800ac06:	005b      	lsls	r3, r3, #1
 800ac08:	440b      	add	r3, r1
 800ac0a:	009b      	lsls	r3, r3, #2
 800ac0c:	18c1      	adds	r1, r0, r3
 800ac0e:	4613      	mov	r3, r2
 800ac10:	005b      	lsls	r3, r3, #1
 800ac12:	4413      	add	r3, r2
 800ac14:	009b      	lsls	r3, r3, #2
 800ac16:	3348      	adds	r3, #72	@ 0x48
 800ac18:	443b      	add	r3, r7
 800ac1a:	3b34      	subs	r3, #52	@ 0x34
 800ac1c:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800ac1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d109      	bne.n	800ac3a <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800ac26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ac28:	4613      	mov	r3, r2
 800ac2a:	005b      	lsls	r3, r3, #1
 800ac2c:	4413      	add	r3, r2
 800ac2e:	009b      	lsls	r3, r3, #2
 800ac30:	3348      	adds	r3, #72	@ 0x48
 800ac32:	443b      	add	r3, r7
 800ac34:	3b34      	subs	r3, #52	@ 0x34
 800ac36:	2200      	movs	r2, #0
 800ac38:	601a      	str	r2, [r3, #0]
    }

    i++;
 800ac3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac3c:	3301      	adds	r3, #1
 800ac3e:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 800ac40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	643b      	str	r3, [r7, #64]	@ 0x40
 800ac46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d1b6      	bne.n	800abba <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800ac4c:	683b      	ldr	r3, [r7, #0]
 800ac4e:	891b      	ldrh	r3, [r3, #8]
 800ac50:	461a      	mov	r2, r3
 800ac52:	4b12      	ldr	r3, [pc, #72]	@ (800ac9c <low_level_output+0x11c>)
 800ac54:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800ac56:	4a11      	ldr	r2, [pc, #68]	@ (800ac9c <low_level_output+0x11c>)
 800ac58:	f107 030c 	add.w	r3, r7, #12
 800ac5c:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800ac5e:	4a0f      	ldr	r2, [pc, #60]	@ (800ac9c <low_level_output+0x11c>)
 800ac60:	683b      	ldr	r3, [r7, #0]
 800ac62:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 800ac64:	6838      	ldr	r0, [r7, #0]
 800ac66:	f008 fa2d 	bl	80130c4 <pbuf_ref>

  HAL_ETH_Transmit_IT(&heth, &TxConfig);
 800ac6a:	490c      	ldr	r1, [pc, #48]	@ (800ac9c <low_level_output+0x11c>)
 800ac6c:	480c      	ldr	r0, [pc, #48]	@ (800aca0 <low_level_output+0x120>)
 800ac6e:	f7f9 f9c9 	bl	8004004 <HAL_ETH_Transmit_IT>
  while(osSemaphoreWait(TxPktSemaphore, TIME_WAITING_FOR_INPUT)!=osOK)
 800ac72:	bf00      	nop
 800ac74:	4b0b      	ldr	r3, [pc, #44]	@ (800aca4 <low_level_output+0x124>)
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	f04f 31ff 	mov.w	r1, #4294967295
 800ac7c:	4618      	mov	r0, r3
 800ac7e:	f000 fc35 	bl	800b4ec <osSemaphoreWait>
 800ac82:	4603      	mov	r3, r0
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d1f5      	bne.n	800ac74 <low_level_output+0xf4>

  {
  }

  HAL_ETH_ReleaseTxPacket(&heth);
 800ac88:	4805      	ldr	r0, [pc, #20]	@ (800aca0 <low_level_output+0x120>)
 800ac8a:	f7f9 fb4f 	bl	800432c <HAL_ETH_ReleaseTxPacket>

  return errval;
 800ac8e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800ac92:	4618      	mov	r0, r3
 800ac94:	3748      	adds	r7, #72	@ 0x48
 800ac96:	46bd      	mov	sp, r7
 800ac98:	bd80      	pop	{r7, pc}
 800ac9a:	bf00      	nop
 800ac9c:	20005344 	.word	0x20005344
 800aca0:	20005294 	.word	0x20005294
 800aca4:	20005290 	.word	0x20005290

0800aca8 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800aca8:	b580      	push	{r7, lr}
 800acaa:	b084      	sub	sp, #16
 800acac:	af00      	add	r7, sp, #0
 800acae:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800acb0:	2300      	movs	r3, #0
 800acb2:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800acb4:	4b07      	ldr	r3, [pc, #28]	@ (800acd4 <low_level_input+0x2c>)
 800acb6:	781b      	ldrb	r3, [r3, #0]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d105      	bne.n	800acc8 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800acbc:	f107 030c 	add.w	r3, r7, #12
 800acc0:	4619      	mov	r1, r3
 800acc2:	4805      	ldr	r0, [pc, #20]	@ (800acd8 <low_level_input+0x30>)
 800acc4:	f7f9 f9fa 	bl	80040bc <HAL_ETH_ReadData>
  }

  return p;
 800acc8:	68fb      	ldr	r3, [r7, #12]
}
 800acca:	4618      	mov	r0, r3
 800accc:	3710      	adds	r7, #16
 800acce:	46bd      	mov	sp, r7
 800acd0:	bd80      	pop	{r7, pc}
 800acd2:	bf00      	nop
 800acd4:	20005288 	.word	0x20005288
 800acd8:	20005294 	.word	0x20005294

0800acdc <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
static void ethernetif_input(void const * argument)
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b084      	sub	sp, #16
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800ace4:	2300      	movs	r3, #0
 800ace6:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800acec:	4b0f      	ldr	r3, [pc, #60]	@ (800ad2c <ethernetif_input+0x50>)
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	f04f 31ff 	mov.w	r1, #4294967295
 800acf4:	4618      	mov	r0, r3
 800acf6:	f000 fbf9 	bl	800b4ec <osSemaphoreWait>
 800acfa:	4603      	mov	r3, r0
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d1f5      	bne.n	800acec <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 800ad00:	68b8      	ldr	r0, [r7, #8]
 800ad02:	f7ff ffd1 	bl	800aca8 <low_level_input>
 800ad06:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d00a      	beq.n	800ad24 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 800ad0e:	68bb      	ldr	r3, [r7, #8]
 800ad10:	691b      	ldr	r3, [r3, #16]
 800ad12:	68b9      	ldr	r1, [r7, #8]
 800ad14:	68f8      	ldr	r0, [r7, #12]
 800ad16:	4798      	blx	r3
 800ad18:	4603      	mov	r3, r0
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d002      	beq.n	800ad24 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800ad1e:	68f8      	ldr	r0, [r7, #12]
 800ad20:	f008 f92a 	bl	8012f78 <pbuf_free>
          }
        }
      } while(p!=NULL);
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d1ea      	bne.n	800ad00 <ethernetif_input+0x24>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800ad2a:	e7df      	b.n	800acec <ethernetif_input+0x10>
 800ad2c:	2000528c 	.word	0x2000528c

0800ad30 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800ad30:	b580      	push	{r7, lr}
 800ad32:	b082      	sub	sp, #8
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d106      	bne.n	800ad4c <ethernetif_init+0x1c>
 800ad3e:	4b0e      	ldr	r3, [pc, #56]	@ (800ad78 <ethernetif_init+0x48>)
 800ad40:	f240 12ef 	movw	r2, #495	@ 0x1ef
 800ad44:	490d      	ldr	r1, [pc, #52]	@ (800ad7c <ethernetif_init+0x4c>)
 800ad46:	480e      	ldr	r0, [pc, #56]	@ (800ad80 <ethernetif_init+0x50>)
 800ad48:	f012 fcd6 	bl	801d6f8 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	2273      	movs	r2, #115	@ 0x73
 800ad50:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	2274      	movs	r2, #116	@ 0x74
 800ad58:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	4a09      	ldr	r2, [pc, #36]	@ (800ad84 <ethernetif_init+0x54>)
 800ad60:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	4a08      	ldr	r2, [pc, #32]	@ (800ad88 <ethernetif_init+0x58>)
 800ad66:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800ad68:	6878      	ldr	r0, [r7, #4]
 800ad6a:	f7ff fdd3 	bl	800a914 <low_level_init>

  return ERR_OK;
 800ad6e:	2300      	movs	r3, #0
}
 800ad70:	4618      	mov	r0, r3
 800ad72:	3708      	adds	r7, #8
 800ad74:	46bd      	mov	sp, r7
 800ad76:	bd80      	pop	{r7, pc}
 800ad78:	0801fcc0 	.word	0x0801fcc0
 800ad7c:	0801fcdc 	.word	0x0801fcdc
 800ad80:	0801fcec 	.word	0x0801fcec
 800ad84:	0801ab91 	.word	0x0801ab91
 800ad88:	0800ab81 	.word	0x0800ab81

0800ad8c <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b084      	sub	sp, #16
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800ad98:	68f9      	ldr	r1, [r7, #12]
 800ad9a:	4809      	ldr	r0, [pc, #36]	@ (800adc0 <pbuf_free_custom+0x34>)
 800ad9c:	f007 fa24 	bl	80121e8 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800ada0:	4b08      	ldr	r3, [pc, #32]	@ (800adc4 <pbuf_free_custom+0x38>)
 800ada2:	781b      	ldrb	r3, [r3, #0]
 800ada4:	2b01      	cmp	r3, #1
 800ada6:	d107      	bne.n	800adb8 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800ada8:	4b06      	ldr	r3, [pc, #24]	@ (800adc4 <pbuf_free_custom+0x38>)
 800adaa:	2200      	movs	r2, #0
 800adac:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800adae:	4b06      	ldr	r3, [pc, #24]	@ (800adc8 <pbuf_free_custom+0x3c>)
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	4618      	mov	r0, r3
 800adb4:	f000 fbe8 	bl	800b588 <osSemaphoreRelease>
  }
}
 800adb8:	bf00      	nop
 800adba:	3710      	adds	r7, #16
 800adbc:	46bd      	mov	sp, r7
 800adbe:	bd80      	pop	{r7, pc}
 800adc0:	08023424 	.word	0x08023424
 800adc4:	20005288 	.word	0x20005288
 800adc8:	2000528c 	.word	0x2000528c

0800adcc <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800add0:	f7f8 fd8a 	bl	80038e8 <HAL_GetTick>
 800add4:	4603      	mov	r3, r0
}
 800add6:	4618      	mov	r0, r3
 800add8:	bd80      	pop	{r7, pc}
	...

0800addc <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800addc:	b580      	push	{r7, lr}
 800adde:	b08e      	sub	sp, #56	@ 0x38
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ade4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ade8:	2200      	movs	r2, #0
 800adea:	601a      	str	r2, [r3, #0]
 800adec:	605a      	str	r2, [r3, #4]
 800adee:	609a      	str	r2, [r3, #8]
 800adf0:	60da      	str	r2, [r3, #12]
 800adf2:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	4a52      	ldr	r2, [pc, #328]	@ (800af44 <HAL_ETH_MspInit+0x168>)
 800adfa:	4293      	cmp	r3, r2
 800adfc:	f040 809e 	bne.w	800af3c <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800ae00:	4b51      	ldr	r3, [pc, #324]	@ (800af48 <HAL_ETH_MspInit+0x16c>)
 800ae02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae04:	4a50      	ldr	r2, [pc, #320]	@ (800af48 <HAL_ETH_MspInit+0x16c>)
 800ae06:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800ae0a:	6313      	str	r3, [r2, #48]	@ 0x30
 800ae0c:	4b4e      	ldr	r3, [pc, #312]	@ (800af48 <HAL_ETH_MspInit+0x16c>)
 800ae0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ae14:	623b      	str	r3, [r7, #32]
 800ae16:	6a3b      	ldr	r3, [r7, #32]
 800ae18:	4b4b      	ldr	r3, [pc, #300]	@ (800af48 <HAL_ETH_MspInit+0x16c>)
 800ae1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae1c:	4a4a      	ldr	r2, [pc, #296]	@ (800af48 <HAL_ETH_MspInit+0x16c>)
 800ae1e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ae22:	6313      	str	r3, [r2, #48]	@ 0x30
 800ae24:	4b48      	ldr	r3, [pc, #288]	@ (800af48 <HAL_ETH_MspInit+0x16c>)
 800ae26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae28:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ae2c:	61fb      	str	r3, [r7, #28]
 800ae2e:	69fb      	ldr	r3, [r7, #28]
 800ae30:	4b45      	ldr	r3, [pc, #276]	@ (800af48 <HAL_ETH_MspInit+0x16c>)
 800ae32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae34:	4a44      	ldr	r2, [pc, #272]	@ (800af48 <HAL_ETH_MspInit+0x16c>)
 800ae36:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ae3a:	6313      	str	r3, [r2, #48]	@ 0x30
 800ae3c:	4b42      	ldr	r3, [pc, #264]	@ (800af48 <HAL_ETH_MspInit+0x16c>)
 800ae3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ae44:	61bb      	str	r3, [r7, #24]
 800ae46:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ae48:	4b3f      	ldr	r3, [pc, #252]	@ (800af48 <HAL_ETH_MspInit+0x16c>)
 800ae4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae4c:	4a3e      	ldr	r2, [pc, #248]	@ (800af48 <HAL_ETH_MspInit+0x16c>)
 800ae4e:	f043 0304 	orr.w	r3, r3, #4
 800ae52:	6313      	str	r3, [r2, #48]	@ 0x30
 800ae54:	4b3c      	ldr	r3, [pc, #240]	@ (800af48 <HAL_ETH_MspInit+0x16c>)
 800ae56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae58:	f003 0304 	and.w	r3, r3, #4
 800ae5c:	617b      	str	r3, [r7, #20]
 800ae5e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ae60:	4b39      	ldr	r3, [pc, #228]	@ (800af48 <HAL_ETH_MspInit+0x16c>)
 800ae62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae64:	4a38      	ldr	r2, [pc, #224]	@ (800af48 <HAL_ETH_MspInit+0x16c>)
 800ae66:	f043 0301 	orr.w	r3, r3, #1
 800ae6a:	6313      	str	r3, [r2, #48]	@ 0x30
 800ae6c:	4b36      	ldr	r3, [pc, #216]	@ (800af48 <HAL_ETH_MspInit+0x16c>)
 800ae6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae70:	f003 0301 	and.w	r3, r3, #1
 800ae74:	613b      	str	r3, [r7, #16]
 800ae76:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ae78:	4b33      	ldr	r3, [pc, #204]	@ (800af48 <HAL_ETH_MspInit+0x16c>)
 800ae7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae7c:	4a32      	ldr	r2, [pc, #200]	@ (800af48 <HAL_ETH_MspInit+0x16c>)
 800ae7e:	f043 0302 	orr.w	r3, r3, #2
 800ae82:	6313      	str	r3, [r2, #48]	@ 0x30
 800ae84:	4b30      	ldr	r3, [pc, #192]	@ (800af48 <HAL_ETH_MspInit+0x16c>)
 800ae86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae88:	f003 0302 	and.w	r3, r3, #2
 800ae8c:	60fb      	str	r3, [r7, #12]
 800ae8e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800ae90:	4b2d      	ldr	r3, [pc, #180]	@ (800af48 <HAL_ETH_MspInit+0x16c>)
 800ae92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae94:	4a2c      	ldr	r2, [pc, #176]	@ (800af48 <HAL_ETH_MspInit+0x16c>)
 800ae96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae9a:	6313      	str	r3, [r2, #48]	@ 0x30
 800ae9c:	4b2a      	ldr	r3, [pc, #168]	@ (800af48 <HAL_ETH_MspInit+0x16c>)
 800ae9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aea0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aea4:	60bb      	str	r3, [r7, #8]
 800aea6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800aea8:	2332      	movs	r3, #50	@ 0x32
 800aeaa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aeac:	2302      	movs	r3, #2
 800aeae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aeb4:	2303      	movs	r3, #3
 800aeb6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800aeb8:	230b      	movs	r3, #11
 800aeba:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800aebc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aec0:	4619      	mov	r1, r3
 800aec2:	4822      	ldr	r0, [pc, #136]	@ (800af4c <HAL_ETH_MspInit+0x170>)
 800aec4:	f7fa f962 	bl	800518c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800aec8:	2386      	movs	r3, #134	@ 0x86
 800aeca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aecc:	2302      	movs	r3, #2
 800aece:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aed0:	2300      	movs	r3, #0
 800aed2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aed4:	2303      	movs	r3, #3
 800aed6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800aed8:	230b      	movs	r3, #11
 800aeda:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aedc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aee0:	4619      	mov	r1, r3
 800aee2:	481b      	ldr	r0, [pc, #108]	@ (800af50 <HAL_ETH_MspInit+0x174>)
 800aee4:	f7fa f952 	bl	800518c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800aee8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800aeec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aeee:	2302      	movs	r3, #2
 800aef0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aef2:	2300      	movs	r3, #0
 800aef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aef6:	2303      	movs	r3, #3
 800aef8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800aefa:	230b      	movs	r3, #11
 800aefc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800aefe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800af02:	4619      	mov	r1, r3
 800af04:	4813      	ldr	r0, [pc, #76]	@ (800af54 <HAL_ETH_MspInit+0x178>)
 800af06:	f7fa f941 	bl	800518c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800af0a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800af0e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800af10:	2302      	movs	r3, #2
 800af12:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af14:	2300      	movs	r3, #0
 800af16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800af18:	2303      	movs	r3, #3
 800af1a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800af1c:	230b      	movs	r3, #11
 800af1e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800af20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800af24:	4619      	mov	r1, r3
 800af26:	480c      	ldr	r0, [pc, #48]	@ (800af58 <HAL_ETH_MspInit+0x17c>)
 800af28:	f7fa f930 	bl	800518c <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800af2c:	2200      	movs	r2, #0
 800af2e:	2105      	movs	r1, #5
 800af30:	203d      	movs	r0, #61	@ 0x3d
 800af32:	f7f8 fdc1 	bl	8003ab8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800af36:	203d      	movs	r0, #61	@ 0x3d
 800af38:	f7f8 fdda 	bl	8003af0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800af3c:	bf00      	nop
 800af3e:	3738      	adds	r7, #56	@ 0x38
 800af40:	46bd      	mov	sp, r7
 800af42:	bd80      	pop	{r7, pc}
 800af44:	40028000 	.word	0x40028000
 800af48:	40023800 	.word	0x40023800
 800af4c:	40020800 	.word	0x40020800
 800af50:	40020000 	.word	0x40020000
 800af54:	40020400 	.word	0x40020400
 800af58:	40021800 	.word	0x40021800

0800af5c <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800af60:	4802      	ldr	r0, [pc, #8]	@ (800af6c <ETH_PHY_IO_Init+0x10>)
 800af62:	f7f9 fcad 	bl	80048c0 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800af66:	2300      	movs	r3, #0
}
 800af68:	4618      	mov	r0, r3
 800af6a:	bd80      	pop	{r7, pc}
 800af6c:	20005294 	.word	0x20005294

0800af70 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800af70:	b480      	push	{r7}
 800af72:	af00      	add	r7, sp, #0
  return 0;
 800af74:	2300      	movs	r3, #0
}
 800af76:	4618      	mov	r0, r3
 800af78:	46bd      	mov	sp, r7
 800af7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7e:	4770      	bx	lr

0800af80 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800af80:	b580      	push	{r7, lr}
 800af82:	b084      	sub	sp, #16
 800af84:	af00      	add	r7, sp, #0
 800af86:	60f8      	str	r0, [r7, #12]
 800af88:	60b9      	str	r1, [r7, #8]
 800af8a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	68ba      	ldr	r2, [r7, #8]
 800af90:	68f9      	ldr	r1, [r7, #12]
 800af92:	4807      	ldr	r0, [pc, #28]	@ (800afb0 <ETH_PHY_IO_ReadReg+0x30>)
 800af94:	f7f9 fafc 	bl	8004590 <HAL_ETH_ReadPHYRegister>
 800af98:	4603      	mov	r3, r0
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d002      	beq.n	800afa4 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800af9e:	f04f 33ff 	mov.w	r3, #4294967295
 800afa2:	e000      	b.n	800afa6 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800afa4:	2300      	movs	r3, #0
}
 800afa6:	4618      	mov	r0, r3
 800afa8:	3710      	adds	r7, #16
 800afaa:	46bd      	mov	sp, r7
 800afac:	bd80      	pop	{r7, pc}
 800afae:	bf00      	nop
 800afb0:	20005294 	.word	0x20005294

0800afb4 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	b084      	sub	sp, #16
 800afb8:	af00      	add	r7, sp, #0
 800afba:	60f8      	str	r0, [r7, #12]
 800afbc:	60b9      	str	r1, [r7, #8]
 800afbe:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	68ba      	ldr	r2, [r7, #8]
 800afc4:	68f9      	ldr	r1, [r7, #12]
 800afc6:	4807      	ldr	r0, [pc, #28]	@ (800afe4 <ETH_PHY_IO_WriteReg+0x30>)
 800afc8:	f7f9 fb2d 	bl	8004626 <HAL_ETH_WritePHYRegister>
 800afcc:	4603      	mov	r3, r0
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d002      	beq.n	800afd8 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800afd2:	f04f 33ff 	mov.w	r3, #4294967295
 800afd6:	e000      	b.n	800afda <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800afd8:	2300      	movs	r3, #0
}
 800afda:	4618      	mov	r0, r3
 800afdc:	3710      	adds	r7, #16
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}
 800afe2:	bf00      	nop
 800afe4:	20005294 	.word	0x20005294

0800afe8 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800afe8:	b580      	push	{r7, lr}
 800afea:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800afec:	f7f8 fc7c 	bl	80038e8 <HAL_GetTick>
 800aff0:	4603      	mov	r3, r0
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	bd80      	pop	{r7, pc}
	...

0800aff8 <ethernet_link_thread>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 800aff8:	b580      	push	{r7, lr}
 800affa:	b0a0      	sub	sp, #128	@ 0x80
 800affc:	af00      	add	r7, sp, #0
 800affe:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800b000:	f107 0308 	add.w	r3, r7, #8
 800b004:	2264      	movs	r2, #100	@ 0x64
 800b006:	2100      	movs	r1, #0
 800b008:	4618      	mov	r0, r3
 800b00a:	f012 fc14 	bl	801d836 <memset>
  int32_t PHYLinkState = 0;
 800b00e:	2300      	movs	r3, #0
 800b010:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800b012:	2300      	movs	r3, #0
 800b014:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b016:	2300      	movs	r3, #0
 800b018:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b01a:	2300      	movs	r3, #0
 800b01c:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800b022:	483a      	ldr	r0, [pc, #232]	@ (800b10c <ethernet_link_thread+0x114>)
 800b024:	f7f8 fbb7 	bl	8003796 <LAN8742_GetLinkState>
 800b028:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800b02a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b02c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b030:	089b      	lsrs	r3, r3, #2
 800b032:	f003 0301 	and.w	r3, r3, #1
 800b036:	b2db      	uxtb	r3, r3
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d00c      	beq.n	800b056 <ethernet_link_thread+0x5e>
 800b03c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b03e:	2b01      	cmp	r3, #1
 800b040:	dc09      	bgt.n	800b056 <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 800b042:	4833      	ldr	r0, [pc, #204]	@ (800b110 <ethernet_link_thread+0x118>)
 800b044:	f7f8 ff5e 	bl	8003f04 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800b048:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b04a:	f007 fb51 	bl	80126f0 <netif_set_down>
    netif_set_link_down(netif);
 800b04e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b050:	f007 fbb4 	bl	80127bc <netif_set_link_down>
 800b054:	e055      	b.n	800b102 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800b056:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b058:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b05c:	f003 0304 	and.w	r3, r3, #4
 800b060:	2b00      	cmp	r3, #0
 800b062:	d14e      	bne.n	800b102 <ethernet_link_thread+0x10a>
 800b064:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b066:	2b01      	cmp	r3, #1
 800b068:	dd4b      	ble.n	800b102 <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 800b06a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b06c:	3b02      	subs	r3, #2
 800b06e:	2b03      	cmp	r3, #3
 800b070:	d82a      	bhi.n	800b0c8 <ethernet_link_thread+0xd0>
 800b072:	a201      	add	r2, pc, #4	@ (adr r2, 800b078 <ethernet_link_thread+0x80>)
 800b074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b078:	0800b089 	.word	0x0800b089
 800b07c:	0800b09b 	.word	0x0800b09b
 800b080:	0800b0ab 	.word	0x0800b0ab
 800b084:	0800b0bb 	.word	0x0800b0bb
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800b088:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b08c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800b08e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b092:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b094:	2301      	movs	r3, #1
 800b096:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b098:	e017      	b.n	800b0ca <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800b09a:	2300      	movs	r3, #0
 800b09c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800b09e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b0a2:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b0a4:	2301      	movs	r3, #1
 800b0a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b0a8:	e00f      	b.n	800b0ca <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800b0aa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b0ae:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b0b4:	2301      	movs	r3, #1
 800b0b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b0b8:	e007      	b.n	800b0ca <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800b0be:	2300      	movs	r3, #0
 800b0c0:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b0c2:	2301      	movs	r3, #1
 800b0c4:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b0c6:	e000      	b.n	800b0ca <ethernet_link_thread+0xd2>
    default:
      break;
 800b0c8:	bf00      	nop
    }

    if(linkchanged)
 800b0ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d018      	beq.n	800b102 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800b0d0:	f107 0308 	add.w	r3, r7, #8
 800b0d4:	4619      	mov	r1, r3
 800b0d6:	480e      	ldr	r0, [pc, #56]	@ (800b110 <ethernet_link_thread+0x118>)
 800b0d8:	f7f9 faee 	bl	80046b8 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800b0dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b0de:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800b0e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b0e2:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800b0e4:	f107 0308 	add.w	r3, r7, #8
 800b0e8:	4619      	mov	r1, r3
 800b0ea:	4809      	ldr	r0, [pc, #36]	@ (800b110 <ethernet_link_thread+0x118>)
 800b0ec:	f7f9 fbce 	bl	800488c <HAL_ETH_SetMACConfig>
      HAL_ETH_Start(&heth);
 800b0f0:	4807      	ldr	r0, [pc, #28]	@ (800b110 <ethernet_link_thread+0x118>)
 800b0f2:	f7f8 fe19 	bl	8003d28 <HAL_ETH_Start>
      netif_set_up(netif);
 800b0f6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b0f8:	f007 fa8e 	bl	8012618 <netif_set_up>
      netif_set_link_up(netif);
 800b0fc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b0fe:	f007 fb29 	bl	8012754 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800b102:	2064      	movs	r0, #100	@ 0x64
 800b104:	f000 f910 	bl	800b328 <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800b108:	e78b      	b.n	800b022 <ethernet_link_thread+0x2a>
 800b10a:	bf00      	nop
 800b10c:	2000537c 	.word	0x2000537c
 800b110:	20005294 	.word	0x20005294

0800b114 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800b114:	b580      	push	{r7, lr}
 800b116:	b086      	sub	sp, #24
 800b118:	af02      	add	r7, sp, #8
 800b11a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800b11c:	4812      	ldr	r0, [pc, #72]	@ (800b168 <HAL_ETH_RxAllocateCallback+0x54>)
 800b11e:	f006 ffef 	bl	8012100 <memp_malloc_pool>
 800b122:	60f8      	str	r0, [r7, #12]
  if (p)
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d014      	beq.n	800b154 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	f103 0220 	add.w	r2, r3, #32
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	4a0d      	ldr	r2, [pc, #52]	@ (800b16c <HAL_ETH_RxAllocateCallback+0x58>)
 800b138:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800b142:	9201      	str	r2, [sp, #4]
 800b144:	9300      	str	r3, [sp, #0]
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	2241      	movs	r2, #65	@ 0x41
 800b14a:	2100      	movs	r1, #0
 800b14c:	2000      	movs	r0, #0
 800b14e:	f007 fd59 	bl	8012c04 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800b152:	e005      	b.n	800b160 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800b154:	4b06      	ldr	r3, [pc, #24]	@ (800b170 <HAL_ETH_RxAllocateCallback+0x5c>)
 800b156:	2201      	movs	r2, #1
 800b158:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	2200      	movs	r2, #0
 800b15e:	601a      	str	r2, [r3, #0]
}
 800b160:	bf00      	nop
 800b162:	3710      	adds	r7, #16
 800b164:	46bd      	mov	sp, r7
 800b166:	bd80      	pop	{r7, pc}
 800b168:	08023424 	.word	0x08023424
 800b16c:	0800ad8d 	.word	0x0800ad8d
 800b170:	20005288 	.word	0x20005288

0800b174 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800b174:	b580      	push	{r7, lr}
 800b176:	b088      	sub	sp, #32
 800b178:	af00      	add	r7, sp, #0
 800b17a:	60f8      	str	r0, [r7, #12]
 800b17c:	60b9      	str	r1, [r7, #8]
 800b17e:	607a      	str	r2, [r7, #4]
 800b180:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800b186:	68bb      	ldr	r3, [r7, #8]
 800b188:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800b18a:	2300      	movs	r3, #0
 800b18c:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	3b20      	subs	r3, #32
 800b192:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 800b194:	69fb      	ldr	r3, [r7, #28]
 800b196:	2200      	movs	r2, #0
 800b198:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800b19a:	69fb      	ldr	r3, [r7, #28]
 800b19c:	2200      	movs	r2, #0
 800b19e:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800b1a0:	69fb      	ldr	r3, [r7, #28]
 800b1a2:	887a      	ldrh	r2, [r7, #2]
 800b1a4:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800b1a6:	69bb      	ldr	r3, [r7, #24]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d103      	bne.n	800b1b6 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800b1ae:	69bb      	ldr	r3, [r7, #24]
 800b1b0:	69fa      	ldr	r2, [r7, #28]
 800b1b2:	601a      	str	r2, [r3, #0]
 800b1b4:	e003      	b.n	800b1be <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800b1b6:	697b      	ldr	r3, [r7, #20]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	69fa      	ldr	r2, [r7, #28]
 800b1bc:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800b1be:	697b      	ldr	r3, [r7, #20]
 800b1c0:	69fa      	ldr	r2, [r7, #28]
 800b1c2:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800b1c4:	69bb      	ldr	r3, [r7, #24]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	61fb      	str	r3, [r7, #28]
 800b1ca:	e009      	b.n	800b1e0 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800b1cc:	69fb      	ldr	r3, [r7, #28]
 800b1ce:	891a      	ldrh	r2, [r3, #8]
 800b1d0:	887b      	ldrh	r3, [r7, #2]
 800b1d2:	4413      	add	r3, r2
 800b1d4:	b29a      	uxth	r2, r3
 800b1d6:	69fb      	ldr	r3, [r7, #28]
 800b1d8:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800b1da:	69fb      	ldr	r3, [r7, #28]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	61fb      	str	r3, [r7, #28]
 800b1e0:	69fb      	ldr	r3, [r7, #28]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d1f2      	bne.n	800b1cc <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 800b1e6:	887b      	ldrh	r3, [r7, #2]
 800b1e8:	4619      	mov	r1, r3
 800b1ea:	6878      	ldr	r0, [r7, #4]
 800b1ec:	f7ff fb2e 	bl	800a84c <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 800b1f0:	bf00      	nop
 800b1f2:	3720      	adds	r7, #32
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	bd80      	pop	{r7, pc}

0800b1f8 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b082      	sub	sp, #8
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 800b200:	6878      	ldr	r0, [r7, #4]
 800b202:	f007 feb9 	bl	8012f78 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 800b206:	bf00      	nop
 800b208:	3708      	adds	r7, #8
 800b20a:	46bd      	mov	sp, r7
 800b20c:	bd80      	pop	{r7, pc}

0800b20e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800b20e:	b480      	push	{r7}
 800b210:	b085      	sub	sp, #20
 800b212:	af00      	add	r7, sp, #0
 800b214:	4603      	mov	r3, r0
 800b216:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800b218:	2300      	movs	r3, #0
 800b21a:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800b21c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b220:	2b84      	cmp	r3, #132	@ 0x84
 800b222:	d005      	beq.n	800b230 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800b224:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	4413      	add	r3, r2
 800b22c:	3303      	adds	r3, #3
 800b22e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800b230:	68fb      	ldr	r3, [r7, #12]
}
 800b232:	4618      	mov	r0, r3
 800b234:	3714      	adds	r7, #20
 800b236:	46bd      	mov	sp, r7
 800b238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23c:	4770      	bx	lr

0800b23e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800b23e:	b480      	push	{r7}
 800b240:	b083      	sub	sp, #12
 800b242:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b244:	f3ef 8305 	mrs	r3, IPSR
 800b248:	607b      	str	r3, [r7, #4]
  return(result);
 800b24a:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	bf14      	ite	ne
 800b250:	2301      	movne	r3, #1
 800b252:	2300      	moveq	r3, #0
 800b254:	b2db      	uxtb	r3, r3
}
 800b256:	4618      	mov	r0, r3
 800b258:	370c      	adds	r7, #12
 800b25a:	46bd      	mov	sp, r7
 800b25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b260:	4770      	bx	lr

0800b262 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800b262:	b580      	push	{r7, lr}
 800b264:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800b266:	f001 fdad 	bl	800cdc4 <vTaskStartScheduler>
  
  return osOK;
 800b26a:	2300      	movs	r3, #0
}
 800b26c:	4618      	mov	r0, r3
 800b26e:	bd80      	pop	{r7, pc}

0800b270 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800b270:	b580      	push	{r7, lr}
 800b272:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800b274:	f7ff ffe3 	bl	800b23e <inHandlerMode>
 800b278:	4603      	mov	r3, r0
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d003      	beq.n	800b286 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800b27e:	f001 fecd 	bl	800d01c <xTaskGetTickCountFromISR>
 800b282:	4603      	mov	r3, r0
 800b284:	e002      	b.n	800b28c <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800b286:	f001 feb9 	bl	800cffc <xTaskGetTickCount>
 800b28a:	4603      	mov	r3, r0
  }
}
 800b28c:	4618      	mov	r0, r3
 800b28e:	bd80      	pop	{r7, pc}

0800b290 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800b290:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b292:	b089      	sub	sp, #36	@ 0x24
 800b294:	af04      	add	r7, sp, #16
 800b296:	6078      	str	r0, [r7, #4]
 800b298:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	695b      	ldr	r3, [r3, #20]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d020      	beq.n	800b2e4 <osThreadCreate+0x54>
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	699b      	ldr	r3, [r3, #24]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d01c      	beq.n	800b2e4 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	685c      	ldr	r4, [r3, #4]
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	691e      	ldr	r6, [r3, #16]
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b2bc:	4618      	mov	r0, r3
 800b2be:	f7ff ffa6 	bl	800b20e <makeFreeRtosPriority>
 800b2c2:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	695b      	ldr	r3, [r3, #20]
 800b2c8:	687a      	ldr	r2, [r7, #4]
 800b2ca:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b2cc:	9202      	str	r2, [sp, #8]
 800b2ce:	9301      	str	r3, [sp, #4]
 800b2d0:	9100      	str	r1, [sp, #0]
 800b2d2:	683b      	ldr	r3, [r7, #0]
 800b2d4:	4632      	mov	r2, r6
 800b2d6:	4629      	mov	r1, r5
 800b2d8:	4620      	mov	r0, r4
 800b2da:	f001 fb83 	bl	800c9e4 <xTaskCreateStatic>
 800b2de:	4603      	mov	r3, r0
 800b2e0:	60fb      	str	r3, [r7, #12]
 800b2e2:	e01c      	b.n	800b31e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	685c      	ldr	r4, [r3, #4]
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b2f0:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b2f8:	4618      	mov	r0, r3
 800b2fa:	f7ff ff88 	bl	800b20e <makeFreeRtosPriority>
 800b2fe:	4602      	mov	r2, r0
 800b300:	f107 030c 	add.w	r3, r7, #12
 800b304:	9301      	str	r3, [sp, #4]
 800b306:	9200      	str	r2, [sp, #0]
 800b308:	683b      	ldr	r3, [r7, #0]
 800b30a:	4632      	mov	r2, r6
 800b30c:	4629      	mov	r1, r5
 800b30e:	4620      	mov	r0, r4
 800b310:	f001 fbce 	bl	800cab0 <xTaskCreate>
 800b314:	4603      	mov	r3, r0
 800b316:	2b01      	cmp	r3, #1
 800b318:	d001      	beq.n	800b31e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800b31a:	2300      	movs	r3, #0
 800b31c:	e000      	b.n	800b320 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800b31e:	68fb      	ldr	r3, [r7, #12]
}
 800b320:	4618      	mov	r0, r3
 800b322:	3714      	adds	r7, #20
 800b324:	46bd      	mov	sp, r7
 800b326:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b328 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	b084      	sub	sp, #16
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	2b00      	cmp	r3, #0
 800b338:	d001      	beq.n	800b33e <osDelay+0x16>
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	e000      	b.n	800b340 <osDelay+0x18>
 800b33e:	2301      	movs	r3, #1
 800b340:	4618      	mov	r0, r3
 800b342:	f001 fd07 	bl	800cd54 <vTaskDelay>
  
  return osOK;
 800b346:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800b348:	4618      	mov	r0, r3
 800b34a:	3710      	adds	r7, #16
 800b34c:	46bd      	mov	sp, r7
 800b34e:	bd80      	pop	{r7, pc}

0800b350 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800b350:	b580      	push	{r7, lr}
 800b352:	b082      	sub	sp, #8
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	685b      	ldr	r3, [r3, #4]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d007      	beq.n	800b370 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	685b      	ldr	r3, [r3, #4]
 800b364:	4619      	mov	r1, r3
 800b366:	2001      	movs	r0, #1
 800b368:	f000 fc99 	bl	800bc9e <xQueueCreateMutexStatic>
 800b36c:	4603      	mov	r3, r0
 800b36e:	e003      	b.n	800b378 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800b370:	2001      	movs	r0, #1
 800b372:	f000 fc7c 	bl	800bc6e <xQueueCreateMutex>
 800b376:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800b378:	4618      	mov	r0, r3
 800b37a:	3708      	adds	r7, #8
 800b37c:	46bd      	mov	sp, r7
 800b37e:	bd80      	pop	{r7, pc}

0800b380 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800b380:	b580      	push	{r7, lr}
 800b382:	b084      	sub	sp, #16
 800b384:	af00      	add	r7, sp, #0
 800b386:	6078      	str	r0, [r7, #4]
 800b388:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800b38a:	2300      	movs	r3, #0
 800b38c:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d101      	bne.n	800b398 <osMutexWait+0x18>
    return osErrorParameter;
 800b394:	2380      	movs	r3, #128	@ 0x80
 800b396:	e03a      	b.n	800b40e <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800b398:	2300      	movs	r3, #0
 800b39a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800b39c:	683b      	ldr	r3, [r7, #0]
 800b39e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3a2:	d103      	bne.n	800b3ac <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800b3a4:	f04f 33ff 	mov.w	r3, #4294967295
 800b3a8:	60fb      	str	r3, [r7, #12]
 800b3aa:	e009      	b.n	800b3c0 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800b3ac:	683b      	ldr	r3, [r7, #0]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d006      	beq.n	800b3c0 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d101      	bne.n	800b3c0 <osMutexWait+0x40>
      ticks = 1;
 800b3bc:	2301      	movs	r3, #1
 800b3be:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800b3c0:	f7ff ff3d 	bl	800b23e <inHandlerMode>
 800b3c4:	4603      	mov	r3, r0
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d017      	beq.n	800b3fa <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800b3ca:	f107 0308 	add.w	r3, r7, #8
 800b3ce:	461a      	mov	r2, r3
 800b3d0:	2100      	movs	r1, #0
 800b3d2:	6878      	ldr	r0, [r7, #4]
 800b3d4:	f001 f8c4 	bl	800c560 <xQueueReceiveFromISR>
 800b3d8:	4603      	mov	r3, r0
 800b3da:	2b01      	cmp	r3, #1
 800b3dc:	d001      	beq.n	800b3e2 <osMutexWait+0x62>
      return osErrorOS;
 800b3de:	23ff      	movs	r3, #255	@ 0xff
 800b3e0:	e015      	b.n	800b40e <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800b3e2:	68bb      	ldr	r3, [r7, #8]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d011      	beq.n	800b40c <osMutexWait+0x8c>
 800b3e8:	4b0b      	ldr	r3, [pc, #44]	@ (800b418 <osMutexWait+0x98>)
 800b3ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b3ee:	601a      	str	r2, [r3, #0]
 800b3f0:	f3bf 8f4f 	dsb	sy
 800b3f4:	f3bf 8f6f 	isb	sy
 800b3f8:	e008      	b.n	800b40c <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800b3fa:	68f9      	ldr	r1, [r7, #12]
 800b3fc:	6878      	ldr	r0, [r7, #4]
 800b3fe:	f000 ff97 	bl	800c330 <xQueueSemaphoreTake>
 800b402:	4603      	mov	r3, r0
 800b404:	2b01      	cmp	r3, #1
 800b406:	d001      	beq.n	800b40c <osMutexWait+0x8c>
    return osErrorOS;
 800b408:	23ff      	movs	r3, #255	@ 0xff
 800b40a:	e000      	b.n	800b40e <osMutexWait+0x8e>
  }
  
  return osOK;
 800b40c:	2300      	movs	r3, #0
}
 800b40e:	4618      	mov	r0, r3
 800b410:	3710      	adds	r7, #16
 800b412:	46bd      	mov	sp, r7
 800b414:	bd80      	pop	{r7, pc}
 800b416:	bf00      	nop
 800b418:	e000ed04 	.word	0xe000ed04

0800b41c <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b084      	sub	sp, #16
 800b420:	af00      	add	r7, sp, #0
 800b422:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800b424:	2300      	movs	r3, #0
 800b426:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800b428:	2300      	movs	r3, #0
 800b42a:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800b42c:	f7ff ff07 	bl	800b23e <inHandlerMode>
 800b430:	4603      	mov	r3, r0
 800b432:	2b00      	cmp	r3, #0
 800b434:	d016      	beq.n	800b464 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800b436:	f107 0308 	add.w	r3, r7, #8
 800b43a:	4619      	mov	r1, r3
 800b43c:	6878      	ldr	r0, [r7, #4]
 800b43e:	f000 fdf6 	bl	800c02e <xQueueGiveFromISR>
 800b442:	4603      	mov	r3, r0
 800b444:	2b01      	cmp	r3, #1
 800b446:	d001      	beq.n	800b44c <osMutexRelease+0x30>
      return osErrorOS;
 800b448:	23ff      	movs	r3, #255	@ 0xff
 800b44a:	e017      	b.n	800b47c <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b44c:	68bb      	ldr	r3, [r7, #8]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d013      	beq.n	800b47a <osMutexRelease+0x5e>
 800b452:	4b0c      	ldr	r3, [pc, #48]	@ (800b484 <osMutexRelease+0x68>)
 800b454:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b458:	601a      	str	r2, [r3, #0]
 800b45a:	f3bf 8f4f 	dsb	sy
 800b45e:	f3bf 8f6f 	isb	sy
 800b462:	e00a      	b.n	800b47a <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800b464:	2300      	movs	r3, #0
 800b466:	2200      	movs	r2, #0
 800b468:	2100      	movs	r1, #0
 800b46a:	6878      	ldr	r0, [r7, #4]
 800b46c:	f000 fc32 	bl	800bcd4 <xQueueGenericSend>
 800b470:	4603      	mov	r3, r0
 800b472:	2b01      	cmp	r3, #1
 800b474:	d001      	beq.n	800b47a <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800b476:	23ff      	movs	r3, #255	@ 0xff
 800b478:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800b47a:	68fb      	ldr	r3, [r7, #12]
}
 800b47c:	4618      	mov	r0, r3
 800b47e:	3710      	adds	r7, #16
 800b480:	46bd      	mov	sp, r7
 800b482:	bd80      	pop	{r7, pc}
 800b484:	e000ed04 	.word	0xe000ed04

0800b488 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800b488:	b580      	push	{r7, lr}
 800b48a:	b086      	sub	sp, #24
 800b48c:	af02      	add	r7, sp, #8
 800b48e:	6078      	str	r0, [r7, #4]
 800b490:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	685b      	ldr	r3, [r3, #4]
 800b496:	2b00      	cmp	r3, #0
 800b498:	d00f      	beq.n	800b4ba <osSemaphoreCreate+0x32>
    if (count == 1) {
 800b49a:	683b      	ldr	r3, [r7, #0]
 800b49c:	2b01      	cmp	r3, #1
 800b49e:	d10a      	bne.n	800b4b6 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	685b      	ldr	r3, [r3, #4]
 800b4a4:	2203      	movs	r2, #3
 800b4a6:	9200      	str	r2, [sp, #0]
 800b4a8:	2200      	movs	r2, #0
 800b4aa:	2100      	movs	r1, #0
 800b4ac:	2001      	movs	r0, #1
 800b4ae:	f000 fadb 	bl	800ba68 <xQueueGenericCreateStatic>
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	e016      	b.n	800b4e4 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	e014      	b.n	800b4e4 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800b4ba:	683b      	ldr	r3, [r7, #0]
 800b4bc:	2b01      	cmp	r3, #1
 800b4be:	d110      	bne.n	800b4e2 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800b4c0:	2203      	movs	r2, #3
 800b4c2:	2100      	movs	r1, #0
 800b4c4:	2001      	movs	r0, #1
 800b4c6:	f000 fb56 	bl	800bb76 <xQueueGenericCreate>
 800b4ca:	60f8      	str	r0, [r7, #12]
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d005      	beq.n	800b4de <osSemaphoreCreate+0x56>
 800b4d2:	2300      	movs	r3, #0
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	2100      	movs	r1, #0
 800b4d8:	68f8      	ldr	r0, [r7, #12]
 800b4da:	f000 fbfb 	bl	800bcd4 <xQueueGenericSend>
      return sema;
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	e000      	b.n	800b4e4 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800b4e2:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800b4e4:	4618      	mov	r0, r3
 800b4e6:	3710      	adds	r7, #16
 800b4e8:	46bd      	mov	sp, r7
 800b4ea:	bd80      	pop	{r7, pc}

0800b4ec <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800b4ec:	b580      	push	{r7, lr}
 800b4ee:	b084      	sub	sp, #16
 800b4f0:	af00      	add	r7, sp, #0
 800b4f2:	6078      	str	r0, [r7, #4]
 800b4f4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d101      	bne.n	800b504 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800b500:	2380      	movs	r3, #128	@ 0x80
 800b502:	e03a      	b.n	800b57a <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800b504:	2300      	movs	r3, #0
 800b506:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800b508:	683b      	ldr	r3, [r7, #0]
 800b50a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b50e:	d103      	bne.n	800b518 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800b510:	f04f 33ff 	mov.w	r3, #4294967295
 800b514:	60fb      	str	r3, [r7, #12]
 800b516:	e009      	b.n	800b52c <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d006      	beq.n	800b52c <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800b51e:	683b      	ldr	r3, [r7, #0]
 800b520:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	2b00      	cmp	r3, #0
 800b526:	d101      	bne.n	800b52c <osSemaphoreWait+0x40>
      ticks = 1;
 800b528:	2301      	movs	r3, #1
 800b52a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800b52c:	f7ff fe87 	bl	800b23e <inHandlerMode>
 800b530:	4603      	mov	r3, r0
 800b532:	2b00      	cmp	r3, #0
 800b534:	d017      	beq.n	800b566 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800b536:	f107 0308 	add.w	r3, r7, #8
 800b53a:	461a      	mov	r2, r3
 800b53c:	2100      	movs	r1, #0
 800b53e:	6878      	ldr	r0, [r7, #4]
 800b540:	f001 f80e 	bl	800c560 <xQueueReceiveFromISR>
 800b544:	4603      	mov	r3, r0
 800b546:	2b01      	cmp	r3, #1
 800b548:	d001      	beq.n	800b54e <osSemaphoreWait+0x62>
      return osErrorOS;
 800b54a:	23ff      	movs	r3, #255	@ 0xff
 800b54c:	e015      	b.n	800b57a <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800b54e:	68bb      	ldr	r3, [r7, #8]
 800b550:	2b00      	cmp	r3, #0
 800b552:	d011      	beq.n	800b578 <osSemaphoreWait+0x8c>
 800b554:	4b0b      	ldr	r3, [pc, #44]	@ (800b584 <osSemaphoreWait+0x98>)
 800b556:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b55a:	601a      	str	r2, [r3, #0]
 800b55c:	f3bf 8f4f 	dsb	sy
 800b560:	f3bf 8f6f 	isb	sy
 800b564:	e008      	b.n	800b578 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800b566:	68f9      	ldr	r1, [r7, #12]
 800b568:	6878      	ldr	r0, [r7, #4]
 800b56a:	f000 fee1 	bl	800c330 <xQueueSemaphoreTake>
 800b56e:	4603      	mov	r3, r0
 800b570:	2b01      	cmp	r3, #1
 800b572:	d001      	beq.n	800b578 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800b574:	23ff      	movs	r3, #255	@ 0xff
 800b576:	e000      	b.n	800b57a <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800b578:	2300      	movs	r3, #0
}
 800b57a:	4618      	mov	r0, r3
 800b57c:	3710      	adds	r7, #16
 800b57e:	46bd      	mov	sp, r7
 800b580:	bd80      	pop	{r7, pc}
 800b582:	bf00      	nop
 800b584:	e000ed04 	.word	0xe000ed04

0800b588 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b084      	sub	sp, #16
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800b590:	2300      	movs	r3, #0
 800b592:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800b594:	2300      	movs	r3, #0
 800b596:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800b598:	f7ff fe51 	bl	800b23e <inHandlerMode>
 800b59c:	4603      	mov	r3, r0
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d016      	beq.n	800b5d0 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800b5a2:	f107 0308 	add.w	r3, r7, #8
 800b5a6:	4619      	mov	r1, r3
 800b5a8:	6878      	ldr	r0, [r7, #4]
 800b5aa:	f000 fd40 	bl	800c02e <xQueueGiveFromISR>
 800b5ae:	4603      	mov	r3, r0
 800b5b0:	2b01      	cmp	r3, #1
 800b5b2:	d001      	beq.n	800b5b8 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800b5b4:	23ff      	movs	r3, #255	@ 0xff
 800b5b6:	e017      	b.n	800b5e8 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b5b8:	68bb      	ldr	r3, [r7, #8]
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d013      	beq.n	800b5e6 <osSemaphoreRelease+0x5e>
 800b5be:	4b0c      	ldr	r3, [pc, #48]	@ (800b5f0 <osSemaphoreRelease+0x68>)
 800b5c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b5c4:	601a      	str	r2, [r3, #0]
 800b5c6:	f3bf 8f4f 	dsb	sy
 800b5ca:	f3bf 8f6f 	isb	sy
 800b5ce:	e00a      	b.n	800b5e6 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	2200      	movs	r2, #0
 800b5d4:	2100      	movs	r1, #0
 800b5d6:	6878      	ldr	r0, [r7, #4]
 800b5d8:	f000 fb7c 	bl	800bcd4 <xQueueGenericSend>
 800b5dc:	4603      	mov	r3, r0
 800b5de:	2b01      	cmp	r3, #1
 800b5e0:	d001      	beq.n	800b5e6 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800b5e2:	23ff      	movs	r3, #255	@ 0xff
 800b5e4:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800b5e6:	68fb      	ldr	r3, [r7, #12]
}
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	3710      	adds	r7, #16
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	bd80      	pop	{r7, pc}
 800b5f0:	e000ed04 	.word	0xe000ed04

0800b5f4 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b082      	sub	sp, #8
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800b5fc:	f7ff fe1f 	bl	800b23e <inHandlerMode>
 800b600:	4603      	mov	r3, r0
 800b602:	2b00      	cmp	r3, #0
 800b604:	d001      	beq.n	800b60a <osSemaphoreDelete+0x16>
    return osErrorISR;
 800b606:	2382      	movs	r3, #130	@ 0x82
 800b608:	e003      	b.n	800b612 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800b60a:	6878      	ldr	r0, [r7, #4]
 800b60c:	f001 f872 	bl	800c6f4 <vQueueDelete>

  return osOK; 
 800b610:	2300      	movs	r3, #0
}
 800b612:	4618      	mov	r0, r3
 800b614:	3708      	adds	r7, #8
 800b616:	46bd      	mov	sp, r7
 800b618:	bd80      	pop	{r7, pc}

0800b61a <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800b61a:	b590      	push	{r4, r7, lr}
 800b61c:	b085      	sub	sp, #20
 800b61e:	af02      	add	r7, sp, #8
 800b620:	6078      	str	r0, [r7, #4]
 800b622:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	689b      	ldr	r3, [r3, #8]
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d011      	beq.n	800b650 <osMessageCreate+0x36>
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	68db      	ldr	r3, [r3, #12]
 800b630:	2b00      	cmp	r3, #0
 800b632:	d00d      	beq.n	800b650 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	6818      	ldr	r0, [r3, #0]
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	6859      	ldr	r1, [r3, #4]
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	689a      	ldr	r2, [r3, #8]
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	68db      	ldr	r3, [r3, #12]
 800b644:	2400      	movs	r4, #0
 800b646:	9400      	str	r4, [sp, #0]
 800b648:	f000 fa0e 	bl	800ba68 <xQueueGenericCreateStatic>
 800b64c:	4603      	mov	r3, r0
 800b64e:	e008      	b.n	800b662 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	6818      	ldr	r0, [r3, #0]
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	685b      	ldr	r3, [r3, #4]
 800b658:	2200      	movs	r2, #0
 800b65a:	4619      	mov	r1, r3
 800b65c:	f000 fa8b 	bl	800bb76 <xQueueGenericCreate>
 800b660:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800b662:	4618      	mov	r0, r3
 800b664:	370c      	adds	r7, #12
 800b666:	46bd      	mov	sp, r7
 800b668:	bd90      	pop	{r4, r7, pc}
	...

0800b66c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800b66c:	b580      	push	{r7, lr}
 800b66e:	b086      	sub	sp, #24
 800b670:	af00      	add	r7, sp, #0
 800b672:	60f8      	str	r0, [r7, #12]
 800b674:	60b9      	str	r1, [r7, #8]
 800b676:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800b678:	2300      	movs	r3, #0
 800b67a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800b680:	697b      	ldr	r3, [r7, #20]
 800b682:	2b00      	cmp	r3, #0
 800b684:	d101      	bne.n	800b68a <osMessagePut+0x1e>
    ticks = 1;
 800b686:	2301      	movs	r3, #1
 800b688:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800b68a:	f7ff fdd8 	bl	800b23e <inHandlerMode>
 800b68e:	4603      	mov	r3, r0
 800b690:	2b00      	cmp	r3, #0
 800b692:	d018      	beq.n	800b6c6 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800b694:	f107 0210 	add.w	r2, r7, #16
 800b698:	f107 0108 	add.w	r1, r7, #8
 800b69c:	2300      	movs	r3, #0
 800b69e:	68f8      	ldr	r0, [r7, #12]
 800b6a0:	f000 fc22 	bl	800bee8 <xQueueGenericSendFromISR>
 800b6a4:	4603      	mov	r3, r0
 800b6a6:	2b01      	cmp	r3, #1
 800b6a8:	d001      	beq.n	800b6ae <osMessagePut+0x42>
      return osErrorOS;
 800b6aa:	23ff      	movs	r3, #255	@ 0xff
 800b6ac:	e018      	b.n	800b6e0 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b6ae:	693b      	ldr	r3, [r7, #16]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d014      	beq.n	800b6de <osMessagePut+0x72>
 800b6b4:	4b0c      	ldr	r3, [pc, #48]	@ (800b6e8 <osMessagePut+0x7c>)
 800b6b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b6ba:	601a      	str	r2, [r3, #0]
 800b6bc:	f3bf 8f4f 	dsb	sy
 800b6c0:	f3bf 8f6f 	isb	sy
 800b6c4:	e00b      	b.n	800b6de <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800b6c6:	f107 0108 	add.w	r1, r7, #8
 800b6ca:	2300      	movs	r3, #0
 800b6cc:	697a      	ldr	r2, [r7, #20]
 800b6ce:	68f8      	ldr	r0, [r7, #12]
 800b6d0:	f000 fb00 	bl	800bcd4 <xQueueGenericSend>
 800b6d4:	4603      	mov	r3, r0
 800b6d6:	2b01      	cmp	r3, #1
 800b6d8:	d001      	beq.n	800b6de <osMessagePut+0x72>
      return osErrorOS;
 800b6da:	23ff      	movs	r3, #255	@ 0xff
 800b6dc:	e000      	b.n	800b6e0 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800b6de:	2300      	movs	r3, #0
}
 800b6e0:	4618      	mov	r0, r3
 800b6e2:	3718      	adds	r7, #24
 800b6e4:	46bd      	mov	sp, r7
 800b6e6:	bd80      	pop	{r7, pc}
 800b6e8:	e000ed04 	.word	0xe000ed04

0800b6ec <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800b6ec:	b590      	push	{r4, r7, lr}
 800b6ee:	b08b      	sub	sp, #44	@ 0x2c
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	60f8      	str	r0, [r7, #12]
 800b6f4:	60b9      	str	r1, [r7, #8]
 800b6f6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800b6f8:	68bb      	ldr	r3, [r7, #8]
 800b6fa:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800b700:	68bb      	ldr	r3, [r7, #8]
 800b702:	2b00      	cmp	r3, #0
 800b704:	d10a      	bne.n	800b71c <osMessageGet+0x30>
    event.status = osErrorParameter;
 800b706:	2380      	movs	r3, #128	@ 0x80
 800b708:	617b      	str	r3, [r7, #20]
    return event;
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	461c      	mov	r4, r3
 800b70e:	f107 0314 	add.w	r3, r7, #20
 800b712:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b716:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b71a:	e054      	b.n	800b7c6 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800b71c:	2300      	movs	r3, #0
 800b71e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800b720:	2300      	movs	r3, #0
 800b722:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b72a:	d103      	bne.n	800b734 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800b72c:	f04f 33ff 	mov.w	r3, #4294967295
 800b730:	627b      	str	r3, [r7, #36]	@ 0x24
 800b732:	e009      	b.n	800b748 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	2b00      	cmp	r3, #0
 800b738:	d006      	beq.n	800b748 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800b73e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b740:	2b00      	cmp	r3, #0
 800b742:	d101      	bne.n	800b748 <osMessageGet+0x5c>
      ticks = 1;
 800b744:	2301      	movs	r3, #1
 800b746:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800b748:	f7ff fd79 	bl	800b23e <inHandlerMode>
 800b74c:	4603      	mov	r3, r0
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d01c      	beq.n	800b78c <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800b752:	f107 0220 	add.w	r2, r7, #32
 800b756:	f107 0314 	add.w	r3, r7, #20
 800b75a:	3304      	adds	r3, #4
 800b75c:	4619      	mov	r1, r3
 800b75e:	68b8      	ldr	r0, [r7, #8]
 800b760:	f000 fefe 	bl	800c560 <xQueueReceiveFromISR>
 800b764:	4603      	mov	r3, r0
 800b766:	2b01      	cmp	r3, #1
 800b768:	d102      	bne.n	800b770 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800b76a:	2310      	movs	r3, #16
 800b76c:	617b      	str	r3, [r7, #20]
 800b76e:	e001      	b.n	800b774 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800b770:	2300      	movs	r3, #0
 800b772:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b774:	6a3b      	ldr	r3, [r7, #32]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d01d      	beq.n	800b7b6 <osMessageGet+0xca>
 800b77a:	4b15      	ldr	r3, [pc, #84]	@ (800b7d0 <osMessageGet+0xe4>)
 800b77c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b780:	601a      	str	r2, [r3, #0]
 800b782:	f3bf 8f4f 	dsb	sy
 800b786:	f3bf 8f6f 	isb	sy
 800b78a:	e014      	b.n	800b7b6 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800b78c:	f107 0314 	add.w	r3, r7, #20
 800b790:	3304      	adds	r3, #4
 800b792:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b794:	4619      	mov	r1, r3
 800b796:	68b8      	ldr	r0, [r7, #8]
 800b798:	f000 fce2 	bl	800c160 <xQueueReceive>
 800b79c:	4603      	mov	r3, r0
 800b79e:	2b01      	cmp	r3, #1
 800b7a0:	d102      	bne.n	800b7a8 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800b7a2:	2310      	movs	r3, #16
 800b7a4:	617b      	str	r3, [r7, #20]
 800b7a6:	e006      	b.n	800b7b6 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800b7a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d101      	bne.n	800b7b2 <osMessageGet+0xc6>
 800b7ae:	2300      	movs	r3, #0
 800b7b0:	e000      	b.n	800b7b4 <osMessageGet+0xc8>
 800b7b2:	2340      	movs	r3, #64	@ 0x40
 800b7b4:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	461c      	mov	r4, r3
 800b7ba:	f107 0314 	add.w	r3, r7, #20
 800b7be:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b7c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800b7c6:	68f8      	ldr	r0, [r7, #12]
 800b7c8:	372c      	adds	r7, #44	@ 0x2c
 800b7ca:	46bd      	mov	sp, r7
 800b7cc:	bd90      	pop	{r4, r7, pc}
 800b7ce:	bf00      	nop
 800b7d0:	e000ed04 	.word	0xe000ed04

0800b7d4 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	b082      	sub	sp, #8
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800b7dc:	f7ff fd2f 	bl	800b23e <inHandlerMode>
 800b7e0:	4603      	mov	r3, r0
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d004      	beq.n	800b7f0 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 800b7e6:	6878      	ldr	r0, [r7, #4]
 800b7e8:	f000 ff63 	bl	800c6b2 <uxQueueMessagesWaitingFromISR>
 800b7ec:	4603      	mov	r3, r0
 800b7ee:	e003      	b.n	800b7f8 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 800b7f0:	6878      	ldr	r0, [r7, #4]
 800b7f2:	f000 ff3d 	bl	800c670 <uxQueueMessagesWaiting>
 800b7f6:	4603      	mov	r3, r0
  }
}
 800b7f8:	4618      	mov	r0, r3
 800b7fa:	3708      	adds	r7, #8
 800b7fc:	46bd      	mov	sp, r7
 800b7fe:	bd80      	pop	{r7, pc}

0800b800 <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 800b800:	b580      	push	{r7, lr}
 800b802:	b082      	sub	sp, #8
 800b804:	af00      	add	r7, sp, #0
 800b806:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800b808:	f7ff fd19 	bl	800b23e <inHandlerMode>
 800b80c:	4603      	mov	r3, r0
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d001      	beq.n	800b816 <osMessageDelete+0x16>
    return osErrorISR;
 800b812:	2382      	movs	r3, #130	@ 0x82
 800b814:	e003      	b.n	800b81e <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 800b816:	6878      	ldr	r0, [r7, #4]
 800b818:	f000 ff6c 	bl	800c6f4 <vQueueDelete>

  return osOK; 
 800b81c:	2300      	movs	r3, #0
}
 800b81e:	4618      	mov	r0, r3
 800b820:	3708      	adds	r7, #8
 800b822:	46bd      	mov	sp, r7
 800b824:	bd80      	pop	{r7, pc}

0800b826 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b826:	b480      	push	{r7}
 800b828:	b083      	sub	sp, #12
 800b82a:	af00      	add	r7, sp, #0
 800b82c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	f103 0208 	add.w	r2, r3, #8
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	f04f 32ff 	mov.w	r2, #4294967295
 800b83e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	f103 0208 	add.w	r2, r3, #8
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	f103 0208 	add.w	r2, r3, #8
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	2200      	movs	r2, #0
 800b858:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b85a:	bf00      	nop
 800b85c:	370c      	adds	r7, #12
 800b85e:	46bd      	mov	sp, r7
 800b860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b864:	4770      	bx	lr

0800b866 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b866:	b480      	push	{r7}
 800b868:	b083      	sub	sp, #12
 800b86a:	af00      	add	r7, sp, #0
 800b86c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	2200      	movs	r2, #0
 800b872:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b874:	bf00      	nop
 800b876:	370c      	adds	r7, #12
 800b878:	46bd      	mov	sp, r7
 800b87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b87e:	4770      	bx	lr

0800b880 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b880:	b480      	push	{r7}
 800b882:	b085      	sub	sp, #20
 800b884:	af00      	add	r7, sp, #0
 800b886:	6078      	str	r0, [r7, #4]
 800b888:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	685b      	ldr	r3, [r3, #4]
 800b88e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b890:	683b      	ldr	r3, [r7, #0]
 800b892:	68fa      	ldr	r2, [r7, #12]
 800b894:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	689a      	ldr	r2, [r3, #8]
 800b89a:	683b      	ldr	r3, [r7, #0]
 800b89c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	689b      	ldr	r3, [r3, #8]
 800b8a2:	683a      	ldr	r2, [r7, #0]
 800b8a4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	683a      	ldr	r2, [r7, #0]
 800b8aa:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b8ac:	683b      	ldr	r3, [r7, #0]
 800b8ae:	687a      	ldr	r2, [r7, #4]
 800b8b0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	1c5a      	adds	r2, r3, #1
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	601a      	str	r2, [r3, #0]
}
 800b8bc:	bf00      	nop
 800b8be:	3714      	adds	r7, #20
 800b8c0:	46bd      	mov	sp, r7
 800b8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c6:	4770      	bx	lr

0800b8c8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b8c8:	b480      	push	{r7}
 800b8ca:	b085      	sub	sp, #20
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	6078      	str	r0, [r7, #4]
 800b8d0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b8d2:	683b      	ldr	r3, [r7, #0]
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b8d8:	68bb      	ldr	r3, [r7, #8]
 800b8da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8de:	d103      	bne.n	800b8e8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	691b      	ldr	r3, [r3, #16]
 800b8e4:	60fb      	str	r3, [r7, #12]
 800b8e6:	e00c      	b.n	800b902 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	3308      	adds	r3, #8
 800b8ec:	60fb      	str	r3, [r7, #12]
 800b8ee:	e002      	b.n	800b8f6 <vListInsert+0x2e>
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	685b      	ldr	r3, [r3, #4]
 800b8f4:	60fb      	str	r3, [r7, #12]
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	685b      	ldr	r3, [r3, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	68ba      	ldr	r2, [r7, #8]
 800b8fe:	429a      	cmp	r2, r3
 800b900:	d2f6      	bcs.n	800b8f0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	685a      	ldr	r2, [r3, #4]
 800b906:	683b      	ldr	r3, [r7, #0]
 800b908:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b90a:	683b      	ldr	r3, [r7, #0]
 800b90c:	685b      	ldr	r3, [r3, #4]
 800b90e:	683a      	ldr	r2, [r7, #0]
 800b910:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b912:	683b      	ldr	r3, [r7, #0]
 800b914:	68fa      	ldr	r2, [r7, #12]
 800b916:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	683a      	ldr	r2, [r7, #0]
 800b91c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b91e:	683b      	ldr	r3, [r7, #0]
 800b920:	687a      	ldr	r2, [r7, #4]
 800b922:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	1c5a      	adds	r2, r3, #1
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	601a      	str	r2, [r3, #0]
}
 800b92e:	bf00      	nop
 800b930:	3714      	adds	r7, #20
 800b932:	46bd      	mov	sp, r7
 800b934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b938:	4770      	bx	lr

0800b93a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b93a:	b480      	push	{r7}
 800b93c:	b085      	sub	sp, #20
 800b93e:	af00      	add	r7, sp, #0
 800b940:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	691b      	ldr	r3, [r3, #16]
 800b946:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	685b      	ldr	r3, [r3, #4]
 800b94c:	687a      	ldr	r2, [r7, #4]
 800b94e:	6892      	ldr	r2, [r2, #8]
 800b950:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	689b      	ldr	r3, [r3, #8]
 800b956:	687a      	ldr	r2, [r7, #4]
 800b958:	6852      	ldr	r2, [r2, #4]
 800b95a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	685b      	ldr	r3, [r3, #4]
 800b960:	687a      	ldr	r2, [r7, #4]
 800b962:	429a      	cmp	r2, r3
 800b964:	d103      	bne.n	800b96e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	689a      	ldr	r2, [r3, #8]
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	2200      	movs	r2, #0
 800b972:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	1e5a      	subs	r2, r3, #1
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	681b      	ldr	r3, [r3, #0]
}
 800b982:	4618      	mov	r0, r3
 800b984:	3714      	adds	r7, #20
 800b986:	46bd      	mov	sp, r7
 800b988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b98c:	4770      	bx	lr
	...

0800b990 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b990:	b580      	push	{r7, lr}
 800b992:	b084      	sub	sp, #16
 800b994:	af00      	add	r7, sp, #0
 800b996:	6078      	str	r0, [r7, #4]
 800b998:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d10d      	bne.n	800b9c0 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b9a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9a8:	b672      	cpsid	i
 800b9aa:	f383 8811 	msr	BASEPRI, r3
 800b9ae:	f3bf 8f6f 	isb	sy
 800b9b2:	f3bf 8f4f 	dsb	sy
 800b9b6:	b662      	cpsie	i
 800b9b8:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b9ba:	bf00      	nop
 800b9bc:	bf00      	nop
 800b9be:	e7fd      	b.n	800b9bc <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800b9c0:	f002 f9ac 	bl	800dd1c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	681a      	ldr	r2, [r3, #0]
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b9cc:	68f9      	ldr	r1, [r7, #12]
 800b9ce:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b9d0:	fb01 f303 	mul.w	r3, r1, r3
 800b9d4:	441a      	add	r2, r3
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	2200      	movs	r2, #0
 800b9de:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	681a      	ldr	r2, [r3, #0]
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	681a      	ldr	r2, [r3, #0]
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b9f0:	3b01      	subs	r3, #1
 800b9f2:	68f9      	ldr	r1, [r7, #12]
 800b9f4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b9f6:	fb01 f303 	mul.w	r3, r1, r3
 800b9fa:	441a      	add	r2, r3
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	22ff      	movs	r2, #255	@ 0xff
 800ba04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	22ff      	movs	r2, #255	@ 0xff
 800ba0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800ba10:	683b      	ldr	r3, [r7, #0]
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d114      	bne.n	800ba40 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	691b      	ldr	r3, [r3, #16]
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d01a      	beq.n	800ba54 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	3310      	adds	r3, #16
 800ba22:	4618      	mov	r0, r3
 800ba24:	f001 fc56 	bl	800d2d4 <xTaskRemoveFromEventList>
 800ba28:	4603      	mov	r3, r0
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d012      	beq.n	800ba54 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ba2e:	4b0d      	ldr	r3, [pc, #52]	@ (800ba64 <xQueueGenericReset+0xd4>)
 800ba30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ba34:	601a      	str	r2, [r3, #0]
 800ba36:	f3bf 8f4f 	dsb	sy
 800ba3a:	f3bf 8f6f 	isb	sy
 800ba3e:	e009      	b.n	800ba54 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	3310      	adds	r3, #16
 800ba44:	4618      	mov	r0, r3
 800ba46:	f7ff feee 	bl	800b826 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	3324      	adds	r3, #36	@ 0x24
 800ba4e:	4618      	mov	r0, r3
 800ba50:	f7ff fee9 	bl	800b826 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ba54:	f002 f998 	bl	800dd88 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ba58:	2301      	movs	r3, #1
}
 800ba5a:	4618      	mov	r0, r3
 800ba5c:	3710      	adds	r7, #16
 800ba5e:	46bd      	mov	sp, r7
 800ba60:	bd80      	pop	{r7, pc}
 800ba62:	bf00      	nop
 800ba64:	e000ed04 	.word	0xe000ed04

0800ba68 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ba68:	b580      	push	{r7, lr}
 800ba6a:	b08e      	sub	sp, #56	@ 0x38
 800ba6c:	af02      	add	r7, sp, #8
 800ba6e:	60f8      	str	r0, [r7, #12]
 800ba70:	60b9      	str	r1, [r7, #8]
 800ba72:	607a      	str	r2, [r7, #4]
 800ba74:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d10d      	bne.n	800ba98 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 800ba7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba80:	b672      	cpsid	i
 800ba82:	f383 8811 	msr	BASEPRI, r3
 800ba86:	f3bf 8f6f 	isb	sy
 800ba8a:	f3bf 8f4f 	dsb	sy
 800ba8e:	b662      	cpsie	i
 800ba90:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ba92:	bf00      	nop
 800ba94:	bf00      	nop
 800ba96:	e7fd      	b.n	800ba94 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ba98:	683b      	ldr	r3, [r7, #0]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d10d      	bne.n	800baba <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800ba9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baa2:	b672      	cpsid	i
 800baa4:	f383 8811 	msr	BASEPRI, r3
 800baa8:	f3bf 8f6f 	isb	sy
 800baac:	f3bf 8f4f 	dsb	sy
 800bab0:	b662      	cpsie	i
 800bab2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bab4:	bf00      	nop
 800bab6:	bf00      	nop
 800bab8:	e7fd      	b.n	800bab6 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	2b00      	cmp	r3, #0
 800babe:	d002      	beq.n	800bac6 <xQueueGenericCreateStatic+0x5e>
 800bac0:	68bb      	ldr	r3, [r7, #8]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d001      	beq.n	800baca <xQueueGenericCreateStatic+0x62>
 800bac6:	2301      	movs	r3, #1
 800bac8:	e000      	b.n	800bacc <xQueueGenericCreateStatic+0x64>
 800baca:	2300      	movs	r3, #0
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d10d      	bne.n	800baec <xQueueGenericCreateStatic+0x84>
	__asm volatile
 800bad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bad4:	b672      	cpsid	i
 800bad6:	f383 8811 	msr	BASEPRI, r3
 800bada:	f3bf 8f6f 	isb	sy
 800bade:	f3bf 8f4f 	dsb	sy
 800bae2:	b662      	cpsie	i
 800bae4:	623b      	str	r3, [r7, #32]
}
 800bae6:	bf00      	nop
 800bae8:	bf00      	nop
 800baea:	e7fd      	b.n	800bae8 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d102      	bne.n	800baf8 <xQueueGenericCreateStatic+0x90>
 800baf2:	68bb      	ldr	r3, [r7, #8]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d101      	bne.n	800bafc <xQueueGenericCreateStatic+0x94>
 800baf8:	2301      	movs	r3, #1
 800bafa:	e000      	b.n	800bafe <xQueueGenericCreateStatic+0x96>
 800bafc:	2300      	movs	r3, #0
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d10d      	bne.n	800bb1e <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 800bb02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb06:	b672      	cpsid	i
 800bb08:	f383 8811 	msr	BASEPRI, r3
 800bb0c:	f3bf 8f6f 	isb	sy
 800bb10:	f3bf 8f4f 	dsb	sy
 800bb14:	b662      	cpsie	i
 800bb16:	61fb      	str	r3, [r7, #28]
}
 800bb18:	bf00      	nop
 800bb1a:	bf00      	nop
 800bb1c:	e7fd      	b.n	800bb1a <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800bb1e:	2348      	movs	r3, #72	@ 0x48
 800bb20:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800bb22:	697b      	ldr	r3, [r7, #20]
 800bb24:	2b48      	cmp	r3, #72	@ 0x48
 800bb26:	d00d      	beq.n	800bb44 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 800bb28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb2c:	b672      	cpsid	i
 800bb2e:	f383 8811 	msr	BASEPRI, r3
 800bb32:	f3bf 8f6f 	isb	sy
 800bb36:	f3bf 8f4f 	dsb	sy
 800bb3a:	b662      	cpsie	i
 800bb3c:	61bb      	str	r3, [r7, #24]
}
 800bb3e:	bf00      	nop
 800bb40:	bf00      	nop
 800bb42:	e7fd      	b.n	800bb40 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800bb44:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bb46:	683b      	ldr	r3, [r7, #0]
 800bb48:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800bb4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d00d      	beq.n	800bb6c <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800bb50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb52:	2201      	movs	r2, #1
 800bb54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bb58:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800bb5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb5e:	9300      	str	r3, [sp, #0]
 800bb60:	4613      	mov	r3, r2
 800bb62:	687a      	ldr	r2, [r7, #4]
 800bb64:	68b9      	ldr	r1, [r7, #8]
 800bb66:	68f8      	ldr	r0, [r7, #12]
 800bb68:	f000 f848 	bl	800bbfc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bb6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800bb6e:	4618      	mov	r0, r3
 800bb70:	3730      	adds	r7, #48	@ 0x30
 800bb72:	46bd      	mov	sp, r7
 800bb74:	bd80      	pop	{r7, pc}

0800bb76 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800bb76:	b580      	push	{r7, lr}
 800bb78:	b08a      	sub	sp, #40	@ 0x28
 800bb7a:	af02      	add	r7, sp, #8
 800bb7c:	60f8      	str	r0, [r7, #12]
 800bb7e:	60b9      	str	r1, [r7, #8]
 800bb80:	4613      	mov	r3, r2
 800bb82:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d10d      	bne.n	800bba6 <xQueueGenericCreate+0x30>
	__asm volatile
 800bb8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb8e:	b672      	cpsid	i
 800bb90:	f383 8811 	msr	BASEPRI, r3
 800bb94:	f3bf 8f6f 	isb	sy
 800bb98:	f3bf 8f4f 	dsb	sy
 800bb9c:	b662      	cpsie	i
 800bb9e:	613b      	str	r3, [r7, #16]
}
 800bba0:	bf00      	nop
 800bba2:	bf00      	nop
 800bba4:	e7fd      	b.n	800bba2 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800bba6:	68bb      	ldr	r3, [r7, #8]
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d102      	bne.n	800bbb2 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800bbac:	2300      	movs	r3, #0
 800bbae:	61fb      	str	r3, [r7, #28]
 800bbb0:	e004      	b.n	800bbbc <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	68ba      	ldr	r2, [r7, #8]
 800bbb6:	fb02 f303 	mul.w	r3, r2, r3
 800bbba:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800bbbc:	69fb      	ldr	r3, [r7, #28]
 800bbbe:	3348      	adds	r3, #72	@ 0x48
 800bbc0:	4618      	mov	r0, r3
 800bbc2:	f002 f9d9 	bl	800df78 <pvPortMalloc>
 800bbc6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800bbc8:	69bb      	ldr	r3, [r7, #24]
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d011      	beq.n	800bbf2 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800bbce:	69bb      	ldr	r3, [r7, #24]
 800bbd0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bbd2:	697b      	ldr	r3, [r7, #20]
 800bbd4:	3348      	adds	r3, #72	@ 0x48
 800bbd6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800bbd8:	69bb      	ldr	r3, [r7, #24]
 800bbda:	2200      	movs	r2, #0
 800bbdc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bbe0:	79fa      	ldrb	r2, [r7, #7]
 800bbe2:	69bb      	ldr	r3, [r7, #24]
 800bbe4:	9300      	str	r3, [sp, #0]
 800bbe6:	4613      	mov	r3, r2
 800bbe8:	697a      	ldr	r2, [r7, #20]
 800bbea:	68b9      	ldr	r1, [r7, #8]
 800bbec:	68f8      	ldr	r0, [r7, #12]
 800bbee:	f000 f805 	bl	800bbfc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bbf2:	69bb      	ldr	r3, [r7, #24]
	}
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	3720      	adds	r7, #32
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	bd80      	pop	{r7, pc}

0800bbfc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800bbfc:	b580      	push	{r7, lr}
 800bbfe:	b084      	sub	sp, #16
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	60f8      	str	r0, [r7, #12]
 800bc04:	60b9      	str	r1, [r7, #8]
 800bc06:	607a      	str	r2, [r7, #4]
 800bc08:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800bc0a:	68bb      	ldr	r3, [r7, #8]
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d103      	bne.n	800bc18 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800bc10:	69bb      	ldr	r3, [r7, #24]
 800bc12:	69ba      	ldr	r2, [r7, #24]
 800bc14:	601a      	str	r2, [r3, #0]
 800bc16:	e002      	b.n	800bc1e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800bc18:	69bb      	ldr	r3, [r7, #24]
 800bc1a:	687a      	ldr	r2, [r7, #4]
 800bc1c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800bc1e:	69bb      	ldr	r3, [r7, #24]
 800bc20:	68fa      	ldr	r2, [r7, #12]
 800bc22:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800bc24:	69bb      	ldr	r3, [r7, #24]
 800bc26:	68ba      	ldr	r2, [r7, #8]
 800bc28:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800bc2a:	2101      	movs	r1, #1
 800bc2c:	69b8      	ldr	r0, [r7, #24]
 800bc2e:	f7ff feaf 	bl	800b990 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800bc32:	bf00      	nop
 800bc34:	3710      	adds	r7, #16
 800bc36:	46bd      	mov	sp, r7
 800bc38:	bd80      	pop	{r7, pc}

0800bc3a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800bc3a:	b580      	push	{r7, lr}
 800bc3c:	b082      	sub	sp, #8
 800bc3e:	af00      	add	r7, sp, #0
 800bc40:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d00e      	beq.n	800bc66 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	2200      	movs	r2, #0
 800bc4c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	2200      	movs	r2, #0
 800bc52:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	2200      	movs	r2, #0
 800bc58:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	2200      	movs	r2, #0
 800bc5e:	2100      	movs	r1, #0
 800bc60:	6878      	ldr	r0, [r7, #4]
 800bc62:	f000 f837 	bl	800bcd4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800bc66:	bf00      	nop
 800bc68:	3708      	adds	r7, #8
 800bc6a:	46bd      	mov	sp, r7
 800bc6c:	bd80      	pop	{r7, pc}

0800bc6e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800bc6e:	b580      	push	{r7, lr}
 800bc70:	b086      	sub	sp, #24
 800bc72:	af00      	add	r7, sp, #0
 800bc74:	4603      	mov	r3, r0
 800bc76:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800bc78:	2301      	movs	r3, #1
 800bc7a:	617b      	str	r3, [r7, #20]
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800bc80:	79fb      	ldrb	r3, [r7, #7]
 800bc82:	461a      	mov	r2, r3
 800bc84:	6939      	ldr	r1, [r7, #16]
 800bc86:	6978      	ldr	r0, [r7, #20]
 800bc88:	f7ff ff75 	bl	800bb76 <xQueueGenericCreate>
 800bc8c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800bc8e:	68f8      	ldr	r0, [r7, #12]
 800bc90:	f7ff ffd3 	bl	800bc3a <prvInitialiseMutex>

		return xNewQueue;
 800bc94:	68fb      	ldr	r3, [r7, #12]
	}
 800bc96:	4618      	mov	r0, r3
 800bc98:	3718      	adds	r7, #24
 800bc9a:	46bd      	mov	sp, r7
 800bc9c:	bd80      	pop	{r7, pc}

0800bc9e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800bc9e:	b580      	push	{r7, lr}
 800bca0:	b088      	sub	sp, #32
 800bca2:	af02      	add	r7, sp, #8
 800bca4:	4603      	mov	r3, r0
 800bca6:	6039      	str	r1, [r7, #0]
 800bca8:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800bcaa:	2301      	movs	r3, #1
 800bcac:	617b      	str	r3, [r7, #20]
 800bcae:	2300      	movs	r3, #0
 800bcb0:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800bcb2:	79fb      	ldrb	r3, [r7, #7]
 800bcb4:	9300      	str	r3, [sp, #0]
 800bcb6:	683b      	ldr	r3, [r7, #0]
 800bcb8:	2200      	movs	r2, #0
 800bcba:	6939      	ldr	r1, [r7, #16]
 800bcbc:	6978      	ldr	r0, [r7, #20]
 800bcbe:	f7ff fed3 	bl	800ba68 <xQueueGenericCreateStatic>
 800bcc2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800bcc4:	68f8      	ldr	r0, [r7, #12]
 800bcc6:	f7ff ffb8 	bl	800bc3a <prvInitialiseMutex>

		return xNewQueue;
 800bcca:	68fb      	ldr	r3, [r7, #12]
	}
 800bccc:	4618      	mov	r0, r3
 800bcce:	3718      	adds	r7, #24
 800bcd0:	46bd      	mov	sp, r7
 800bcd2:	bd80      	pop	{r7, pc}

0800bcd4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800bcd4:	b580      	push	{r7, lr}
 800bcd6:	b08e      	sub	sp, #56	@ 0x38
 800bcd8:	af00      	add	r7, sp, #0
 800bcda:	60f8      	str	r0, [r7, #12]
 800bcdc:	60b9      	str	r1, [r7, #8]
 800bcde:	607a      	str	r2, [r7, #4]
 800bce0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800bce2:	2300      	movs	r3, #0
 800bce4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800bcea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d10d      	bne.n	800bd0c <xQueueGenericSend+0x38>
	__asm volatile
 800bcf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcf4:	b672      	cpsid	i
 800bcf6:	f383 8811 	msr	BASEPRI, r3
 800bcfa:	f3bf 8f6f 	isb	sy
 800bcfe:	f3bf 8f4f 	dsb	sy
 800bd02:	b662      	cpsie	i
 800bd04:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800bd06:	bf00      	nop
 800bd08:	bf00      	nop
 800bd0a:	e7fd      	b.n	800bd08 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bd0c:	68bb      	ldr	r3, [r7, #8]
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d103      	bne.n	800bd1a <xQueueGenericSend+0x46>
 800bd12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d101      	bne.n	800bd1e <xQueueGenericSend+0x4a>
 800bd1a:	2301      	movs	r3, #1
 800bd1c:	e000      	b.n	800bd20 <xQueueGenericSend+0x4c>
 800bd1e:	2300      	movs	r3, #0
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d10d      	bne.n	800bd40 <xQueueGenericSend+0x6c>
	__asm volatile
 800bd24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd28:	b672      	cpsid	i
 800bd2a:	f383 8811 	msr	BASEPRI, r3
 800bd2e:	f3bf 8f6f 	isb	sy
 800bd32:	f3bf 8f4f 	dsb	sy
 800bd36:	b662      	cpsie	i
 800bd38:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bd3a:	bf00      	nop
 800bd3c:	bf00      	nop
 800bd3e:	e7fd      	b.n	800bd3c <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	2b02      	cmp	r3, #2
 800bd44:	d103      	bne.n	800bd4e <xQueueGenericSend+0x7a>
 800bd46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd4a:	2b01      	cmp	r3, #1
 800bd4c:	d101      	bne.n	800bd52 <xQueueGenericSend+0x7e>
 800bd4e:	2301      	movs	r3, #1
 800bd50:	e000      	b.n	800bd54 <xQueueGenericSend+0x80>
 800bd52:	2300      	movs	r3, #0
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d10d      	bne.n	800bd74 <xQueueGenericSend+0xa0>
	__asm volatile
 800bd58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd5c:	b672      	cpsid	i
 800bd5e:	f383 8811 	msr	BASEPRI, r3
 800bd62:	f3bf 8f6f 	isb	sy
 800bd66:	f3bf 8f4f 	dsb	sy
 800bd6a:	b662      	cpsie	i
 800bd6c:	623b      	str	r3, [r7, #32]
}
 800bd6e:	bf00      	nop
 800bd70:	bf00      	nop
 800bd72:	e7fd      	b.n	800bd70 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bd74:	f001 fc7c 	bl	800d670 <xTaskGetSchedulerState>
 800bd78:	4603      	mov	r3, r0
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d102      	bne.n	800bd84 <xQueueGenericSend+0xb0>
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d101      	bne.n	800bd88 <xQueueGenericSend+0xb4>
 800bd84:	2301      	movs	r3, #1
 800bd86:	e000      	b.n	800bd8a <xQueueGenericSend+0xb6>
 800bd88:	2300      	movs	r3, #0
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d10d      	bne.n	800bdaa <xQueueGenericSend+0xd6>
	__asm volatile
 800bd8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd92:	b672      	cpsid	i
 800bd94:	f383 8811 	msr	BASEPRI, r3
 800bd98:	f3bf 8f6f 	isb	sy
 800bd9c:	f3bf 8f4f 	dsb	sy
 800bda0:	b662      	cpsie	i
 800bda2:	61fb      	str	r3, [r7, #28]
}
 800bda4:	bf00      	nop
 800bda6:	bf00      	nop
 800bda8:	e7fd      	b.n	800bda6 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bdaa:	f001 ffb7 	bl	800dd1c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bdae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdb0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bdb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bdb6:	429a      	cmp	r2, r3
 800bdb8:	d302      	bcc.n	800bdc0 <xQueueGenericSend+0xec>
 800bdba:	683b      	ldr	r3, [r7, #0]
 800bdbc:	2b02      	cmp	r3, #2
 800bdbe:	d129      	bne.n	800be14 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bdc0:	683a      	ldr	r2, [r7, #0]
 800bdc2:	68b9      	ldr	r1, [r7, #8]
 800bdc4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bdc6:	f000 fcd3 	bl	800c770 <prvCopyDataToQueue>
 800bdca:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bdcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d010      	beq.n	800bdf6 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bdd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdd6:	3324      	adds	r3, #36	@ 0x24
 800bdd8:	4618      	mov	r0, r3
 800bdda:	f001 fa7b 	bl	800d2d4 <xTaskRemoveFromEventList>
 800bdde:	4603      	mov	r3, r0
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d013      	beq.n	800be0c <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800bde4:	4b3f      	ldr	r3, [pc, #252]	@ (800bee4 <xQueueGenericSend+0x210>)
 800bde6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bdea:	601a      	str	r2, [r3, #0]
 800bdec:	f3bf 8f4f 	dsb	sy
 800bdf0:	f3bf 8f6f 	isb	sy
 800bdf4:	e00a      	b.n	800be0c <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800bdf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d007      	beq.n	800be0c <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800bdfc:	4b39      	ldr	r3, [pc, #228]	@ (800bee4 <xQueueGenericSend+0x210>)
 800bdfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800be02:	601a      	str	r2, [r3, #0]
 800be04:	f3bf 8f4f 	dsb	sy
 800be08:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800be0c:	f001 ffbc 	bl	800dd88 <vPortExitCritical>
				return pdPASS;
 800be10:	2301      	movs	r3, #1
 800be12:	e063      	b.n	800bedc <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	2b00      	cmp	r3, #0
 800be18:	d103      	bne.n	800be22 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800be1a:	f001 ffb5 	bl	800dd88 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800be1e:	2300      	movs	r3, #0
 800be20:	e05c      	b.n	800bedc <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 800be22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be24:	2b00      	cmp	r3, #0
 800be26:	d106      	bne.n	800be36 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800be28:	f107 0314 	add.w	r3, r7, #20
 800be2c:	4618      	mov	r0, r3
 800be2e:	f001 fab7 	bl	800d3a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800be32:	2301      	movs	r3, #1
 800be34:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800be36:	f001 ffa7 	bl	800dd88 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800be3a:	f001 f831 	bl	800cea0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800be3e:	f001 ff6d 	bl	800dd1c <vPortEnterCritical>
 800be42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be44:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800be48:	b25b      	sxtb	r3, r3
 800be4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be4e:	d103      	bne.n	800be58 <xQueueGenericSend+0x184>
 800be50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be52:	2200      	movs	r2, #0
 800be54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800be58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be5a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800be5e:	b25b      	sxtb	r3, r3
 800be60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be64:	d103      	bne.n	800be6e <xQueueGenericSend+0x19a>
 800be66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be68:	2200      	movs	r2, #0
 800be6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800be6e:	f001 ff8b 	bl	800dd88 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800be72:	1d3a      	adds	r2, r7, #4
 800be74:	f107 0314 	add.w	r3, r7, #20
 800be78:	4611      	mov	r1, r2
 800be7a:	4618      	mov	r0, r3
 800be7c:	f001 faa6 	bl	800d3cc <xTaskCheckForTimeOut>
 800be80:	4603      	mov	r3, r0
 800be82:	2b00      	cmp	r3, #0
 800be84:	d124      	bne.n	800bed0 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800be86:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800be88:	f000 fd6a 	bl	800c960 <prvIsQueueFull>
 800be8c:	4603      	mov	r3, r0
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d018      	beq.n	800bec4 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800be92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be94:	3310      	adds	r3, #16
 800be96:	687a      	ldr	r2, [r7, #4]
 800be98:	4611      	mov	r1, r2
 800be9a:	4618      	mov	r0, r3
 800be9c:	f001 f9f2 	bl	800d284 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bea0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bea2:	f000 fcf5 	bl	800c890 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bea6:	f001 f809 	bl	800cebc <xTaskResumeAll>
 800beaa:	4603      	mov	r3, r0
 800beac:	2b00      	cmp	r3, #0
 800beae:	f47f af7c 	bne.w	800bdaa <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800beb2:	4b0c      	ldr	r3, [pc, #48]	@ (800bee4 <xQueueGenericSend+0x210>)
 800beb4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800beb8:	601a      	str	r2, [r3, #0]
 800beba:	f3bf 8f4f 	dsb	sy
 800bebe:	f3bf 8f6f 	isb	sy
 800bec2:	e772      	b.n	800bdaa <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bec4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bec6:	f000 fce3 	bl	800c890 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800beca:	f000 fff7 	bl	800cebc <xTaskResumeAll>
 800bece:	e76c      	b.n	800bdaa <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bed0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bed2:	f000 fcdd 	bl	800c890 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bed6:	f000 fff1 	bl	800cebc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800beda:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800bedc:	4618      	mov	r0, r3
 800bede:	3738      	adds	r7, #56	@ 0x38
 800bee0:	46bd      	mov	sp, r7
 800bee2:	bd80      	pop	{r7, pc}
 800bee4:	e000ed04 	.word	0xe000ed04

0800bee8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bee8:	b580      	push	{r7, lr}
 800beea:	b08e      	sub	sp, #56	@ 0x38
 800beec:	af00      	add	r7, sp, #0
 800beee:	60f8      	str	r0, [r7, #12]
 800bef0:	60b9      	str	r1, [r7, #8]
 800bef2:	607a      	str	r2, [r7, #4]
 800bef4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800befa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800befc:	2b00      	cmp	r3, #0
 800befe:	d10d      	bne.n	800bf1c <xQueueGenericSendFromISR+0x34>
	__asm volatile
 800bf00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf04:	b672      	cpsid	i
 800bf06:	f383 8811 	msr	BASEPRI, r3
 800bf0a:	f3bf 8f6f 	isb	sy
 800bf0e:	f3bf 8f4f 	dsb	sy
 800bf12:	b662      	cpsie	i
 800bf14:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bf16:	bf00      	nop
 800bf18:	bf00      	nop
 800bf1a:	e7fd      	b.n	800bf18 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bf1c:	68bb      	ldr	r3, [r7, #8]
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d103      	bne.n	800bf2a <xQueueGenericSendFromISR+0x42>
 800bf22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d101      	bne.n	800bf2e <xQueueGenericSendFromISR+0x46>
 800bf2a:	2301      	movs	r3, #1
 800bf2c:	e000      	b.n	800bf30 <xQueueGenericSendFromISR+0x48>
 800bf2e:	2300      	movs	r3, #0
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d10d      	bne.n	800bf50 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 800bf34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf38:	b672      	cpsid	i
 800bf3a:	f383 8811 	msr	BASEPRI, r3
 800bf3e:	f3bf 8f6f 	isb	sy
 800bf42:	f3bf 8f4f 	dsb	sy
 800bf46:	b662      	cpsie	i
 800bf48:	623b      	str	r3, [r7, #32]
}
 800bf4a:	bf00      	nop
 800bf4c:	bf00      	nop
 800bf4e:	e7fd      	b.n	800bf4c <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bf50:	683b      	ldr	r3, [r7, #0]
 800bf52:	2b02      	cmp	r3, #2
 800bf54:	d103      	bne.n	800bf5e <xQueueGenericSendFromISR+0x76>
 800bf56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf5a:	2b01      	cmp	r3, #1
 800bf5c:	d101      	bne.n	800bf62 <xQueueGenericSendFromISR+0x7a>
 800bf5e:	2301      	movs	r3, #1
 800bf60:	e000      	b.n	800bf64 <xQueueGenericSendFromISR+0x7c>
 800bf62:	2300      	movs	r3, #0
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d10d      	bne.n	800bf84 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 800bf68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf6c:	b672      	cpsid	i
 800bf6e:	f383 8811 	msr	BASEPRI, r3
 800bf72:	f3bf 8f6f 	isb	sy
 800bf76:	f3bf 8f4f 	dsb	sy
 800bf7a:	b662      	cpsie	i
 800bf7c:	61fb      	str	r3, [r7, #28]
}
 800bf7e:	bf00      	nop
 800bf80:	bf00      	nop
 800bf82:	e7fd      	b.n	800bf80 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bf84:	f001 ffb2 	bl	800deec <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bf88:	f3ef 8211 	mrs	r2, BASEPRI
 800bf8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf90:	b672      	cpsid	i
 800bf92:	f383 8811 	msr	BASEPRI, r3
 800bf96:	f3bf 8f6f 	isb	sy
 800bf9a:	f3bf 8f4f 	dsb	sy
 800bf9e:	b662      	cpsie	i
 800bfa0:	61ba      	str	r2, [r7, #24]
 800bfa2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800bfa4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bfa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bfa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfaa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bfac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bfb0:	429a      	cmp	r2, r3
 800bfb2:	d302      	bcc.n	800bfba <xQueueGenericSendFromISR+0xd2>
 800bfb4:	683b      	ldr	r3, [r7, #0]
 800bfb6:	2b02      	cmp	r3, #2
 800bfb8:	d12c      	bne.n	800c014 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bfba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfbc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bfc0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bfc4:	683a      	ldr	r2, [r7, #0]
 800bfc6:	68b9      	ldr	r1, [r7, #8]
 800bfc8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bfca:	f000 fbd1 	bl	800c770 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bfce:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800bfd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfd6:	d112      	bne.n	800bffe <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bfd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d016      	beq.n	800c00e <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bfe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfe2:	3324      	adds	r3, #36	@ 0x24
 800bfe4:	4618      	mov	r0, r3
 800bfe6:	f001 f975 	bl	800d2d4 <xTaskRemoveFromEventList>
 800bfea:	4603      	mov	r3, r0
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d00e      	beq.n	800c00e <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d00b      	beq.n	800c00e <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	2201      	movs	r2, #1
 800bffa:	601a      	str	r2, [r3, #0]
 800bffc:	e007      	b.n	800c00e <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bffe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c002:	3301      	adds	r3, #1
 800c004:	b2db      	uxtb	r3, r3
 800c006:	b25a      	sxtb	r2, r3
 800c008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c00a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800c00e:	2301      	movs	r3, #1
 800c010:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800c012:	e001      	b.n	800c018 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c014:	2300      	movs	r3, #0
 800c016:	637b      	str	r3, [r7, #52]	@ 0x34
 800c018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c01a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c01c:	693b      	ldr	r3, [r7, #16]
 800c01e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c022:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c024:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800c026:	4618      	mov	r0, r3
 800c028:	3738      	adds	r7, #56	@ 0x38
 800c02a:	46bd      	mov	sp, r7
 800c02c:	bd80      	pop	{r7, pc}

0800c02e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c02e:	b580      	push	{r7, lr}
 800c030:	b08e      	sub	sp, #56	@ 0x38
 800c032:	af00      	add	r7, sp, #0
 800c034:	6078      	str	r0, [r7, #4]
 800c036:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800c03c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d10d      	bne.n	800c05e <xQueueGiveFromISR+0x30>
	__asm volatile
 800c042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c046:	b672      	cpsid	i
 800c048:	f383 8811 	msr	BASEPRI, r3
 800c04c:	f3bf 8f6f 	isb	sy
 800c050:	f3bf 8f4f 	dsb	sy
 800c054:	b662      	cpsie	i
 800c056:	623b      	str	r3, [r7, #32]
}
 800c058:	bf00      	nop
 800c05a:	bf00      	nop
 800c05c:	e7fd      	b.n	800c05a <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c05e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c062:	2b00      	cmp	r3, #0
 800c064:	d00d      	beq.n	800c082 <xQueueGiveFromISR+0x54>
	__asm volatile
 800c066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c06a:	b672      	cpsid	i
 800c06c:	f383 8811 	msr	BASEPRI, r3
 800c070:	f3bf 8f6f 	isb	sy
 800c074:	f3bf 8f4f 	dsb	sy
 800c078:	b662      	cpsie	i
 800c07a:	61fb      	str	r3, [r7, #28]
}
 800c07c:	bf00      	nop
 800c07e:	bf00      	nop
 800c080:	e7fd      	b.n	800c07e <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800c082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	2b00      	cmp	r3, #0
 800c088:	d103      	bne.n	800c092 <xQueueGiveFromISR+0x64>
 800c08a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c08c:	689b      	ldr	r3, [r3, #8]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d101      	bne.n	800c096 <xQueueGiveFromISR+0x68>
 800c092:	2301      	movs	r3, #1
 800c094:	e000      	b.n	800c098 <xQueueGiveFromISR+0x6a>
 800c096:	2300      	movs	r3, #0
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d10d      	bne.n	800c0b8 <xQueueGiveFromISR+0x8a>
	__asm volatile
 800c09c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0a0:	b672      	cpsid	i
 800c0a2:	f383 8811 	msr	BASEPRI, r3
 800c0a6:	f3bf 8f6f 	isb	sy
 800c0aa:	f3bf 8f4f 	dsb	sy
 800c0ae:	b662      	cpsie	i
 800c0b0:	61bb      	str	r3, [r7, #24]
}
 800c0b2:	bf00      	nop
 800c0b4:	bf00      	nop
 800c0b6:	e7fd      	b.n	800c0b4 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c0b8:	f001 ff18 	bl	800deec <vPortValidateInterruptPriority>
	__asm volatile
 800c0bc:	f3ef 8211 	mrs	r2, BASEPRI
 800c0c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0c4:	b672      	cpsid	i
 800c0c6:	f383 8811 	msr	BASEPRI, r3
 800c0ca:	f3bf 8f6f 	isb	sy
 800c0ce:	f3bf 8f4f 	dsb	sy
 800c0d2:	b662      	cpsie	i
 800c0d4:	617a      	str	r2, [r7, #20]
 800c0d6:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800c0d8:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c0da:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c0dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c0e0:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800c0e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c0e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c0e8:	429a      	cmp	r2, r3
 800c0ea:	d22b      	bcs.n	800c144 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c0ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c0f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c0f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0f8:	1c5a      	adds	r2, r3, #1
 800c0fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0fc:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c0fe:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c102:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c106:	d112      	bne.n	800c12e <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c10a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d016      	beq.n	800c13e <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c112:	3324      	adds	r3, #36	@ 0x24
 800c114:	4618      	mov	r0, r3
 800c116:	f001 f8dd 	bl	800d2d4 <xTaskRemoveFromEventList>
 800c11a:	4603      	mov	r3, r0
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d00e      	beq.n	800c13e <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c120:	683b      	ldr	r3, [r7, #0]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d00b      	beq.n	800c13e <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c126:	683b      	ldr	r3, [r7, #0]
 800c128:	2201      	movs	r2, #1
 800c12a:	601a      	str	r2, [r3, #0]
 800c12c:	e007      	b.n	800c13e <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c12e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c132:	3301      	adds	r3, #1
 800c134:	b2db      	uxtb	r3, r3
 800c136:	b25a      	sxtb	r2, r3
 800c138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c13a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800c13e:	2301      	movs	r3, #1
 800c140:	637b      	str	r3, [r7, #52]	@ 0x34
 800c142:	e001      	b.n	800c148 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c144:	2300      	movs	r3, #0
 800c146:	637b      	str	r3, [r7, #52]	@ 0x34
 800c148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c14a:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	f383 8811 	msr	BASEPRI, r3
}
 800c152:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c154:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800c156:	4618      	mov	r0, r3
 800c158:	3738      	adds	r7, #56	@ 0x38
 800c15a:	46bd      	mov	sp, r7
 800c15c:	bd80      	pop	{r7, pc}
	...

0800c160 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c160:	b580      	push	{r7, lr}
 800c162:	b08c      	sub	sp, #48	@ 0x30
 800c164:	af00      	add	r7, sp, #0
 800c166:	60f8      	str	r0, [r7, #12]
 800c168:	60b9      	str	r1, [r7, #8]
 800c16a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c16c:	2300      	movs	r3, #0
 800c16e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c176:	2b00      	cmp	r3, #0
 800c178:	d10d      	bne.n	800c196 <xQueueReceive+0x36>
	__asm volatile
 800c17a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c17e:	b672      	cpsid	i
 800c180:	f383 8811 	msr	BASEPRI, r3
 800c184:	f3bf 8f6f 	isb	sy
 800c188:	f3bf 8f4f 	dsb	sy
 800c18c:	b662      	cpsie	i
 800c18e:	623b      	str	r3, [r7, #32]
}
 800c190:	bf00      	nop
 800c192:	bf00      	nop
 800c194:	e7fd      	b.n	800c192 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c196:	68bb      	ldr	r3, [r7, #8]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d103      	bne.n	800c1a4 <xQueueReceive+0x44>
 800c19c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c19e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d101      	bne.n	800c1a8 <xQueueReceive+0x48>
 800c1a4:	2301      	movs	r3, #1
 800c1a6:	e000      	b.n	800c1aa <xQueueReceive+0x4a>
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d10d      	bne.n	800c1ca <xQueueReceive+0x6a>
	__asm volatile
 800c1ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1b2:	b672      	cpsid	i
 800c1b4:	f383 8811 	msr	BASEPRI, r3
 800c1b8:	f3bf 8f6f 	isb	sy
 800c1bc:	f3bf 8f4f 	dsb	sy
 800c1c0:	b662      	cpsie	i
 800c1c2:	61fb      	str	r3, [r7, #28]
}
 800c1c4:	bf00      	nop
 800c1c6:	bf00      	nop
 800c1c8:	e7fd      	b.n	800c1c6 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c1ca:	f001 fa51 	bl	800d670 <xTaskGetSchedulerState>
 800c1ce:	4603      	mov	r3, r0
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d102      	bne.n	800c1da <xQueueReceive+0x7a>
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d101      	bne.n	800c1de <xQueueReceive+0x7e>
 800c1da:	2301      	movs	r3, #1
 800c1dc:	e000      	b.n	800c1e0 <xQueueReceive+0x80>
 800c1de:	2300      	movs	r3, #0
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d10d      	bne.n	800c200 <xQueueReceive+0xa0>
	__asm volatile
 800c1e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1e8:	b672      	cpsid	i
 800c1ea:	f383 8811 	msr	BASEPRI, r3
 800c1ee:	f3bf 8f6f 	isb	sy
 800c1f2:	f3bf 8f4f 	dsb	sy
 800c1f6:	b662      	cpsie	i
 800c1f8:	61bb      	str	r3, [r7, #24]
}
 800c1fa:	bf00      	nop
 800c1fc:	bf00      	nop
 800c1fe:	e7fd      	b.n	800c1fc <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c200:	f001 fd8c 	bl	800dd1c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c208:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c20a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d01f      	beq.n	800c250 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c210:	68b9      	ldr	r1, [r7, #8]
 800c212:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c214:	f000 fb16 	bl	800c844 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c21a:	1e5a      	subs	r2, r3, #1
 800c21c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c21e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c222:	691b      	ldr	r3, [r3, #16]
 800c224:	2b00      	cmp	r3, #0
 800c226:	d00f      	beq.n	800c248 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c22a:	3310      	adds	r3, #16
 800c22c:	4618      	mov	r0, r3
 800c22e:	f001 f851 	bl	800d2d4 <xTaskRemoveFromEventList>
 800c232:	4603      	mov	r3, r0
 800c234:	2b00      	cmp	r3, #0
 800c236:	d007      	beq.n	800c248 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c238:	4b3c      	ldr	r3, [pc, #240]	@ (800c32c <xQueueReceive+0x1cc>)
 800c23a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c23e:	601a      	str	r2, [r3, #0]
 800c240:	f3bf 8f4f 	dsb	sy
 800c244:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c248:	f001 fd9e 	bl	800dd88 <vPortExitCritical>
				return pdPASS;
 800c24c:	2301      	movs	r3, #1
 800c24e:	e069      	b.n	800c324 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	2b00      	cmp	r3, #0
 800c254:	d103      	bne.n	800c25e <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c256:	f001 fd97 	bl	800dd88 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c25a:	2300      	movs	r3, #0
 800c25c:	e062      	b.n	800c324 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c25e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c260:	2b00      	cmp	r3, #0
 800c262:	d106      	bne.n	800c272 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c264:	f107 0310 	add.w	r3, r7, #16
 800c268:	4618      	mov	r0, r3
 800c26a:	f001 f899 	bl	800d3a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c26e:	2301      	movs	r3, #1
 800c270:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c272:	f001 fd89 	bl	800dd88 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c276:	f000 fe13 	bl	800cea0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c27a:	f001 fd4f 	bl	800dd1c <vPortEnterCritical>
 800c27e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c280:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c284:	b25b      	sxtb	r3, r3
 800c286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c28a:	d103      	bne.n	800c294 <xQueueReceive+0x134>
 800c28c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c28e:	2200      	movs	r2, #0
 800c290:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c296:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c29a:	b25b      	sxtb	r3, r3
 800c29c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2a0:	d103      	bne.n	800c2aa <xQueueReceive+0x14a>
 800c2a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c2aa:	f001 fd6d 	bl	800dd88 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c2ae:	1d3a      	adds	r2, r7, #4
 800c2b0:	f107 0310 	add.w	r3, r7, #16
 800c2b4:	4611      	mov	r1, r2
 800c2b6:	4618      	mov	r0, r3
 800c2b8:	f001 f888 	bl	800d3cc <xTaskCheckForTimeOut>
 800c2bc:	4603      	mov	r3, r0
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d123      	bne.n	800c30a <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c2c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c2c4:	f000 fb36 	bl	800c934 <prvIsQueueEmpty>
 800c2c8:	4603      	mov	r3, r0
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d017      	beq.n	800c2fe <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c2ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2d0:	3324      	adds	r3, #36	@ 0x24
 800c2d2:	687a      	ldr	r2, [r7, #4]
 800c2d4:	4611      	mov	r1, r2
 800c2d6:	4618      	mov	r0, r3
 800c2d8:	f000 ffd4 	bl	800d284 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c2dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c2de:	f000 fad7 	bl	800c890 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c2e2:	f000 fdeb 	bl	800cebc <xTaskResumeAll>
 800c2e6:	4603      	mov	r3, r0
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d189      	bne.n	800c200 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 800c2ec:	4b0f      	ldr	r3, [pc, #60]	@ (800c32c <xQueueReceive+0x1cc>)
 800c2ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c2f2:	601a      	str	r2, [r3, #0]
 800c2f4:	f3bf 8f4f 	dsb	sy
 800c2f8:	f3bf 8f6f 	isb	sy
 800c2fc:	e780      	b.n	800c200 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c2fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c300:	f000 fac6 	bl	800c890 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c304:	f000 fdda 	bl	800cebc <xTaskResumeAll>
 800c308:	e77a      	b.n	800c200 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c30a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c30c:	f000 fac0 	bl	800c890 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c310:	f000 fdd4 	bl	800cebc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c314:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c316:	f000 fb0d 	bl	800c934 <prvIsQueueEmpty>
 800c31a:	4603      	mov	r3, r0
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	f43f af6f 	beq.w	800c200 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c322:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c324:	4618      	mov	r0, r3
 800c326:	3730      	adds	r7, #48	@ 0x30
 800c328:	46bd      	mov	sp, r7
 800c32a:	bd80      	pop	{r7, pc}
 800c32c:	e000ed04 	.word	0xe000ed04

0800c330 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c330:	b580      	push	{r7, lr}
 800c332:	b08e      	sub	sp, #56	@ 0x38
 800c334:	af00      	add	r7, sp, #0
 800c336:	6078      	str	r0, [r7, #4]
 800c338:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c33a:	2300      	movs	r3, #0
 800c33c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c342:	2300      	movs	r3, #0
 800c344:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d10d      	bne.n	800c368 <xQueueSemaphoreTake+0x38>
	__asm volatile
 800c34c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c350:	b672      	cpsid	i
 800c352:	f383 8811 	msr	BASEPRI, r3
 800c356:	f3bf 8f6f 	isb	sy
 800c35a:	f3bf 8f4f 	dsb	sy
 800c35e:	b662      	cpsie	i
 800c360:	623b      	str	r3, [r7, #32]
}
 800c362:	bf00      	nop
 800c364:	bf00      	nop
 800c366:	e7fd      	b.n	800c364 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c36a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d00d      	beq.n	800c38c <xQueueSemaphoreTake+0x5c>
	__asm volatile
 800c370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c374:	b672      	cpsid	i
 800c376:	f383 8811 	msr	BASEPRI, r3
 800c37a:	f3bf 8f6f 	isb	sy
 800c37e:	f3bf 8f4f 	dsb	sy
 800c382:	b662      	cpsie	i
 800c384:	61fb      	str	r3, [r7, #28]
}
 800c386:	bf00      	nop
 800c388:	bf00      	nop
 800c38a:	e7fd      	b.n	800c388 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c38c:	f001 f970 	bl	800d670 <xTaskGetSchedulerState>
 800c390:	4603      	mov	r3, r0
 800c392:	2b00      	cmp	r3, #0
 800c394:	d102      	bne.n	800c39c <xQueueSemaphoreTake+0x6c>
 800c396:	683b      	ldr	r3, [r7, #0]
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d101      	bne.n	800c3a0 <xQueueSemaphoreTake+0x70>
 800c39c:	2301      	movs	r3, #1
 800c39e:	e000      	b.n	800c3a2 <xQueueSemaphoreTake+0x72>
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d10d      	bne.n	800c3c2 <xQueueSemaphoreTake+0x92>
	__asm volatile
 800c3a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3aa:	b672      	cpsid	i
 800c3ac:	f383 8811 	msr	BASEPRI, r3
 800c3b0:	f3bf 8f6f 	isb	sy
 800c3b4:	f3bf 8f4f 	dsb	sy
 800c3b8:	b662      	cpsie	i
 800c3ba:	61bb      	str	r3, [r7, #24]
}
 800c3bc:	bf00      	nop
 800c3be:	bf00      	nop
 800c3c0:	e7fd      	b.n	800c3be <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c3c2:	f001 fcab 	bl	800dd1c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c3c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3ca:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c3cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d024      	beq.n	800c41c <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c3d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3d4:	1e5a      	subs	r2, r3, #1
 800c3d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3d8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c3da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d104      	bne.n	800c3ec <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800c3e2:	f001 fb0f 	bl	800da04 <pvTaskIncrementMutexHeldCount>
 800c3e6:	4602      	mov	r2, r0
 800c3e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3ea:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c3ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3ee:	691b      	ldr	r3, [r3, #16]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d00f      	beq.n	800c414 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c3f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3f6:	3310      	adds	r3, #16
 800c3f8:	4618      	mov	r0, r3
 800c3fa:	f000 ff6b 	bl	800d2d4 <xTaskRemoveFromEventList>
 800c3fe:	4603      	mov	r3, r0
 800c400:	2b00      	cmp	r3, #0
 800c402:	d007      	beq.n	800c414 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c404:	4b55      	ldr	r3, [pc, #340]	@ (800c55c <xQueueSemaphoreTake+0x22c>)
 800c406:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c40a:	601a      	str	r2, [r3, #0]
 800c40c:	f3bf 8f4f 	dsb	sy
 800c410:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c414:	f001 fcb8 	bl	800dd88 <vPortExitCritical>
				return pdPASS;
 800c418:	2301      	movs	r3, #1
 800c41a:	e09a      	b.n	800c552 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c41c:	683b      	ldr	r3, [r7, #0]
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d114      	bne.n	800c44c <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c424:	2b00      	cmp	r3, #0
 800c426:	d00d      	beq.n	800c444 <xQueueSemaphoreTake+0x114>
	__asm volatile
 800c428:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c42c:	b672      	cpsid	i
 800c42e:	f383 8811 	msr	BASEPRI, r3
 800c432:	f3bf 8f6f 	isb	sy
 800c436:	f3bf 8f4f 	dsb	sy
 800c43a:	b662      	cpsie	i
 800c43c:	617b      	str	r3, [r7, #20]
}
 800c43e:	bf00      	nop
 800c440:	bf00      	nop
 800c442:	e7fd      	b.n	800c440 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c444:	f001 fca0 	bl	800dd88 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c448:	2300      	movs	r3, #0
 800c44a:	e082      	b.n	800c552 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c44c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d106      	bne.n	800c460 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c452:	f107 030c 	add.w	r3, r7, #12
 800c456:	4618      	mov	r0, r3
 800c458:	f000 ffa2 	bl	800d3a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c45c:	2301      	movs	r3, #1
 800c45e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c460:	f001 fc92 	bl	800dd88 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c464:	f000 fd1c 	bl	800cea0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c468:	f001 fc58 	bl	800dd1c <vPortEnterCritical>
 800c46c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c46e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c472:	b25b      	sxtb	r3, r3
 800c474:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c478:	d103      	bne.n	800c482 <xQueueSemaphoreTake+0x152>
 800c47a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c47c:	2200      	movs	r2, #0
 800c47e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c484:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c488:	b25b      	sxtb	r3, r3
 800c48a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c48e:	d103      	bne.n	800c498 <xQueueSemaphoreTake+0x168>
 800c490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c492:	2200      	movs	r2, #0
 800c494:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c498:	f001 fc76 	bl	800dd88 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c49c:	463a      	mov	r2, r7
 800c49e:	f107 030c 	add.w	r3, r7, #12
 800c4a2:	4611      	mov	r1, r2
 800c4a4:	4618      	mov	r0, r3
 800c4a6:	f000 ff91 	bl	800d3cc <xTaskCheckForTimeOut>
 800c4aa:	4603      	mov	r3, r0
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d132      	bne.n	800c516 <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c4b0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c4b2:	f000 fa3f 	bl	800c934 <prvIsQueueEmpty>
 800c4b6:	4603      	mov	r3, r0
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d026      	beq.n	800c50a <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c4bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d109      	bne.n	800c4d8 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 800c4c4:	f001 fc2a 	bl	800dd1c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c4c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4ca:	689b      	ldr	r3, [r3, #8]
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	f001 f8ed 	bl	800d6ac <xTaskPriorityInherit>
 800c4d2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800c4d4:	f001 fc58 	bl	800dd88 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c4d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4da:	3324      	adds	r3, #36	@ 0x24
 800c4dc:	683a      	ldr	r2, [r7, #0]
 800c4de:	4611      	mov	r1, r2
 800c4e0:	4618      	mov	r0, r3
 800c4e2:	f000 fecf 	bl	800d284 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c4e6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c4e8:	f000 f9d2 	bl	800c890 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c4ec:	f000 fce6 	bl	800cebc <xTaskResumeAll>
 800c4f0:	4603      	mov	r3, r0
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	f47f af65 	bne.w	800c3c2 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 800c4f8:	4b18      	ldr	r3, [pc, #96]	@ (800c55c <xQueueSemaphoreTake+0x22c>)
 800c4fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c4fe:	601a      	str	r2, [r3, #0]
 800c500:	f3bf 8f4f 	dsb	sy
 800c504:	f3bf 8f6f 	isb	sy
 800c508:	e75b      	b.n	800c3c2 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c50a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c50c:	f000 f9c0 	bl	800c890 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c510:	f000 fcd4 	bl	800cebc <xTaskResumeAll>
 800c514:	e755      	b.n	800c3c2 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c516:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c518:	f000 f9ba 	bl	800c890 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c51c:	f000 fcce 	bl	800cebc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c520:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c522:	f000 fa07 	bl	800c934 <prvIsQueueEmpty>
 800c526:	4603      	mov	r3, r0
 800c528:	2b00      	cmp	r3, #0
 800c52a:	f43f af4a 	beq.w	800c3c2 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c52e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c530:	2b00      	cmp	r3, #0
 800c532:	d00d      	beq.n	800c550 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 800c534:	f001 fbf2 	bl	800dd1c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c538:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c53a:	f000 f901 	bl	800c740 <prvGetDisinheritPriorityAfterTimeout>
 800c53e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c542:	689b      	ldr	r3, [r3, #8]
 800c544:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c546:	4618      	mov	r0, r3
 800c548:	f001 f9bc 	bl	800d8c4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c54c:	f001 fc1c 	bl	800dd88 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c550:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c552:	4618      	mov	r0, r3
 800c554:	3738      	adds	r7, #56	@ 0x38
 800c556:	46bd      	mov	sp, r7
 800c558:	bd80      	pop	{r7, pc}
 800c55a:	bf00      	nop
 800c55c:	e000ed04 	.word	0xe000ed04

0800c560 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c560:	b580      	push	{r7, lr}
 800c562:	b08e      	sub	sp, #56	@ 0x38
 800c564:	af00      	add	r7, sp, #0
 800c566:	60f8      	str	r0, [r7, #12]
 800c568:	60b9      	str	r1, [r7, #8]
 800c56a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c572:	2b00      	cmp	r3, #0
 800c574:	d10d      	bne.n	800c592 <xQueueReceiveFromISR+0x32>
	__asm volatile
 800c576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c57a:	b672      	cpsid	i
 800c57c:	f383 8811 	msr	BASEPRI, r3
 800c580:	f3bf 8f6f 	isb	sy
 800c584:	f3bf 8f4f 	dsb	sy
 800c588:	b662      	cpsie	i
 800c58a:	623b      	str	r3, [r7, #32]
}
 800c58c:	bf00      	nop
 800c58e:	bf00      	nop
 800c590:	e7fd      	b.n	800c58e <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c592:	68bb      	ldr	r3, [r7, #8]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d103      	bne.n	800c5a0 <xQueueReceiveFromISR+0x40>
 800c598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c59a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d101      	bne.n	800c5a4 <xQueueReceiveFromISR+0x44>
 800c5a0:	2301      	movs	r3, #1
 800c5a2:	e000      	b.n	800c5a6 <xQueueReceiveFromISR+0x46>
 800c5a4:	2300      	movs	r3, #0
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d10d      	bne.n	800c5c6 <xQueueReceiveFromISR+0x66>
	__asm volatile
 800c5aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5ae:	b672      	cpsid	i
 800c5b0:	f383 8811 	msr	BASEPRI, r3
 800c5b4:	f3bf 8f6f 	isb	sy
 800c5b8:	f3bf 8f4f 	dsb	sy
 800c5bc:	b662      	cpsie	i
 800c5be:	61fb      	str	r3, [r7, #28]
}
 800c5c0:	bf00      	nop
 800c5c2:	bf00      	nop
 800c5c4:	e7fd      	b.n	800c5c2 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c5c6:	f001 fc91 	bl	800deec <vPortValidateInterruptPriority>
	__asm volatile
 800c5ca:	f3ef 8211 	mrs	r2, BASEPRI
 800c5ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5d2:	b672      	cpsid	i
 800c5d4:	f383 8811 	msr	BASEPRI, r3
 800c5d8:	f3bf 8f6f 	isb	sy
 800c5dc:	f3bf 8f4f 	dsb	sy
 800c5e0:	b662      	cpsie	i
 800c5e2:	61ba      	str	r2, [r7, #24]
 800c5e4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800c5e6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c5e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c5ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5ee:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c5f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d02f      	beq.n	800c656 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800c5f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c5fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c600:	68b9      	ldr	r1, [r7, #8]
 800c602:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c604:	f000 f91e 	bl	800c844 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c60a:	1e5a      	subs	r2, r3, #1
 800c60c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c60e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800c610:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c614:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c618:	d112      	bne.n	800c640 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c61a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c61c:	691b      	ldr	r3, [r3, #16]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d016      	beq.n	800c650 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c624:	3310      	adds	r3, #16
 800c626:	4618      	mov	r0, r3
 800c628:	f000 fe54 	bl	800d2d4 <xTaskRemoveFromEventList>
 800c62c:	4603      	mov	r3, r0
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d00e      	beq.n	800c650 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	2b00      	cmp	r3, #0
 800c636:	d00b      	beq.n	800c650 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	2201      	movs	r2, #1
 800c63c:	601a      	str	r2, [r3, #0]
 800c63e:	e007      	b.n	800c650 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800c640:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c644:	3301      	adds	r3, #1
 800c646:	b2db      	uxtb	r3, r3
 800c648:	b25a      	sxtb	r2, r3
 800c64a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c64c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800c650:	2301      	movs	r3, #1
 800c652:	637b      	str	r3, [r7, #52]	@ 0x34
 800c654:	e001      	b.n	800c65a <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 800c656:	2300      	movs	r3, #0
 800c658:	637b      	str	r3, [r7, #52]	@ 0x34
 800c65a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c65c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800c65e:	693b      	ldr	r3, [r7, #16]
 800c660:	f383 8811 	msr	BASEPRI, r3
}
 800c664:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800c668:	4618      	mov	r0, r3
 800c66a:	3738      	adds	r7, #56	@ 0x38
 800c66c:	46bd      	mov	sp, r7
 800c66e:	bd80      	pop	{r7, pc}

0800c670 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800c670:	b580      	push	{r7, lr}
 800c672:	b084      	sub	sp, #16
 800c674:	af00      	add	r7, sp, #0
 800c676:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d10d      	bne.n	800c69a <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 800c67e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c682:	b672      	cpsid	i
 800c684:	f383 8811 	msr	BASEPRI, r3
 800c688:	f3bf 8f6f 	isb	sy
 800c68c:	f3bf 8f4f 	dsb	sy
 800c690:	b662      	cpsie	i
 800c692:	60bb      	str	r3, [r7, #8]
}
 800c694:	bf00      	nop
 800c696:	bf00      	nop
 800c698:	e7fd      	b.n	800c696 <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 800c69a:	f001 fb3f 	bl	800dd1c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6a2:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800c6a4:	f001 fb70 	bl	800dd88 <vPortExitCritical>

	return uxReturn;
 800c6a8:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800c6aa:	4618      	mov	r0, r3
 800c6ac:	3710      	adds	r7, #16
 800c6ae:	46bd      	mov	sp, r7
 800c6b0:	bd80      	pop	{r7, pc}

0800c6b2 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800c6b2:	b480      	push	{r7}
 800c6b4:	b087      	sub	sp, #28
 800c6b6:	af00      	add	r7, sp, #0
 800c6b8:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800c6be:	697b      	ldr	r3, [r7, #20]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d10d      	bne.n	800c6e0 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 800c6c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6c8:	b672      	cpsid	i
 800c6ca:	f383 8811 	msr	BASEPRI, r3
 800c6ce:	f3bf 8f6f 	isb	sy
 800c6d2:	f3bf 8f4f 	dsb	sy
 800c6d6:	b662      	cpsie	i
 800c6d8:	60fb      	str	r3, [r7, #12]
}
 800c6da:	bf00      	nop
 800c6dc:	bf00      	nop
 800c6de:	e7fd      	b.n	800c6dc <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 800c6e0:	697b      	ldr	r3, [r7, #20]
 800c6e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6e4:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800c6e6:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800c6e8:	4618      	mov	r0, r3
 800c6ea:	371c      	adds	r7, #28
 800c6ec:	46bd      	mov	sp, r7
 800c6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f2:	4770      	bx	lr

0800c6f4 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800c6f4:	b580      	push	{r7, lr}
 800c6f6:	b084      	sub	sp, #16
 800c6f8:	af00      	add	r7, sp, #0
 800c6fa:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	2b00      	cmp	r3, #0
 800c704:	d10d      	bne.n	800c722 <vQueueDelete+0x2e>
	__asm volatile
 800c706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c70a:	b672      	cpsid	i
 800c70c:	f383 8811 	msr	BASEPRI, r3
 800c710:	f3bf 8f6f 	isb	sy
 800c714:	f3bf 8f4f 	dsb	sy
 800c718:	b662      	cpsie	i
 800c71a:	60bb      	str	r3, [r7, #8]
}
 800c71c:	bf00      	nop
 800c71e:	bf00      	nop
 800c720:	e7fd      	b.n	800c71e <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800c722:	68f8      	ldr	r0, [r7, #12]
 800c724:	f000 f934 	bl	800c990 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d102      	bne.n	800c738 <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 800c732:	68f8      	ldr	r0, [r7, #12]
 800c734:	f001 fcee 	bl	800e114 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800c738:	bf00      	nop
 800c73a:	3710      	adds	r7, #16
 800c73c:	46bd      	mov	sp, r7
 800c73e:	bd80      	pop	{r7, pc}

0800c740 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c740:	b480      	push	{r7}
 800c742:	b085      	sub	sp, #20
 800c744:	af00      	add	r7, sp, #0
 800c746:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d006      	beq.n	800c75e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	f1c3 0307 	rsb	r3, r3, #7
 800c75a:	60fb      	str	r3, [r7, #12]
 800c75c:	e001      	b.n	800c762 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c75e:	2300      	movs	r3, #0
 800c760:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c762:	68fb      	ldr	r3, [r7, #12]
	}
 800c764:	4618      	mov	r0, r3
 800c766:	3714      	adds	r7, #20
 800c768:	46bd      	mov	sp, r7
 800c76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c76e:	4770      	bx	lr

0800c770 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c770:	b580      	push	{r7, lr}
 800c772:	b086      	sub	sp, #24
 800c774:	af00      	add	r7, sp, #0
 800c776:	60f8      	str	r0, [r7, #12]
 800c778:	60b9      	str	r1, [r7, #8]
 800c77a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c77c:	2300      	movs	r3, #0
 800c77e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c784:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d10d      	bne.n	800c7aa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	2b00      	cmp	r3, #0
 800c794:	d14d      	bne.n	800c832 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	689b      	ldr	r3, [r3, #8]
 800c79a:	4618      	mov	r0, r3
 800c79c:	f001 f806 	bl	800d7ac <xTaskPriorityDisinherit>
 800c7a0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	2200      	movs	r2, #0
 800c7a6:	609a      	str	r2, [r3, #8]
 800c7a8:	e043      	b.n	800c832 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d119      	bne.n	800c7e4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	6858      	ldr	r0, [r3, #4]
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c7b8:	461a      	mov	r2, r3
 800c7ba:	68b9      	ldr	r1, [r7, #8]
 800c7bc:	f011 f929 	bl	801da12 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	685a      	ldr	r2, [r3, #4]
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c7c8:	441a      	add	r2, r3
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	685a      	ldr	r2, [r3, #4]
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	689b      	ldr	r3, [r3, #8]
 800c7d6:	429a      	cmp	r2, r3
 800c7d8:	d32b      	bcc.n	800c832 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	681a      	ldr	r2, [r3, #0]
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	605a      	str	r2, [r3, #4]
 800c7e2:	e026      	b.n	800c832 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	68d8      	ldr	r0, [r3, #12]
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c7ec:	461a      	mov	r2, r3
 800c7ee:	68b9      	ldr	r1, [r7, #8]
 800c7f0:	f011 f90f 	bl	801da12 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	68da      	ldr	r2, [r3, #12]
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c7fc:	425b      	negs	r3, r3
 800c7fe:	441a      	add	r2, r3
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	68da      	ldr	r2, [r3, #12]
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	429a      	cmp	r2, r3
 800c80e:	d207      	bcs.n	800c820 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	689a      	ldr	r2, [r3, #8]
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c818:	425b      	negs	r3, r3
 800c81a:	441a      	add	r2, r3
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	2b02      	cmp	r3, #2
 800c824:	d105      	bne.n	800c832 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c826:	693b      	ldr	r3, [r7, #16]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d002      	beq.n	800c832 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c82c:	693b      	ldr	r3, [r7, #16]
 800c82e:	3b01      	subs	r3, #1
 800c830:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c832:	693b      	ldr	r3, [r7, #16]
 800c834:	1c5a      	adds	r2, r3, #1
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800c83a:	697b      	ldr	r3, [r7, #20]
}
 800c83c:	4618      	mov	r0, r3
 800c83e:	3718      	adds	r7, #24
 800c840:	46bd      	mov	sp, r7
 800c842:	bd80      	pop	{r7, pc}

0800c844 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c844:	b580      	push	{r7, lr}
 800c846:	b082      	sub	sp, #8
 800c848:	af00      	add	r7, sp, #0
 800c84a:	6078      	str	r0, [r7, #4]
 800c84c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c852:	2b00      	cmp	r3, #0
 800c854:	d018      	beq.n	800c888 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	68da      	ldr	r2, [r3, #12]
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c85e:	441a      	add	r2, r3
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	68da      	ldr	r2, [r3, #12]
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	689b      	ldr	r3, [r3, #8]
 800c86c:	429a      	cmp	r2, r3
 800c86e:	d303      	bcc.n	800c878 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	681a      	ldr	r2, [r3, #0]
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	68d9      	ldr	r1, [r3, #12]
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c880:	461a      	mov	r2, r3
 800c882:	6838      	ldr	r0, [r7, #0]
 800c884:	f011 f8c5 	bl	801da12 <memcpy>
	}
}
 800c888:	bf00      	nop
 800c88a:	3708      	adds	r7, #8
 800c88c:	46bd      	mov	sp, r7
 800c88e:	bd80      	pop	{r7, pc}

0800c890 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c890:	b580      	push	{r7, lr}
 800c892:	b084      	sub	sp, #16
 800c894:	af00      	add	r7, sp, #0
 800c896:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c898:	f001 fa40 	bl	800dd1c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c8a2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c8a4:	e011      	b.n	800c8ca <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d012      	beq.n	800c8d4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	3324      	adds	r3, #36	@ 0x24
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	f000 fd0e 	bl	800d2d4 <xTaskRemoveFromEventList>
 800c8b8:	4603      	mov	r3, r0
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d001      	beq.n	800c8c2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c8be:	f000 fded 	bl	800d49c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c8c2:	7bfb      	ldrb	r3, [r7, #15]
 800c8c4:	3b01      	subs	r3, #1
 800c8c6:	b2db      	uxtb	r3, r3
 800c8c8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c8ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	dce9      	bgt.n	800c8a6 <prvUnlockQueue+0x16>
 800c8d2:	e000      	b.n	800c8d6 <prvUnlockQueue+0x46>
					break;
 800c8d4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	22ff      	movs	r2, #255	@ 0xff
 800c8da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800c8de:	f001 fa53 	bl	800dd88 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c8e2:	f001 fa1b 	bl	800dd1c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c8ec:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c8ee:	e011      	b.n	800c914 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	691b      	ldr	r3, [r3, #16]
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d012      	beq.n	800c91e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	3310      	adds	r3, #16
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	f000 fce9 	bl	800d2d4 <xTaskRemoveFromEventList>
 800c902:	4603      	mov	r3, r0
 800c904:	2b00      	cmp	r3, #0
 800c906:	d001      	beq.n	800c90c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c908:	f000 fdc8 	bl	800d49c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c90c:	7bbb      	ldrb	r3, [r7, #14]
 800c90e:	3b01      	subs	r3, #1
 800c910:	b2db      	uxtb	r3, r3
 800c912:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c914:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	dce9      	bgt.n	800c8f0 <prvUnlockQueue+0x60>
 800c91c:	e000      	b.n	800c920 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c91e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	22ff      	movs	r2, #255	@ 0xff
 800c924:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800c928:	f001 fa2e 	bl	800dd88 <vPortExitCritical>
}
 800c92c:	bf00      	nop
 800c92e:	3710      	adds	r7, #16
 800c930:	46bd      	mov	sp, r7
 800c932:	bd80      	pop	{r7, pc}

0800c934 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c934:	b580      	push	{r7, lr}
 800c936:	b084      	sub	sp, #16
 800c938:	af00      	add	r7, sp, #0
 800c93a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c93c:	f001 f9ee 	bl	800dd1c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c944:	2b00      	cmp	r3, #0
 800c946:	d102      	bne.n	800c94e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c948:	2301      	movs	r3, #1
 800c94a:	60fb      	str	r3, [r7, #12]
 800c94c:	e001      	b.n	800c952 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c94e:	2300      	movs	r3, #0
 800c950:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c952:	f001 fa19 	bl	800dd88 <vPortExitCritical>

	return xReturn;
 800c956:	68fb      	ldr	r3, [r7, #12]
}
 800c958:	4618      	mov	r0, r3
 800c95a:	3710      	adds	r7, #16
 800c95c:	46bd      	mov	sp, r7
 800c95e:	bd80      	pop	{r7, pc}

0800c960 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c960:	b580      	push	{r7, lr}
 800c962:	b084      	sub	sp, #16
 800c964:	af00      	add	r7, sp, #0
 800c966:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c968:	f001 f9d8 	bl	800dd1c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c974:	429a      	cmp	r2, r3
 800c976:	d102      	bne.n	800c97e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c978:	2301      	movs	r3, #1
 800c97a:	60fb      	str	r3, [r7, #12]
 800c97c:	e001      	b.n	800c982 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c97e:	2300      	movs	r3, #0
 800c980:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c982:	f001 fa01 	bl	800dd88 <vPortExitCritical>

	return xReturn;
 800c986:	68fb      	ldr	r3, [r7, #12]
}
 800c988:	4618      	mov	r0, r3
 800c98a:	3710      	adds	r7, #16
 800c98c:	46bd      	mov	sp, r7
 800c98e:	bd80      	pop	{r7, pc}

0800c990 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800c990:	b480      	push	{r7}
 800c992:	b085      	sub	sp, #20
 800c994:	af00      	add	r7, sp, #0
 800c996:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c998:	2300      	movs	r3, #0
 800c99a:	60fb      	str	r3, [r7, #12]
 800c99c:	e016      	b.n	800c9cc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800c99e:	4a10      	ldr	r2, [pc, #64]	@ (800c9e0 <vQueueUnregisterQueue+0x50>)
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	00db      	lsls	r3, r3, #3
 800c9a4:	4413      	add	r3, r2
 800c9a6:	685b      	ldr	r3, [r3, #4]
 800c9a8:	687a      	ldr	r2, [r7, #4]
 800c9aa:	429a      	cmp	r2, r3
 800c9ac:	d10b      	bne.n	800c9c6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800c9ae:	4a0c      	ldr	r2, [pc, #48]	@ (800c9e0 <vQueueUnregisterQueue+0x50>)
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	2100      	movs	r1, #0
 800c9b4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800c9b8:	4a09      	ldr	r2, [pc, #36]	@ (800c9e0 <vQueueUnregisterQueue+0x50>)
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	00db      	lsls	r3, r3, #3
 800c9be:	4413      	add	r3, r2
 800c9c0:	2200      	movs	r2, #0
 800c9c2:	605a      	str	r2, [r3, #4]
				break;
 800c9c4:	e006      	b.n	800c9d4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	3301      	adds	r3, #1
 800c9ca:	60fb      	str	r3, [r7, #12]
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	2b07      	cmp	r3, #7
 800c9d0:	d9e5      	bls.n	800c99e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800c9d2:	bf00      	nop
 800c9d4:	bf00      	nop
 800c9d6:	3714      	adds	r7, #20
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9de:	4770      	bx	lr
 800c9e0:	2000539c 	.word	0x2000539c

0800c9e4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c9e4:	b580      	push	{r7, lr}
 800c9e6:	b08e      	sub	sp, #56	@ 0x38
 800c9e8:	af04      	add	r7, sp, #16
 800c9ea:	60f8      	str	r0, [r7, #12]
 800c9ec:	60b9      	str	r1, [r7, #8]
 800c9ee:	607a      	str	r2, [r7, #4]
 800c9f0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c9f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d10d      	bne.n	800ca14 <xTaskCreateStatic+0x30>
	__asm volatile
 800c9f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9fc:	b672      	cpsid	i
 800c9fe:	f383 8811 	msr	BASEPRI, r3
 800ca02:	f3bf 8f6f 	isb	sy
 800ca06:	f3bf 8f4f 	dsb	sy
 800ca0a:	b662      	cpsie	i
 800ca0c:	623b      	str	r3, [r7, #32]
}
 800ca0e:	bf00      	nop
 800ca10:	bf00      	nop
 800ca12:	e7fd      	b.n	800ca10 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800ca14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d10d      	bne.n	800ca36 <xTaskCreateStatic+0x52>
	__asm volatile
 800ca1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca1e:	b672      	cpsid	i
 800ca20:	f383 8811 	msr	BASEPRI, r3
 800ca24:	f3bf 8f6f 	isb	sy
 800ca28:	f3bf 8f4f 	dsb	sy
 800ca2c:	b662      	cpsie	i
 800ca2e:	61fb      	str	r3, [r7, #28]
}
 800ca30:	bf00      	nop
 800ca32:	bf00      	nop
 800ca34:	e7fd      	b.n	800ca32 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ca36:	23a0      	movs	r3, #160	@ 0xa0
 800ca38:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ca3a:	693b      	ldr	r3, [r7, #16]
 800ca3c:	2ba0      	cmp	r3, #160	@ 0xa0
 800ca3e:	d00d      	beq.n	800ca5c <xTaskCreateStatic+0x78>
	__asm volatile
 800ca40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca44:	b672      	cpsid	i
 800ca46:	f383 8811 	msr	BASEPRI, r3
 800ca4a:	f3bf 8f6f 	isb	sy
 800ca4e:	f3bf 8f4f 	dsb	sy
 800ca52:	b662      	cpsie	i
 800ca54:	61bb      	str	r3, [r7, #24]
}
 800ca56:	bf00      	nop
 800ca58:	bf00      	nop
 800ca5a:	e7fd      	b.n	800ca58 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ca5c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ca5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d01e      	beq.n	800caa2 <xTaskCreateStatic+0xbe>
 800ca64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d01b      	beq.n	800caa2 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ca6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca6c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ca6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ca72:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ca74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca76:	2202      	movs	r2, #2
 800ca78:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ca7c:	2300      	movs	r3, #0
 800ca7e:	9303      	str	r3, [sp, #12]
 800ca80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca82:	9302      	str	r3, [sp, #8]
 800ca84:	f107 0314 	add.w	r3, r7, #20
 800ca88:	9301      	str	r3, [sp, #4]
 800ca8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca8c:	9300      	str	r3, [sp, #0]
 800ca8e:	683b      	ldr	r3, [r7, #0]
 800ca90:	687a      	ldr	r2, [r7, #4]
 800ca92:	68b9      	ldr	r1, [r7, #8]
 800ca94:	68f8      	ldr	r0, [r7, #12]
 800ca96:	f000 f851 	bl	800cb3c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ca9a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ca9c:	f000 f8f0 	bl	800cc80 <prvAddNewTaskToReadyList>
 800caa0:	e001      	b.n	800caa6 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 800caa2:	2300      	movs	r3, #0
 800caa4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800caa6:	697b      	ldr	r3, [r7, #20]
	}
 800caa8:	4618      	mov	r0, r3
 800caaa:	3728      	adds	r7, #40	@ 0x28
 800caac:	46bd      	mov	sp, r7
 800caae:	bd80      	pop	{r7, pc}

0800cab0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800cab0:	b580      	push	{r7, lr}
 800cab2:	b08c      	sub	sp, #48	@ 0x30
 800cab4:	af04      	add	r7, sp, #16
 800cab6:	60f8      	str	r0, [r7, #12]
 800cab8:	60b9      	str	r1, [r7, #8]
 800caba:	603b      	str	r3, [r7, #0]
 800cabc:	4613      	mov	r3, r2
 800cabe:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800cac0:	88fb      	ldrh	r3, [r7, #6]
 800cac2:	009b      	lsls	r3, r3, #2
 800cac4:	4618      	mov	r0, r3
 800cac6:	f001 fa57 	bl	800df78 <pvPortMalloc>
 800caca:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800cacc:	697b      	ldr	r3, [r7, #20]
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d00e      	beq.n	800caf0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800cad2:	20a0      	movs	r0, #160	@ 0xa0
 800cad4:	f001 fa50 	bl	800df78 <pvPortMalloc>
 800cad8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800cada:	69fb      	ldr	r3, [r7, #28]
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d003      	beq.n	800cae8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800cae0:	69fb      	ldr	r3, [r7, #28]
 800cae2:	697a      	ldr	r2, [r7, #20]
 800cae4:	631a      	str	r2, [r3, #48]	@ 0x30
 800cae6:	e005      	b.n	800caf4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800cae8:	6978      	ldr	r0, [r7, #20]
 800caea:	f001 fb13 	bl	800e114 <vPortFree>
 800caee:	e001      	b.n	800caf4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800caf0:	2300      	movs	r3, #0
 800caf2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800caf4:	69fb      	ldr	r3, [r7, #28]
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d017      	beq.n	800cb2a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800cafa:	69fb      	ldr	r3, [r7, #28]
 800cafc:	2200      	movs	r2, #0
 800cafe:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800cb02:	88fa      	ldrh	r2, [r7, #6]
 800cb04:	2300      	movs	r3, #0
 800cb06:	9303      	str	r3, [sp, #12]
 800cb08:	69fb      	ldr	r3, [r7, #28]
 800cb0a:	9302      	str	r3, [sp, #8]
 800cb0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb0e:	9301      	str	r3, [sp, #4]
 800cb10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb12:	9300      	str	r3, [sp, #0]
 800cb14:	683b      	ldr	r3, [r7, #0]
 800cb16:	68b9      	ldr	r1, [r7, #8]
 800cb18:	68f8      	ldr	r0, [r7, #12]
 800cb1a:	f000 f80f 	bl	800cb3c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cb1e:	69f8      	ldr	r0, [r7, #28]
 800cb20:	f000 f8ae 	bl	800cc80 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800cb24:	2301      	movs	r3, #1
 800cb26:	61bb      	str	r3, [r7, #24]
 800cb28:	e002      	b.n	800cb30 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cb2a:	f04f 33ff 	mov.w	r3, #4294967295
 800cb2e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800cb30:	69bb      	ldr	r3, [r7, #24]
	}
 800cb32:	4618      	mov	r0, r3
 800cb34:	3720      	adds	r7, #32
 800cb36:	46bd      	mov	sp, r7
 800cb38:	bd80      	pop	{r7, pc}
	...

0800cb3c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800cb3c:	b580      	push	{r7, lr}
 800cb3e:	b088      	sub	sp, #32
 800cb40:	af00      	add	r7, sp, #0
 800cb42:	60f8      	str	r0, [r7, #12]
 800cb44:	60b9      	str	r1, [r7, #8]
 800cb46:	607a      	str	r2, [r7, #4]
 800cb48:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800cb4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb4e:	6879      	ldr	r1, [r7, #4]
 800cb50:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800cb54:	440b      	add	r3, r1
 800cb56:	009b      	lsls	r3, r3, #2
 800cb58:	4413      	add	r3, r2
 800cb5a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800cb5c:	69bb      	ldr	r3, [r7, #24]
 800cb5e:	f023 0307 	bic.w	r3, r3, #7
 800cb62:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800cb64:	69bb      	ldr	r3, [r7, #24]
 800cb66:	f003 0307 	and.w	r3, r3, #7
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d00d      	beq.n	800cb8a <prvInitialiseNewTask+0x4e>
	__asm volatile
 800cb6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb72:	b672      	cpsid	i
 800cb74:	f383 8811 	msr	BASEPRI, r3
 800cb78:	f3bf 8f6f 	isb	sy
 800cb7c:	f3bf 8f4f 	dsb	sy
 800cb80:	b662      	cpsie	i
 800cb82:	617b      	str	r3, [r7, #20]
}
 800cb84:	bf00      	nop
 800cb86:	bf00      	nop
 800cb88:	e7fd      	b.n	800cb86 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800cb8a:	68bb      	ldr	r3, [r7, #8]
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d01f      	beq.n	800cbd0 <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cb90:	2300      	movs	r3, #0
 800cb92:	61fb      	str	r3, [r7, #28]
 800cb94:	e012      	b.n	800cbbc <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cb96:	68ba      	ldr	r2, [r7, #8]
 800cb98:	69fb      	ldr	r3, [r7, #28]
 800cb9a:	4413      	add	r3, r2
 800cb9c:	7819      	ldrb	r1, [r3, #0]
 800cb9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cba0:	69fb      	ldr	r3, [r7, #28]
 800cba2:	4413      	add	r3, r2
 800cba4:	3334      	adds	r3, #52	@ 0x34
 800cba6:	460a      	mov	r2, r1
 800cba8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800cbaa:	68ba      	ldr	r2, [r7, #8]
 800cbac:	69fb      	ldr	r3, [r7, #28]
 800cbae:	4413      	add	r3, r2
 800cbb0:	781b      	ldrb	r3, [r3, #0]
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d006      	beq.n	800cbc4 <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cbb6:	69fb      	ldr	r3, [r7, #28]
 800cbb8:	3301      	adds	r3, #1
 800cbba:	61fb      	str	r3, [r7, #28]
 800cbbc:	69fb      	ldr	r3, [r7, #28]
 800cbbe:	2b0f      	cmp	r3, #15
 800cbc0:	d9e9      	bls.n	800cb96 <prvInitialiseNewTask+0x5a>
 800cbc2:	e000      	b.n	800cbc6 <prvInitialiseNewTask+0x8a>
			{
				break;
 800cbc4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800cbc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbc8:	2200      	movs	r2, #0
 800cbca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800cbce:	e003      	b.n	800cbd8 <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800cbd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbd2:	2200      	movs	r2, #0
 800cbd4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800cbd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbda:	2b06      	cmp	r3, #6
 800cbdc:	d901      	bls.n	800cbe2 <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800cbde:	2306      	movs	r3, #6
 800cbe0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800cbe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbe4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cbe6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800cbe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cbec:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800cbee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbf0:	2200      	movs	r2, #0
 800cbf2:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800cbf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbf6:	3304      	adds	r3, #4
 800cbf8:	4618      	mov	r0, r3
 800cbfa:	f7fe fe34 	bl	800b866 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800cbfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc00:	3318      	adds	r3, #24
 800cc02:	4618      	mov	r0, r3
 800cc04:	f7fe fe2f 	bl	800b866 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800cc08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cc0c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cc0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc10:	f1c3 0207 	rsb	r2, r3, #7
 800cc14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc16:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800cc18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cc1c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800cc1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc20:	2200      	movs	r2, #0
 800cc22:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800cc26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc28:	2200      	movs	r2, #0
 800cc2a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800cc2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc30:	334c      	adds	r3, #76	@ 0x4c
 800cc32:	224c      	movs	r2, #76	@ 0x4c
 800cc34:	2100      	movs	r1, #0
 800cc36:	4618      	mov	r0, r3
 800cc38:	f010 fdfd 	bl	801d836 <memset>
 800cc3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc3e:	4a0d      	ldr	r2, [pc, #52]	@ (800cc74 <prvInitialiseNewTask+0x138>)
 800cc40:	651a      	str	r2, [r3, #80]	@ 0x50
 800cc42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc44:	4a0c      	ldr	r2, [pc, #48]	@ (800cc78 <prvInitialiseNewTask+0x13c>)
 800cc46:	655a      	str	r2, [r3, #84]	@ 0x54
 800cc48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc4a:	4a0c      	ldr	r2, [pc, #48]	@ (800cc7c <prvInitialiseNewTask+0x140>)
 800cc4c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cc4e:	683a      	ldr	r2, [r7, #0]
 800cc50:	68f9      	ldr	r1, [r7, #12]
 800cc52:	69b8      	ldr	r0, [r7, #24]
 800cc54:	f000 ff50 	bl	800daf8 <pxPortInitialiseStack>
 800cc58:	4602      	mov	r2, r0
 800cc5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc5c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800cc5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d002      	beq.n	800cc6a <prvInitialiseNewTask+0x12e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800cc64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cc68:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cc6a:	bf00      	nop
 800cc6c:	3720      	adds	r7, #32
 800cc6e:	46bd      	mov	sp, r7
 800cc70:	bd80      	pop	{r7, pc}
 800cc72:	bf00      	nop
 800cc74:	2000f53c 	.word	0x2000f53c
 800cc78:	2000f5a4 	.word	0x2000f5a4
 800cc7c:	2000f60c 	.word	0x2000f60c

0800cc80 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b082      	sub	sp, #8
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800cc88:	f001 f848 	bl	800dd1c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800cc8c:	4b2a      	ldr	r3, [pc, #168]	@ (800cd38 <prvAddNewTaskToReadyList+0xb8>)
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	3301      	adds	r3, #1
 800cc92:	4a29      	ldr	r2, [pc, #164]	@ (800cd38 <prvAddNewTaskToReadyList+0xb8>)
 800cc94:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800cc96:	4b29      	ldr	r3, [pc, #164]	@ (800cd3c <prvAddNewTaskToReadyList+0xbc>)
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d109      	bne.n	800ccb2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800cc9e:	4a27      	ldr	r2, [pc, #156]	@ (800cd3c <prvAddNewTaskToReadyList+0xbc>)
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800cca4:	4b24      	ldr	r3, [pc, #144]	@ (800cd38 <prvAddNewTaskToReadyList+0xb8>)
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	2b01      	cmp	r3, #1
 800ccaa:	d110      	bne.n	800ccce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ccac:	f000 fc1a 	bl	800d4e4 <prvInitialiseTaskLists>
 800ccb0:	e00d      	b.n	800ccce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ccb2:	4b23      	ldr	r3, [pc, #140]	@ (800cd40 <prvAddNewTaskToReadyList+0xc0>)
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d109      	bne.n	800ccce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ccba:	4b20      	ldr	r3, [pc, #128]	@ (800cd3c <prvAddNewTaskToReadyList+0xbc>)
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccc4:	429a      	cmp	r2, r3
 800ccc6:	d802      	bhi.n	800ccce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ccc8:	4a1c      	ldr	r2, [pc, #112]	@ (800cd3c <prvAddNewTaskToReadyList+0xbc>)
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ccce:	4b1d      	ldr	r3, [pc, #116]	@ (800cd44 <prvAddNewTaskToReadyList+0xc4>)
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	3301      	adds	r3, #1
 800ccd4:	4a1b      	ldr	r2, [pc, #108]	@ (800cd44 <prvAddNewTaskToReadyList+0xc4>)
 800ccd6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccdc:	2201      	movs	r2, #1
 800ccde:	409a      	lsls	r2, r3
 800cce0:	4b19      	ldr	r3, [pc, #100]	@ (800cd48 <prvAddNewTaskToReadyList+0xc8>)
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	4313      	orrs	r3, r2
 800cce6:	4a18      	ldr	r2, [pc, #96]	@ (800cd48 <prvAddNewTaskToReadyList+0xc8>)
 800cce8:	6013      	str	r3, [r2, #0]
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ccee:	4613      	mov	r3, r2
 800ccf0:	009b      	lsls	r3, r3, #2
 800ccf2:	4413      	add	r3, r2
 800ccf4:	009b      	lsls	r3, r3, #2
 800ccf6:	4a15      	ldr	r2, [pc, #84]	@ (800cd4c <prvAddNewTaskToReadyList+0xcc>)
 800ccf8:	441a      	add	r2, r3
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	3304      	adds	r3, #4
 800ccfe:	4619      	mov	r1, r3
 800cd00:	4610      	mov	r0, r2
 800cd02:	f7fe fdbd 	bl	800b880 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800cd06:	f001 f83f 	bl	800dd88 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800cd0a:	4b0d      	ldr	r3, [pc, #52]	@ (800cd40 <prvAddNewTaskToReadyList+0xc0>)
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d00e      	beq.n	800cd30 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800cd12:	4b0a      	ldr	r3, [pc, #40]	@ (800cd3c <prvAddNewTaskToReadyList+0xbc>)
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd1c:	429a      	cmp	r2, r3
 800cd1e:	d207      	bcs.n	800cd30 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800cd20:	4b0b      	ldr	r3, [pc, #44]	@ (800cd50 <prvAddNewTaskToReadyList+0xd0>)
 800cd22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cd26:	601a      	str	r2, [r3, #0]
 800cd28:	f3bf 8f4f 	dsb	sy
 800cd2c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cd30:	bf00      	nop
 800cd32:	3708      	adds	r7, #8
 800cd34:	46bd      	mov	sp, r7
 800cd36:	bd80      	pop	{r7, pc}
 800cd38:	200054dc 	.word	0x200054dc
 800cd3c:	200053dc 	.word	0x200053dc
 800cd40:	200054e8 	.word	0x200054e8
 800cd44:	200054f8 	.word	0x200054f8
 800cd48:	200054e4 	.word	0x200054e4
 800cd4c:	200053e0 	.word	0x200053e0
 800cd50:	e000ed04 	.word	0xe000ed04

0800cd54 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800cd54:	b580      	push	{r7, lr}
 800cd56:	b084      	sub	sp, #16
 800cd58:	af00      	add	r7, sp, #0
 800cd5a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800cd5c:	2300      	movs	r3, #0
 800cd5e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d01a      	beq.n	800cd9c <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800cd66:	4b15      	ldr	r3, [pc, #84]	@ (800cdbc <vTaskDelay+0x68>)
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d00d      	beq.n	800cd8a <vTaskDelay+0x36>
	__asm volatile
 800cd6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd72:	b672      	cpsid	i
 800cd74:	f383 8811 	msr	BASEPRI, r3
 800cd78:	f3bf 8f6f 	isb	sy
 800cd7c:	f3bf 8f4f 	dsb	sy
 800cd80:	b662      	cpsie	i
 800cd82:	60bb      	str	r3, [r7, #8]
}
 800cd84:	bf00      	nop
 800cd86:	bf00      	nop
 800cd88:	e7fd      	b.n	800cd86 <vTaskDelay+0x32>
			vTaskSuspendAll();
 800cd8a:	f000 f889 	bl	800cea0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800cd8e:	2100      	movs	r1, #0
 800cd90:	6878      	ldr	r0, [r7, #4]
 800cd92:	f000 fe4b 	bl	800da2c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800cd96:	f000 f891 	bl	800cebc <xTaskResumeAll>
 800cd9a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d107      	bne.n	800cdb2 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800cda2:	4b07      	ldr	r3, [pc, #28]	@ (800cdc0 <vTaskDelay+0x6c>)
 800cda4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cda8:	601a      	str	r2, [r3, #0]
 800cdaa:	f3bf 8f4f 	dsb	sy
 800cdae:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cdb2:	bf00      	nop
 800cdb4:	3710      	adds	r7, #16
 800cdb6:	46bd      	mov	sp, r7
 800cdb8:	bd80      	pop	{r7, pc}
 800cdba:	bf00      	nop
 800cdbc:	20005504 	.word	0x20005504
 800cdc0:	e000ed04 	.word	0xe000ed04

0800cdc4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800cdc4:	b580      	push	{r7, lr}
 800cdc6:	b08a      	sub	sp, #40	@ 0x28
 800cdc8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800cdca:	2300      	movs	r3, #0
 800cdcc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800cdce:	2300      	movs	r3, #0
 800cdd0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800cdd2:	463a      	mov	r2, r7
 800cdd4:	1d39      	adds	r1, r7, #4
 800cdd6:	f107 0308 	add.w	r3, r7, #8
 800cdda:	4618      	mov	r0, r3
 800cddc:	f7f5 f9ce 	bl	800217c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800cde0:	6839      	ldr	r1, [r7, #0]
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	68ba      	ldr	r2, [r7, #8]
 800cde6:	9202      	str	r2, [sp, #8]
 800cde8:	9301      	str	r3, [sp, #4]
 800cdea:	2300      	movs	r3, #0
 800cdec:	9300      	str	r3, [sp, #0]
 800cdee:	2300      	movs	r3, #0
 800cdf0:	460a      	mov	r2, r1
 800cdf2:	4923      	ldr	r1, [pc, #140]	@ (800ce80 <vTaskStartScheduler+0xbc>)
 800cdf4:	4823      	ldr	r0, [pc, #140]	@ (800ce84 <vTaskStartScheduler+0xc0>)
 800cdf6:	f7ff fdf5 	bl	800c9e4 <xTaskCreateStatic>
 800cdfa:	4603      	mov	r3, r0
 800cdfc:	4a22      	ldr	r2, [pc, #136]	@ (800ce88 <vTaskStartScheduler+0xc4>)
 800cdfe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ce00:	4b21      	ldr	r3, [pc, #132]	@ (800ce88 <vTaskStartScheduler+0xc4>)
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d002      	beq.n	800ce0e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ce08:	2301      	movs	r3, #1
 800ce0a:	617b      	str	r3, [r7, #20]
 800ce0c:	e001      	b.n	800ce12 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ce0e:	2300      	movs	r3, #0
 800ce10:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ce12:	697b      	ldr	r3, [r7, #20]
 800ce14:	2b01      	cmp	r3, #1
 800ce16:	d11d      	bne.n	800ce54 <vTaskStartScheduler+0x90>
	__asm volatile
 800ce18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce1c:	b672      	cpsid	i
 800ce1e:	f383 8811 	msr	BASEPRI, r3
 800ce22:	f3bf 8f6f 	isb	sy
 800ce26:	f3bf 8f4f 	dsb	sy
 800ce2a:	b662      	cpsie	i
 800ce2c:	613b      	str	r3, [r7, #16]
}
 800ce2e:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ce30:	4b16      	ldr	r3, [pc, #88]	@ (800ce8c <vTaskStartScheduler+0xc8>)
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	334c      	adds	r3, #76	@ 0x4c
 800ce36:	4a16      	ldr	r2, [pc, #88]	@ (800ce90 <vTaskStartScheduler+0xcc>)
 800ce38:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ce3a:	4b16      	ldr	r3, [pc, #88]	@ (800ce94 <vTaskStartScheduler+0xd0>)
 800ce3c:	f04f 32ff 	mov.w	r2, #4294967295
 800ce40:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ce42:	4b15      	ldr	r3, [pc, #84]	@ (800ce98 <vTaskStartScheduler+0xd4>)
 800ce44:	2201      	movs	r2, #1
 800ce46:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ce48:	4b14      	ldr	r3, [pc, #80]	@ (800ce9c <vTaskStartScheduler+0xd8>)
 800ce4a:	2200      	movs	r2, #0
 800ce4c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ce4e:	f000 fee7 	bl	800dc20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ce52:	e011      	b.n	800ce78 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ce54:	697b      	ldr	r3, [r7, #20]
 800ce56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce5a:	d10d      	bne.n	800ce78 <vTaskStartScheduler+0xb4>
	__asm volatile
 800ce5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce60:	b672      	cpsid	i
 800ce62:	f383 8811 	msr	BASEPRI, r3
 800ce66:	f3bf 8f6f 	isb	sy
 800ce6a:	f3bf 8f4f 	dsb	sy
 800ce6e:	b662      	cpsie	i
 800ce70:	60fb      	str	r3, [r7, #12]
}
 800ce72:	bf00      	nop
 800ce74:	bf00      	nop
 800ce76:	e7fd      	b.n	800ce74 <vTaskStartScheduler+0xb0>
}
 800ce78:	bf00      	nop
 800ce7a:	3718      	adds	r7, #24
 800ce7c:	46bd      	mov	sp, r7
 800ce7e:	bd80      	pop	{r7, pc}
 800ce80:	0801fd14 	.word	0x0801fd14
 800ce84:	0800d4b5 	.word	0x0800d4b5
 800ce88:	20005500 	.word	0x20005500
 800ce8c:	200053dc 	.word	0x200053dc
 800ce90:	20000090 	.word	0x20000090
 800ce94:	200054fc 	.word	0x200054fc
 800ce98:	200054e8 	.word	0x200054e8
 800ce9c:	200054e0 	.word	0x200054e0

0800cea0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800cea0:	b480      	push	{r7}
 800cea2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800cea4:	4b04      	ldr	r3, [pc, #16]	@ (800ceb8 <vTaskSuspendAll+0x18>)
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	3301      	adds	r3, #1
 800ceaa:	4a03      	ldr	r2, [pc, #12]	@ (800ceb8 <vTaskSuspendAll+0x18>)
 800ceac:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800ceae:	bf00      	nop
 800ceb0:	46bd      	mov	sp, r7
 800ceb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceb6:	4770      	bx	lr
 800ceb8:	20005504 	.word	0x20005504

0800cebc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800cebc:	b580      	push	{r7, lr}
 800cebe:	b084      	sub	sp, #16
 800cec0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800cec2:	2300      	movs	r3, #0
 800cec4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800cec6:	2300      	movs	r3, #0
 800cec8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ceca:	4b43      	ldr	r3, [pc, #268]	@ (800cfd8 <xTaskResumeAll+0x11c>)
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d10d      	bne.n	800ceee <xTaskResumeAll+0x32>
	__asm volatile
 800ced2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ced6:	b672      	cpsid	i
 800ced8:	f383 8811 	msr	BASEPRI, r3
 800cedc:	f3bf 8f6f 	isb	sy
 800cee0:	f3bf 8f4f 	dsb	sy
 800cee4:	b662      	cpsie	i
 800cee6:	603b      	str	r3, [r7, #0]
}
 800cee8:	bf00      	nop
 800ceea:	bf00      	nop
 800ceec:	e7fd      	b.n	800ceea <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ceee:	f000 ff15 	bl	800dd1c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800cef2:	4b39      	ldr	r3, [pc, #228]	@ (800cfd8 <xTaskResumeAll+0x11c>)
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	3b01      	subs	r3, #1
 800cef8:	4a37      	ldr	r2, [pc, #220]	@ (800cfd8 <xTaskResumeAll+0x11c>)
 800cefa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cefc:	4b36      	ldr	r3, [pc, #216]	@ (800cfd8 <xTaskResumeAll+0x11c>)
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	d161      	bne.n	800cfc8 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800cf04:	4b35      	ldr	r3, [pc, #212]	@ (800cfdc <xTaskResumeAll+0x120>)
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d05d      	beq.n	800cfc8 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cf0c:	e02e      	b.n	800cf6c <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf0e:	4b34      	ldr	r3, [pc, #208]	@ (800cfe0 <xTaskResumeAll+0x124>)
 800cf10:	68db      	ldr	r3, [r3, #12]
 800cf12:	68db      	ldr	r3, [r3, #12]
 800cf14:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	3318      	adds	r3, #24
 800cf1a:	4618      	mov	r0, r3
 800cf1c:	f7fe fd0d 	bl	800b93a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	3304      	adds	r3, #4
 800cf24:	4618      	mov	r0, r3
 800cf26:	f7fe fd08 	bl	800b93a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf2e:	2201      	movs	r2, #1
 800cf30:	409a      	lsls	r2, r3
 800cf32:	4b2c      	ldr	r3, [pc, #176]	@ (800cfe4 <xTaskResumeAll+0x128>)
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	4313      	orrs	r3, r2
 800cf38:	4a2a      	ldr	r2, [pc, #168]	@ (800cfe4 <xTaskResumeAll+0x128>)
 800cf3a:	6013      	str	r3, [r2, #0]
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf40:	4613      	mov	r3, r2
 800cf42:	009b      	lsls	r3, r3, #2
 800cf44:	4413      	add	r3, r2
 800cf46:	009b      	lsls	r3, r3, #2
 800cf48:	4a27      	ldr	r2, [pc, #156]	@ (800cfe8 <xTaskResumeAll+0x12c>)
 800cf4a:	441a      	add	r2, r3
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	3304      	adds	r3, #4
 800cf50:	4619      	mov	r1, r3
 800cf52:	4610      	mov	r0, r2
 800cf54:	f7fe fc94 	bl	800b880 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf5c:	4b23      	ldr	r3, [pc, #140]	@ (800cfec <xTaskResumeAll+0x130>)
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf62:	429a      	cmp	r2, r3
 800cf64:	d302      	bcc.n	800cf6c <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800cf66:	4b22      	ldr	r3, [pc, #136]	@ (800cff0 <xTaskResumeAll+0x134>)
 800cf68:	2201      	movs	r2, #1
 800cf6a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cf6c:	4b1c      	ldr	r3, [pc, #112]	@ (800cfe0 <xTaskResumeAll+0x124>)
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d1cc      	bne.n	800cf0e <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d001      	beq.n	800cf7e <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800cf7a:	f000 fb59 	bl	800d630 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800cf7e:	4b1d      	ldr	r3, [pc, #116]	@ (800cff4 <xTaskResumeAll+0x138>)
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d010      	beq.n	800cfac <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800cf8a:	f000 f859 	bl	800d040 <xTaskIncrementTick>
 800cf8e:	4603      	mov	r3, r0
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d002      	beq.n	800cf9a <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800cf94:	4b16      	ldr	r3, [pc, #88]	@ (800cff0 <xTaskResumeAll+0x134>)
 800cf96:	2201      	movs	r2, #1
 800cf98:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	3b01      	subs	r3, #1
 800cf9e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d1f1      	bne.n	800cf8a <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800cfa6:	4b13      	ldr	r3, [pc, #76]	@ (800cff4 <xTaskResumeAll+0x138>)
 800cfa8:	2200      	movs	r2, #0
 800cfaa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800cfac:	4b10      	ldr	r3, [pc, #64]	@ (800cff0 <xTaskResumeAll+0x134>)
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d009      	beq.n	800cfc8 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800cfb4:	2301      	movs	r3, #1
 800cfb6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800cfb8:	4b0f      	ldr	r3, [pc, #60]	@ (800cff8 <xTaskResumeAll+0x13c>)
 800cfba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cfbe:	601a      	str	r2, [r3, #0]
 800cfc0:	f3bf 8f4f 	dsb	sy
 800cfc4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cfc8:	f000 fede 	bl	800dd88 <vPortExitCritical>

	return xAlreadyYielded;
 800cfcc:	68bb      	ldr	r3, [r7, #8]
}
 800cfce:	4618      	mov	r0, r3
 800cfd0:	3710      	adds	r7, #16
 800cfd2:	46bd      	mov	sp, r7
 800cfd4:	bd80      	pop	{r7, pc}
 800cfd6:	bf00      	nop
 800cfd8:	20005504 	.word	0x20005504
 800cfdc:	200054dc 	.word	0x200054dc
 800cfe0:	2000549c 	.word	0x2000549c
 800cfe4:	200054e4 	.word	0x200054e4
 800cfe8:	200053e0 	.word	0x200053e0
 800cfec:	200053dc 	.word	0x200053dc
 800cff0:	200054f0 	.word	0x200054f0
 800cff4:	200054ec 	.word	0x200054ec
 800cff8:	e000ed04 	.word	0xe000ed04

0800cffc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800cffc:	b480      	push	{r7}
 800cffe:	b083      	sub	sp, #12
 800d000:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d002:	4b05      	ldr	r3, [pc, #20]	@ (800d018 <xTaskGetTickCount+0x1c>)
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d008:	687b      	ldr	r3, [r7, #4]
}
 800d00a:	4618      	mov	r0, r3
 800d00c:	370c      	adds	r7, #12
 800d00e:	46bd      	mov	sp, r7
 800d010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d014:	4770      	bx	lr
 800d016:	bf00      	nop
 800d018:	200054e0 	.word	0x200054e0

0800d01c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800d01c:	b580      	push	{r7, lr}
 800d01e:	b082      	sub	sp, #8
 800d020:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d022:	f000 ff63 	bl	800deec <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800d026:	2300      	movs	r3, #0
 800d028:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800d02a:	4b04      	ldr	r3, [pc, #16]	@ (800d03c <xTaskGetTickCountFromISR+0x20>)
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d030:	683b      	ldr	r3, [r7, #0]
}
 800d032:	4618      	mov	r0, r3
 800d034:	3708      	adds	r7, #8
 800d036:	46bd      	mov	sp, r7
 800d038:	bd80      	pop	{r7, pc}
 800d03a:	bf00      	nop
 800d03c:	200054e0 	.word	0x200054e0

0800d040 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d040:	b580      	push	{r7, lr}
 800d042:	b086      	sub	sp, #24
 800d044:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d046:	2300      	movs	r3, #0
 800d048:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d04a:	4b50      	ldr	r3, [pc, #320]	@ (800d18c <xTaskIncrementTick+0x14c>)
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	2b00      	cmp	r3, #0
 800d050:	f040 808b 	bne.w	800d16a <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d054:	4b4e      	ldr	r3, [pc, #312]	@ (800d190 <xTaskIncrementTick+0x150>)
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	3301      	adds	r3, #1
 800d05a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d05c:	4a4c      	ldr	r2, [pc, #304]	@ (800d190 <xTaskIncrementTick+0x150>)
 800d05e:	693b      	ldr	r3, [r7, #16]
 800d060:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d062:	693b      	ldr	r3, [r7, #16]
 800d064:	2b00      	cmp	r3, #0
 800d066:	d123      	bne.n	800d0b0 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 800d068:	4b4a      	ldr	r3, [pc, #296]	@ (800d194 <xTaskIncrementTick+0x154>)
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d00d      	beq.n	800d08e <xTaskIncrementTick+0x4e>
	__asm volatile
 800d072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d076:	b672      	cpsid	i
 800d078:	f383 8811 	msr	BASEPRI, r3
 800d07c:	f3bf 8f6f 	isb	sy
 800d080:	f3bf 8f4f 	dsb	sy
 800d084:	b662      	cpsie	i
 800d086:	603b      	str	r3, [r7, #0]
}
 800d088:	bf00      	nop
 800d08a:	bf00      	nop
 800d08c:	e7fd      	b.n	800d08a <xTaskIncrementTick+0x4a>
 800d08e:	4b41      	ldr	r3, [pc, #260]	@ (800d194 <xTaskIncrementTick+0x154>)
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	60fb      	str	r3, [r7, #12]
 800d094:	4b40      	ldr	r3, [pc, #256]	@ (800d198 <xTaskIncrementTick+0x158>)
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	4a3e      	ldr	r2, [pc, #248]	@ (800d194 <xTaskIncrementTick+0x154>)
 800d09a:	6013      	str	r3, [r2, #0]
 800d09c:	4a3e      	ldr	r2, [pc, #248]	@ (800d198 <xTaskIncrementTick+0x158>)
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	6013      	str	r3, [r2, #0]
 800d0a2:	4b3e      	ldr	r3, [pc, #248]	@ (800d19c <xTaskIncrementTick+0x15c>)
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	3301      	adds	r3, #1
 800d0a8:	4a3c      	ldr	r2, [pc, #240]	@ (800d19c <xTaskIncrementTick+0x15c>)
 800d0aa:	6013      	str	r3, [r2, #0]
 800d0ac:	f000 fac0 	bl	800d630 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d0b0:	4b3b      	ldr	r3, [pc, #236]	@ (800d1a0 <xTaskIncrementTick+0x160>)
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	693a      	ldr	r2, [r7, #16]
 800d0b6:	429a      	cmp	r2, r3
 800d0b8:	d348      	bcc.n	800d14c <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d0ba:	4b36      	ldr	r3, [pc, #216]	@ (800d194 <xTaskIncrementTick+0x154>)
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d104      	bne.n	800d0ce <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d0c4:	4b36      	ldr	r3, [pc, #216]	@ (800d1a0 <xTaskIncrementTick+0x160>)
 800d0c6:	f04f 32ff 	mov.w	r2, #4294967295
 800d0ca:	601a      	str	r2, [r3, #0]
					break;
 800d0cc:	e03e      	b.n	800d14c <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d0ce:	4b31      	ldr	r3, [pc, #196]	@ (800d194 <xTaskIncrementTick+0x154>)
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	68db      	ldr	r3, [r3, #12]
 800d0d4:	68db      	ldr	r3, [r3, #12]
 800d0d6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d0d8:	68bb      	ldr	r3, [r7, #8]
 800d0da:	685b      	ldr	r3, [r3, #4]
 800d0dc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d0de:	693a      	ldr	r2, [r7, #16]
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	429a      	cmp	r2, r3
 800d0e4:	d203      	bcs.n	800d0ee <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d0e6:	4a2e      	ldr	r2, [pc, #184]	@ (800d1a0 <xTaskIncrementTick+0x160>)
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d0ec:	e02e      	b.n	800d14c <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d0ee:	68bb      	ldr	r3, [r7, #8]
 800d0f0:	3304      	adds	r3, #4
 800d0f2:	4618      	mov	r0, r3
 800d0f4:	f7fe fc21 	bl	800b93a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d0f8:	68bb      	ldr	r3, [r7, #8]
 800d0fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d004      	beq.n	800d10a <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d100:	68bb      	ldr	r3, [r7, #8]
 800d102:	3318      	adds	r3, #24
 800d104:	4618      	mov	r0, r3
 800d106:	f7fe fc18 	bl	800b93a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d10a:	68bb      	ldr	r3, [r7, #8]
 800d10c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d10e:	2201      	movs	r2, #1
 800d110:	409a      	lsls	r2, r3
 800d112:	4b24      	ldr	r3, [pc, #144]	@ (800d1a4 <xTaskIncrementTick+0x164>)
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	4313      	orrs	r3, r2
 800d118:	4a22      	ldr	r2, [pc, #136]	@ (800d1a4 <xTaskIncrementTick+0x164>)
 800d11a:	6013      	str	r3, [r2, #0]
 800d11c:	68bb      	ldr	r3, [r7, #8]
 800d11e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d120:	4613      	mov	r3, r2
 800d122:	009b      	lsls	r3, r3, #2
 800d124:	4413      	add	r3, r2
 800d126:	009b      	lsls	r3, r3, #2
 800d128:	4a1f      	ldr	r2, [pc, #124]	@ (800d1a8 <xTaskIncrementTick+0x168>)
 800d12a:	441a      	add	r2, r3
 800d12c:	68bb      	ldr	r3, [r7, #8]
 800d12e:	3304      	adds	r3, #4
 800d130:	4619      	mov	r1, r3
 800d132:	4610      	mov	r0, r2
 800d134:	f7fe fba4 	bl	800b880 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d138:	68bb      	ldr	r3, [r7, #8]
 800d13a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d13c:	4b1b      	ldr	r3, [pc, #108]	@ (800d1ac <xTaskIncrementTick+0x16c>)
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d142:	429a      	cmp	r2, r3
 800d144:	d3b9      	bcc.n	800d0ba <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800d146:	2301      	movs	r3, #1
 800d148:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d14a:	e7b6      	b.n	800d0ba <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d14c:	4b17      	ldr	r3, [pc, #92]	@ (800d1ac <xTaskIncrementTick+0x16c>)
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d152:	4915      	ldr	r1, [pc, #84]	@ (800d1a8 <xTaskIncrementTick+0x168>)
 800d154:	4613      	mov	r3, r2
 800d156:	009b      	lsls	r3, r3, #2
 800d158:	4413      	add	r3, r2
 800d15a:	009b      	lsls	r3, r3, #2
 800d15c:	440b      	add	r3, r1
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	2b01      	cmp	r3, #1
 800d162:	d907      	bls.n	800d174 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800d164:	2301      	movs	r3, #1
 800d166:	617b      	str	r3, [r7, #20]
 800d168:	e004      	b.n	800d174 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800d16a:	4b11      	ldr	r3, [pc, #68]	@ (800d1b0 <xTaskIncrementTick+0x170>)
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	3301      	adds	r3, #1
 800d170:	4a0f      	ldr	r2, [pc, #60]	@ (800d1b0 <xTaskIncrementTick+0x170>)
 800d172:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800d174:	4b0f      	ldr	r3, [pc, #60]	@ (800d1b4 <xTaskIncrementTick+0x174>)
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d001      	beq.n	800d180 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800d17c:	2301      	movs	r3, #1
 800d17e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800d180:	697b      	ldr	r3, [r7, #20]
}
 800d182:	4618      	mov	r0, r3
 800d184:	3718      	adds	r7, #24
 800d186:	46bd      	mov	sp, r7
 800d188:	bd80      	pop	{r7, pc}
 800d18a:	bf00      	nop
 800d18c:	20005504 	.word	0x20005504
 800d190:	200054e0 	.word	0x200054e0
 800d194:	20005494 	.word	0x20005494
 800d198:	20005498 	.word	0x20005498
 800d19c:	200054f4 	.word	0x200054f4
 800d1a0:	200054fc 	.word	0x200054fc
 800d1a4:	200054e4 	.word	0x200054e4
 800d1a8:	200053e0 	.word	0x200053e0
 800d1ac:	200053dc 	.word	0x200053dc
 800d1b0:	200054ec 	.word	0x200054ec
 800d1b4:	200054f0 	.word	0x200054f0

0800d1b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d1b8:	b480      	push	{r7}
 800d1ba:	b087      	sub	sp, #28
 800d1bc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d1be:	4b2b      	ldr	r3, [pc, #172]	@ (800d26c <vTaskSwitchContext+0xb4>)
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d003      	beq.n	800d1ce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d1c6:	4b2a      	ldr	r3, [pc, #168]	@ (800d270 <vTaskSwitchContext+0xb8>)
 800d1c8:	2201      	movs	r2, #1
 800d1ca:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d1cc:	e047      	b.n	800d25e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800d1ce:	4b28      	ldr	r3, [pc, #160]	@ (800d270 <vTaskSwitchContext+0xb8>)
 800d1d0:	2200      	movs	r2, #0
 800d1d2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d1d4:	4b27      	ldr	r3, [pc, #156]	@ (800d274 <vTaskSwitchContext+0xbc>)
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	fab3 f383 	clz	r3, r3
 800d1e0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800d1e2:	7afb      	ldrb	r3, [r7, #11]
 800d1e4:	f1c3 031f 	rsb	r3, r3, #31
 800d1e8:	617b      	str	r3, [r7, #20]
 800d1ea:	4923      	ldr	r1, [pc, #140]	@ (800d278 <vTaskSwitchContext+0xc0>)
 800d1ec:	697a      	ldr	r2, [r7, #20]
 800d1ee:	4613      	mov	r3, r2
 800d1f0:	009b      	lsls	r3, r3, #2
 800d1f2:	4413      	add	r3, r2
 800d1f4:	009b      	lsls	r3, r3, #2
 800d1f6:	440b      	add	r3, r1
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d10d      	bne.n	800d21a <vTaskSwitchContext+0x62>
	__asm volatile
 800d1fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d202:	b672      	cpsid	i
 800d204:	f383 8811 	msr	BASEPRI, r3
 800d208:	f3bf 8f6f 	isb	sy
 800d20c:	f3bf 8f4f 	dsb	sy
 800d210:	b662      	cpsie	i
 800d212:	607b      	str	r3, [r7, #4]
}
 800d214:	bf00      	nop
 800d216:	bf00      	nop
 800d218:	e7fd      	b.n	800d216 <vTaskSwitchContext+0x5e>
 800d21a:	697a      	ldr	r2, [r7, #20]
 800d21c:	4613      	mov	r3, r2
 800d21e:	009b      	lsls	r3, r3, #2
 800d220:	4413      	add	r3, r2
 800d222:	009b      	lsls	r3, r3, #2
 800d224:	4a14      	ldr	r2, [pc, #80]	@ (800d278 <vTaskSwitchContext+0xc0>)
 800d226:	4413      	add	r3, r2
 800d228:	613b      	str	r3, [r7, #16]
 800d22a:	693b      	ldr	r3, [r7, #16]
 800d22c:	685b      	ldr	r3, [r3, #4]
 800d22e:	685a      	ldr	r2, [r3, #4]
 800d230:	693b      	ldr	r3, [r7, #16]
 800d232:	605a      	str	r2, [r3, #4]
 800d234:	693b      	ldr	r3, [r7, #16]
 800d236:	685a      	ldr	r2, [r3, #4]
 800d238:	693b      	ldr	r3, [r7, #16]
 800d23a:	3308      	adds	r3, #8
 800d23c:	429a      	cmp	r2, r3
 800d23e:	d104      	bne.n	800d24a <vTaskSwitchContext+0x92>
 800d240:	693b      	ldr	r3, [r7, #16]
 800d242:	685b      	ldr	r3, [r3, #4]
 800d244:	685a      	ldr	r2, [r3, #4]
 800d246:	693b      	ldr	r3, [r7, #16]
 800d248:	605a      	str	r2, [r3, #4]
 800d24a:	693b      	ldr	r3, [r7, #16]
 800d24c:	685b      	ldr	r3, [r3, #4]
 800d24e:	68db      	ldr	r3, [r3, #12]
 800d250:	4a0a      	ldr	r2, [pc, #40]	@ (800d27c <vTaskSwitchContext+0xc4>)
 800d252:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d254:	4b09      	ldr	r3, [pc, #36]	@ (800d27c <vTaskSwitchContext+0xc4>)
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	334c      	adds	r3, #76	@ 0x4c
 800d25a:	4a09      	ldr	r2, [pc, #36]	@ (800d280 <vTaskSwitchContext+0xc8>)
 800d25c:	6013      	str	r3, [r2, #0]
}
 800d25e:	bf00      	nop
 800d260:	371c      	adds	r7, #28
 800d262:	46bd      	mov	sp, r7
 800d264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d268:	4770      	bx	lr
 800d26a:	bf00      	nop
 800d26c:	20005504 	.word	0x20005504
 800d270:	200054f0 	.word	0x200054f0
 800d274:	200054e4 	.word	0x200054e4
 800d278:	200053e0 	.word	0x200053e0
 800d27c:	200053dc 	.word	0x200053dc
 800d280:	20000090 	.word	0x20000090

0800d284 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d284:	b580      	push	{r7, lr}
 800d286:	b084      	sub	sp, #16
 800d288:	af00      	add	r7, sp, #0
 800d28a:	6078      	str	r0, [r7, #4]
 800d28c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	2b00      	cmp	r3, #0
 800d292:	d10d      	bne.n	800d2b0 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 800d294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d298:	b672      	cpsid	i
 800d29a:	f383 8811 	msr	BASEPRI, r3
 800d29e:	f3bf 8f6f 	isb	sy
 800d2a2:	f3bf 8f4f 	dsb	sy
 800d2a6:	b662      	cpsie	i
 800d2a8:	60fb      	str	r3, [r7, #12]
}
 800d2aa:	bf00      	nop
 800d2ac:	bf00      	nop
 800d2ae:	e7fd      	b.n	800d2ac <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d2b0:	4b07      	ldr	r3, [pc, #28]	@ (800d2d0 <vTaskPlaceOnEventList+0x4c>)
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	3318      	adds	r3, #24
 800d2b6:	4619      	mov	r1, r3
 800d2b8:	6878      	ldr	r0, [r7, #4]
 800d2ba:	f7fe fb05 	bl	800b8c8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d2be:	2101      	movs	r1, #1
 800d2c0:	6838      	ldr	r0, [r7, #0]
 800d2c2:	f000 fbb3 	bl	800da2c <prvAddCurrentTaskToDelayedList>
}
 800d2c6:	bf00      	nop
 800d2c8:	3710      	adds	r7, #16
 800d2ca:	46bd      	mov	sp, r7
 800d2cc:	bd80      	pop	{r7, pc}
 800d2ce:	bf00      	nop
 800d2d0:	200053dc 	.word	0x200053dc

0800d2d4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d2d4:	b580      	push	{r7, lr}
 800d2d6:	b086      	sub	sp, #24
 800d2d8:	af00      	add	r7, sp, #0
 800d2da:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	68db      	ldr	r3, [r3, #12]
 800d2e0:	68db      	ldr	r3, [r3, #12]
 800d2e2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d2e4:	693b      	ldr	r3, [r7, #16]
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d10d      	bne.n	800d306 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 800d2ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2ee:	b672      	cpsid	i
 800d2f0:	f383 8811 	msr	BASEPRI, r3
 800d2f4:	f3bf 8f6f 	isb	sy
 800d2f8:	f3bf 8f4f 	dsb	sy
 800d2fc:	b662      	cpsie	i
 800d2fe:	60fb      	str	r3, [r7, #12]
}
 800d300:	bf00      	nop
 800d302:	bf00      	nop
 800d304:	e7fd      	b.n	800d302 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d306:	693b      	ldr	r3, [r7, #16]
 800d308:	3318      	adds	r3, #24
 800d30a:	4618      	mov	r0, r3
 800d30c:	f7fe fb15 	bl	800b93a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d310:	4b1d      	ldr	r3, [pc, #116]	@ (800d388 <xTaskRemoveFromEventList+0xb4>)
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	2b00      	cmp	r3, #0
 800d316:	d11c      	bne.n	800d352 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d318:	693b      	ldr	r3, [r7, #16]
 800d31a:	3304      	adds	r3, #4
 800d31c:	4618      	mov	r0, r3
 800d31e:	f7fe fb0c 	bl	800b93a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d322:	693b      	ldr	r3, [r7, #16]
 800d324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d326:	2201      	movs	r2, #1
 800d328:	409a      	lsls	r2, r3
 800d32a:	4b18      	ldr	r3, [pc, #96]	@ (800d38c <xTaskRemoveFromEventList+0xb8>)
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	4313      	orrs	r3, r2
 800d330:	4a16      	ldr	r2, [pc, #88]	@ (800d38c <xTaskRemoveFromEventList+0xb8>)
 800d332:	6013      	str	r3, [r2, #0]
 800d334:	693b      	ldr	r3, [r7, #16]
 800d336:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d338:	4613      	mov	r3, r2
 800d33a:	009b      	lsls	r3, r3, #2
 800d33c:	4413      	add	r3, r2
 800d33e:	009b      	lsls	r3, r3, #2
 800d340:	4a13      	ldr	r2, [pc, #76]	@ (800d390 <xTaskRemoveFromEventList+0xbc>)
 800d342:	441a      	add	r2, r3
 800d344:	693b      	ldr	r3, [r7, #16]
 800d346:	3304      	adds	r3, #4
 800d348:	4619      	mov	r1, r3
 800d34a:	4610      	mov	r0, r2
 800d34c:	f7fe fa98 	bl	800b880 <vListInsertEnd>
 800d350:	e005      	b.n	800d35e <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d352:	693b      	ldr	r3, [r7, #16]
 800d354:	3318      	adds	r3, #24
 800d356:	4619      	mov	r1, r3
 800d358:	480e      	ldr	r0, [pc, #56]	@ (800d394 <xTaskRemoveFromEventList+0xc0>)
 800d35a:	f7fe fa91 	bl	800b880 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d35e:	693b      	ldr	r3, [r7, #16]
 800d360:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d362:	4b0d      	ldr	r3, [pc, #52]	@ (800d398 <xTaskRemoveFromEventList+0xc4>)
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d368:	429a      	cmp	r2, r3
 800d36a:	d905      	bls.n	800d378 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d36c:	2301      	movs	r3, #1
 800d36e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d370:	4b0a      	ldr	r3, [pc, #40]	@ (800d39c <xTaskRemoveFromEventList+0xc8>)
 800d372:	2201      	movs	r2, #1
 800d374:	601a      	str	r2, [r3, #0]
 800d376:	e001      	b.n	800d37c <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800d378:	2300      	movs	r3, #0
 800d37a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d37c:	697b      	ldr	r3, [r7, #20]
}
 800d37e:	4618      	mov	r0, r3
 800d380:	3718      	adds	r7, #24
 800d382:	46bd      	mov	sp, r7
 800d384:	bd80      	pop	{r7, pc}
 800d386:	bf00      	nop
 800d388:	20005504 	.word	0x20005504
 800d38c:	200054e4 	.word	0x200054e4
 800d390:	200053e0 	.word	0x200053e0
 800d394:	2000549c 	.word	0x2000549c
 800d398:	200053dc 	.word	0x200053dc
 800d39c:	200054f0 	.word	0x200054f0

0800d3a0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d3a0:	b480      	push	{r7}
 800d3a2:	b083      	sub	sp, #12
 800d3a4:	af00      	add	r7, sp, #0
 800d3a6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d3a8:	4b06      	ldr	r3, [pc, #24]	@ (800d3c4 <vTaskInternalSetTimeOutState+0x24>)
 800d3aa:	681a      	ldr	r2, [r3, #0]
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d3b0:	4b05      	ldr	r3, [pc, #20]	@ (800d3c8 <vTaskInternalSetTimeOutState+0x28>)
 800d3b2:	681a      	ldr	r2, [r3, #0]
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	605a      	str	r2, [r3, #4]
}
 800d3b8:	bf00      	nop
 800d3ba:	370c      	adds	r7, #12
 800d3bc:	46bd      	mov	sp, r7
 800d3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c2:	4770      	bx	lr
 800d3c4:	200054f4 	.word	0x200054f4
 800d3c8:	200054e0 	.word	0x200054e0

0800d3cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d3cc:	b580      	push	{r7, lr}
 800d3ce:	b088      	sub	sp, #32
 800d3d0:	af00      	add	r7, sp, #0
 800d3d2:	6078      	str	r0, [r7, #4]
 800d3d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d10d      	bne.n	800d3f8 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 800d3dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3e0:	b672      	cpsid	i
 800d3e2:	f383 8811 	msr	BASEPRI, r3
 800d3e6:	f3bf 8f6f 	isb	sy
 800d3ea:	f3bf 8f4f 	dsb	sy
 800d3ee:	b662      	cpsie	i
 800d3f0:	613b      	str	r3, [r7, #16]
}
 800d3f2:	bf00      	nop
 800d3f4:	bf00      	nop
 800d3f6:	e7fd      	b.n	800d3f4 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800d3f8:	683b      	ldr	r3, [r7, #0]
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d10d      	bne.n	800d41a <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 800d3fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d402:	b672      	cpsid	i
 800d404:	f383 8811 	msr	BASEPRI, r3
 800d408:	f3bf 8f6f 	isb	sy
 800d40c:	f3bf 8f4f 	dsb	sy
 800d410:	b662      	cpsie	i
 800d412:	60fb      	str	r3, [r7, #12]
}
 800d414:	bf00      	nop
 800d416:	bf00      	nop
 800d418:	e7fd      	b.n	800d416 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800d41a:	f000 fc7f 	bl	800dd1c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d41e:	4b1d      	ldr	r3, [pc, #116]	@ (800d494 <xTaskCheckForTimeOut+0xc8>)
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	685b      	ldr	r3, [r3, #4]
 800d428:	69ba      	ldr	r2, [r7, #24]
 800d42a:	1ad3      	subs	r3, r2, r3
 800d42c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d42e:	683b      	ldr	r3, [r7, #0]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d436:	d102      	bne.n	800d43e <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d438:	2300      	movs	r3, #0
 800d43a:	61fb      	str	r3, [r7, #28]
 800d43c:	e023      	b.n	800d486 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	681a      	ldr	r2, [r3, #0]
 800d442:	4b15      	ldr	r3, [pc, #84]	@ (800d498 <xTaskCheckForTimeOut+0xcc>)
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	429a      	cmp	r2, r3
 800d448:	d007      	beq.n	800d45a <xTaskCheckForTimeOut+0x8e>
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	685b      	ldr	r3, [r3, #4]
 800d44e:	69ba      	ldr	r2, [r7, #24]
 800d450:	429a      	cmp	r2, r3
 800d452:	d302      	bcc.n	800d45a <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d454:	2301      	movs	r3, #1
 800d456:	61fb      	str	r3, [r7, #28]
 800d458:	e015      	b.n	800d486 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d45a:	683b      	ldr	r3, [r7, #0]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	697a      	ldr	r2, [r7, #20]
 800d460:	429a      	cmp	r2, r3
 800d462:	d20b      	bcs.n	800d47c <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d464:	683b      	ldr	r3, [r7, #0]
 800d466:	681a      	ldr	r2, [r3, #0]
 800d468:	697b      	ldr	r3, [r7, #20]
 800d46a:	1ad2      	subs	r2, r2, r3
 800d46c:	683b      	ldr	r3, [r7, #0]
 800d46e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d470:	6878      	ldr	r0, [r7, #4]
 800d472:	f7ff ff95 	bl	800d3a0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d476:	2300      	movs	r3, #0
 800d478:	61fb      	str	r3, [r7, #28]
 800d47a:	e004      	b.n	800d486 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800d47c:	683b      	ldr	r3, [r7, #0]
 800d47e:	2200      	movs	r2, #0
 800d480:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d482:	2301      	movs	r3, #1
 800d484:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d486:	f000 fc7f 	bl	800dd88 <vPortExitCritical>

	return xReturn;
 800d48a:	69fb      	ldr	r3, [r7, #28]
}
 800d48c:	4618      	mov	r0, r3
 800d48e:	3720      	adds	r7, #32
 800d490:	46bd      	mov	sp, r7
 800d492:	bd80      	pop	{r7, pc}
 800d494:	200054e0 	.word	0x200054e0
 800d498:	200054f4 	.word	0x200054f4

0800d49c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d49c:	b480      	push	{r7}
 800d49e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d4a0:	4b03      	ldr	r3, [pc, #12]	@ (800d4b0 <vTaskMissedYield+0x14>)
 800d4a2:	2201      	movs	r2, #1
 800d4a4:	601a      	str	r2, [r3, #0]
}
 800d4a6:	bf00      	nop
 800d4a8:	46bd      	mov	sp, r7
 800d4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ae:	4770      	bx	lr
 800d4b0:	200054f0 	.word	0x200054f0

0800d4b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d4b4:	b580      	push	{r7, lr}
 800d4b6:	b082      	sub	sp, #8
 800d4b8:	af00      	add	r7, sp, #0
 800d4ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d4bc:	f000 f852 	bl	800d564 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d4c0:	4b06      	ldr	r3, [pc, #24]	@ (800d4dc <prvIdleTask+0x28>)
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	2b01      	cmp	r3, #1
 800d4c6:	d9f9      	bls.n	800d4bc <prvIdleTask+0x8>
			{
				taskYIELD();
 800d4c8:	4b05      	ldr	r3, [pc, #20]	@ (800d4e0 <prvIdleTask+0x2c>)
 800d4ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d4ce:	601a      	str	r2, [r3, #0]
 800d4d0:	f3bf 8f4f 	dsb	sy
 800d4d4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d4d8:	e7f0      	b.n	800d4bc <prvIdleTask+0x8>
 800d4da:	bf00      	nop
 800d4dc:	200053e0 	.word	0x200053e0
 800d4e0:	e000ed04 	.word	0xe000ed04

0800d4e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d4e4:	b580      	push	{r7, lr}
 800d4e6:	b082      	sub	sp, #8
 800d4e8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d4ea:	2300      	movs	r3, #0
 800d4ec:	607b      	str	r3, [r7, #4]
 800d4ee:	e00c      	b.n	800d50a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d4f0:	687a      	ldr	r2, [r7, #4]
 800d4f2:	4613      	mov	r3, r2
 800d4f4:	009b      	lsls	r3, r3, #2
 800d4f6:	4413      	add	r3, r2
 800d4f8:	009b      	lsls	r3, r3, #2
 800d4fa:	4a12      	ldr	r2, [pc, #72]	@ (800d544 <prvInitialiseTaskLists+0x60>)
 800d4fc:	4413      	add	r3, r2
 800d4fe:	4618      	mov	r0, r3
 800d500:	f7fe f991 	bl	800b826 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	3301      	adds	r3, #1
 800d508:	607b      	str	r3, [r7, #4]
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	2b06      	cmp	r3, #6
 800d50e:	d9ef      	bls.n	800d4f0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d510:	480d      	ldr	r0, [pc, #52]	@ (800d548 <prvInitialiseTaskLists+0x64>)
 800d512:	f7fe f988 	bl	800b826 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d516:	480d      	ldr	r0, [pc, #52]	@ (800d54c <prvInitialiseTaskLists+0x68>)
 800d518:	f7fe f985 	bl	800b826 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d51c:	480c      	ldr	r0, [pc, #48]	@ (800d550 <prvInitialiseTaskLists+0x6c>)
 800d51e:	f7fe f982 	bl	800b826 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d522:	480c      	ldr	r0, [pc, #48]	@ (800d554 <prvInitialiseTaskLists+0x70>)
 800d524:	f7fe f97f 	bl	800b826 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d528:	480b      	ldr	r0, [pc, #44]	@ (800d558 <prvInitialiseTaskLists+0x74>)
 800d52a:	f7fe f97c 	bl	800b826 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d52e:	4b0b      	ldr	r3, [pc, #44]	@ (800d55c <prvInitialiseTaskLists+0x78>)
 800d530:	4a05      	ldr	r2, [pc, #20]	@ (800d548 <prvInitialiseTaskLists+0x64>)
 800d532:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d534:	4b0a      	ldr	r3, [pc, #40]	@ (800d560 <prvInitialiseTaskLists+0x7c>)
 800d536:	4a05      	ldr	r2, [pc, #20]	@ (800d54c <prvInitialiseTaskLists+0x68>)
 800d538:	601a      	str	r2, [r3, #0]
}
 800d53a:	bf00      	nop
 800d53c:	3708      	adds	r7, #8
 800d53e:	46bd      	mov	sp, r7
 800d540:	bd80      	pop	{r7, pc}
 800d542:	bf00      	nop
 800d544:	200053e0 	.word	0x200053e0
 800d548:	2000546c 	.word	0x2000546c
 800d54c:	20005480 	.word	0x20005480
 800d550:	2000549c 	.word	0x2000549c
 800d554:	200054b0 	.word	0x200054b0
 800d558:	200054c8 	.word	0x200054c8
 800d55c:	20005494 	.word	0x20005494
 800d560:	20005498 	.word	0x20005498

0800d564 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d564:	b580      	push	{r7, lr}
 800d566:	b082      	sub	sp, #8
 800d568:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d56a:	e019      	b.n	800d5a0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d56c:	f000 fbd6 	bl	800dd1c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d570:	4b10      	ldr	r3, [pc, #64]	@ (800d5b4 <prvCheckTasksWaitingTermination+0x50>)
 800d572:	68db      	ldr	r3, [r3, #12]
 800d574:	68db      	ldr	r3, [r3, #12]
 800d576:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	3304      	adds	r3, #4
 800d57c:	4618      	mov	r0, r3
 800d57e:	f7fe f9dc 	bl	800b93a <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d582:	4b0d      	ldr	r3, [pc, #52]	@ (800d5b8 <prvCheckTasksWaitingTermination+0x54>)
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	3b01      	subs	r3, #1
 800d588:	4a0b      	ldr	r2, [pc, #44]	@ (800d5b8 <prvCheckTasksWaitingTermination+0x54>)
 800d58a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d58c:	4b0b      	ldr	r3, [pc, #44]	@ (800d5bc <prvCheckTasksWaitingTermination+0x58>)
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	3b01      	subs	r3, #1
 800d592:	4a0a      	ldr	r2, [pc, #40]	@ (800d5bc <prvCheckTasksWaitingTermination+0x58>)
 800d594:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d596:	f000 fbf7 	bl	800dd88 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d59a:	6878      	ldr	r0, [r7, #4]
 800d59c:	f000 f810 	bl	800d5c0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d5a0:	4b06      	ldr	r3, [pc, #24]	@ (800d5bc <prvCheckTasksWaitingTermination+0x58>)
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d1e1      	bne.n	800d56c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d5a8:	bf00      	nop
 800d5aa:	bf00      	nop
 800d5ac:	3708      	adds	r7, #8
 800d5ae:	46bd      	mov	sp, r7
 800d5b0:	bd80      	pop	{r7, pc}
 800d5b2:	bf00      	nop
 800d5b4:	200054b0 	.word	0x200054b0
 800d5b8:	200054dc 	.word	0x200054dc
 800d5bc:	200054c4 	.word	0x200054c4

0800d5c0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d5c0:	b580      	push	{r7, lr}
 800d5c2:	b084      	sub	sp, #16
 800d5c4:	af00      	add	r7, sp, #0
 800d5c6:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	334c      	adds	r3, #76	@ 0x4c
 800d5cc:	4618      	mov	r0, r3
 800d5ce:	f010 f96d 	bl	801d8ac <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d108      	bne.n	800d5ee <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5e0:	4618      	mov	r0, r3
 800d5e2:	f000 fd97 	bl	800e114 <vPortFree>
				vPortFree( pxTCB );
 800d5e6:	6878      	ldr	r0, [r7, #4]
 800d5e8:	f000 fd94 	bl	800e114 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d5ec:	e01b      	b.n	800d626 <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800d5f4:	2b01      	cmp	r3, #1
 800d5f6:	d103      	bne.n	800d600 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d5f8:	6878      	ldr	r0, [r7, #4]
 800d5fa:	f000 fd8b 	bl	800e114 <vPortFree>
	}
 800d5fe:	e012      	b.n	800d626 <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800d606:	2b02      	cmp	r3, #2
 800d608:	d00d      	beq.n	800d626 <prvDeleteTCB+0x66>
	__asm volatile
 800d60a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d60e:	b672      	cpsid	i
 800d610:	f383 8811 	msr	BASEPRI, r3
 800d614:	f3bf 8f6f 	isb	sy
 800d618:	f3bf 8f4f 	dsb	sy
 800d61c:	b662      	cpsie	i
 800d61e:	60fb      	str	r3, [r7, #12]
}
 800d620:	bf00      	nop
 800d622:	bf00      	nop
 800d624:	e7fd      	b.n	800d622 <prvDeleteTCB+0x62>
	}
 800d626:	bf00      	nop
 800d628:	3710      	adds	r7, #16
 800d62a:	46bd      	mov	sp, r7
 800d62c:	bd80      	pop	{r7, pc}
	...

0800d630 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d630:	b480      	push	{r7}
 800d632:	b083      	sub	sp, #12
 800d634:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d636:	4b0c      	ldr	r3, [pc, #48]	@ (800d668 <prvResetNextTaskUnblockTime+0x38>)
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d104      	bne.n	800d64a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d640:	4b0a      	ldr	r3, [pc, #40]	@ (800d66c <prvResetNextTaskUnblockTime+0x3c>)
 800d642:	f04f 32ff 	mov.w	r2, #4294967295
 800d646:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d648:	e008      	b.n	800d65c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d64a:	4b07      	ldr	r3, [pc, #28]	@ (800d668 <prvResetNextTaskUnblockTime+0x38>)
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	68db      	ldr	r3, [r3, #12]
 800d650:	68db      	ldr	r3, [r3, #12]
 800d652:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	685b      	ldr	r3, [r3, #4]
 800d658:	4a04      	ldr	r2, [pc, #16]	@ (800d66c <prvResetNextTaskUnblockTime+0x3c>)
 800d65a:	6013      	str	r3, [r2, #0]
}
 800d65c:	bf00      	nop
 800d65e:	370c      	adds	r7, #12
 800d660:	46bd      	mov	sp, r7
 800d662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d666:	4770      	bx	lr
 800d668:	20005494 	.word	0x20005494
 800d66c:	200054fc 	.word	0x200054fc

0800d670 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d670:	b480      	push	{r7}
 800d672:	b083      	sub	sp, #12
 800d674:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d676:	4b0b      	ldr	r3, [pc, #44]	@ (800d6a4 <xTaskGetSchedulerState+0x34>)
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d102      	bne.n	800d684 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d67e:	2301      	movs	r3, #1
 800d680:	607b      	str	r3, [r7, #4]
 800d682:	e008      	b.n	800d696 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d684:	4b08      	ldr	r3, [pc, #32]	@ (800d6a8 <xTaskGetSchedulerState+0x38>)
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d102      	bne.n	800d692 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d68c:	2302      	movs	r3, #2
 800d68e:	607b      	str	r3, [r7, #4]
 800d690:	e001      	b.n	800d696 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d692:	2300      	movs	r3, #0
 800d694:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d696:	687b      	ldr	r3, [r7, #4]
	}
 800d698:	4618      	mov	r0, r3
 800d69a:	370c      	adds	r7, #12
 800d69c:	46bd      	mov	sp, r7
 800d69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6a2:	4770      	bx	lr
 800d6a4:	200054e8 	.word	0x200054e8
 800d6a8:	20005504 	.word	0x20005504

0800d6ac <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b084      	sub	sp, #16
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d069      	beq.n	800d796 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d6c2:	68bb      	ldr	r3, [r7, #8]
 800d6c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6c6:	4b36      	ldr	r3, [pc, #216]	@ (800d7a0 <xTaskPriorityInherit+0xf4>)
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6cc:	429a      	cmp	r2, r3
 800d6ce:	d259      	bcs.n	800d784 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d6d0:	68bb      	ldr	r3, [r7, #8]
 800d6d2:	699b      	ldr	r3, [r3, #24]
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	db06      	blt.n	800d6e6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d6d8:	4b31      	ldr	r3, [pc, #196]	@ (800d7a0 <xTaskPriorityInherit+0xf4>)
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6de:	f1c3 0207 	rsb	r2, r3, #7
 800d6e2:	68bb      	ldr	r3, [r7, #8]
 800d6e4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d6e6:	68bb      	ldr	r3, [r7, #8]
 800d6e8:	6959      	ldr	r1, [r3, #20]
 800d6ea:	68bb      	ldr	r3, [r7, #8]
 800d6ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6ee:	4613      	mov	r3, r2
 800d6f0:	009b      	lsls	r3, r3, #2
 800d6f2:	4413      	add	r3, r2
 800d6f4:	009b      	lsls	r3, r3, #2
 800d6f6:	4a2b      	ldr	r2, [pc, #172]	@ (800d7a4 <xTaskPriorityInherit+0xf8>)
 800d6f8:	4413      	add	r3, r2
 800d6fa:	4299      	cmp	r1, r3
 800d6fc:	d13a      	bne.n	800d774 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d6fe:	68bb      	ldr	r3, [r7, #8]
 800d700:	3304      	adds	r3, #4
 800d702:	4618      	mov	r0, r3
 800d704:	f7fe f919 	bl	800b93a <uxListRemove>
 800d708:	4603      	mov	r3, r0
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d115      	bne.n	800d73a <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800d70e:	68bb      	ldr	r3, [r7, #8]
 800d710:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d712:	4924      	ldr	r1, [pc, #144]	@ (800d7a4 <xTaskPriorityInherit+0xf8>)
 800d714:	4613      	mov	r3, r2
 800d716:	009b      	lsls	r3, r3, #2
 800d718:	4413      	add	r3, r2
 800d71a:	009b      	lsls	r3, r3, #2
 800d71c:	440b      	add	r3, r1
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	2b00      	cmp	r3, #0
 800d722:	d10a      	bne.n	800d73a <xTaskPriorityInherit+0x8e>
 800d724:	68bb      	ldr	r3, [r7, #8]
 800d726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d728:	2201      	movs	r2, #1
 800d72a:	fa02 f303 	lsl.w	r3, r2, r3
 800d72e:	43da      	mvns	r2, r3
 800d730:	4b1d      	ldr	r3, [pc, #116]	@ (800d7a8 <xTaskPriorityInherit+0xfc>)
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	4013      	ands	r3, r2
 800d736:	4a1c      	ldr	r2, [pc, #112]	@ (800d7a8 <xTaskPriorityInherit+0xfc>)
 800d738:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d73a:	4b19      	ldr	r3, [pc, #100]	@ (800d7a0 <xTaskPriorityInherit+0xf4>)
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d740:	68bb      	ldr	r3, [r7, #8]
 800d742:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d744:	68bb      	ldr	r3, [r7, #8]
 800d746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d748:	2201      	movs	r2, #1
 800d74a:	409a      	lsls	r2, r3
 800d74c:	4b16      	ldr	r3, [pc, #88]	@ (800d7a8 <xTaskPriorityInherit+0xfc>)
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	4313      	orrs	r3, r2
 800d752:	4a15      	ldr	r2, [pc, #84]	@ (800d7a8 <xTaskPriorityInherit+0xfc>)
 800d754:	6013      	str	r3, [r2, #0]
 800d756:	68bb      	ldr	r3, [r7, #8]
 800d758:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d75a:	4613      	mov	r3, r2
 800d75c:	009b      	lsls	r3, r3, #2
 800d75e:	4413      	add	r3, r2
 800d760:	009b      	lsls	r3, r3, #2
 800d762:	4a10      	ldr	r2, [pc, #64]	@ (800d7a4 <xTaskPriorityInherit+0xf8>)
 800d764:	441a      	add	r2, r3
 800d766:	68bb      	ldr	r3, [r7, #8]
 800d768:	3304      	adds	r3, #4
 800d76a:	4619      	mov	r1, r3
 800d76c:	4610      	mov	r0, r2
 800d76e:	f7fe f887 	bl	800b880 <vListInsertEnd>
 800d772:	e004      	b.n	800d77e <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d774:	4b0a      	ldr	r3, [pc, #40]	@ (800d7a0 <xTaskPriorityInherit+0xf4>)
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d77a:	68bb      	ldr	r3, [r7, #8]
 800d77c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d77e:	2301      	movs	r3, #1
 800d780:	60fb      	str	r3, [r7, #12]
 800d782:	e008      	b.n	800d796 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d784:	68bb      	ldr	r3, [r7, #8]
 800d786:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d788:	4b05      	ldr	r3, [pc, #20]	@ (800d7a0 <xTaskPriorityInherit+0xf4>)
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d78e:	429a      	cmp	r2, r3
 800d790:	d201      	bcs.n	800d796 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d792:	2301      	movs	r3, #1
 800d794:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d796:	68fb      	ldr	r3, [r7, #12]
	}
 800d798:	4618      	mov	r0, r3
 800d79a:	3710      	adds	r7, #16
 800d79c:	46bd      	mov	sp, r7
 800d79e:	bd80      	pop	{r7, pc}
 800d7a0:	200053dc 	.word	0x200053dc
 800d7a4:	200053e0 	.word	0x200053e0
 800d7a8:	200054e4 	.word	0x200054e4

0800d7ac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d7ac:	b580      	push	{r7, lr}
 800d7ae:	b086      	sub	sp, #24
 800d7b0:	af00      	add	r7, sp, #0
 800d7b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d7b8:	2300      	movs	r3, #0
 800d7ba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d074      	beq.n	800d8ac <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d7c2:	4b3d      	ldr	r3, [pc, #244]	@ (800d8b8 <xTaskPriorityDisinherit+0x10c>)
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	693a      	ldr	r2, [r7, #16]
 800d7c8:	429a      	cmp	r2, r3
 800d7ca:	d00d      	beq.n	800d7e8 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800d7cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7d0:	b672      	cpsid	i
 800d7d2:	f383 8811 	msr	BASEPRI, r3
 800d7d6:	f3bf 8f6f 	isb	sy
 800d7da:	f3bf 8f4f 	dsb	sy
 800d7de:	b662      	cpsie	i
 800d7e0:	60fb      	str	r3, [r7, #12]
}
 800d7e2:	bf00      	nop
 800d7e4:	bf00      	nop
 800d7e6:	e7fd      	b.n	800d7e4 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800d7e8:	693b      	ldr	r3, [r7, #16]
 800d7ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d10d      	bne.n	800d80c <xTaskPriorityDisinherit+0x60>
	__asm volatile
 800d7f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7f4:	b672      	cpsid	i
 800d7f6:	f383 8811 	msr	BASEPRI, r3
 800d7fa:	f3bf 8f6f 	isb	sy
 800d7fe:	f3bf 8f4f 	dsb	sy
 800d802:	b662      	cpsie	i
 800d804:	60bb      	str	r3, [r7, #8]
}
 800d806:	bf00      	nop
 800d808:	bf00      	nop
 800d80a:	e7fd      	b.n	800d808 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 800d80c:	693b      	ldr	r3, [r7, #16]
 800d80e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d810:	1e5a      	subs	r2, r3, #1
 800d812:	693b      	ldr	r3, [r7, #16]
 800d814:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d816:	693b      	ldr	r3, [r7, #16]
 800d818:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d81a:	693b      	ldr	r3, [r7, #16]
 800d81c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d81e:	429a      	cmp	r2, r3
 800d820:	d044      	beq.n	800d8ac <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d822:	693b      	ldr	r3, [r7, #16]
 800d824:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d826:	2b00      	cmp	r3, #0
 800d828:	d140      	bne.n	800d8ac <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d82a:	693b      	ldr	r3, [r7, #16]
 800d82c:	3304      	adds	r3, #4
 800d82e:	4618      	mov	r0, r3
 800d830:	f7fe f883 	bl	800b93a <uxListRemove>
 800d834:	4603      	mov	r3, r0
 800d836:	2b00      	cmp	r3, #0
 800d838:	d115      	bne.n	800d866 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d83a:	693b      	ldr	r3, [r7, #16]
 800d83c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d83e:	491f      	ldr	r1, [pc, #124]	@ (800d8bc <xTaskPriorityDisinherit+0x110>)
 800d840:	4613      	mov	r3, r2
 800d842:	009b      	lsls	r3, r3, #2
 800d844:	4413      	add	r3, r2
 800d846:	009b      	lsls	r3, r3, #2
 800d848:	440b      	add	r3, r1
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d10a      	bne.n	800d866 <xTaskPriorityDisinherit+0xba>
 800d850:	693b      	ldr	r3, [r7, #16]
 800d852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d854:	2201      	movs	r2, #1
 800d856:	fa02 f303 	lsl.w	r3, r2, r3
 800d85a:	43da      	mvns	r2, r3
 800d85c:	4b18      	ldr	r3, [pc, #96]	@ (800d8c0 <xTaskPriorityDisinherit+0x114>)
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	4013      	ands	r3, r2
 800d862:	4a17      	ldr	r2, [pc, #92]	@ (800d8c0 <xTaskPriorityDisinherit+0x114>)
 800d864:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d866:	693b      	ldr	r3, [r7, #16]
 800d868:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d86a:	693b      	ldr	r3, [r7, #16]
 800d86c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d86e:	693b      	ldr	r3, [r7, #16]
 800d870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d872:	f1c3 0207 	rsb	r2, r3, #7
 800d876:	693b      	ldr	r3, [r7, #16]
 800d878:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d87a:	693b      	ldr	r3, [r7, #16]
 800d87c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d87e:	2201      	movs	r2, #1
 800d880:	409a      	lsls	r2, r3
 800d882:	4b0f      	ldr	r3, [pc, #60]	@ (800d8c0 <xTaskPriorityDisinherit+0x114>)
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	4313      	orrs	r3, r2
 800d888:	4a0d      	ldr	r2, [pc, #52]	@ (800d8c0 <xTaskPriorityDisinherit+0x114>)
 800d88a:	6013      	str	r3, [r2, #0]
 800d88c:	693b      	ldr	r3, [r7, #16]
 800d88e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d890:	4613      	mov	r3, r2
 800d892:	009b      	lsls	r3, r3, #2
 800d894:	4413      	add	r3, r2
 800d896:	009b      	lsls	r3, r3, #2
 800d898:	4a08      	ldr	r2, [pc, #32]	@ (800d8bc <xTaskPriorityDisinherit+0x110>)
 800d89a:	441a      	add	r2, r3
 800d89c:	693b      	ldr	r3, [r7, #16]
 800d89e:	3304      	adds	r3, #4
 800d8a0:	4619      	mov	r1, r3
 800d8a2:	4610      	mov	r0, r2
 800d8a4:	f7fd ffec 	bl	800b880 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d8a8:	2301      	movs	r3, #1
 800d8aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d8ac:	697b      	ldr	r3, [r7, #20]
	}
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	3718      	adds	r7, #24
 800d8b2:	46bd      	mov	sp, r7
 800d8b4:	bd80      	pop	{r7, pc}
 800d8b6:	bf00      	nop
 800d8b8:	200053dc 	.word	0x200053dc
 800d8bc:	200053e0 	.word	0x200053e0
 800d8c0:	200054e4 	.word	0x200054e4

0800d8c4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d8c4:	b580      	push	{r7, lr}
 800d8c6:	b088      	sub	sp, #32
 800d8c8:	af00      	add	r7, sp, #0
 800d8ca:	6078      	str	r0, [r7, #4]
 800d8cc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d8d2:	2301      	movs	r3, #1
 800d8d4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	f000 8089 	beq.w	800d9f0 <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d8de:	69bb      	ldr	r3, [r7, #24]
 800d8e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d10d      	bne.n	800d902 <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 800d8e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8ea:	b672      	cpsid	i
 800d8ec:	f383 8811 	msr	BASEPRI, r3
 800d8f0:	f3bf 8f6f 	isb	sy
 800d8f4:	f3bf 8f4f 	dsb	sy
 800d8f8:	b662      	cpsie	i
 800d8fa:	60fb      	str	r3, [r7, #12]
}
 800d8fc:	bf00      	nop
 800d8fe:	bf00      	nop
 800d900:	e7fd      	b.n	800d8fe <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d902:	69bb      	ldr	r3, [r7, #24]
 800d904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d906:	683a      	ldr	r2, [r7, #0]
 800d908:	429a      	cmp	r2, r3
 800d90a:	d902      	bls.n	800d912 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d90c:	683b      	ldr	r3, [r7, #0]
 800d90e:	61fb      	str	r3, [r7, #28]
 800d910:	e002      	b.n	800d918 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d912:	69bb      	ldr	r3, [r7, #24]
 800d914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d916:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d918:	69bb      	ldr	r3, [r7, #24]
 800d91a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d91c:	69fa      	ldr	r2, [r7, #28]
 800d91e:	429a      	cmp	r2, r3
 800d920:	d066      	beq.n	800d9f0 <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d922:	69bb      	ldr	r3, [r7, #24]
 800d924:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d926:	697a      	ldr	r2, [r7, #20]
 800d928:	429a      	cmp	r2, r3
 800d92a:	d161      	bne.n	800d9f0 <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d92c:	4b32      	ldr	r3, [pc, #200]	@ (800d9f8 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	69ba      	ldr	r2, [r7, #24]
 800d932:	429a      	cmp	r2, r3
 800d934:	d10d      	bne.n	800d952 <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 800d936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d93a:	b672      	cpsid	i
 800d93c:	f383 8811 	msr	BASEPRI, r3
 800d940:	f3bf 8f6f 	isb	sy
 800d944:	f3bf 8f4f 	dsb	sy
 800d948:	b662      	cpsie	i
 800d94a:	60bb      	str	r3, [r7, #8]
}
 800d94c:	bf00      	nop
 800d94e:	bf00      	nop
 800d950:	e7fd      	b.n	800d94e <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d952:	69bb      	ldr	r3, [r7, #24]
 800d954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d956:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d958:	69bb      	ldr	r3, [r7, #24]
 800d95a:	69fa      	ldr	r2, [r7, #28]
 800d95c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d95e:	69bb      	ldr	r3, [r7, #24]
 800d960:	699b      	ldr	r3, [r3, #24]
 800d962:	2b00      	cmp	r3, #0
 800d964:	db04      	blt.n	800d970 <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d966:	69fb      	ldr	r3, [r7, #28]
 800d968:	f1c3 0207 	rsb	r2, r3, #7
 800d96c:	69bb      	ldr	r3, [r7, #24]
 800d96e:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d970:	69bb      	ldr	r3, [r7, #24]
 800d972:	6959      	ldr	r1, [r3, #20]
 800d974:	693a      	ldr	r2, [r7, #16]
 800d976:	4613      	mov	r3, r2
 800d978:	009b      	lsls	r3, r3, #2
 800d97a:	4413      	add	r3, r2
 800d97c:	009b      	lsls	r3, r3, #2
 800d97e:	4a1f      	ldr	r2, [pc, #124]	@ (800d9fc <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800d980:	4413      	add	r3, r2
 800d982:	4299      	cmp	r1, r3
 800d984:	d134      	bne.n	800d9f0 <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d986:	69bb      	ldr	r3, [r7, #24]
 800d988:	3304      	adds	r3, #4
 800d98a:	4618      	mov	r0, r3
 800d98c:	f7fd ffd5 	bl	800b93a <uxListRemove>
 800d990:	4603      	mov	r3, r0
 800d992:	2b00      	cmp	r3, #0
 800d994:	d115      	bne.n	800d9c2 <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d996:	69bb      	ldr	r3, [r7, #24]
 800d998:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d99a:	4918      	ldr	r1, [pc, #96]	@ (800d9fc <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800d99c:	4613      	mov	r3, r2
 800d99e:	009b      	lsls	r3, r3, #2
 800d9a0:	4413      	add	r3, r2
 800d9a2:	009b      	lsls	r3, r3, #2
 800d9a4:	440b      	add	r3, r1
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d10a      	bne.n	800d9c2 <vTaskPriorityDisinheritAfterTimeout+0xfe>
 800d9ac:	69bb      	ldr	r3, [r7, #24]
 800d9ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9b0:	2201      	movs	r2, #1
 800d9b2:	fa02 f303 	lsl.w	r3, r2, r3
 800d9b6:	43da      	mvns	r2, r3
 800d9b8:	4b11      	ldr	r3, [pc, #68]	@ (800da00 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	4013      	ands	r3, r2
 800d9be:	4a10      	ldr	r2, [pc, #64]	@ (800da00 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800d9c0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d9c2:	69bb      	ldr	r3, [r7, #24]
 800d9c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9c6:	2201      	movs	r2, #1
 800d9c8:	409a      	lsls	r2, r3
 800d9ca:	4b0d      	ldr	r3, [pc, #52]	@ (800da00 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	4313      	orrs	r3, r2
 800d9d0:	4a0b      	ldr	r2, [pc, #44]	@ (800da00 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800d9d2:	6013      	str	r3, [r2, #0]
 800d9d4:	69bb      	ldr	r3, [r7, #24]
 800d9d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d9d8:	4613      	mov	r3, r2
 800d9da:	009b      	lsls	r3, r3, #2
 800d9dc:	4413      	add	r3, r2
 800d9de:	009b      	lsls	r3, r3, #2
 800d9e0:	4a06      	ldr	r2, [pc, #24]	@ (800d9fc <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800d9e2:	441a      	add	r2, r3
 800d9e4:	69bb      	ldr	r3, [r7, #24]
 800d9e6:	3304      	adds	r3, #4
 800d9e8:	4619      	mov	r1, r3
 800d9ea:	4610      	mov	r0, r2
 800d9ec:	f7fd ff48 	bl	800b880 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d9f0:	bf00      	nop
 800d9f2:	3720      	adds	r7, #32
 800d9f4:	46bd      	mov	sp, r7
 800d9f6:	bd80      	pop	{r7, pc}
 800d9f8:	200053dc 	.word	0x200053dc
 800d9fc:	200053e0 	.word	0x200053e0
 800da00:	200054e4 	.word	0x200054e4

0800da04 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800da04:	b480      	push	{r7}
 800da06:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800da08:	4b07      	ldr	r3, [pc, #28]	@ (800da28 <pvTaskIncrementMutexHeldCount+0x24>)
 800da0a:	681b      	ldr	r3, [r3, #0]
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d004      	beq.n	800da1a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800da10:	4b05      	ldr	r3, [pc, #20]	@ (800da28 <pvTaskIncrementMutexHeldCount+0x24>)
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800da16:	3201      	adds	r2, #1
 800da18:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800da1a:	4b03      	ldr	r3, [pc, #12]	@ (800da28 <pvTaskIncrementMutexHeldCount+0x24>)
 800da1c:	681b      	ldr	r3, [r3, #0]
	}
 800da1e:	4618      	mov	r0, r3
 800da20:	46bd      	mov	sp, r7
 800da22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da26:	4770      	bx	lr
 800da28:	200053dc 	.word	0x200053dc

0800da2c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800da2c:	b580      	push	{r7, lr}
 800da2e:	b084      	sub	sp, #16
 800da30:	af00      	add	r7, sp, #0
 800da32:	6078      	str	r0, [r7, #4]
 800da34:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800da36:	4b29      	ldr	r3, [pc, #164]	@ (800dadc <prvAddCurrentTaskToDelayedList+0xb0>)
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800da3c:	4b28      	ldr	r3, [pc, #160]	@ (800dae0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	3304      	adds	r3, #4
 800da42:	4618      	mov	r0, r3
 800da44:	f7fd ff79 	bl	800b93a <uxListRemove>
 800da48:	4603      	mov	r3, r0
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d10b      	bne.n	800da66 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800da4e:	4b24      	ldr	r3, [pc, #144]	@ (800dae0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da54:	2201      	movs	r2, #1
 800da56:	fa02 f303 	lsl.w	r3, r2, r3
 800da5a:	43da      	mvns	r2, r3
 800da5c:	4b21      	ldr	r3, [pc, #132]	@ (800dae4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	4013      	ands	r3, r2
 800da62:	4a20      	ldr	r2, [pc, #128]	@ (800dae4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800da64:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da6c:	d10a      	bne.n	800da84 <prvAddCurrentTaskToDelayedList+0x58>
 800da6e:	683b      	ldr	r3, [r7, #0]
 800da70:	2b00      	cmp	r3, #0
 800da72:	d007      	beq.n	800da84 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800da74:	4b1a      	ldr	r3, [pc, #104]	@ (800dae0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	3304      	adds	r3, #4
 800da7a:	4619      	mov	r1, r3
 800da7c:	481a      	ldr	r0, [pc, #104]	@ (800dae8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800da7e:	f7fd feff 	bl	800b880 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800da82:	e026      	b.n	800dad2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800da84:	68fa      	ldr	r2, [r7, #12]
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	4413      	add	r3, r2
 800da8a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800da8c:	4b14      	ldr	r3, [pc, #80]	@ (800dae0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	68ba      	ldr	r2, [r7, #8]
 800da92:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800da94:	68ba      	ldr	r2, [r7, #8]
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	429a      	cmp	r2, r3
 800da9a:	d209      	bcs.n	800dab0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800da9c:	4b13      	ldr	r3, [pc, #76]	@ (800daec <prvAddCurrentTaskToDelayedList+0xc0>)
 800da9e:	681a      	ldr	r2, [r3, #0]
 800daa0:	4b0f      	ldr	r3, [pc, #60]	@ (800dae0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	3304      	adds	r3, #4
 800daa6:	4619      	mov	r1, r3
 800daa8:	4610      	mov	r0, r2
 800daaa:	f7fd ff0d 	bl	800b8c8 <vListInsert>
}
 800daae:	e010      	b.n	800dad2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dab0:	4b0f      	ldr	r3, [pc, #60]	@ (800daf0 <prvAddCurrentTaskToDelayedList+0xc4>)
 800dab2:	681a      	ldr	r2, [r3, #0]
 800dab4:	4b0a      	ldr	r3, [pc, #40]	@ (800dae0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	3304      	adds	r3, #4
 800daba:	4619      	mov	r1, r3
 800dabc:	4610      	mov	r0, r2
 800dabe:	f7fd ff03 	bl	800b8c8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800dac2:	4b0c      	ldr	r3, [pc, #48]	@ (800daf4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	68ba      	ldr	r2, [r7, #8]
 800dac8:	429a      	cmp	r2, r3
 800daca:	d202      	bcs.n	800dad2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800dacc:	4a09      	ldr	r2, [pc, #36]	@ (800daf4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800dace:	68bb      	ldr	r3, [r7, #8]
 800dad0:	6013      	str	r3, [r2, #0]
}
 800dad2:	bf00      	nop
 800dad4:	3710      	adds	r7, #16
 800dad6:	46bd      	mov	sp, r7
 800dad8:	bd80      	pop	{r7, pc}
 800dada:	bf00      	nop
 800dadc:	200054e0 	.word	0x200054e0
 800dae0:	200053dc 	.word	0x200053dc
 800dae4:	200054e4 	.word	0x200054e4
 800dae8:	200054c8 	.word	0x200054c8
 800daec:	20005498 	.word	0x20005498
 800daf0:	20005494 	.word	0x20005494
 800daf4:	200054fc 	.word	0x200054fc

0800daf8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800daf8:	b480      	push	{r7}
 800dafa:	b085      	sub	sp, #20
 800dafc:	af00      	add	r7, sp, #0
 800dafe:	60f8      	str	r0, [r7, #12]
 800db00:	60b9      	str	r1, [r7, #8]
 800db02:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800db04:	68fb      	ldr	r3, [r7, #12]
 800db06:	3b04      	subs	r3, #4
 800db08:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800db10:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	3b04      	subs	r3, #4
 800db16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800db18:	68bb      	ldr	r3, [r7, #8]
 800db1a:	f023 0201 	bic.w	r2, r3, #1
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	3b04      	subs	r3, #4
 800db26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800db28:	4a0c      	ldr	r2, [pc, #48]	@ (800db5c <pxPortInitialiseStack+0x64>)
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	3b14      	subs	r3, #20
 800db32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800db34:	687a      	ldr	r2, [r7, #4]
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	3b04      	subs	r3, #4
 800db3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	f06f 0202 	mvn.w	r2, #2
 800db46:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	3b20      	subs	r3, #32
 800db4c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800db4e:	68fb      	ldr	r3, [r7, #12]
}
 800db50:	4618      	mov	r0, r3
 800db52:	3714      	adds	r7, #20
 800db54:	46bd      	mov	sp, r7
 800db56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db5a:	4770      	bx	lr
 800db5c:	0800db61 	.word	0x0800db61

0800db60 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800db60:	b480      	push	{r7}
 800db62:	b085      	sub	sp, #20
 800db64:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800db66:	2300      	movs	r3, #0
 800db68:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800db6a:	4b15      	ldr	r3, [pc, #84]	@ (800dbc0 <prvTaskExitError+0x60>)
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db72:	d00d      	beq.n	800db90 <prvTaskExitError+0x30>
	__asm volatile
 800db74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db78:	b672      	cpsid	i
 800db7a:	f383 8811 	msr	BASEPRI, r3
 800db7e:	f3bf 8f6f 	isb	sy
 800db82:	f3bf 8f4f 	dsb	sy
 800db86:	b662      	cpsie	i
 800db88:	60fb      	str	r3, [r7, #12]
}
 800db8a:	bf00      	nop
 800db8c:	bf00      	nop
 800db8e:	e7fd      	b.n	800db8c <prvTaskExitError+0x2c>
	__asm volatile
 800db90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db94:	b672      	cpsid	i
 800db96:	f383 8811 	msr	BASEPRI, r3
 800db9a:	f3bf 8f6f 	isb	sy
 800db9e:	f3bf 8f4f 	dsb	sy
 800dba2:	b662      	cpsie	i
 800dba4:	60bb      	str	r3, [r7, #8]
}
 800dba6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800dba8:	bf00      	nop
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d0fc      	beq.n	800dbaa <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800dbb0:	bf00      	nop
 800dbb2:	bf00      	nop
 800dbb4:	3714      	adds	r7, #20
 800dbb6:	46bd      	mov	sp, r7
 800dbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbbc:	4770      	bx	lr
 800dbbe:	bf00      	nop
 800dbc0:	20000074 	.word	0x20000074
	...

0800dbd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800dbd0:	4b07      	ldr	r3, [pc, #28]	@ (800dbf0 <pxCurrentTCBConst2>)
 800dbd2:	6819      	ldr	r1, [r3, #0]
 800dbd4:	6808      	ldr	r0, [r1, #0]
 800dbd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbda:	f380 8809 	msr	PSP, r0
 800dbde:	f3bf 8f6f 	isb	sy
 800dbe2:	f04f 0000 	mov.w	r0, #0
 800dbe6:	f380 8811 	msr	BASEPRI, r0
 800dbea:	4770      	bx	lr
 800dbec:	f3af 8000 	nop.w

0800dbf0 <pxCurrentTCBConst2>:
 800dbf0:	200053dc 	.word	0x200053dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800dbf4:	bf00      	nop
 800dbf6:	bf00      	nop

0800dbf8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800dbf8:	4808      	ldr	r0, [pc, #32]	@ (800dc1c <prvPortStartFirstTask+0x24>)
 800dbfa:	6800      	ldr	r0, [r0, #0]
 800dbfc:	6800      	ldr	r0, [r0, #0]
 800dbfe:	f380 8808 	msr	MSP, r0
 800dc02:	f04f 0000 	mov.w	r0, #0
 800dc06:	f380 8814 	msr	CONTROL, r0
 800dc0a:	b662      	cpsie	i
 800dc0c:	b661      	cpsie	f
 800dc0e:	f3bf 8f4f 	dsb	sy
 800dc12:	f3bf 8f6f 	isb	sy
 800dc16:	df00      	svc	0
 800dc18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800dc1a:	bf00      	nop
 800dc1c:	e000ed08 	.word	0xe000ed08

0800dc20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800dc20:	b580      	push	{r7, lr}
 800dc22:	b084      	sub	sp, #16
 800dc24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800dc26:	4b37      	ldr	r3, [pc, #220]	@ (800dd04 <xPortStartScheduler+0xe4>)
 800dc28:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	781b      	ldrb	r3, [r3, #0]
 800dc2e:	b2db      	uxtb	r3, r3
 800dc30:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	22ff      	movs	r2, #255	@ 0xff
 800dc36:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	781b      	ldrb	r3, [r3, #0]
 800dc3c:	b2db      	uxtb	r3, r3
 800dc3e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800dc40:	78fb      	ldrb	r3, [r7, #3]
 800dc42:	b2db      	uxtb	r3, r3
 800dc44:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800dc48:	b2da      	uxtb	r2, r3
 800dc4a:	4b2f      	ldr	r3, [pc, #188]	@ (800dd08 <xPortStartScheduler+0xe8>)
 800dc4c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800dc4e:	4b2f      	ldr	r3, [pc, #188]	@ (800dd0c <xPortStartScheduler+0xec>)
 800dc50:	2207      	movs	r2, #7
 800dc52:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800dc54:	e009      	b.n	800dc6a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800dc56:	4b2d      	ldr	r3, [pc, #180]	@ (800dd0c <xPortStartScheduler+0xec>)
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	3b01      	subs	r3, #1
 800dc5c:	4a2b      	ldr	r2, [pc, #172]	@ (800dd0c <xPortStartScheduler+0xec>)
 800dc5e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800dc60:	78fb      	ldrb	r3, [r7, #3]
 800dc62:	b2db      	uxtb	r3, r3
 800dc64:	005b      	lsls	r3, r3, #1
 800dc66:	b2db      	uxtb	r3, r3
 800dc68:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800dc6a:	78fb      	ldrb	r3, [r7, #3]
 800dc6c:	b2db      	uxtb	r3, r3
 800dc6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc72:	2b80      	cmp	r3, #128	@ 0x80
 800dc74:	d0ef      	beq.n	800dc56 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800dc76:	4b25      	ldr	r3, [pc, #148]	@ (800dd0c <xPortStartScheduler+0xec>)
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	f1c3 0307 	rsb	r3, r3, #7
 800dc7e:	2b04      	cmp	r3, #4
 800dc80:	d00d      	beq.n	800dc9e <xPortStartScheduler+0x7e>
	__asm volatile
 800dc82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc86:	b672      	cpsid	i
 800dc88:	f383 8811 	msr	BASEPRI, r3
 800dc8c:	f3bf 8f6f 	isb	sy
 800dc90:	f3bf 8f4f 	dsb	sy
 800dc94:	b662      	cpsie	i
 800dc96:	60bb      	str	r3, [r7, #8]
}
 800dc98:	bf00      	nop
 800dc9a:	bf00      	nop
 800dc9c:	e7fd      	b.n	800dc9a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800dc9e:	4b1b      	ldr	r3, [pc, #108]	@ (800dd0c <xPortStartScheduler+0xec>)
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	021b      	lsls	r3, r3, #8
 800dca4:	4a19      	ldr	r2, [pc, #100]	@ (800dd0c <xPortStartScheduler+0xec>)
 800dca6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800dca8:	4b18      	ldr	r3, [pc, #96]	@ (800dd0c <xPortStartScheduler+0xec>)
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800dcb0:	4a16      	ldr	r2, [pc, #88]	@ (800dd0c <xPortStartScheduler+0xec>)
 800dcb2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	b2da      	uxtb	r2, r3
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800dcbc:	4b14      	ldr	r3, [pc, #80]	@ (800dd10 <xPortStartScheduler+0xf0>)
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	4a13      	ldr	r2, [pc, #76]	@ (800dd10 <xPortStartScheduler+0xf0>)
 800dcc2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800dcc6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800dcc8:	4b11      	ldr	r3, [pc, #68]	@ (800dd10 <xPortStartScheduler+0xf0>)
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	4a10      	ldr	r2, [pc, #64]	@ (800dd10 <xPortStartScheduler+0xf0>)
 800dcce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800dcd2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800dcd4:	f000 f8dc 	bl	800de90 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800dcd8:	4b0e      	ldr	r3, [pc, #56]	@ (800dd14 <xPortStartScheduler+0xf4>)
 800dcda:	2200      	movs	r2, #0
 800dcdc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800dcde:	f000 f8fb 	bl	800ded8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800dce2:	4b0d      	ldr	r3, [pc, #52]	@ (800dd18 <xPortStartScheduler+0xf8>)
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	4a0c      	ldr	r2, [pc, #48]	@ (800dd18 <xPortStartScheduler+0xf8>)
 800dce8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800dcec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800dcee:	f7ff ff83 	bl	800dbf8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800dcf2:	f7ff fa61 	bl	800d1b8 <vTaskSwitchContext>
	prvTaskExitError();
 800dcf6:	f7ff ff33 	bl	800db60 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800dcfa:	2300      	movs	r3, #0
}
 800dcfc:	4618      	mov	r0, r3
 800dcfe:	3710      	adds	r7, #16
 800dd00:	46bd      	mov	sp, r7
 800dd02:	bd80      	pop	{r7, pc}
 800dd04:	e000e400 	.word	0xe000e400
 800dd08:	20005508 	.word	0x20005508
 800dd0c:	2000550c 	.word	0x2000550c
 800dd10:	e000ed20 	.word	0xe000ed20
 800dd14:	20000074 	.word	0x20000074
 800dd18:	e000ef34 	.word	0xe000ef34

0800dd1c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800dd1c:	b480      	push	{r7}
 800dd1e:	b083      	sub	sp, #12
 800dd20:	af00      	add	r7, sp, #0
	__asm volatile
 800dd22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd26:	b672      	cpsid	i
 800dd28:	f383 8811 	msr	BASEPRI, r3
 800dd2c:	f3bf 8f6f 	isb	sy
 800dd30:	f3bf 8f4f 	dsb	sy
 800dd34:	b662      	cpsie	i
 800dd36:	607b      	str	r3, [r7, #4]
}
 800dd38:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800dd3a:	4b11      	ldr	r3, [pc, #68]	@ (800dd80 <vPortEnterCritical+0x64>)
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	3301      	adds	r3, #1
 800dd40:	4a0f      	ldr	r2, [pc, #60]	@ (800dd80 <vPortEnterCritical+0x64>)
 800dd42:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800dd44:	4b0e      	ldr	r3, [pc, #56]	@ (800dd80 <vPortEnterCritical+0x64>)
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	2b01      	cmp	r3, #1
 800dd4a:	d112      	bne.n	800dd72 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800dd4c:	4b0d      	ldr	r3, [pc, #52]	@ (800dd84 <vPortEnterCritical+0x68>)
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	b2db      	uxtb	r3, r3
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d00d      	beq.n	800dd72 <vPortEnterCritical+0x56>
	__asm volatile
 800dd56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd5a:	b672      	cpsid	i
 800dd5c:	f383 8811 	msr	BASEPRI, r3
 800dd60:	f3bf 8f6f 	isb	sy
 800dd64:	f3bf 8f4f 	dsb	sy
 800dd68:	b662      	cpsie	i
 800dd6a:	603b      	str	r3, [r7, #0]
}
 800dd6c:	bf00      	nop
 800dd6e:	bf00      	nop
 800dd70:	e7fd      	b.n	800dd6e <vPortEnterCritical+0x52>
	}
}
 800dd72:	bf00      	nop
 800dd74:	370c      	adds	r7, #12
 800dd76:	46bd      	mov	sp, r7
 800dd78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd7c:	4770      	bx	lr
 800dd7e:	bf00      	nop
 800dd80:	20000074 	.word	0x20000074
 800dd84:	e000ed04 	.word	0xe000ed04

0800dd88 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800dd88:	b480      	push	{r7}
 800dd8a:	b083      	sub	sp, #12
 800dd8c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800dd8e:	4b13      	ldr	r3, [pc, #76]	@ (800dddc <vPortExitCritical+0x54>)
 800dd90:	681b      	ldr	r3, [r3, #0]
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d10d      	bne.n	800ddb2 <vPortExitCritical+0x2a>
	__asm volatile
 800dd96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd9a:	b672      	cpsid	i
 800dd9c:	f383 8811 	msr	BASEPRI, r3
 800dda0:	f3bf 8f6f 	isb	sy
 800dda4:	f3bf 8f4f 	dsb	sy
 800dda8:	b662      	cpsie	i
 800ddaa:	607b      	str	r3, [r7, #4]
}
 800ddac:	bf00      	nop
 800ddae:	bf00      	nop
 800ddb0:	e7fd      	b.n	800ddae <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800ddb2:	4b0a      	ldr	r3, [pc, #40]	@ (800dddc <vPortExitCritical+0x54>)
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	3b01      	subs	r3, #1
 800ddb8:	4a08      	ldr	r2, [pc, #32]	@ (800dddc <vPortExitCritical+0x54>)
 800ddba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ddbc:	4b07      	ldr	r3, [pc, #28]	@ (800dddc <vPortExitCritical+0x54>)
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d105      	bne.n	800ddd0 <vPortExitCritical+0x48>
 800ddc4:	2300      	movs	r3, #0
 800ddc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ddc8:	683b      	ldr	r3, [r7, #0]
 800ddca:	f383 8811 	msr	BASEPRI, r3
}
 800ddce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ddd0:	bf00      	nop
 800ddd2:	370c      	adds	r7, #12
 800ddd4:	46bd      	mov	sp, r7
 800ddd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddda:	4770      	bx	lr
 800dddc:	20000074 	.word	0x20000074

0800dde0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800dde0:	f3ef 8009 	mrs	r0, PSP
 800dde4:	f3bf 8f6f 	isb	sy
 800dde8:	4b15      	ldr	r3, [pc, #84]	@ (800de40 <pxCurrentTCBConst>)
 800ddea:	681a      	ldr	r2, [r3, #0]
 800ddec:	f01e 0f10 	tst.w	lr, #16
 800ddf0:	bf08      	it	eq
 800ddf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ddf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddfa:	6010      	str	r0, [r2, #0]
 800ddfc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800de00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800de04:	b672      	cpsid	i
 800de06:	f380 8811 	msr	BASEPRI, r0
 800de0a:	f3bf 8f4f 	dsb	sy
 800de0e:	f3bf 8f6f 	isb	sy
 800de12:	b662      	cpsie	i
 800de14:	f7ff f9d0 	bl	800d1b8 <vTaskSwitchContext>
 800de18:	f04f 0000 	mov.w	r0, #0
 800de1c:	f380 8811 	msr	BASEPRI, r0
 800de20:	bc09      	pop	{r0, r3}
 800de22:	6819      	ldr	r1, [r3, #0]
 800de24:	6808      	ldr	r0, [r1, #0]
 800de26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de2a:	f01e 0f10 	tst.w	lr, #16
 800de2e:	bf08      	it	eq
 800de30:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800de34:	f380 8809 	msr	PSP, r0
 800de38:	f3bf 8f6f 	isb	sy
 800de3c:	4770      	bx	lr
 800de3e:	bf00      	nop

0800de40 <pxCurrentTCBConst>:
 800de40:	200053dc 	.word	0x200053dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800de44:	bf00      	nop
 800de46:	bf00      	nop

0800de48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800de48:	b580      	push	{r7, lr}
 800de4a:	b082      	sub	sp, #8
 800de4c:	af00      	add	r7, sp, #0
	__asm volatile
 800de4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de52:	b672      	cpsid	i
 800de54:	f383 8811 	msr	BASEPRI, r3
 800de58:	f3bf 8f6f 	isb	sy
 800de5c:	f3bf 8f4f 	dsb	sy
 800de60:	b662      	cpsie	i
 800de62:	607b      	str	r3, [r7, #4]
}
 800de64:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800de66:	f7ff f8eb 	bl	800d040 <xTaskIncrementTick>
 800de6a:	4603      	mov	r3, r0
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d003      	beq.n	800de78 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800de70:	4b06      	ldr	r3, [pc, #24]	@ (800de8c <SysTick_Handler+0x44>)
 800de72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800de76:	601a      	str	r2, [r3, #0]
 800de78:	2300      	movs	r3, #0
 800de7a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800de7c:	683b      	ldr	r3, [r7, #0]
 800de7e:	f383 8811 	msr	BASEPRI, r3
}
 800de82:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800de84:	bf00      	nop
 800de86:	3708      	adds	r7, #8
 800de88:	46bd      	mov	sp, r7
 800de8a:	bd80      	pop	{r7, pc}
 800de8c:	e000ed04 	.word	0xe000ed04

0800de90 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800de90:	b480      	push	{r7}
 800de92:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800de94:	4b0b      	ldr	r3, [pc, #44]	@ (800dec4 <vPortSetupTimerInterrupt+0x34>)
 800de96:	2200      	movs	r2, #0
 800de98:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800de9a:	4b0b      	ldr	r3, [pc, #44]	@ (800dec8 <vPortSetupTimerInterrupt+0x38>)
 800de9c:	2200      	movs	r2, #0
 800de9e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800dea0:	4b0a      	ldr	r3, [pc, #40]	@ (800decc <vPortSetupTimerInterrupt+0x3c>)
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	4a0a      	ldr	r2, [pc, #40]	@ (800ded0 <vPortSetupTimerInterrupt+0x40>)
 800dea6:	fba2 2303 	umull	r2, r3, r2, r3
 800deaa:	099b      	lsrs	r3, r3, #6
 800deac:	4a09      	ldr	r2, [pc, #36]	@ (800ded4 <vPortSetupTimerInterrupt+0x44>)
 800deae:	3b01      	subs	r3, #1
 800deb0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800deb2:	4b04      	ldr	r3, [pc, #16]	@ (800dec4 <vPortSetupTimerInterrupt+0x34>)
 800deb4:	2207      	movs	r2, #7
 800deb6:	601a      	str	r2, [r3, #0]
}
 800deb8:	bf00      	nop
 800deba:	46bd      	mov	sp, r7
 800debc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dec0:	4770      	bx	lr
 800dec2:	bf00      	nop
 800dec4:	e000e010 	.word	0xe000e010
 800dec8:	e000e018 	.word	0xe000e018
 800decc:	20000054 	.word	0x20000054
 800ded0:	10624dd3 	.word	0x10624dd3
 800ded4:	e000e014 	.word	0xe000e014

0800ded8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ded8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800dee8 <vPortEnableVFP+0x10>
 800dedc:	6801      	ldr	r1, [r0, #0]
 800dede:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800dee2:	6001      	str	r1, [r0, #0]
 800dee4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800dee6:	bf00      	nop
 800dee8:	e000ed88 	.word	0xe000ed88

0800deec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800deec:	b480      	push	{r7}
 800deee:	b085      	sub	sp, #20
 800def0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800def2:	f3ef 8305 	mrs	r3, IPSR
 800def6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	2b0f      	cmp	r3, #15
 800defc:	d917      	bls.n	800df2e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800defe:	4a1a      	ldr	r2, [pc, #104]	@ (800df68 <vPortValidateInterruptPriority+0x7c>)
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	4413      	add	r3, r2
 800df04:	781b      	ldrb	r3, [r3, #0]
 800df06:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800df08:	4b18      	ldr	r3, [pc, #96]	@ (800df6c <vPortValidateInterruptPriority+0x80>)
 800df0a:	781b      	ldrb	r3, [r3, #0]
 800df0c:	7afa      	ldrb	r2, [r7, #11]
 800df0e:	429a      	cmp	r2, r3
 800df10:	d20d      	bcs.n	800df2e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 800df12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df16:	b672      	cpsid	i
 800df18:	f383 8811 	msr	BASEPRI, r3
 800df1c:	f3bf 8f6f 	isb	sy
 800df20:	f3bf 8f4f 	dsb	sy
 800df24:	b662      	cpsie	i
 800df26:	607b      	str	r3, [r7, #4]
}
 800df28:	bf00      	nop
 800df2a:	bf00      	nop
 800df2c:	e7fd      	b.n	800df2a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800df2e:	4b10      	ldr	r3, [pc, #64]	@ (800df70 <vPortValidateInterruptPriority+0x84>)
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800df36:	4b0f      	ldr	r3, [pc, #60]	@ (800df74 <vPortValidateInterruptPriority+0x88>)
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	429a      	cmp	r2, r3
 800df3c:	d90d      	bls.n	800df5a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800df3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df42:	b672      	cpsid	i
 800df44:	f383 8811 	msr	BASEPRI, r3
 800df48:	f3bf 8f6f 	isb	sy
 800df4c:	f3bf 8f4f 	dsb	sy
 800df50:	b662      	cpsie	i
 800df52:	603b      	str	r3, [r7, #0]
}
 800df54:	bf00      	nop
 800df56:	bf00      	nop
 800df58:	e7fd      	b.n	800df56 <vPortValidateInterruptPriority+0x6a>
	}
 800df5a:	bf00      	nop
 800df5c:	3714      	adds	r7, #20
 800df5e:	46bd      	mov	sp, r7
 800df60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df64:	4770      	bx	lr
 800df66:	bf00      	nop
 800df68:	e000e3f0 	.word	0xe000e3f0
 800df6c:	20005508 	.word	0x20005508
 800df70:	e000ed0c 	.word	0xe000ed0c
 800df74:	2000550c 	.word	0x2000550c

0800df78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800df78:	b580      	push	{r7, lr}
 800df7a:	b08a      	sub	sp, #40	@ 0x28
 800df7c:	af00      	add	r7, sp, #0
 800df7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800df80:	2300      	movs	r3, #0
 800df82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800df84:	f7fe ff8c 	bl	800cea0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800df88:	4b5d      	ldr	r3, [pc, #372]	@ (800e100 <pvPortMalloc+0x188>)
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d101      	bne.n	800df94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800df90:	f000 f920 	bl	800e1d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800df94:	4b5b      	ldr	r3, [pc, #364]	@ (800e104 <pvPortMalloc+0x18c>)
 800df96:	681a      	ldr	r2, [r3, #0]
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	4013      	ands	r3, r2
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	f040 8094 	bne.w	800e0ca <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d020      	beq.n	800dfea <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800dfa8:	2208      	movs	r2, #8
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	4413      	add	r3, r2
 800dfae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	f003 0307 	and.w	r3, r3, #7
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d017      	beq.n	800dfea <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	f023 0307 	bic.w	r3, r3, #7
 800dfc0:	3308      	adds	r3, #8
 800dfc2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	f003 0307 	and.w	r3, r3, #7
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d00d      	beq.n	800dfea <pvPortMalloc+0x72>
	__asm volatile
 800dfce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfd2:	b672      	cpsid	i
 800dfd4:	f383 8811 	msr	BASEPRI, r3
 800dfd8:	f3bf 8f6f 	isb	sy
 800dfdc:	f3bf 8f4f 	dsb	sy
 800dfe0:	b662      	cpsie	i
 800dfe2:	617b      	str	r3, [r7, #20]
}
 800dfe4:	bf00      	nop
 800dfe6:	bf00      	nop
 800dfe8:	e7fd      	b.n	800dfe6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d06c      	beq.n	800e0ca <pvPortMalloc+0x152>
 800dff0:	4b45      	ldr	r3, [pc, #276]	@ (800e108 <pvPortMalloc+0x190>)
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	687a      	ldr	r2, [r7, #4]
 800dff6:	429a      	cmp	r2, r3
 800dff8:	d867      	bhi.n	800e0ca <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800dffa:	4b44      	ldr	r3, [pc, #272]	@ (800e10c <pvPortMalloc+0x194>)
 800dffc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800dffe:	4b43      	ldr	r3, [pc, #268]	@ (800e10c <pvPortMalloc+0x194>)
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e004:	e004      	b.n	800e010 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800e006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e008:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e00a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e012:	685b      	ldr	r3, [r3, #4]
 800e014:	687a      	ldr	r2, [r7, #4]
 800e016:	429a      	cmp	r2, r3
 800e018:	d903      	bls.n	800e022 <pvPortMalloc+0xaa>
 800e01a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d1f1      	bne.n	800e006 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e022:	4b37      	ldr	r3, [pc, #220]	@ (800e100 <pvPortMalloc+0x188>)
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e028:	429a      	cmp	r2, r3
 800e02a:	d04e      	beq.n	800e0ca <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e02c:	6a3b      	ldr	r3, [r7, #32]
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	2208      	movs	r2, #8
 800e032:	4413      	add	r3, r2
 800e034:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e038:	681a      	ldr	r2, [r3, #0]
 800e03a:	6a3b      	ldr	r3, [r7, #32]
 800e03c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e03e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e040:	685a      	ldr	r2, [r3, #4]
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	1ad2      	subs	r2, r2, r3
 800e046:	2308      	movs	r3, #8
 800e048:	005b      	lsls	r3, r3, #1
 800e04a:	429a      	cmp	r2, r3
 800e04c:	d922      	bls.n	800e094 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e04e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	4413      	add	r3, r2
 800e054:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e056:	69bb      	ldr	r3, [r7, #24]
 800e058:	f003 0307 	and.w	r3, r3, #7
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d00d      	beq.n	800e07c <pvPortMalloc+0x104>
	__asm volatile
 800e060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e064:	b672      	cpsid	i
 800e066:	f383 8811 	msr	BASEPRI, r3
 800e06a:	f3bf 8f6f 	isb	sy
 800e06e:	f3bf 8f4f 	dsb	sy
 800e072:	b662      	cpsie	i
 800e074:	613b      	str	r3, [r7, #16]
}
 800e076:	bf00      	nop
 800e078:	bf00      	nop
 800e07a:	e7fd      	b.n	800e078 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e07c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e07e:	685a      	ldr	r2, [r3, #4]
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	1ad2      	subs	r2, r2, r3
 800e084:	69bb      	ldr	r3, [r7, #24]
 800e086:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e08a:	687a      	ldr	r2, [r7, #4]
 800e08c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e08e:	69b8      	ldr	r0, [r7, #24]
 800e090:	f000 f902 	bl	800e298 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e094:	4b1c      	ldr	r3, [pc, #112]	@ (800e108 <pvPortMalloc+0x190>)
 800e096:	681a      	ldr	r2, [r3, #0]
 800e098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e09a:	685b      	ldr	r3, [r3, #4]
 800e09c:	1ad3      	subs	r3, r2, r3
 800e09e:	4a1a      	ldr	r2, [pc, #104]	@ (800e108 <pvPortMalloc+0x190>)
 800e0a0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e0a2:	4b19      	ldr	r3, [pc, #100]	@ (800e108 <pvPortMalloc+0x190>)
 800e0a4:	681a      	ldr	r2, [r3, #0]
 800e0a6:	4b1a      	ldr	r3, [pc, #104]	@ (800e110 <pvPortMalloc+0x198>)
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	429a      	cmp	r2, r3
 800e0ac:	d203      	bcs.n	800e0b6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e0ae:	4b16      	ldr	r3, [pc, #88]	@ (800e108 <pvPortMalloc+0x190>)
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	4a17      	ldr	r2, [pc, #92]	@ (800e110 <pvPortMalloc+0x198>)
 800e0b4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e0b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0b8:	685a      	ldr	r2, [r3, #4]
 800e0ba:	4b12      	ldr	r3, [pc, #72]	@ (800e104 <pvPortMalloc+0x18c>)
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	431a      	orrs	r2, r3
 800e0c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0c2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e0c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0c6:	2200      	movs	r2, #0
 800e0c8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e0ca:	f7fe fef7 	bl	800cebc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e0ce:	69fb      	ldr	r3, [r7, #28]
 800e0d0:	f003 0307 	and.w	r3, r3, #7
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d00d      	beq.n	800e0f4 <pvPortMalloc+0x17c>
	__asm volatile
 800e0d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e0dc:	b672      	cpsid	i
 800e0de:	f383 8811 	msr	BASEPRI, r3
 800e0e2:	f3bf 8f6f 	isb	sy
 800e0e6:	f3bf 8f4f 	dsb	sy
 800e0ea:	b662      	cpsie	i
 800e0ec:	60fb      	str	r3, [r7, #12]
}
 800e0ee:	bf00      	nop
 800e0f0:	bf00      	nop
 800e0f2:	e7fd      	b.n	800e0f0 <pvPortMalloc+0x178>
	return pvReturn;
 800e0f4:	69fb      	ldr	r3, [r7, #28]
}
 800e0f6:	4618      	mov	r0, r3
 800e0f8:	3728      	adds	r7, #40	@ 0x28
 800e0fa:	46bd      	mov	sp, r7
 800e0fc:	bd80      	pop	{r7, pc}
 800e0fe:	bf00      	nop
 800e100:	2000b828 	.word	0x2000b828
 800e104:	2000b834 	.word	0x2000b834
 800e108:	2000b82c 	.word	0x2000b82c
 800e10c:	2000b820 	.word	0x2000b820
 800e110:	2000b830 	.word	0x2000b830

0800e114 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e114:	b580      	push	{r7, lr}
 800e116:	b086      	sub	sp, #24
 800e118:	af00      	add	r7, sp, #0
 800e11a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	2b00      	cmp	r3, #0
 800e124:	d04e      	beq.n	800e1c4 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e126:	2308      	movs	r3, #8
 800e128:	425b      	negs	r3, r3
 800e12a:	697a      	ldr	r2, [r7, #20]
 800e12c:	4413      	add	r3, r2
 800e12e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e130:	697b      	ldr	r3, [r7, #20]
 800e132:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e134:	693b      	ldr	r3, [r7, #16]
 800e136:	685a      	ldr	r2, [r3, #4]
 800e138:	4b24      	ldr	r3, [pc, #144]	@ (800e1cc <vPortFree+0xb8>)
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	4013      	ands	r3, r2
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d10d      	bne.n	800e15e <vPortFree+0x4a>
	__asm volatile
 800e142:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e146:	b672      	cpsid	i
 800e148:	f383 8811 	msr	BASEPRI, r3
 800e14c:	f3bf 8f6f 	isb	sy
 800e150:	f3bf 8f4f 	dsb	sy
 800e154:	b662      	cpsie	i
 800e156:	60fb      	str	r3, [r7, #12]
}
 800e158:	bf00      	nop
 800e15a:	bf00      	nop
 800e15c:	e7fd      	b.n	800e15a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e15e:	693b      	ldr	r3, [r7, #16]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	2b00      	cmp	r3, #0
 800e164:	d00d      	beq.n	800e182 <vPortFree+0x6e>
	__asm volatile
 800e166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e16a:	b672      	cpsid	i
 800e16c:	f383 8811 	msr	BASEPRI, r3
 800e170:	f3bf 8f6f 	isb	sy
 800e174:	f3bf 8f4f 	dsb	sy
 800e178:	b662      	cpsie	i
 800e17a:	60bb      	str	r3, [r7, #8]
}
 800e17c:	bf00      	nop
 800e17e:	bf00      	nop
 800e180:	e7fd      	b.n	800e17e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e182:	693b      	ldr	r3, [r7, #16]
 800e184:	685a      	ldr	r2, [r3, #4]
 800e186:	4b11      	ldr	r3, [pc, #68]	@ (800e1cc <vPortFree+0xb8>)
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	4013      	ands	r3, r2
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d019      	beq.n	800e1c4 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e190:	693b      	ldr	r3, [r7, #16]
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	2b00      	cmp	r3, #0
 800e196:	d115      	bne.n	800e1c4 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e198:	693b      	ldr	r3, [r7, #16]
 800e19a:	685a      	ldr	r2, [r3, #4]
 800e19c:	4b0b      	ldr	r3, [pc, #44]	@ (800e1cc <vPortFree+0xb8>)
 800e19e:	681b      	ldr	r3, [r3, #0]
 800e1a0:	43db      	mvns	r3, r3
 800e1a2:	401a      	ands	r2, r3
 800e1a4:	693b      	ldr	r3, [r7, #16]
 800e1a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e1a8:	f7fe fe7a 	bl	800cea0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e1ac:	693b      	ldr	r3, [r7, #16]
 800e1ae:	685a      	ldr	r2, [r3, #4]
 800e1b0:	4b07      	ldr	r3, [pc, #28]	@ (800e1d0 <vPortFree+0xbc>)
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	4413      	add	r3, r2
 800e1b6:	4a06      	ldr	r2, [pc, #24]	@ (800e1d0 <vPortFree+0xbc>)
 800e1b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e1ba:	6938      	ldr	r0, [r7, #16]
 800e1bc:	f000 f86c 	bl	800e298 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800e1c0:	f7fe fe7c 	bl	800cebc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e1c4:	bf00      	nop
 800e1c6:	3718      	adds	r7, #24
 800e1c8:	46bd      	mov	sp, r7
 800e1ca:	bd80      	pop	{r7, pc}
 800e1cc:	2000b834 	.word	0x2000b834
 800e1d0:	2000b82c 	.word	0x2000b82c

0800e1d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e1d4:	b480      	push	{r7}
 800e1d6:	b085      	sub	sp, #20
 800e1d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e1da:	f246 3310 	movw	r3, #25360	@ 0x6310
 800e1de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e1e0:	4b27      	ldr	r3, [pc, #156]	@ (800e280 <prvHeapInit+0xac>)
 800e1e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	f003 0307 	and.w	r3, r3, #7
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d00c      	beq.n	800e208 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	3307      	adds	r3, #7
 800e1f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	f023 0307 	bic.w	r3, r3, #7
 800e1fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e1fc:	68ba      	ldr	r2, [r7, #8]
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	1ad3      	subs	r3, r2, r3
 800e202:	4a1f      	ldr	r2, [pc, #124]	@ (800e280 <prvHeapInit+0xac>)
 800e204:	4413      	add	r3, r2
 800e206:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e20c:	4a1d      	ldr	r2, [pc, #116]	@ (800e284 <prvHeapInit+0xb0>)
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e212:	4b1c      	ldr	r3, [pc, #112]	@ (800e284 <prvHeapInit+0xb0>)
 800e214:	2200      	movs	r2, #0
 800e216:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	68ba      	ldr	r2, [r7, #8]
 800e21c:	4413      	add	r3, r2
 800e21e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e220:	2208      	movs	r2, #8
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	1a9b      	subs	r3, r3, r2
 800e226:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	f023 0307 	bic.w	r3, r3, #7
 800e22e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	4a15      	ldr	r2, [pc, #84]	@ (800e288 <prvHeapInit+0xb4>)
 800e234:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e236:	4b14      	ldr	r3, [pc, #80]	@ (800e288 <prvHeapInit+0xb4>)
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	2200      	movs	r2, #0
 800e23c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e23e:	4b12      	ldr	r3, [pc, #72]	@ (800e288 <prvHeapInit+0xb4>)
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	2200      	movs	r2, #0
 800e244:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e24a:	683b      	ldr	r3, [r7, #0]
 800e24c:	68fa      	ldr	r2, [r7, #12]
 800e24e:	1ad2      	subs	r2, r2, r3
 800e250:	683b      	ldr	r3, [r7, #0]
 800e252:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e254:	4b0c      	ldr	r3, [pc, #48]	@ (800e288 <prvHeapInit+0xb4>)
 800e256:	681a      	ldr	r2, [r3, #0]
 800e258:	683b      	ldr	r3, [r7, #0]
 800e25a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e25c:	683b      	ldr	r3, [r7, #0]
 800e25e:	685b      	ldr	r3, [r3, #4]
 800e260:	4a0a      	ldr	r2, [pc, #40]	@ (800e28c <prvHeapInit+0xb8>)
 800e262:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e264:	683b      	ldr	r3, [r7, #0]
 800e266:	685b      	ldr	r3, [r3, #4]
 800e268:	4a09      	ldr	r2, [pc, #36]	@ (800e290 <prvHeapInit+0xbc>)
 800e26a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e26c:	4b09      	ldr	r3, [pc, #36]	@ (800e294 <prvHeapInit+0xc0>)
 800e26e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800e272:	601a      	str	r2, [r3, #0]
}
 800e274:	bf00      	nop
 800e276:	3714      	adds	r7, #20
 800e278:	46bd      	mov	sp, r7
 800e27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e27e:	4770      	bx	lr
 800e280:	20005510 	.word	0x20005510
 800e284:	2000b820 	.word	0x2000b820
 800e288:	2000b828 	.word	0x2000b828
 800e28c:	2000b830 	.word	0x2000b830
 800e290:	2000b82c 	.word	0x2000b82c
 800e294:	2000b834 	.word	0x2000b834

0800e298 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e298:	b480      	push	{r7}
 800e29a:	b085      	sub	sp, #20
 800e29c:	af00      	add	r7, sp, #0
 800e29e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e2a0:	4b28      	ldr	r3, [pc, #160]	@ (800e344 <prvInsertBlockIntoFreeList+0xac>)
 800e2a2:	60fb      	str	r3, [r7, #12]
 800e2a4:	e002      	b.n	800e2ac <prvInsertBlockIntoFreeList+0x14>
 800e2a6:	68fb      	ldr	r3, [r7, #12]
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	60fb      	str	r3, [r7, #12]
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	687a      	ldr	r2, [r7, #4]
 800e2b2:	429a      	cmp	r2, r3
 800e2b4:	d8f7      	bhi.n	800e2a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	685b      	ldr	r3, [r3, #4]
 800e2be:	68ba      	ldr	r2, [r7, #8]
 800e2c0:	4413      	add	r3, r2
 800e2c2:	687a      	ldr	r2, [r7, #4]
 800e2c4:	429a      	cmp	r2, r3
 800e2c6:	d108      	bne.n	800e2da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e2c8:	68fb      	ldr	r3, [r7, #12]
 800e2ca:	685a      	ldr	r2, [r3, #4]
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	685b      	ldr	r3, [r3, #4]
 800e2d0:	441a      	add	r2, r3
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e2d6:	68fb      	ldr	r3, [r7, #12]
 800e2d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	685b      	ldr	r3, [r3, #4]
 800e2e2:	68ba      	ldr	r2, [r7, #8]
 800e2e4:	441a      	add	r2, r3
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	429a      	cmp	r2, r3
 800e2ec:	d118      	bne.n	800e320 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e2ee:	68fb      	ldr	r3, [r7, #12]
 800e2f0:	681a      	ldr	r2, [r3, #0]
 800e2f2:	4b15      	ldr	r3, [pc, #84]	@ (800e348 <prvInsertBlockIntoFreeList+0xb0>)
 800e2f4:	681b      	ldr	r3, [r3, #0]
 800e2f6:	429a      	cmp	r2, r3
 800e2f8:	d00d      	beq.n	800e316 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	685a      	ldr	r2, [r3, #4]
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	685b      	ldr	r3, [r3, #4]
 800e304:	441a      	add	r2, r3
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	681a      	ldr	r2, [r3, #0]
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	601a      	str	r2, [r3, #0]
 800e314:	e008      	b.n	800e328 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e316:	4b0c      	ldr	r3, [pc, #48]	@ (800e348 <prvInsertBlockIntoFreeList+0xb0>)
 800e318:	681a      	ldr	r2, [r3, #0]
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	601a      	str	r2, [r3, #0]
 800e31e:	e003      	b.n	800e328 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	681a      	ldr	r2, [r3, #0]
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e328:	68fa      	ldr	r2, [r7, #12]
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	429a      	cmp	r2, r3
 800e32e:	d002      	beq.n	800e336 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	687a      	ldr	r2, [r7, #4]
 800e334:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e336:	bf00      	nop
 800e338:	3714      	adds	r7, #20
 800e33a:	46bd      	mov	sp, r7
 800e33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e340:	4770      	bx	lr
 800e342:	bf00      	nop
 800e344:	2000b820 	.word	0x2000b820
 800e348:	2000b828 	.word	0x2000b828

0800e34c <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 800e34c:	b580      	push	{r7, lr}
 800e34e:	b084      	sub	sp, #16
 800e350:	af00      	add	r7, sp, #0
 800e352:	6078      	str	r0, [r7, #4]
 800e354:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 800e356:	683b      	ldr	r3, [r7, #0]
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	330c      	adds	r3, #12
 800e35c:	461a      	mov	r2, r3
 800e35e:	6839      	ldr	r1, [r7, #0]
 800e360:	6878      	ldr	r0, [r7, #4]
 800e362:	f002 fb67 	bl	8010a34 <tcpip_send_msg_wait_sem>
 800e366:	4603      	mov	r3, r0
 800e368:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800e36a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d103      	bne.n	800e37a <netconn_apimsg+0x2e>
    return apimsg->err;
 800e372:	683b      	ldr	r3, [r7, #0]
 800e374:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800e378:	e001      	b.n	800e37e <netconn_apimsg+0x32>
  }
  return err;
 800e37a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e37e:	4618      	mov	r0, r3
 800e380:	3710      	adds	r7, #16
 800e382:	46bd      	mov	sp, r7
 800e384:	bd80      	pop	{r7, pc}
	...

0800e388 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 800e388:	b580      	push	{r7, lr}
 800e38a:	b08c      	sub	sp, #48	@ 0x30
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	4603      	mov	r3, r0
 800e390:	603a      	str	r2, [r7, #0]
 800e392:	71fb      	strb	r3, [r7, #7]
 800e394:	460b      	mov	r3, r1
 800e396:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 800e398:	79fb      	ldrb	r3, [r7, #7]
 800e39a:	6839      	ldr	r1, [r7, #0]
 800e39c:	4618      	mov	r0, r3
 800e39e:	f001 f951 	bl	800f644 <netconn_alloc>
 800e3a2:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (conn != NULL) {
 800e3a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d054      	beq.n	800e454 <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 800e3aa:	79bb      	ldrb	r3, [r7, #6]
 800e3ac:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 800e3ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3b0:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 800e3b2:	f107 0308 	add.w	r3, r7, #8
 800e3b6:	4619      	mov	r1, r3
 800e3b8:	4829      	ldr	r0, [pc, #164]	@ (800e460 <netconn_new_with_proto_and_callback+0xd8>)
 800e3ba:	f7ff ffc7 	bl	800e34c <netconn_apimsg>
 800e3be:	4603      	mov	r3, r0
 800e3c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (err != ERR_OK) {
 800e3c4:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d043      	beq.n	800e454 <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800e3cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3ce:	685b      	ldr	r3, [r3, #4]
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d005      	beq.n	800e3e0 <netconn_new_with_proto_and_callback+0x58>
 800e3d4:	4b23      	ldr	r3, [pc, #140]	@ (800e464 <netconn_new_with_proto_and_callback+0xdc>)
 800e3d6:	22a3      	movs	r2, #163	@ 0xa3
 800e3d8:	4923      	ldr	r1, [pc, #140]	@ (800e468 <netconn_new_with_proto_and_callback+0xe0>)
 800e3da:	4824      	ldr	r0, [pc, #144]	@ (800e46c <netconn_new_with_proto_and_callback+0xe4>)
 800e3dc:	f00f f98c 	bl	801d6f8 <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 800e3e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3e2:	3310      	adds	r3, #16
 800e3e4:	4618      	mov	r0, r3
 800e3e6:	f00e faf6 	bl	801c9d6 <sys_mbox_valid>
 800e3ea:	4603      	mov	r3, r0
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d105      	bne.n	800e3fc <netconn_new_with_proto_and_callback+0x74>
 800e3f0:	4b1c      	ldr	r3, [pc, #112]	@ (800e464 <netconn_new_with_proto_and_callback+0xdc>)
 800e3f2:	22a4      	movs	r2, #164	@ 0xa4
 800e3f4:	491e      	ldr	r1, [pc, #120]	@ (800e470 <netconn_new_with_proto_and_callback+0xe8>)
 800e3f6:	481d      	ldr	r0, [pc, #116]	@ (800e46c <netconn_new_with_proto_and_callback+0xe4>)
 800e3f8:	f00f f97e 	bl	801d6f8 <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 800e3fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3fe:	3314      	adds	r3, #20
 800e400:	4618      	mov	r0, r3
 800e402:	f00e fae8 	bl	801c9d6 <sys_mbox_valid>
 800e406:	4603      	mov	r3, r0
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d005      	beq.n	800e418 <netconn_new_with_proto_and_callback+0x90>
 800e40c:	4b15      	ldr	r3, [pc, #84]	@ (800e464 <netconn_new_with_proto_and_callback+0xdc>)
 800e40e:	22a6      	movs	r2, #166	@ 0xa6
 800e410:	4918      	ldr	r1, [pc, #96]	@ (800e474 <netconn_new_with_proto_and_callback+0xec>)
 800e412:	4816      	ldr	r0, [pc, #88]	@ (800e46c <netconn_new_with_proto_and_callback+0xe4>)
 800e414:	f00f f970 	bl	801d6f8 <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 800e418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e41a:	330c      	adds	r3, #12
 800e41c:	4618      	mov	r0, r3
 800e41e:	f00e fb6b 	bl	801caf8 <sys_sem_valid>
 800e422:	4603      	mov	r3, r0
 800e424:	2b00      	cmp	r3, #0
 800e426:	d105      	bne.n	800e434 <netconn_new_with_proto_and_callback+0xac>
 800e428:	4b0e      	ldr	r3, [pc, #56]	@ (800e464 <netconn_new_with_proto_and_callback+0xdc>)
 800e42a:	22a9      	movs	r2, #169	@ 0xa9
 800e42c:	4912      	ldr	r1, [pc, #72]	@ (800e478 <netconn_new_with_proto_and_callback+0xf0>)
 800e42e:	480f      	ldr	r0, [pc, #60]	@ (800e46c <netconn_new_with_proto_and_callback+0xe4>)
 800e430:	f00f f962 	bl	801d6f8 <iprintf>
      sys_sem_free(&conn->op_completed);
 800e434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e436:	330c      	adds	r3, #12
 800e438:	4618      	mov	r0, r3
 800e43a:	f00e fb50 	bl	801cade <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 800e43e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e440:	3310      	adds	r3, #16
 800e442:	4618      	mov	r0, r3
 800e444:	f00e fa40 	bl	801c8c8 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 800e448:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e44a:	2007      	movs	r0, #7
 800e44c:	f003 fef0 	bl	8012230 <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 800e450:	2300      	movs	r3, #0
 800e452:	e000      	b.n	800e456 <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 800e454:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800e456:	4618      	mov	r0, r3
 800e458:	3730      	adds	r7, #48	@ 0x30
 800e45a:	46bd      	mov	sp, r7
 800e45c:	bd80      	pop	{r7, pc}
 800e45e:	bf00      	nop
 800e460:	0800f619 	.word	0x0800f619
 800e464:	0801fd1c 	.word	0x0801fd1c
 800e468:	0801fd50 	.word	0x0801fd50
 800e46c:	0801fd74 	.word	0x0801fd74
 800e470:	0801fd9c 	.word	0x0801fd9c
 800e474:	0801fdb4 	.word	0x0801fdb4
 800e478:	0801fdd8 	.word	0x0801fdd8

0800e47c <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 800e47c:	b580      	push	{r7, lr}
 800e47e:	b08c      	sub	sp, #48	@ 0x30
 800e480:	af00      	add	r7, sp, #0
 800e482:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	2b00      	cmp	r3, #0
 800e488:	d101      	bne.n	800e48e <netconn_prepare_delete+0x12>
    return ERR_OK;
 800e48a:	2300      	movs	r3, #0
 800e48c:	e014      	b.n	800e4b8 <netconn_prepare_delete+0x3c>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	60fb      	str	r3, [r7, #12]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800e492:	2329      	movs	r3, #41	@ 0x29
 800e494:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 800e496:	f107 030c 	add.w	r3, r7, #12
 800e49a:	4619      	mov	r1, r3
 800e49c:	4808      	ldr	r0, [pc, #32]	@ (800e4c0 <netconn_prepare_delete+0x44>)
 800e49e:	f7ff ff55 	bl	800e34c <netconn_apimsg>
 800e4a2:	4603      	mov	r3, r0
 800e4a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 800e4a8:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d002      	beq.n	800e4b6 <netconn_prepare_delete+0x3a>
    return err;
 800e4b0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800e4b4:	e000      	b.n	800e4b8 <netconn_prepare_delete+0x3c>
  }
  return ERR_OK;
 800e4b6:	2300      	movs	r3, #0
}
 800e4b8:	4618      	mov	r0, r3
 800e4ba:	3730      	adds	r7, #48	@ 0x30
 800e4bc:	46bd      	mov	sp, r7
 800e4be:	bd80      	pop	{r7, pc}
 800e4c0:	0800fb85 	.word	0x0800fb85

0800e4c4 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 800e4c4:	b580      	push	{r7, lr}
 800e4c6:	b084      	sub	sp, #16
 800e4c8:	af00      	add	r7, sp, #0
 800e4ca:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d101      	bne.n	800e4d6 <netconn_delete+0x12>
    return ERR_OK;
 800e4d2:	2300      	movs	r3, #0
 800e4d4:	e00d      	b.n	800e4f2 <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 800e4d6:	6878      	ldr	r0, [r7, #4]
 800e4d8:	f7ff ffd0 	bl	800e47c <netconn_prepare_delete>
 800e4dc:	4603      	mov	r3, r0
 800e4de:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 800e4e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d102      	bne.n	800e4ee <netconn_delete+0x2a>
    netconn_free(conn);
 800e4e8:	6878      	ldr	r0, [r7, #4]
 800e4ea:	f001 f919 	bl	800f720 <netconn_free>
  }
  return err;
 800e4ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e4f2:	4618      	mov	r0, r3
 800e4f4:	3710      	adds	r7, #16
 800e4f6:	46bd      	mov	sp, r7
 800e4f8:	bd80      	pop	{r7, pc}
	...

0800e4fc <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800e4fc:	b580      	push	{r7, lr}
 800e4fe:	b08e      	sub	sp, #56	@ 0x38
 800e500:	af00      	add	r7, sp, #0
 800e502:	60f8      	str	r0, [r7, #12]
 800e504:	60b9      	str	r1, [r7, #8]
 800e506:	4613      	mov	r3, r2
 800e508:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d109      	bne.n	800e524 <netconn_bind+0x28>
 800e510:	4b11      	ldr	r3, [pc, #68]	@ (800e558 <netconn_bind+0x5c>)
 800e512:	f44f 729c 	mov.w	r2, #312	@ 0x138
 800e516:	4911      	ldr	r1, [pc, #68]	@ (800e55c <netconn_bind+0x60>)
 800e518:	4811      	ldr	r0, [pc, #68]	@ (800e560 <netconn_bind+0x64>)
 800e51a:	f00f f8ed 	bl	801d6f8 <iprintf>
 800e51e:	f06f 030f 	mvn.w	r3, #15
 800e522:	e015      	b.n	800e550 <netconn_bind+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800e524:	68bb      	ldr	r3, [r7, #8]
 800e526:	2b00      	cmp	r3, #0
 800e528:	d101      	bne.n	800e52e <netconn_bind+0x32>
    addr = IP4_ADDR_ANY;
 800e52a:	4b0e      	ldr	r3, [pc, #56]	@ (800e564 <netconn_bind+0x68>)
 800e52c:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800e532:	68bb      	ldr	r3, [r7, #8]
 800e534:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800e536:	88fb      	ldrh	r3, [r7, #6]
 800e538:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 800e53a:	f107 0314 	add.w	r3, r7, #20
 800e53e:	4619      	mov	r1, r3
 800e540:	4809      	ldr	r0, [pc, #36]	@ (800e568 <netconn_bind+0x6c>)
 800e542:	f7ff ff03 	bl	800e34c <netconn_apimsg>
 800e546:	4603      	mov	r3, r0
 800e548:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800e54c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800e550:	4618      	mov	r0, r3
 800e552:	3738      	adds	r7, #56	@ 0x38
 800e554:	46bd      	mov	sp, r7
 800e556:	bd80      	pop	{r7, pc}
 800e558:	0801fd1c 	.word	0x0801fd1c
 800e55c:	0801fe54 	.word	0x0801fe54
 800e560:	0801fd74 	.word	0x0801fd74
 800e564:	08024204 	.word	0x08024204
 800e568:	0800fd4d 	.word	0x0800fd4d

0800e56c <netconn_listen_with_backlog>:
 * @return ERR_OK if the netconn was set to listen (UDP and RAW netconns
 *         don't return any error (yet?))
 */
err_t
netconn_listen_with_backlog(struct netconn *conn, u8_t backlog)
{
 800e56c:	b580      	push	{r7, lr}
 800e56e:	b08c      	sub	sp, #48	@ 0x30
 800e570:	af00      	add	r7, sp, #0
 800e572:	6078      	str	r0, [r7, #4]
 800e574:	460b      	mov	r3, r1
 800e576:	70fb      	strb	r3, [r7, #3]
  err_t err;

  /* This does no harm. If TCP_LISTEN_BACKLOG is off, backlog is unused. */
  LWIP_UNUSED_ARG(backlog);

  LWIP_ERROR("netconn_listen: invalid conn", (conn != NULL), return ERR_ARG;);
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d109      	bne.n	800e592 <netconn_listen_with_backlog+0x26>
 800e57e:	4b0d      	ldr	r3, [pc, #52]	@ (800e5b4 <netconn_listen_with_backlog+0x48>)
 800e580:	f240 12bb 	movw	r2, #443	@ 0x1bb
 800e584:	490c      	ldr	r1, [pc, #48]	@ (800e5b8 <netconn_listen_with_backlog+0x4c>)
 800e586:	480d      	ldr	r0, [pc, #52]	@ (800e5bc <netconn_listen_with_backlog+0x50>)
 800e588:	f00f f8b6 	bl	801d6f8 <iprintf>
 800e58c:	f06f 030f 	mvn.w	r3, #15
 800e590:	e00c      	b.n	800e5ac <netconn_listen_with_backlog+0x40>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	60fb      	str	r3, [r7, #12]
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_REF(msg).msg.lb.backlog = backlog;
#endif /* TCP_LISTEN_BACKLOG */
  err = netconn_apimsg(lwip_netconn_do_listen, &API_MSG_VAR_REF(msg));
 800e596:	f107 030c 	add.w	r3, r7, #12
 800e59a:	4619      	mov	r1, r3
 800e59c:	4808      	ldr	r0, [pc, #32]	@ (800e5c0 <netconn_listen_with_backlog+0x54>)
 800e59e:	f7ff fed5 	bl	800e34c <netconn_apimsg>
 800e5a2:	4603      	mov	r3, r0
 800e5a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800e5a8:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(backlog);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800e5ac:	4618      	mov	r0, r3
 800e5ae:	3730      	adds	r7, #48	@ 0x30
 800e5b0:	46bd      	mov	sp, r7
 800e5b2:	bd80      	pop	{r7, pc}
 800e5b4:	0801fd1c 	.word	0x0801fd1c
 800e5b8:	0801fed4 	.word	0x0801fed4
 800e5bc:	0801fd74 	.word	0x0801fd74
 800e5c0:	0800fdc1 	.word	0x0800fdc1

0800e5c4 <netconn_accept>:
 * @return ERR_OK if a new connection has been received or an error
 *                code otherwise
 */
err_t
netconn_accept(struct netconn *conn, struct netconn **new_conn)
{
 800e5c4:	b580      	push	{r7, lr}
 800e5c6:	b086      	sub	sp, #24
 800e5c8:	af00      	add	r7, sp, #0
 800e5ca:	6078      	str	r0, [r7, #4]
 800e5cc:	6039      	str	r1, [r7, #0]
  struct netconn *newconn;
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_DECLARE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  LWIP_ERROR("netconn_accept: invalid pointer",    (new_conn != NULL),                  return ERR_ARG;);
 800e5ce:	683b      	ldr	r3, [r7, #0]
 800e5d0:	2b00      	cmp	r3, #0
 800e5d2:	d109      	bne.n	800e5e8 <netconn_accept+0x24>
 800e5d4:	4b3d      	ldr	r3, [pc, #244]	@ (800e6cc <netconn_accept+0x108>)
 800e5d6:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800e5da:	493d      	ldr	r1, [pc, #244]	@ (800e6d0 <netconn_accept+0x10c>)
 800e5dc:	483d      	ldr	r0, [pc, #244]	@ (800e6d4 <netconn_accept+0x110>)
 800e5de:	f00f f88b 	bl	801d6f8 <iprintf>
 800e5e2:	f06f 030f 	mvn.w	r3, #15
 800e5e6:	e06c      	b.n	800e6c2 <netconn_accept+0xfe>
  *new_conn = NULL;
 800e5e8:	683b      	ldr	r3, [r7, #0]
 800e5ea:	2200      	movs	r2, #0
 800e5ec:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_accept: invalid conn",       (conn != NULL),                      return ERR_ARG;);
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	d109      	bne.n	800e608 <netconn_accept+0x44>
 800e5f4:	4b35      	ldr	r3, [pc, #212]	@ (800e6cc <netconn_accept+0x108>)
 800e5f6:	f240 12e3 	movw	r2, #483	@ 0x1e3
 800e5fa:	4937      	ldr	r1, [pc, #220]	@ (800e6d8 <netconn_accept+0x114>)
 800e5fc:	4835      	ldr	r0, [pc, #212]	@ (800e6d4 <netconn_accept+0x110>)
 800e5fe:	f00f f87b 	bl	801d6f8 <iprintf>
 800e602:	f06f 030f 	mvn.w	r3, #15
 800e606:	e05c      	b.n	800e6c2 <netconn_accept+0xfe>

  /* NOTE: Although the opengroup spec says a pending error shall be returned to
           send/recv/getsockopt(SO_ERROR) only, we return it for listening
           connections also, to handle embedded-system errors */
  err = netconn_err(conn);
 800e608:	6878      	ldr	r0, [r7, #4]
 800e60a:	f000 fb9a 	bl	800ed42 <netconn_err>
 800e60e:	4603      	mov	r3, r0
 800e610:	74fb      	strb	r3, [r7, #19]
  if (err != ERR_OK) {
 800e612:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e616:	2b00      	cmp	r3, #0
 800e618:	d002      	beq.n	800e620 <netconn_accept+0x5c>
    /* return pending error */
    return err;
 800e61a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e61e:	e050      	b.n	800e6c2 <netconn_accept+0xfe>
  }
  if (!NETCONN_ACCEPTMBOX_WAITABLE(conn)) {
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	3314      	adds	r3, #20
 800e624:	4618      	mov	r0, r3
 800e626:	f00e f9d6 	bl	801c9d6 <sys_mbox_valid>
 800e62a:	4603      	mov	r3, r0
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	d005      	beq.n	800e63c <netconn_accept+0x78>
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	7f1b      	ldrb	r3, [r3, #28]
 800e634:	f003 0301 	and.w	r3, r3, #1
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d002      	beq.n	800e642 <netconn_accept+0x7e>
    /* don't accept if closed: this might block the application task
       waiting on acceptmbox forever! */
    return ERR_CLSD;
 800e63c:	f06f 030e 	mvn.w	r3, #14
 800e640:	e03f      	b.n	800e6c2 <netconn_accept+0xfe>
  }

  API_MSG_VAR_ALLOC_ACCEPT(msg);

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn)) {
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	7f1b      	ldrb	r3, [r3, #28]
 800e646:	f003 0302 	and.w	r3, r3, #2
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d00e      	beq.n	800e66c <netconn_accept+0xa8>
    if (sys_arch_mbox_tryfetch(&conn->acceptmbox, &accept_ptr) == SYS_ARCH_TIMEOUT) {
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	3314      	adds	r3, #20
 800e652:	f107 020c 	add.w	r2, r7, #12
 800e656:	4611      	mov	r1, r2
 800e658:	4618      	mov	r0, r3
 800e65a:	f00e f9a0 	bl	801c99e <sys_arch_mbox_tryfetch>
 800e65e:	4603      	mov	r3, r0
 800e660:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e664:	d10a      	bne.n	800e67c <netconn_accept+0xb8>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_WOULDBLOCK;
 800e666:	f06f 0306 	mvn.w	r3, #6
 800e66a:	e02a      	b.n	800e6c2 <netconn_accept+0xfe>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->acceptmbox, &accept_ptr, 0);
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	3314      	adds	r3, #20
 800e670:	f107 010c 	add.w	r1, r7, #12
 800e674:	2200      	movs	r2, #0
 800e676:	4618      	mov	r0, r3
 800e678:	f00e f952 	bl	801c920 <sys_arch_mbox_fetch>
    }
  }
#endif

  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e680:	2b00      	cmp	r3, #0
 800e682:	d005      	beq.n	800e690 <netconn_accept+0xcc>
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e688:	2200      	movs	r2, #0
 800e68a:	2101      	movs	r1, #1
 800e68c:	6878      	ldr	r0, [r7, #4]
 800e68e:	4798      	blx	r3

  if (lwip_netconn_is_err_msg(accept_ptr, &err)) {
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	f107 0213 	add.w	r2, r7, #19
 800e696:	4611      	mov	r1, r2
 800e698:	4618      	mov	r0, r3
 800e69a:	f000 fba3 	bl	800ede4 <lwip_netconn_is_err_msg>
 800e69e:	4603      	mov	r3, r0
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d002      	beq.n	800e6aa <netconn_accept+0xe6>
    /* a connection has been aborted: e.g. out of pcbs or out of netconns during accept */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return err;
 800e6a4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e6a8:	e00b      	b.n	800e6c2 <netconn_accept+0xfe>
  }
  if (accept_ptr == NULL) {
 800e6aa:	68fb      	ldr	r3, [r7, #12]
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d102      	bne.n	800e6b6 <netconn_accept+0xf2>
    /* connection has been aborted */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return ERR_CLSD;
 800e6b0:	f06f 030e 	mvn.w	r3, #14
 800e6b4:	e005      	b.n	800e6c2 <netconn_accept+0xfe>
  }
  newconn = (struct netconn *)accept_ptr;
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	617b      	str	r3, [r7, #20]
  /* don't care for the return value of lwip_netconn_do_recv */
  netconn_apimsg(lwip_netconn_do_accepted, &API_MSG_VAR_REF(msg));
  API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  *new_conn = newconn;
 800e6ba:	683b      	ldr	r3, [r7, #0]
 800e6bc:	697a      	ldr	r2, [r7, #20]
 800e6be:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800e6c0:	2300      	movs	r3, #0
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(new_conn);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800e6c2:	4618      	mov	r0, r3
 800e6c4:	3718      	adds	r7, #24
 800e6c6:	46bd      	mov	sp, r7
 800e6c8:	bd80      	pop	{r7, pc}
 800e6ca:	bf00      	nop
 800e6cc:	0801fd1c 	.word	0x0801fd1c
 800e6d0:	0801fef4 	.word	0x0801fef4
 800e6d4:	0801fd74 	.word	0x0801fd74
 800e6d8:	0801ff14 	.word	0x0801ff14

0800e6dc <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 800e6dc:	b580      	push	{r7, lr}
 800e6de:	b088      	sub	sp, #32
 800e6e0:	af00      	add	r7, sp, #0
 800e6e2:	60f8      	str	r0, [r7, #12]
 800e6e4:	60b9      	str	r1, [r7, #8]
 800e6e6:	4613      	mov	r3, r2
 800e6e8:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 800e6ea:	2300      	movs	r3, #0
 800e6ec:	61bb      	str	r3, [r7, #24]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800e6ee:	68bb      	ldr	r3, [r7, #8]
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d109      	bne.n	800e708 <netconn_recv_data+0x2c>
 800e6f4:	4b58      	ldr	r3, [pc, #352]	@ (800e858 <netconn_recv_data+0x17c>)
 800e6f6:	f44f 7212 	mov.w	r2, #584	@ 0x248
 800e6fa:	4958      	ldr	r1, [pc, #352]	@ (800e85c <netconn_recv_data+0x180>)
 800e6fc:	4858      	ldr	r0, [pc, #352]	@ (800e860 <netconn_recv_data+0x184>)
 800e6fe:	f00e fffb 	bl	801d6f8 <iprintf>
 800e702:	f06f 030f 	mvn.w	r3, #15
 800e706:	e0a2      	b.n	800e84e <netconn_recv_data+0x172>
  *new_buf = NULL;
 800e708:	68bb      	ldr	r3, [r7, #8]
 800e70a:	2200      	movs	r2, #0
 800e70c:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	2b00      	cmp	r3, #0
 800e712:	d109      	bne.n	800e728 <netconn_recv_data+0x4c>
 800e714:	4b50      	ldr	r3, [pc, #320]	@ (800e858 <netconn_recv_data+0x17c>)
 800e716:	f240 224a 	movw	r2, #586	@ 0x24a
 800e71a:	4952      	ldr	r1, [pc, #328]	@ (800e864 <netconn_recv_data+0x188>)
 800e71c:	4850      	ldr	r0, [pc, #320]	@ (800e860 <netconn_recv_data+0x184>)
 800e71e:	f00e ffeb 	bl	801d6f8 <iprintf>
 800e722:	f06f 030f 	mvn.w	r3, #15
 800e726:	e092      	b.n	800e84e <netconn_recv_data+0x172>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	3310      	adds	r3, #16
 800e72c:	4618      	mov	r0, r3
 800e72e:	f00e f952 	bl	801c9d6 <sys_mbox_valid>
 800e732:	4603      	mov	r3, r0
 800e734:	2b00      	cmp	r3, #0
 800e736:	d10e      	bne.n	800e756 <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 800e738:	68f8      	ldr	r0, [r7, #12]
 800e73a:	f000 fb02 	bl	800ed42 <netconn_err>
 800e73e:	4603      	mov	r3, r0
 800e740:	773b      	strb	r3, [r7, #28]
    if (err != ERR_OK) {
 800e742:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800e746:	2b00      	cmp	r3, #0
 800e748:	d002      	beq.n	800e750 <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 800e74a:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800e74e:	e07e      	b.n	800e84e <netconn_recv_data+0x172>
    }
    return ERR_CONN;
 800e750:	f06f 030a 	mvn.w	r3, #10
 800e754:	e07b      	b.n	800e84e <netconn_recv_data+0x172>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	7f1b      	ldrb	r3, [r3, #28]
 800e75a:	f003 0302 	and.w	r3, r3, #2
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d10f      	bne.n	800e782 <netconn_recv_data+0xa6>
 800e762:	79fb      	ldrb	r3, [r7, #7]
 800e764:	f003 0304 	and.w	r3, r3, #4
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d10a      	bne.n	800e782 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	7f1b      	ldrb	r3, [r3, #28]
 800e770:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800e774:	2b00      	cmp	r3, #0
 800e776:	d104      	bne.n	800e782 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800e778:	68fb      	ldr	r3, [r7, #12]
 800e77a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d023      	beq.n	800e7ca <netconn_recv_data+0xee>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	3310      	adds	r3, #16
 800e786:	f107 0218 	add.w	r2, r7, #24
 800e78a:	4611      	mov	r1, r2
 800e78c:	4618      	mov	r0, r3
 800e78e:	f00e f906 	bl	801c99e <sys_arch_mbox_tryfetch>
 800e792:	4603      	mov	r3, r0
 800e794:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e798:	d11f      	bne.n	800e7da <netconn_recv_data+0xfe>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 800e79a:	68f8      	ldr	r0, [r7, #12]
 800e79c:	f000 fad1 	bl	800ed42 <netconn_err>
 800e7a0:	4603      	mov	r3, r0
 800e7a2:	777b      	strb	r3, [r7, #29]
      if (err != ERR_OK) {
 800e7a4:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d002      	beq.n	800e7b2 <netconn_recv_data+0xd6>
        /* return pending error */
        return err;
 800e7ac:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800e7b0:	e04d      	b.n	800e84e <netconn_recv_data+0x172>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 800e7b2:	68fb      	ldr	r3, [r7, #12]
 800e7b4:	7f1b      	ldrb	r3, [r3, #28]
 800e7b6:	f003 0301 	and.w	r3, r3, #1
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	d002      	beq.n	800e7c4 <netconn_recv_data+0xe8>
        return ERR_CONN;
 800e7be:	f06f 030a 	mvn.w	r3, #10
 800e7c2:	e044      	b.n	800e84e <netconn_recv_data+0x172>
      }
      return ERR_WOULDBLOCK;
 800e7c4:	f06f 0306 	mvn.w	r3, #6
 800e7c8:	e041      	b.n	800e84e <netconn_recv_data+0x172>
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 800e7ca:	68fb      	ldr	r3, [r7, #12]
 800e7cc:	3310      	adds	r3, #16
 800e7ce:	f107 0118 	add.w	r1, r7, #24
 800e7d2:	2200      	movs	r2, #0
 800e7d4:	4618      	mov	r0, r3
 800e7d6:	f00e f8a3 	bl	801c920 <sys_arch_mbox_fetch>
  }
#endif

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800e7da:	68fb      	ldr	r3, [r7, #12]
 800e7dc:	781b      	ldrb	r3, [r3, #0]
 800e7de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e7e2:	2b10      	cmp	r3, #16
 800e7e4:	d117      	bne.n	800e816 <netconn_recv_data+0x13a>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    err_t err;
    /* Check if this is an error message or a pbuf */
    if (lwip_netconn_is_err_msg(buf, &err)) {
 800e7e6:	69bb      	ldr	r3, [r7, #24]
 800e7e8:	f107 0217 	add.w	r2, r7, #23
 800e7ec:	4611      	mov	r1, r2
 800e7ee:	4618      	mov	r0, r3
 800e7f0:	f000 faf8 	bl	800ede4 <lwip_netconn_is_err_msg>
 800e7f4:	4603      	mov	r3, r0
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	d009      	beq.n	800e80e <netconn_recv_data+0x132>
      /* new_buf has been zeroed above already */
      if (err == ERR_CLSD) {
 800e7fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e7fe:	f113 0f0f 	cmn.w	r3, #15
 800e802:	d101      	bne.n	800e808 <netconn_recv_data+0x12c>
        /* connection closed translates to ERR_OK with *new_buf == NULL */
        return ERR_OK;
 800e804:	2300      	movs	r3, #0
 800e806:	e022      	b.n	800e84e <netconn_recv_data+0x172>
      }
      return err;
 800e808:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e80c:	e01f      	b.n	800e84e <netconn_recv_data+0x172>
    }
    len = ((struct pbuf *)buf)->tot_len;
 800e80e:	69bb      	ldr	r3, [r7, #24]
 800e810:	891b      	ldrh	r3, [r3, #8]
 800e812:	83fb      	strh	r3, [r7, #30]
 800e814:	e00d      	b.n	800e832 <netconn_recv_data+0x156>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800e816:	69bb      	ldr	r3, [r7, #24]
 800e818:	2b00      	cmp	r3, #0
 800e81a:	d106      	bne.n	800e82a <netconn_recv_data+0x14e>
 800e81c:	4b0e      	ldr	r3, [pc, #56]	@ (800e858 <netconn_recv_data+0x17c>)
 800e81e:	f240 2291 	movw	r2, #657	@ 0x291
 800e822:	4911      	ldr	r1, [pc, #68]	@ (800e868 <netconn_recv_data+0x18c>)
 800e824:	480e      	ldr	r0, [pc, #56]	@ (800e860 <netconn_recv_data+0x184>)
 800e826:	f00e ff67 	bl	801d6f8 <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 800e82a:	69bb      	ldr	r3, [r7, #24]
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	891b      	ldrh	r3, [r3, #8]
 800e830:	83fb      	strh	r3, [r7, #30]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e836:	2b00      	cmp	r3, #0
 800e838:	d005      	beq.n	800e846 <netconn_recv_data+0x16a>
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e83e:	8bfa      	ldrh	r2, [r7, #30]
 800e840:	2101      	movs	r1, #1
 800e842:	68f8      	ldr	r0, [r7, #12]
 800e844:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 800e846:	69ba      	ldr	r2, [r7, #24]
 800e848:	68bb      	ldr	r3, [r7, #8]
 800e84a:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800e84c:	2300      	movs	r3, #0
}
 800e84e:	4618      	mov	r0, r3
 800e850:	3720      	adds	r7, #32
 800e852:	46bd      	mov	sp, r7
 800e854:	bd80      	pop	{r7, pc}
 800e856:	bf00      	nop
 800e858:	0801fd1c 	.word	0x0801fd1c
 800e85c:	0801ff34 	.word	0x0801ff34
 800e860:	0801fd74 	.word	0x0801fd74
 800e864:	0801ff54 	.word	0x0801ff54
 800e868:	0801ff70 	.word	0x0801ff70

0800e86c <netconn_tcp_recvd_msg>:

#if LWIP_TCP
static err_t
netconn_tcp_recvd_msg(struct netconn *conn, size_t len, struct api_msg *msg)
{
 800e86c:	b580      	push	{r7, lr}
 800e86e:	b084      	sub	sp, #16
 800e870:	af00      	add	r7, sp, #0
 800e872:	60f8      	str	r0, [r7, #12]
 800e874:	60b9      	str	r1, [r7, #8]
 800e876:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800e878:	68fb      	ldr	r3, [r7, #12]
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d005      	beq.n	800e88a <netconn_tcp_recvd_msg+0x1e>
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	781b      	ldrb	r3, [r3, #0]
 800e882:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e886:	2b10      	cmp	r3, #16
 800e888:	d009      	beq.n	800e89e <netconn_tcp_recvd_msg+0x32>
 800e88a:	4b0c      	ldr	r3, [pc, #48]	@ (800e8bc <netconn_tcp_recvd_msg+0x50>)
 800e88c:	f240 22a7 	movw	r2, #679	@ 0x2a7
 800e890:	490b      	ldr	r1, [pc, #44]	@ (800e8c0 <netconn_tcp_recvd_msg+0x54>)
 800e892:	480c      	ldr	r0, [pc, #48]	@ (800e8c4 <netconn_tcp_recvd_msg+0x58>)
 800e894:	f00e ff30 	bl	801d6f8 <iprintf>
 800e898:	f06f 030f 	mvn.w	r3, #15
 800e89c:	e00a      	b.n	800e8b4 <netconn_tcp_recvd_msg+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  msg->conn = conn;
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	68fa      	ldr	r2, [r7, #12]
 800e8a2:	601a      	str	r2, [r3, #0]
  msg->msg.r.len = len;
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	68ba      	ldr	r2, [r7, #8]
 800e8a8:	609a      	str	r2, [r3, #8]

  return netconn_apimsg(lwip_netconn_do_recv, msg);
 800e8aa:	6879      	ldr	r1, [r7, #4]
 800e8ac:	4806      	ldr	r0, [pc, #24]	@ (800e8c8 <netconn_tcp_recvd_msg+0x5c>)
 800e8ae:	f7ff fd4d 	bl	800e34c <netconn_apimsg>
 800e8b2:	4603      	mov	r3, r0
}
 800e8b4:	4618      	mov	r0, r3
 800e8b6:	3710      	adds	r7, #16
 800e8b8:	46bd      	mov	sp, r7
 800e8ba:	bd80      	pop	{r7, pc}
 800e8bc:	0801fd1c 	.word	0x0801fd1c
 800e8c0:	0801ff7c 	.word	0x0801ff7c
 800e8c4:	0801fd74 	.word	0x0801fd74
 800e8c8:	0800ff8b 	.word	0x0800ff8b

0800e8cc <netconn_recv_data_tcp>:
  return err;
}

static err_t
netconn_recv_data_tcp(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800e8cc:	b580      	push	{r7, lr}
 800e8ce:	b090      	sub	sp, #64	@ 0x40
 800e8d0:	af00      	add	r7, sp, #0
 800e8d2:	60f8      	str	r0, [r7, #12]
 800e8d4:	60b9      	str	r1, [r7, #8]
 800e8d6:	4613      	mov	r3, r2
 800e8d8:	71fb      	strb	r3, [r7, #7]
  API_MSG_VAR_DECLARE(msg);
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800e8da:	68fb      	ldr	r3, [r7, #12]
 800e8dc:	3310      	adds	r3, #16
 800e8de:	4618      	mov	r0, r3
 800e8e0:	f00e f879 	bl	801c9d6 <sys_mbox_valid>
 800e8e4:	4603      	mov	r3, r0
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	d102      	bne.n	800e8f0 <netconn_recv_data_tcp+0x24>
    /* This only happens when calling this function more than once *after* receiving FIN */
    return ERR_CONN;
 800e8ea:	f06f 030a 	mvn.w	r3, #10
 800e8ee:	e06d      	b.n	800e9cc <netconn_recv_data_tcp+0x100>
  }
  if (netconn_is_flag_set(conn, NETCONN_FIN_RX_PENDING)) {
 800e8f0:	68fb      	ldr	r3, [r7, #12]
 800e8f2:	7f1b      	ldrb	r3, [r3, #28]
 800e8f4:	b25b      	sxtb	r3, r3
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	da07      	bge.n	800e90a <netconn_recv_data_tcp+0x3e>
    netconn_clear_flags(conn, NETCONN_FIN_RX_PENDING);
 800e8fa:	68fb      	ldr	r3, [r7, #12]
 800e8fc:	7f1b      	ldrb	r3, [r3, #28]
 800e8fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e902:	b2da      	uxtb	r2, r3
 800e904:	68fb      	ldr	r3, [r7, #12]
 800e906:	771a      	strb	r2, [r3, #28]
    goto handle_fin;
 800e908:	e039      	b.n	800e97e <netconn_recv_data_tcp+0xb2>
    /* need to allocate API message here so empty message pool does not result in event loss
      * see bug #47512: MPU_COMPATIBLE may fail on empty pool */
    API_MSG_VAR_ALLOC(msg);
  }

  err = netconn_recv_data(conn, (void **)new_buf, apiflags);
 800e90a:	79fb      	ldrb	r3, [r7, #7]
 800e90c:	461a      	mov	r2, r3
 800e90e:	68b9      	ldr	r1, [r7, #8]
 800e910:	68f8      	ldr	r0, [r7, #12]
 800e912:	f7ff fee3 	bl	800e6dc <netconn_recv_data>
 800e916:	4603      	mov	r3, r0
 800e918:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  if (err != ERR_OK) {
 800e91c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e920:	2b00      	cmp	r3, #0
 800e922:	d002      	beq.n	800e92a <netconn_recv_data_tcp+0x5e>
    if (!(apiflags & NETCONN_NOAUTORCVD)) {
      API_MSG_VAR_FREE(msg);
    }
    return err;
 800e924:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e928:	e050      	b.n	800e9cc <netconn_recv_data_tcp+0x100>
  }
  buf = *new_buf;
 800e92a:	68bb      	ldr	r3, [r7, #8]
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (!(apiflags & NETCONN_NOAUTORCVD)) {
 800e930:	79fb      	ldrb	r3, [r7, #7]
 800e932:	f003 0308 	and.w	r3, r3, #8
 800e936:	2b00      	cmp	r3, #0
 800e938:	d10e      	bne.n	800e958 <netconn_recv_data_tcp+0x8c>
    /* Let the stack know that we have taken the data. */
    u16_t len = buf ? buf->tot_len : 1;
 800e93a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d002      	beq.n	800e946 <netconn_recv_data_tcp+0x7a>
 800e940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e942:	891b      	ldrh	r3, [r3, #8]
 800e944:	e000      	b.n	800e948 <netconn_recv_data_tcp+0x7c>
 800e946:	2301      	movs	r3, #1
 800e948:	86fb      	strh	r3, [r7, #54]	@ 0x36
    /* don't care for the return value of lwip_netconn_do_recv */
    /* @todo: this should really be fixed, e.g. by retrying in poll on error */
    netconn_tcp_recvd_msg(conn, len,  &API_VAR_REF(msg));
 800e94a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e94c:	f107 0214 	add.w	r2, r7, #20
 800e950:	4619      	mov	r1, r3
 800e952:	68f8      	ldr	r0, [r7, #12]
 800e954:	f7ff ff8a 	bl	800e86c <netconn_tcp_recvd_msg>
    API_MSG_VAR_FREE(msg);
  }

  /* If we are closed, we indicate that we no longer wish to use the socket */
  if (buf == NULL) {
 800e958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	d134      	bne.n	800e9c8 <netconn_recv_data_tcp+0xfc>
    if (apiflags & NETCONN_NOFIN) {
 800e95e:	79fb      	ldrb	r3, [r7, #7]
 800e960:	f003 0310 	and.w	r3, r3, #16
 800e964:	2b00      	cmp	r3, #0
 800e966:	d009      	beq.n	800e97c <netconn_recv_data_tcp+0xb0>
      /* received a FIN but the caller cannot handle it right now:
         re-enqueue it and return "no data" */
      netconn_set_flags(conn, NETCONN_FIN_RX_PENDING);
 800e968:	68fb      	ldr	r3, [r7, #12]
 800e96a:	7f1b      	ldrb	r3, [r3, #28]
 800e96c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800e970:	b2da      	uxtb	r2, r3
 800e972:	68fb      	ldr	r3, [r7, #12]
 800e974:	771a      	strb	r2, [r3, #28]
      return ERR_WOULDBLOCK;
 800e976:	f06f 0306 	mvn.w	r3, #6
 800e97a:	e027      	b.n	800e9cc <netconn_recv_data_tcp+0x100>
    } else {
handle_fin:
 800e97c:	bf00      	nop
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800e97e:	68fb      	ldr	r3, [r7, #12]
 800e980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e982:	2b00      	cmp	r3, #0
 800e984:	d005      	beq.n	800e992 <netconn_recv_data_tcp+0xc6>
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e98a:	2200      	movs	r2, #0
 800e98c:	2101      	movs	r1, #1
 800e98e:	68f8      	ldr	r0, [r7, #12]
 800e990:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	685b      	ldr	r3, [r3, #4]
 800e996:	2b00      	cmp	r3, #0
 800e998:	d10f      	bne.n	800e9ba <netconn_recv_data_tcp+0xee>
        /* race condition: RST during recv */
        err = netconn_err(conn);
 800e99a:	68f8      	ldr	r0, [r7, #12]
 800e99c:	f000 f9d1 	bl	800ed42 <netconn_err>
 800e9a0:	4603      	mov	r3, r0
 800e9a2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if (err != ERR_OK) {
 800e9a6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d002      	beq.n	800e9b4 <netconn_recv_data_tcp+0xe8>
          return err;
 800e9ae:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e9b2:	e00b      	b.n	800e9cc <netconn_recv_data_tcp+0x100>
        }
        return ERR_RST;
 800e9b4:	f06f 030d 	mvn.w	r3, #13
 800e9b8:	e008      	b.n	800e9cc <netconn_recv_data_tcp+0x100>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 800e9ba:	2101      	movs	r1, #1
 800e9bc:	68f8      	ldr	r0, [r7, #12]
 800e9be:	f000 f983 	bl	800ecc8 <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 800e9c2:	f06f 030e 	mvn.w	r3, #14
 800e9c6:	e001      	b.n	800e9cc <netconn_recv_data_tcp+0x100>
    }
  }
  return err;
 800e9c8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800e9cc:	4618      	mov	r0, r3
 800e9ce:	3740      	adds	r7, #64	@ 0x40
 800e9d0:	46bd      	mov	sp, r7
 800e9d2:	bd80      	pop	{r7, pc}

0800e9d4 <netconn_recv>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
err_t
netconn_recv(struct netconn *conn, struct netbuf **new_buf)
{
 800e9d4:	b580      	push	{r7, lr}
 800e9d6:	b086      	sub	sp, #24
 800e9d8:	af00      	add	r7, sp, #0
 800e9da:	6078      	str	r0, [r7, #4]
 800e9dc:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  struct netbuf *buf = NULL;
 800e9de:	2300      	movs	r3, #0
 800e9e0:	617b      	str	r3, [r7, #20]
  err_t err;
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800e9e2:	683b      	ldr	r3, [r7, #0]
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d109      	bne.n	800e9fc <netconn_recv+0x28>
 800e9e8:	4b32      	ldr	r3, [pc, #200]	@ (800eab4 <netconn_recv+0xe0>)
 800e9ea:	f240 3263 	movw	r2, #867	@ 0x363
 800e9ee:	4932      	ldr	r1, [pc, #200]	@ (800eab8 <netconn_recv+0xe4>)
 800e9f0:	4832      	ldr	r0, [pc, #200]	@ (800eabc <netconn_recv+0xe8>)
 800e9f2:	f00e fe81 	bl	801d6f8 <iprintf>
 800e9f6:	f06f 030f 	mvn.w	r3, #15
 800e9fa:	e056      	b.n	800eaaa <netconn_recv+0xd6>
  *new_buf = NULL;
 800e9fc:	683b      	ldr	r3, [r7, #0]
 800e9fe:	2200      	movs	r2, #0
 800ea00:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d109      	bne.n	800ea1c <netconn_recv+0x48>
 800ea08:	4b2a      	ldr	r3, [pc, #168]	@ (800eab4 <netconn_recv+0xe0>)
 800ea0a:	f240 3265 	movw	r2, #869	@ 0x365
 800ea0e:	492c      	ldr	r1, [pc, #176]	@ (800eac0 <netconn_recv+0xec>)
 800ea10:	482a      	ldr	r0, [pc, #168]	@ (800eabc <netconn_recv+0xe8>)
 800ea12:	f00e fe71 	bl	801d6f8 <iprintf>
 800ea16:	f06f 030f 	mvn.w	r3, #15
 800ea1a:	e046      	b.n	800eaaa <netconn_recv+0xd6>

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	781b      	ldrb	r3, [r3, #0]
 800ea20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ea24:	2b10      	cmp	r3, #16
 800ea26:	d13a      	bne.n	800ea9e <netconn_recv+0xca>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    struct pbuf *p = NULL;
 800ea28:	2300      	movs	r3, #0
 800ea2a:	60fb      	str	r3, [r7, #12]
    /* This is not a listening netconn, since recvmbox is set */

    buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800ea2c:	2006      	movs	r0, #6
 800ea2e:	f003 fb89 	bl	8012144 <memp_malloc>
 800ea32:	6178      	str	r0, [r7, #20]
    if (buf == NULL) {
 800ea34:	697b      	ldr	r3, [r7, #20]
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d102      	bne.n	800ea40 <netconn_recv+0x6c>
      return ERR_MEM;
 800ea3a:	f04f 33ff 	mov.w	r3, #4294967295
 800ea3e:	e034      	b.n	800eaaa <netconn_recv+0xd6>
    }

    err = netconn_recv_data_tcp(conn, &p, 0);
 800ea40:	f107 030c 	add.w	r3, r7, #12
 800ea44:	2200      	movs	r2, #0
 800ea46:	4619      	mov	r1, r3
 800ea48:	6878      	ldr	r0, [r7, #4]
 800ea4a:	f7ff ff3f 	bl	800e8cc <netconn_recv_data_tcp>
 800ea4e:	4603      	mov	r3, r0
 800ea50:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 800ea52:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d006      	beq.n	800ea68 <netconn_recv+0x94>
      memp_free(MEMP_NETBUF, buf);
 800ea5a:	6979      	ldr	r1, [r7, #20]
 800ea5c:	2006      	movs	r0, #6
 800ea5e:	f003 fbe7 	bl	8012230 <memp_free>
      return err;
 800ea62:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ea66:	e020      	b.n	800eaaa <netconn_recv+0xd6>
    }
    LWIP_ASSERT("p != NULL", p != NULL);
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	d106      	bne.n	800ea7c <netconn_recv+0xa8>
 800ea6e:	4b11      	ldr	r3, [pc, #68]	@ (800eab4 <netconn_recv+0xe0>)
 800ea70:	f240 3279 	movw	r2, #889	@ 0x379
 800ea74:	4913      	ldr	r1, [pc, #76]	@ (800eac4 <netconn_recv+0xf0>)
 800ea76:	4811      	ldr	r0, [pc, #68]	@ (800eabc <netconn_recv+0xe8>)
 800ea78:	f00e fe3e 	bl	801d6f8 <iprintf>

    buf->p = p;
 800ea7c:	68fa      	ldr	r2, [r7, #12]
 800ea7e:	697b      	ldr	r3, [r7, #20]
 800ea80:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800ea82:	68fa      	ldr	r2, [r7, #12]
 800ea84:	697b      	ldr	r3, [r7, #20]
 800ea86:	605a      	str	r2, [r3, #4]
    buf->port = 0;
 800ea88:	697b      	ldr	r3, [r7, #20]
 800ea8a:	2200      	movs	r2, #0
 800ea8c:	819a      	strh	r2, [r3, #12]
    ip_addr_set_zero(&buf->addr);
 800ea8e:	697b      	ldr	r3, [r7, #20]
 800ea90:	2200      	movs	r2, #0
 800ea92:	609a      	str	r2, [r3, #8]
    *new_buf = buf;
 800ea94:	683b      	ldr	r3, [r7, #0]
 800ea96:	697a      	ldr	r2, [r7, #20]
 800ea98:	601a      	str	r2, [r3, #0]
    /* don't set conn->last_err: it's only ERR_OK, anyway */
    return ERR_OK;
 800ea9a:	2300      	movs	r3, #0
 800ea9c:	e005      	b.n	800eaaa <netconn_recv+0xd6>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
  {
#if (LWIP_UDP || LWIP_RAW)
    return netconn_recv_data(conn, (void **)new_buf, 0);
 800ea9e:	2200      	movs	r2, #0
 800eaa0:	6839      	ldr	r1, [r7, #0]
 800eaa2:	6878      	ldr	r0, [r7, #4]
 800eaa4:	f7ff fe1a 	bl	800e6dc <netconn_recv_data>
 800eaa8:	4603      	mov	r3, r0
#endif /* (LWIP_UDP || LWIP_RAW) */
  }
}
 800eaaa:	4618      	mov	r0, r3
 800eaac:	3718      	adds	r7, #24
 800eaae:	46bd      	mov	sp, r7
 800eab0:	bd80      	pop	{r7, pc}
 800eab2:	bf00      	nop
 800eab4:	0801fd1c 	.word	0x0801fd1c
 800eab8:	0801ff34 	.word	0x0801ff34
 800eabc:	0801fd74 	.word	0x0801fd74
 800eac0:	0801ff54 	.word	0x0801ff54
 800eac4:	0801ffcc 	.word	0x0801ffcc

0800eac8 <netconn_send>:
 * @param buf a netbuf containing the data to send
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_send(struct netconn *conn, struct netbuf *buf)
{
 800eac8:	b580      	push	{r7, lr}
 800eaca:	b08c      	sub	sp, #48	@ 0x30
 800eacc:	af00      	add	r7, sp, #0
 800eace:	6078      	str	r0, [r7, #4]
 800ead0:	6039      	str	r1, [r7, #0]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_send: invalid conn",  (conn != NULL), return ERR_ARG;);
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d109      	bne.n	800eaec <netconn_send+0x24>
 800ead8:	4b0e      	ldr	r3, [pc, #56]	@ (800eb14 <netconn_send+0x4c>)
 800eada:	f240 32b2 	movw	r2, #946	@ 0x3b2
 800eade:	490e      	ldr	r1, [pc, #56]	@ (800eb18 <netconn_send+0x50>)
 800eae0:	480e      	ldr	r0, [pc, #56]	@ (800eb1c <netconn_send+0x54>)
 800eae2:	f00e fe09 	bl	801d6f8 <iprintf>
 800eae6:	f06f 030f 	mvn.w	r3, #15
 800eaea:	e00e      	b.n	800eb0a <netconn_send+0x42>

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_send: sending %"U16_F" bytes\n", buf->p->tot_len));

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	60fb      	str	r3, [r7, #12]
  API_MSG_VAR_REF(msg).msg.b = buf;
 800eaf0:	683b      	ldr	r3, [r7, #0]
 800eaf2:	617b      	str	r3, [r7, #20]
  err = netconn_apimsg(lwip_netconn_do_send, &API_MSG_VAR_REF(msg));
 800eaf4:	f107 030c 	add.w	r3, r7, #12
 800eaf8:	4619      	mov	r1, r3
 800eafa:	4809      	ldr	r0, [pc, #36]	@ (800eb20 <netconn_send+0x58>)
 800eafc:	f7ff fc26 	bl	800e34c <netconn_apimsg>
 800eb00:	4603      	mov	r3, r0
 800eb02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800eb06:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800eb0a:	4618      	mov	r0, r3
 800eb0c:	3730      	adds	r7, #48	@ 0x30
 800eb0e:	46bd      	mov	sp, r7
 800eb10:	bd80      	pop	{r7, pc}
 800eb12:	bf00      	nop
 800eb14:	0801fd1c 	.word	0x0801fd1c
 800eb18:	0801ffd8 	.word	0x0801ffd8
 800eb1c:	0801fd74 	.word	0x0801fd74
 800eb20:	0800fef1 	.word	0x0800fef1

0800eb24 <netconn_write_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_partly(struct netconn *conn, const void *dataptr, size_t size,
                     u8_t apiflags, size_t *bytes_written)
{
 800eb24:	b580      	push	{r7, lr}
 800eb26:	b088      	sub	sp, #32
 800eb28:	af02      	add	r7, sp, #8
 800eb2a:	60f8      	str	r0, [r7, #12]
 800eb2c:	60b9      	str	r1, [r7, #8]
 800eb2e:	607a      	str	r2, [r7, #4]
 800eb30:	70fb      	strb	r3, [r7, #3]
  struct netvector vector;
  vector.ptr = dataptr;
 800eb32:	68bb      	ldr	r3, [r7, #8]
 800eb34:	613b      	str	r3, [r7, #16]
  vector.len = size;
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	617b      	str	r3, [r7, #20]
  return netconn_write_vectors_partly(conn, &vector, 1, apiflags, bytes_written);
 800eb3a:	78fa      	ldrb	r2, [r7, #3]
 800eb3c:	f107 0110 	add.w	r1, r7, #16
 800eb40:	6a3b      	ldr	r3, [r7, #32]
 800eb42:	9300      	str	r3, [sp, #0]
 800eb44:	4613      	mov	r3, r2
 800eb46:	2201      	movs	r2, #1
 800eb48:	68f8      	ldr	r0, [r7, #12]
 800eb4a:	f000 f805 	bl	800eb58 <netconn_write_vectors_partly>
 800eb4e:	4603      	mov	r3, r0
}
 800eb50:	4618      	mov	r0, r3
 800eb52:	3718      	adds	r7, #24
 800eb54:	46bd      	mov	sp, r7
 800eb56:	bd80      	pop	{r7, pc}

0800eb58 <netconn_write_vectors_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_vectors_partly(struct netconn *conn, struct netvector *vectors, u16_t vectorcnt,
                             u8_t apiflags, size_t *bytes_written)
{
 800eb58:	b580      	push	{r7, lr}
 800eb5a:	b092      	sub	sp, #72	@ 0x48
 800eb5c:	af00      	add	r7, sp, #0
 800eb5e:	60f8      	str	r0, [r7, #12]
 800eb60:	60b9      	str	r1, [r7, #8]
 800eb62:	4611      	mov	r1, r2
 800eb64:	461a      	mov	r2, r3
 800eb66:	460b      	mov	r3, r1
 800eb68:	80fb      	strh	r3, [r7, #6]
 800eb6a:	4613      	mov	r3, r2
 800eb6c:	717b      	strb	r3, [r7, #5]
  err_t err;
  u8_t dontblock;
  size_t size;
  int i;

  LWIP_ERROR("netconn_write: invalid conn",  (conn != NULL), return ERR_ARG;);
 800eb6e:	68fb      	ldr	r3, [r7, #12]
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	d109      	bne.n	800eb88 <netconn_write_vectors_partly+0x30>
 800eb74:	4b4e      	ldr	r3, [pc, #312]	@ (800ecb0 <netconn_write_vectors_partly+0x158>)
 800eb76:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800eb7a:	494e      	ldr	r1, [pc, #312]	@ (800ecb4 <netconn_write_vectors_partly+0x15c>)
 800eb7c:	484e      	ldr	r0, [pc, #312]	@ (800ecb8 <netconn_write_vectors_partly+0x160>)
 800eb7e:	f00e fdbb 	bl	801d6f8 <iprintf>
 800eb82:	f06f 030f 	mvn.w	r3, #15
 800eb86:	e08e      	b.n	800eca6 <netconn_write_vectors_partly+0x14e>
  LWIP_ERROR("netconn_write: invalid conn->type",  (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP), return ERR_VAL;);
 800eb88:	68fb      	ldr	r3, [r7, #12]
 800eb8a:	781b      	ldrb	r3, [r3, #0]
 800eb8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800eb90:	2b10      	cmp	r3, #16
 800eb92:	d009      	beq.n	800eba8 <netconn_write_vectors_partly+0x50>
 800eb94:	4b46      	ldr	r3, [pc, #280]	@ (800ecb0 <netconn_write_vectors_partly+0x158>)
 800eb96:	f240 32ef 	movw	r2, #1007	@ 0x3ef
 800eb9a:	4948      	ldr	r1, [pc, #288]	@ (800ecbc <netconn_write_vectors_partly+0x164>)
 800eb9c:	4846      	ldr	r0, [pc, #280]	@ (800ecb8 <netconn_write_vectors_partly+0x160>)
 800eb9e:	f00e fdab 	bl	801d6f8 <iprintf>
 800eba2:	f06f 0305 	mvn.w	r3, #5
 800eba6:	e07e      	b.n	800eca6 <netconn_write_vectors_partly+0x14e>
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	7f1b      	ldrb	r3, [r3, #28]
 800ebac:	f003 0302 	and.w	r3, r3, #2
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d104      	bne.n	800ebbe <netconn_write_vectors_partly+0x66>
 800ebb4:	797b      	ldrb	r3, [r7, #5]
 800ebb6:	f003 0304 	and.w	r3, r3, #4
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d001      	beq.n	800ebc2 <netconn_write_vectors_partly+0x6a>
 800ebbe:	2301      	movs	r3, #1
 800ebc0:	e000      	b.n	800ebc4 <netconn_write_vectors_partly+0x6c>
 800ebc2:	2300      	movs	r3, #0
 800ebc4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if LWIP_SO_SNDTIMEO
  if (conn->send_timeout != 0) {
    dontblock = 1;
  }
#endif /* LWIP_SO_SNDTIMEO */
  if (dontblock && !bytes_written) {
 800ebc8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d005      	beq.n	800ebdc <netconn_write_vectors_partly+0x84>
 800ebd0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	d102      	bne.n	800ebdc <netconn_write_vectors_partly+0x84>
    /* This implies netconn_write() cannot be used for non-blocking send, since
       it has no way to return the number of bytes written. */
    return ERR_VAL;
 800ebd6:	f06f 0305 	mvn.w	r3, #5
 800ebda:	e064      	b.n	800eca6 <netconn_write_vectors_partly+0x14e>
  }

  /* sum up the total size */
  size = 0;
 800ebdc:	2300      	movs	r3, #0
 800ebde:	647b      	str	r3, [r7, #68]	@ 0x44
  for (i = 0; i < vectorcnt; i++) {
 800ebe0:	2300      	movs	r3, #0
 800ebe2:	643b      	str	r3, [r7, #64]	@ 0x40
 800ebe4:	e015      	b.n	800ec12 <netconn_write_vectors_partly+0xba>
    size += vectors[i].len;
 800ebe6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ebe8:	00db      	lsls	r3, r3, #3
 800ebea:	68ba      	ldr	r2, [r7, #8]
 800ebec:	4413      	add	r3, r2
 800ebee:	685b      	ldr	r3, [r3, #4]
 800ebf0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ebf2:	4413      	add	r3, r2
 800ebf4:	647b      	str	r3, [r7, #68]	@ 0x44
    if (size < vectors[i].len) {
 800ebf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ebf8:	00db      	lsls	r3, r3, #3
 800ebfa:	68ba      	ldr	r2, [r7, #8]
 800ebfc:	4413      	add	r3, r2
 800ebfe:	685b      	ldr	r3, [r3, #4]
 800ec00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ec02:	429a      	cmp	r2, r3
 800ec04:	d202      	bcs.n	800ec0c <netconn_write_vectors_partly+0xb4>
      /* overflow */
      return ERR_VAL;
 800ec06:	f06f 0305 	mvn.w	r3, #5
 800ec0a:	e04c      	b.n	800eca6 <netconn_write_vectors_partly+0x14e>
  for (i = 0; i < vectorcnt; i++) {
 800ec0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ec0e:	3301      	adds	r3, #1
 800ec10:	643b      	str	r3, [r7, #64]	@ 0x40
 800ec12:	88fb      	ldrh	r3, [r7, #6]
 800ec14:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ec16:	429a      	cmp	r2, r3
 800ec18:	dbe5      	blt.n	800ebe6 <netconn_write_vectors_partly+0x8e>
    }
  }
  if (size == 0) {
 800ec1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	d101      	bne.n	800ec24 <netconn_write_vectors_partly+0xcc>
    return ERR_OK;
 800ec20:	2300      	movs	r3, #0
 800ec22:	e040      	b.n	800eca6 <netconn_write_vectors_partly+0x14e>
  } else if (size > SSIZE_MAX) {
 800ec24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	da0a      	bge.n	800ec40 <netconn_write_vectors_partly+0xe8>
    ssize_t limited;
    /* this is required by the socket layer (cannot send full size_t range) */
    if (!bytes_written) {
 800ec2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d102      	bne.n	800ec36 <netconn_write_vectors_partly+0xde>
      return ERR_VAL;
 800ec30:	f06f 0305 	mvn.w	r3, #5
 800ec34:	e037      	b.n	800eca6 <netconn_write_vectors_partly+0x14e>
    }
    /* limit the amount of data to send */
    limited = SSIZE_MAX;
 800ec36:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800ec3a:	63bb      	str	r3, [r7, #56]	@ 0x38
    size = (size_t)limited;
 800ec3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec3e:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  API_MSG_VAR_ALLOC(msg);
  /* non-blocking write sends as much  */
  API_MSG_VAR_REF(msg).conn = conn;
 800ec40:	68fb      	ldr	r3, [r7, #12]
 800ec42:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.w.vector = vectors;
 800ec44:	68bb      	ldr	r3, [r7, #8]
 800ec46:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.w.vector_cnt = vectorcnt;
 800ec48:	88fb      	ldrh	r3, [r7, #6]
 800ec4a:	843b      	strh	r3, [r7, #32]
  API_MSG_VAR_REF(msg).msg.w.vector_off = 0;
 800ec4c:	2300      	movs	r3, #0
 800ec4e:	627b      	str	r3, [r7, #36]	@ 0x24
  API_MSG_VAR_REF(msg).msg.w.apiflags = apiflags;
 800ec50:	797b      	ldrb	r3, [r7, #5]
 800ec52:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  API_MSG_VAR_REF(msg).msg.w.len = size;
 800ec56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec58:	62bb      	str	r3, [r7, #40]	@ 0x28
  API_MSG_VAR_REF(msg).msg.w.offset = 0;
 800ec5a:	2300      	movs	r3, #0
 800ec5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif /* LWIP_SO_SNDTIMEO */

  /* For locking the core: this _can_ be delayed on low memory/low send buffer,
     but if it is, this is done inside api_msg.c:do_write(), so we can use the
     non-blocking version here. */
  err = netconn_apimsg(lwip_netconn_do_write, &API_MSG_VAR_REF(msg));
 800ec5e:	f107 0314 	add.w	r3, r7, #20
 800ec62:	4619      	mov	r1, r3
 800ec64:	4816      	ldr	r0, [pc, #88]	@ (800ecc0 <netconn_write_vectors_partly+0x168>)
 800ec66:	f7ff fb71 	bl	800e34c <netconn_apimsg>
 800ec6a:	4603      	mov	r3, r0
 800ec6c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (err == ERR_OK) {
 800ec70:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d114      	bne.n	800eca2 <netconn_write_vectors_partly+0x14a>
    if (bytes_written != NULL) {
 800ec78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ec7a:	2b00      	cmp	r3, #0
 800ec7c:	d002      	beq.n	800ec84 <netconn_write_vectors_partly+0x12c>
      *bytes_written = API_MSG_VAR_REF(msg).msg.w.offset;
 800ec7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ec80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ec82:	601a      	str	r2, [r3, #0]
    }
    /* for blocking, check all requested bytes were written, NOTE: send_timeout is
       treated as dontblock (see dontblock assignment above) */
    if (!dontblock) {
 800ec84:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d10a      	bne.n	800eca2 <netconn_write_vectors_partly+0x14a>
      LWIP_ASSERT("do_write failed to write all bytes", API_MSG_VAR_REF(msg).msg.w.offset == size);
 800ec8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec8e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ec90:	429a      	cmp	r2, r3
 800ec92:	d006      	beq.n	800eca2 <netconn_write_vectors_partly+0x14a>
 800ec94:	4b06      	ldr	r3, [pc, #24]	@ (800ecb0 <netconn_write_vectors_partly+0x158>)
 800ec96:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800ec9a:	490a      	ldr	r1, [pc, #40]	@ (800ecc4 <netconn_write_vectors_partly+0x16c>)
 800ec9c:	4806      	ldr	r0, [pc, #24]	@ (800ecb8 <netconn_write_vectors_partly+0x160>)
 800ec9e:	f00e fd2b 	bl	801d6f8 <iprintf>
    }
  }
  API_MSG_VAR_FREE(msg);

  return err;
 800eca2:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800eca6:	4618      	mov	r0, r3
 800eca8:	3748      	adds	r7, #72	@ 0x48
 800ecaa:	46bd      	mov	sp, r7
 800ecac:	bd80      	pop	{r7, pc}
 800ecae:	bf00      	nop
 800ecb0:	0801fd1c 	.word	0x0801fd1c
 800ecb4:	0801fff4 	.word	0x0801fff4
 800ecb8:	0801fd74 	.word	0x0801fd74
 800ecbc:	08020010 	.word	0x08020010
 800ecc0:	0801038d 	.word	0x0801038d
 800ecc4:	08020034 	.word	0x08020034

0800ecc8 <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 800ecc8:	b580      	push	{r7, lr}
 800ecca:	b08c      	sub	sp, #48	@ 0x30
 800eccc:	af00      	add	r7, sp, #0
 800ecce:	6078      	str	r0, [r7, #4]
 800ecd0:	460b      	mov	r3, r1
 800ecd2:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d109      	bne.n	800ecee <netconn_close_shutdown+0x26>
 800ecda:	4b0f      	ldr	r3, [pc, #60]	@ (800ed18 <netconn_close_shutdown+0x50>)
 800ecdc:	f240 4247 	movw	r2, #1095	@ 0x447
 800ece0:	490e      	ldr	r1, [pc, #56]	@ (800ed1c <netconn_close_shutdown+0x54>)
 800ece2:	480f      	ldr	r0, [pc, #60]	@ (800ed20 <netconn_close_shutdown+0x58>)
 800ece4:	f00e fd08 	bl	801d6f8 <iprintf>
 800ece8:	f06f 030f 	mvn.w	r3, #15
 800ecec:	e010      	b.n	800ed10 <netconn_close_shutdown+0x48>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 800ecf2:	78fb      	ldrb	r3, [r7, #3]
 800ecf4:	753b      	strb	r3, [r7, #20]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800ecf6:	2329      	movs	r3, #41	@ 0x29
 800ecf8:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 800ecfa:	f107 030c 	add.w	r3, r7, #12
 800ecfe:	4619      	mov	r1, r3
 800ed00:	4808      	ldr	r0, [pc, #32]	@ (800ed24 <netconn_close_shutdown+0x5c>)
 800ed02:	f7ff fb23 	bl	800e34c <netconn_apimsg>
 800ed06:	4603      	mov	r3, r0
 800ed08:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800ed0c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800ed10:	4618      	mov	r0, r3
 800ed12:	3730      	adds	r7, #48	@ 0x30
 800ed14:	46bd      	mov	sp, r7
 800ed16:	bd80      	pop	{r7, pc}
 800ed18:	0801fd1c 	.word	0x0801fd1c
 800ed1c:	08020058 	.word	0x08020058
 800ed20:	0801fd74 	.word	0x0801fd74
 800ed24:	080104a5 	.word	0x080104a5

0800ed28 <netconn_close>:
 * @param conn the TCP netconn to close
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
err_t
netconn_close(struct netconn *conn)
{
 800ed28:	b580      	push	{r7, lr}
 800ed2a:	b082      	sub	sp, #8
 800ed2c:	af00      	add	r7, sp, #0
 800ed2e:	6078      	str	r0, [r7, #4]
  /* shutting down both ends is the same as closing */
  return netconn_close_shutdown(conn, NETCONN_SHUT_RDWR);
 800ed30:	2103      	movs	r1, #3
 800ed32:	6878      	ldr	r0, [r7, #4]
 800ed34:	f7ff ffc8 	bl	800ecc8 <netconn_close_shutdown>
 800ed38:	4603      	mov	r3, r0
}
 800ed3a:	4618      	mov	r0, r3
 800ed3c:	3708      	adds	r7, #8
 800ed3e:	46bd      	mov	sp, r7
 800ed40:	bd80      	pop	{r7, pc}

0800ed42 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 800ed42:	b580      	push	{r7, lr}
 800ed44:	b084      	sub	sp, #16
 800ed46:	af00      	add	r7, sp, #0
 800ed48:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d101      	bne.n	800ed54 <netconn_err+0x12>
    return ERR_OK;
 800ed50:	2300      	movs	r3, #0
 800ed52:	e00d      	b.n	800ed70 <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 800ed54:	f00d ff5a 	bl	801cc0c <sys_arch_protect>
 800ed58:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	7a1b      	ldrb	r3, [r3, #8]
 800ed5e:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	2200      	movs	r2, #0
 800ed64:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 800ed66:	68f8      	ldr	r0, [r7, #12]
 800ed68:	f00d ff5e 	bl	801cc28 <sys_arch_unprotect>
  return err;
 800ed6c:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800ed70:	4618      	mov	r0, r3
 800ed72:	3710      	adds	r7, #16
 800ed74:	46bd      	mov	sp, r7
 800ed76:	bd80      	pop	{r7, pc}

0800ed78 <lwip_netconn_err_to_msg>:
const u8_t netconn_closed = 0;

/** Translate an error to a unique void* passed via an mbox */
static void *
lwip_netconn_err_to_msg(err_t err)
{
 800ed78:	b580      	push	{r7, lr}
 800ed7a:	b082      	sub	sp, #8
 800ed7c:	af00      	add	r7, sp, #0
 800ed7e:	4603      	mov	r3, r0
 800ed80:	71fb      	strb	r3, [r7, #7]
  switch (err) {
 800ed82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ed86:	f113 0f0d 	cmn.w	r3, #13
 800ed8a:	d009      	beq.n	800eda0 <lwip_netconn_err_to_msg+0x28>
 800ed8c:	f113 0f0d 	cmn.w	r3, #13
 800ed90:	dc0c      	bgt.n	800edac <lwip_netconn_err_to_msg+0x34>
 800ed92:	f113 0f0f 	cmn.w	r3, #15
 800ed96:	d007      	beq.n	800eda8 <lwip_netconn_err_to_msg+0x30>
 800ed98:	f113 0f0e 	cmn.w	r3, #14
 800ed9c:	d002      	beq.n	800eda4 <lwip_netconn_err_to_msg+0x2c>
 800ed9e:	e005      	b.n	800edac <lwip_netconn_err_to_msg+0x34>
    case ERR_ABRT:
      return LWIP_CONST_CAST(void *, &netconn_aborted);
 800eda0:	4b0a      	ldr	r3, [pc, #40]	@ (800edcc <lwip_netconn_err_to_msg+0x54>)
 800eda2:	e00e      	b.n	800edc2 <lwip_netconn_err_to_msg+0x4a>
    case ERR_RST:
      return LWIP_CONST_CAST(void *, &netconn_reset);
 800eda4:	4b0a      	ldr	r3, [pc, #40]	@ (800edd0 <lwip_netconn_err_to_msg+0x58>)
 800eda6:	e00c      	b.n	800edc2 <lwip_netconn_err_to_msg+0x4a>
    case ERR_CLSD:
      return LWIP_CONST_CAST(void *, &netconn_closed);
 800eda8:	4b0a      	ldr	r3, [pc, #40]	@ (800edd4 <lwip_netconn_err_to_msg+0x5c>)
 800edaa:	e00a      	b.n	800edc2 <lwip_netconn_err_to_msg+0x4a>
    default:
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 800edac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d005      	beq.n	800edc0 <lwip_netconn_err_to_msg+0x48>
 800edb4:	4b08      	ldr	r3, [pc, #32]	@ (800edd8 <lwip_netconn_err_to_msg+0x60>)
 800edb6:	227d      	movs	r2, #125	@ 0x7d
 800edb8:	4908      	ldr	r1, [pc, #32]	@ (800eddc <lwip_netconn_err_to_msg+0x64>)
 800edba:	4809      	ldr	r0, [pc, #36]	@ (800ede0 <lwip_netconn_err_to_msg+0x68>)
 800edbc:	f00e fc9c 	bl	801d6f8 <iprintf>
      return NULL;
 800edc0:	2300      	movs	r3, #0
  }
}
 800edc2:	4618      	mov	r0, r3
 800edc4:	3708      	adds	r7, #8
 800edc6:	46bd      	mov	sp, r7
 800edc8:	bd80      	pop	{r7, pc}
 800edca:	bf00      	nop
 800edcc:	08023430 	.word	0x08023430
 800edd0:	08023431 	.word	0x08023431
 800edd4:	08023432 	.word	0x08023432
 800edd8:	08020074 	.word	0x08020074
 800eddc:	080200a8 	.word	0x080200a8
 800ede0:	080200b8 	.word	0x080200b8

0800ede4 <lwip_netconn_is_err_msg>:

int
lwip_netconn_is_err_msg(void *msg, err_t *err)
{
 800ede4:	b580      	push	{r7, lr}
 800ede6:	b082      	sub	sp, #8
 800ede8:	af00      	add	r7, sp, #0
 800edea:	6078      	str	r0, [r7, #4]
 800edec:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("err != NULL", err != NULL);
 800edee:	683b      	ldr	r3, [r7, #0]
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d105      	bne.n	800ee00 <lwip_netconn_is_err_msg+0x1c>
 800edf4:	4b12      	ldr	r3, [pc, #72]	@ (800ee40 <lwip_netconn_is_err_msg+0x5c>)
 800edf6:	2285      	movs	r2, #133	@ 0x85
 800edf8:	4912      	ldr	r1, [pc, #72]	@ (800ee44 <lwip_netconn_is_err_msg+0x60>)
 800edfa:	4813      	ldr	r0, [pc, #76]	@ (800ee48 <lwip_netconn_is_err_msg+0x64>)
 800edfc:	f00e fc7c 	bl	801d6f8 <iprintf>

  if (msg == &netconn_aborted) {
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	4a12      	ldr	r2, [pc, #72]	@ (800ee4c <lwip_netconn_is_err_msg+0x68>)
 800ee04:	4293      	cmp	r3, r2
 800ee06:	d104      	bne.n	800ee12 <lwip_netconn_is_err_msg+0x2e>
    *err = ERR_ABRT;
 800ee08:	683b      	ldr	r3, [r7, #0]
 800ee0a:	22f3      	movs	r2, #243	@ 0xf3
 800ee0c:	701a      	strb	r2, [r3, #0]
    return 1;
 800ee0e:	2301      	movs	r3, #1
 800ee10:	e012      	b.n	800ee38 <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_reset) {
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	4a0e      	ldr	r2, [pc, #56]	@ (800ee50 <lwip_netconn_is_err_msg+0x6c>)
 800ee16:	4293      	cmp	r3, r2
 800ee18:	d104      	bne.n	800ee24 <lwip_netconn_is_err_msg+0x40>
    *err = ERR_RST;
 800ee1a:	683b      	ldr	r3, [r7, #0]
 800ee1c:	22f2      	movs	r2, #242	@ 0xf2
 800ee1e:	701a      	strb	r2, [r3, #0]
    return 1;
 800ee20:	2301      	movs	r3, #1
 800ee22:	e009      	b.n	800ee38 <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_closed) {
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	4a0b      	ldr	r2, [pc, #44]	@ (800ee54 <lwip_netconn_is_err_msg+0x70>)
 800ee28:	4293      	cmp	r3, r2
 800ee2a:	d104      	bne.n	800ee36 <lwip_netconn_is_err_msg+0x52>
    *err = ERR_CLSD;
 800ee2c:	683b      	ldr	r3, [r7, #0]
 800ee2e:	22f1      	movs	r2, #241	@ 0xf1
 800ee30:	701a      	strb	r2, [r3, #0]
    return 1;
 800ee32:	2301      	movs	r3, #1
 800ee34:	e000      	b.n	800ee38 <lwip_netconn_is_err_msg+0x54>
  }
  return 0;
 800ee36:	2300      	movs	r3, #0
}
 800ee38:	4618      	mov	r0, r3
 800ee3a:	3708      	adds	r7, #8
 800ee3c:	46bd      	mov	sp, r7
 800ee3e:	bd80      	pop	{r7, pc}
 800ee40:	08020074 	.word	0x08020074
 800ee44:	080200e0 	.word	0x080200e0
 800ee48:	080200b8 	.word	0x080200b8
 800ee4c:	08023430 	.word	0x08023430
 800ee50:	08023431 	.word	0x08023431
 800ee54:	08023432 	.word	0x08023432

0800ee58 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 800ee58:	b580      	push	{r7, lr}
 800ee5a:	b088      	sub	sp, #32
 800ee5c:	af00      	add	r7, sp, #0
 800ee5e:	60f8      	str	r0, [r7, #12]
 800ee60:	60b9      	str	r1, [r7, #8]
 800ee62:	607a      	str	r2, [r7, #4]
 800ee64:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 800ee66:	68bb      	ldr	r3, [r7, #8]
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d105      	bne.n	800ee78 <recv_udp+0x20>
 800ee6c:	4b34      	ldr	r3, [pc, #208]	@ (800ef40 <recv_udp+0xe8>)
 800ee6e:	22e5      	movs	r2, #229	@ 0xe5
 800ee70:	4934      	ldr	r1, [pc, #208]	@ (800ef44 <recv_udp+0xec>)
 800ee72:	4835      	ldr	r0, [pc, #212]	@ (800ef48 <recv_udp+0xf0>)
 800ee74:	f00e fc40 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 800ee78:	68fb      	ldr	r3, [r7, #12]
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d105      	bne.n	800ee8a <recv_udp+0x32>
 800ee7e:	4b30      	ldr	r3, [pc, #192]	@ (800ef40 <recv_udp+0xe8>)
 800ee80:	22e6      	movs	r2, #230	@ 0xe6
 800ee82:	4932      	ldr	r1, [pc, #200]	@ (800ef4c <recv_udp+0xf4>)
 800ee84:	4830      	ldr	r0, [pc, #192]	@ (800ef48 <recv_udp+0xf0>)
 800ee86:	f00e fc37 	bl	801d6f8 <iprintf>
  conn = (struct netconn *)arg;
 800ee8a:	68fb      	ldr	r3, [r7, #12]
 800ee8c:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800ee8e:	69fb      	ldr	r3, [r7, #28]
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d103      	bne.n	800ee9c <recv_udp+0x44>
    pbuf_free(p);
 800ee94:	6878      	ldr	r0, [r7, #4]
 800ee96:	f004 f86f 	bl	8012f78 <pbuf_free>
    return;
 800ee9a:	e04d      	b.n	800ef38 <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 800ee9c:	69fb      	ldr	r3, [r7, #28]
 800ee9e:	685b      	ldr	r3, [r3, #4]
 800eea0:	68ba      	ldr	r2, [r7, #8]
 800eea2:	429a      	cmp	r2, r3
 800eea4:	d005      	beq.n	800eeb2 <recv_udp+0x5a>
 800eea6:	4b26      	ldr	r3, [pc, #152]	@ (800ef40 <recv_udp+0xe8>)
 800eea8:	22ee      	movs	r2, #238	@ 0xee
 800eeaa:	4929      	ldr	r1, [pc, #164]	@ (800ef50 <recv_udp+0xf8>)
 800eeac:	4826      	ldr	r0, [pc, #152]	@ (800ef48 <recv_udp+0xf0>)
 800eeae:	f00e fc23 	bl	801d6f8 <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800eeb2:	69fb      	ldr	r3, [r7, #28]
 800eeb4:	3310      	adds	r3, #16
 800eeb6:	4618      	mov	r0, r3
 800eeb8:	f00d fd8d 	bl	801c9d6 <sys_mbox_valid>
 800eebc:	4603      	mov	r3, r0
 800eebe:	2b00      	cmp	r3, #0
 800eec0:	d103      	bne.n	800eeca <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 800eec2:	6878      	ldr	r0, [r7, #4]
 800eec4:	f004 f858 	bl	8012f78 <pbuf_free>
    return;
 800eec8:	e036      	b.n	800ef38 <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800eeca:	2006      	movs	r0, #6
 800eecc:	f003 f93a 	bl	8012144 <memp_malloc>
 800eed0:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 800eed2:	69bb      	ldr	r3, [r7, #24]
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d103      	bne.n	800eee0 <recv_udp+0x88>
    pbuf_free(p);
 800eed8:	6878      	ldr	r0, [r7, #4]
 800eeda:	f004 f84d 	bl	8012f78 <pbuf_free>
    return;
 800eede:	e02b      	b.n	800ef38 <recv_udp+0xe0>
  } else {
    buf->p = p;
 800eee0:	69bb      	ldr	r3, [r7, #24]
 800eee2:	687a      	ldr	r2, [r7, #4]
 800eee4:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800eee6:	69bb      	ldr	r3, [r7, #24]
 800eee8:	687a      	ldr	r2, [r7, #4]
 800eeea:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 800eeec:	683b      	ldr	r3, [r7, #0]
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	d002      	beq.n	800eef8 <recv_udp+0xa0>
 800eef2:	683b      	ldr	r3, [r7, #0]
 800eef4:	681b      	ldr	r3, [r3, #0]
 800eef6:	e000      	b.n	800eefa <recv_udp+0xa2>
 800eef8:	2300      	movs	r3, #0
 800eefa:	69ba      	ldr	r2, [r7, #24]
 800eefc:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800eefe:	69bb      	ldr	r3, [r7, #24]
 800ef00:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800ef02:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	891b      	ldrh	r3, [r3, #8]
 800ef08:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800ef0a:	69fb      	ldr	r3, [r7, #28]
 800ef0c:	3310      	adds	r3, #16
 800ef0e:	69b9      	ldr	r1, [r7, #24]
 800ef10:	4618      	mov	r0, r3
 800ef12:	f00d fceb 	bl	801c8ec <sys_mbox_trypost>
 800ef16:	4603      	mov	r3, r0
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d003      	beq.n	800ef24 <recv_udp+0xcc>
    netbuf_delete(buf);
 800ef1c:	69b8      	ldr	r0, [r7, #24]
 800ef1e:	f001 fb4d 	bl	80105bc <netbuf_delete>
    return;
 800ef22:	e009      	b.n	800ef38 <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800ef24:	69fb      	ldr	r3, [r7, #28]
 800ef26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef28:	2b00      	cmp	r3, #0
 800ef2a:	d005      	beq.n	800ef38 <recv_udp+0xe0>
 800ef2c:	69fb      	ldr	r3, [r7, #28]
 800ef2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef30:	8afa      	ldrh	r2, [r7, #22]
 800ef32:	2100      	movs	r1, #0
 800ef34:	69f8      	ldr	r0, [r7, #28]
 800ef36:	4798      	blx	r3
  }
}
 800ef38:	3720      	adds	r7, #32
 800ef3a:	46bd      	mov	sp, r7
 800ef3c:	bd80      	pop	{r7, pc}
 800ef3e:	bf00      	nop
 800ef40:	08020074 	.word	0x08020074
 800ef44:	080200ec 	.word	0x080200ec
 800ef48:	080200b8 	.word	0x080200b8
 800ef4c:	08020110 	.word	0x08020110
 800ef50:	08020130 	.word	0x08020130

0800ef54 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800ef54:	b580      	push	{r7, lr}
 800ef56:	b088      	sub	sp, #32
 800ef58:	af00      	add	r7, sp, #0
 800ef5a:	60f8      	str	r0, [r7, #12]
 800ef5c:	60b9      	str	r1, [r7, #8]
 800ef5e:	607a      	str	r2, [r7, #4]
 800ef60:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;
  void *msg;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 800ef62:	68bb      	ldr	r3, [r7, #8]
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d106      	bne.n	800ef76 <recv_tcp+0x22>
 800ef68:	4b36      	ldr	r3, [pc, #216]	@ (800f044 <recv_tcp+0xf0>)
 800ef6a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800ef6e:	4936      	ldr	r1, [pc, #216]	@ (800f048 <recv_tcp+0xf4>)
 800ef70:	4836      	ldr	r0, [pc, #216]	@ (800f04c <recv_tcp+0xf8>)
 800ef72:	f00e fbc1 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 800ef76:	68fb      	ldr	r3, [r7, #12]
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	d106      	bne.n	800ef8a <recv_tcp+0x36>
 800ef7c:	4b31      	ldr	r3, [pc, #196]	@ (800f044 <recv_tcp+0xf0>)
 800ef7e:	f240 122d 	movw	r2, #301	@ 0x12d
 800ef82:	4933      	ldr	r1, [pc, #204]	@ (800f050 <recv_tcp+0xfc>)
 800ef84:	4831      	ldr	r0, [pc, #196]	@ (800f04c <recv_tcp+0xf8>)
 800ef86:	f00e fbb7 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 800ef8a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	d006      	beq.n	800efa0 <recv_tcp+0x4c>
 800ef92:	4b2c      	ldr	r3, [pc, #176]	@ (800f044 <recv_tcp+0xf0>)
 800ef94:	f44f 7297 	mov.w	r2, #302	@ 0x12e
 800ef98:	492e      	ldr	r1, [pc, #184]	@ (800f054 <recv_tcp+0x100>)
 800ef9a:	482c      	ldr	r0, [pc, #176]	@ (800f04c <recv_tcp+0xf8>)
 800ef9c:	f00e fbac 	bl	801d6f8 <iprintf>
  LWIP_UNUSED_ARG(err); /* for LWIP_NOASSERT */
  conn = (struct netconn *)arg;
 800efa0:	68fb      	ldr	r3, [r7, #12]
 800efa2:	617b      	str	r3, [r7, #20]

  if (conn == NULL) {
 800efa4:	697b      	ldr	r3, [r7, #20]
 800efa6:	2b00      	cmp	r3, #0
 800efa8:	d102      	bne.n	800efb0 <recv_tcp+0x5c>
    return ERR_VAL;
 800efaa:	f06f 0305 	mvn.w	r3, #5
 800efae:	e045      	b.n	800f03c <recv_tcp+0xe8>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 800efb0:	697b      	ldr	r3, [r7, #20]
 800efb2:	685b      	ldr	r3, [r3, #4]
 800efb4:	68ba      	ldr	r2, [r7, #8]
 800efb6:	429a      	cmp	r2, r3
 800efb8:	d006      	beq.n	800efc8 <recv_tcp+0x74>
 800efba:	4b22      	ldr	r3, [pc, #136]	@ (800f044 <recv_tcp+0xf0>)
 800efbc:	f240 1235 	movw	r2, #309	@ 0x135
 800efc0:	4925      	ldr	r1, [pc, #148]	@ (800f058 <recv_tcp+0x104>)
 800efc2:	4822      	ldr	r0, [pc, #136]	@ (800f04c <recv_tcp+0xf8>)
 800efc4:	f00e fb98 	bl	801d6f8 <iprintf>

  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800efc8:	697b      	ldr	r3, [r7, #20]
 800efca:	3310      	adds	r3, #16
 800efcc:	4618      	mov	r0, r3
 800efce:	f00d fd02 	bl	801c9d6 <sys_mbox_valid>
 800efd2:	4603      	mov	r3, r0
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d10d      	bne.n	800eff4 <recv_tcp+0xa0>
    /* recvmbox already deleted */
    if (p != NULL) {
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	2b00      	cmp	r3, #0
 800efdc:	d008      	beq.n	800eff0 <recv_tcp+0x9c>
      tcp_recved(pcb, p->tot_len);
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	891b      	ldrh	r3, [r3, #8]
 800efe2:	4619      	mov	r1, r3
 800efe4:	68b8      	ldr	r0, [r7, #8]
 800efe6:	f004 ffa1 	bl	8013f2c <tcp_recved>
      pbuf_free(p);
 800efea:	6878      	ldr	r0, [r7, #4]
 800efec:	f003 ffc4 	bl	8012f78 <pbuf_free>
    }
    return ERR_OK;
 800eff0:	2300      	movs	r3, #0
 800eff2:	e023      	b.n	800f03c <recv_tcp+0xe8>
  }
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  if (p != NULL) {
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d005      	beq.n	800f006 <recv_tcp+0xb2>
    msg = p;
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	61bb      	str	r3, [r7, #24]
    len = p->tot_len;
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	891b      	ldrh	r3, [r3, #8]
 800f002:	83fb      	strh	r3, [r7, #30]
 800f004:	e003      	b.n	800f00e <recv_tcp+0xba>
  } else {
    msg = LWIP_CONST_CAST(void *, &netconn_closed);
 800f006:	4b15      	ldr	r3, [pc, #84]	@ (800f05c <recv_tcp+0x108>)
 800f008:	61bb      	str	r3, [r7, #24]
    len = 0;
 800f00a:	2300      	movs	r3, #0
 800f00c:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, msg) != ERR_OK) {
 800f00e:	697b      	ldr	r3, [r7, #20]
 800f010:	3310      	adds	r3, #16
 800f012:	69b9      	ldr	r1, [r7, #24]
 800f014:	4618      	mov	r0, r3
 800f016:	f00d fc69 	bl	801c8ec <sys_mbox_trypost>
 800f01a:	4603      	mov	r3, r0
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d002      	beq.n	800f026 <recv_tcp+0xd2>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 800f020:	f04f 33ff 	mov.w	r3, #4294967295
 800f024:	e00a      	b.n	800f03c <recv_tcp+0xe8>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800f026:	697b      	ldr	r3, [r7, #20]
 800f028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f02a:	2b00      	cmp	r3, #0
 800f02c:	d005      	beq.n	800f03a <recv_tcp+0xe6>
 800f02e:	697b      	ldr	r3, [r7, #20]
 800f030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f032:	8bfa      	ldrh	r2, [r7, #30]
 800f034:	2100      	movs	r1, #0
 800f036:	6978      	ldr	r0, [r7, #20]
 800f038:	4798      	blx	r3
  }

  return ERR_OK;
 800f03a:	2300      	movs	r3, #0
}
 800f03c:	4618      	mov	r0, r3
 800f03e:	3720      	adds	r7, #32
 800f040:	46bd      	mov	sp, r7
 800f042:	bd80      	pop	{r7, pc}
 800f044:	08020074 	.word	0x08020074
 800f048:	08020150 	.word	0x08020150
 800f04c:	080200b8 	.word	0x080200b8
 800f050:	08020174 	.word	0x08020174
 800f054:	08020194 	.word	0x08020194
 800f058:	080201ac 	.word	0x080201ac
 800f05c:	08023432 	.word	0x08023432

0800f060 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 800f060:	b580      	push	{r7, lr}
 800f062:	b084      	sub	sp, #16
 800f064:	af00      	add	r7, sp, #0
 800f066:	6078      	str	r0, [r7, #4]
 800f068:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	2b00      	cmp	r3, #0
 800f072:	d106      	bne.n	800f082 <poll_tcp+0x22>
 800f074:	4b29      	ldr	r3, [pc, #164]	@ (800f11c <poll_tcp+0xbc>)
 800f076:	f44f 72b5 	mov.w	r2, #362	@ 0x16a
 800f07a:	4929      	ldr	r1, [pc, #164]	@ (800f120 <poll_tcp+0xc0>)
 800f07c:	4829      	ldr	r0, [pc, #164]	@ (800f124 <poll_tcp+0xc4>)
 800f07e:	f00e fb3b 	bl	801d6f8 <iprintf>

  if (conn->state == NETCONN_WRITE) {
 800f082:	68fb      	ldr	r3, [r7, #12]
 800f084:	785b      	ldrb	r3, [r3, #1]
 800f086:	2b01      	cmp	r3, #1
 800f088:	d104      	bne.n	800f094 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800f08a:	2101      	movs	r1, #1
 800f08c:	68f8      	ldr	r0, [r7, #12]
 800f08e:	f000 ffb1 	bl	800fff4 <lwip_netconn_do_writemore>
 800f092:	e016      	b.n	800f0c2 <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 800f094:	68fb      	ldr	r3, [r7, #12]
 800f096:	785b      	ldrb	r3, [r3, #1]
 800f098:	2b04      	cmp	r3, #4
 800f09a:	d112      	bne.n	800f0c2 <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	6a1b      	ldr	r3, [r3, #32]
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d00a      	beq.n	800f0ba <poll_tcp+0x5a>
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	6a1b      	ldr	r3, [r3, #32]
 800f0a8:	7a5b      	ldrb	r3, [r3, #9]
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d005      	beq.n	800f0ba <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 800f0ae:	68fb      	ldr	r3, [r7, #12]
 800f0b0:	6a1b      	ldr	r3, [r3, #32]
 800f0b2:	7a5a      	ldrb	r2, [r3, #9]
 800f0b4:	3a01      	subs	r2, #1
 800f0b6:	b2d2      	uxtb	r2, r2
 800f0b8:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800f0ba:	2101      	movs	r1, #1
 800f0bc:	68f8      	ldr	r0, [r7, #12]
 800f0be:	f000 fbf7 	bl	800f8b0 <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 800f0c2:	68fb      	ldr	r3, [r7, #12]
 800f0c4:	7f1b      	ldrb	r3, [r3, #28]
 800f0c6:	f003 0310 	and.w	r3, r3, #16
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d021      	beq.n	800f112 <poll_tcp+0xb2>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800f0ce:	68fb      	ldr	r3, [r7, #12]
 800f0d0:	685b      	ldr	r3, [r3, #4]
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d01d      	beq.n	800f112 <poll_tcp+0xb2>
 800f0d6:	68fb      	ldr	r3, [r7, #12]
 800f0d8:	685b      	ldr	r3, [r3, #4]
 800f0da:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800f0de:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 800f0e2:	d316      	bcc.n	800f112 <poll_tcp+0xb2>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	685b      	ldr	r3, [r3, #4]
 800f0e8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800f0ec:	2b04      	cmp	r3, #4
 800f0ee:	d810      	bhi.n	800f112 <poll_tcp+0xb2>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800f0f0:	68fb      	ldr	r3, [r7, #12]
 800f0f2:	7f1b      	ldrb	r3, [r3, #28]
 800f0f4:	f023 0310 	bic.w	r3, r3, #16
 800f0f8:	b2da      	uxtb	r2, r3
 800f0fa:	68fb      	ldr	r3, [r7, #12]
 800f0fc:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800f0fe:	68fb      	ldr	r3, [r7, #12]
 800f100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f102:	2b00      	cmp	r3, #0
 800f104:	d005      	beq.n	800f112 <poll_tcp+0xb2>
 800f106:	68fb      	ldr	r3, [r7, #12]
 800f108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f10a:	2200      	movs	r2, #0
 800f10c:	2102      	movs	r1, #2
 800f10e:	68f8      	ldr	r0, [r7, #12]
 800f110:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800f112:	2300      	movs	r3, #0
}
 800f114:	4618      	mov	r0, r3
 800f116:	3710      	adds	r7, #16
 800f118:	46bd      	mov	sp, r7
 800f11a:	bd80      	pop	{r7, pc}
 800f11c:	08020074 	.word	0x08020074
 800f120:	080201cc 	.word	0x080201cc
 800f124:	080200b8 	.word	0x080200b8

0800f128 <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 800f128:	b580      	push	{r7, lr}
 800f12a:	b086      	sub	sp, #24
 800f12c:	af00      	add	r7, sp, #0
 800f12e:	60f8      	str	r0, [r7, #12]
 800f130:	60b9      	str	r1, [r7, #8]
 800f132:	4613      	mov	r3, r2
 800f134:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800f13a:	697b      	ldr	r3, [r7, #20]
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d106      	bne.n	800f14e <sent_tcp+0x26>
 800f140:	4b20      	ldr	r3, [pc, #128]	@ (800f1c4 <sent_tcp+0x9c>)
 800f142:	f240 1293 	movw	r2, #403	@ 0x193
 800f146:	4920      	ldr	r1, [pc, #128]	@ (800f1c8 <sent_tcp+0xa0>)
 800f148:	4820      	ldr	r0, [pc, #128]	@ (800f1cc <sent_tcp+0xa4>)
 800f14a:	f00e fad5 	bl	801d6f8 <iprintf>

  if (conn) {
 800f14e:	697b      	ldr	r3, [r7, #20]
 800f150:	2b00      	cmp	r3, #0
 800f152:	d032      	beq.n	800f1ba <sent_tcp+0x92>
    if (conn->state == NETCONN_WRITE) {
 800f154:	697b      	ldr	r3, [r7, #20]
 800f156:	785b      	ldrb	r3, [r3, #1]
 800f158:	2b01      	cmp	r3, #1
 800f15a:	d104      	bne.n	800f166 <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800f15c:	2101      	movs	r1, #1
 800f15e:	6978      	ldr	r0, [r7, #20]
 800f160:	f000 ff48 	bl	800fff4 <lwip_netconn_do_writemore>
 800f164:	e007      	b.n	800f176 <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 800f166:	697b      	ldr	r3, [r7, #20]
 800f168:	785b      	ldrb	r3, [r3, #1]
 800f16a:	2b04      	cmp	r3, #4
 800f16c:	d103      	bne.n	800f176 <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800f16e:	2101      	movs	r1, #1
 800f170:	6978      	ldr	r0, [r7, #20]
 800f172:	f000 fb9d 	bl	800f8b0 <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800f176:	697b      	ldr	r3, [r7, #20]
 800f178:	685b      	ldr	r3, [r3, #4]
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d01d      	beq.n	800f1ba <sent_tcp+0x92>
 800f17e:	697b      	ldr	r3, [r7, #20]
 800f180:	685b      	ldr	r3, [r3, #4]
 800f182:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800f186:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 800f18a:	d316      	bcc.n	800f1ba <sent_tcp+0x92>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800f18c:	697b      	ldr	r3, [r7, #20]
 800f18e:	685b      	ldr	r3, [r3, #4]
 800f190:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800f194:	2b04      	cmp	r3, #4
 800f196:	d810      	bhi.n	800f1ba <sent_tcp+0x92>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800f198:	697b      	ldr	r3, [r7, #20]
 800f19a:	7f1b      	ldrb	r3, [r3, #28]
 800f19c:	f023 0310 	bic.w	r3, r3, #16
 800f1a0:	b2da      	uxtb	r2, r3
 800f1a2:	697b      	ldr	r3, [r7, #20]
 800f1a4:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 800f1a6:	697b      	ldr	r3, [r7, #20]
 800f1a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d005      	beq.n	800f1ba <sent_tcp+0x92>
 800f1ae:	697b      	ldr	r3, [r7, #20]
 800f1b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f1b2:	88fa      	ldrh	r2, [r7, #6]
 800f1b4:	2102      	movs	r1, #2
 800f1b6:	6978      	ldr	r0, [r7, #20]
 800f1b8:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800f1ba:	2300      	movs	r3, #0
}
 800f1bc:	4618      	mov	r0, r3
 800f1be:	3718      	adds	r7, #24
 800f1c0:	46bd      	mov	sp, r7
 800f1c2:	bd80      	pop	{r7, pc}
 800f1c4:	08020074 	.word	0x08020074
 800f1c8:	080201cc 	.word	0x080201cc
 800f1cc:	080200b8 	.word	0x080200b8

0800f1d0 <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 800f1d0:	b580      	push	{r7, lr}
 800f1d2:	b088      	sub	sp, #32
 800f1d4:	af00      	add	r7, sp, #0
 800f1d6:	6078      	str	r0, [r7, #4]
 800f1d8:	460b      	mov	r3, r1
 800f1da:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;
  void *mbox_msg;
  SYS_ARCH_DECL_PROTECT(lev);

  conn = (struct netconn *)arg;
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	61fb      	str	r3, [r7, #28]
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800f1e0:	69fb      	ldr	r3, [r7, #28]
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	d106      	bne.n	800f1f4 <err_tcp+0x24>
 800f1e6:	4b5f      	ldr	r3, [pc, #380]	@ (800f364 <err_tcp+0x194>)
 800f1e8:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 800f1ec:	495e      	ldr	r1, [pc, #376]	@ (800f368 <err_tcp+0x198>)
 800f1ee:	485f      	ldr	r0, [pc, #380]	@ (800f36c <err_tcp+0x19c>)
 800f1f0:	f00e fa82 	bl	801d6f8 <iprintf>

  SYS_ARCH_PROTECT(lev);
 800f1f4:	f00d fd0a 	bl	801cc0c <sys_arch_protect>
 800f1f8:	61b8      	str	r0, [r7, #24]

  /* when err is called, the pcb is deallocated, so delete the reference */
  conn->pcb.tcp = NULL;
 800f1fa:	69fb      	ldr	r3, [r7, #28]
 800f1fc:	2200      	movs	r2, #0
 800f1fe:	605a      	str	r2, [r3, #4]
  /* store pending error */
  conn->pending_err = err;
 800f200:	69fb      	ldr	r3, [r7, #28]
 800f202:	78fa      	ldrb	r2, [r7, #3]
 800f204:	721a      	strb	r2, [r3, #8]
  /* prevent application threads from blocking on 'recvmbox'/'acceptmbox' */
  conn->flags |= NETCONN_FLAG_MBOXCLOSED;
 800f206:	69fb      	ldr	r3, [r7, #28]
 800f208:	7f1b      	ldrb	r3, [r3, #28]
 800f20a:	f043 0301 	orr.w	r3, r3, #1
 800f20e:	b2da      	uxtb	r2, r3
 800f210:	69fb      	ldr	r3, [r7, #28]
 800f212:	771a      	strb	r2, [r3, #28]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 800f214:	69fb      	ldr	r3, [r7, #28]
 800f216:	785b      	ldrb	r3, [r3, #1]
 800f218:	75fb      	strb	r3, [r7, #23]
  conn->state = NETCONN_NONE;
 800f21a:	69fb      	ldr	r3, [r7, #28]
 800f21c:	2200      	movs	r2, #0
 800f21e:	705a      	strb	r2, [r3, #1]

  SYS_ARCH_UNPROTECT(lev);
 800f220:	69b8      	ldr	r0, [r7, #24]
 800f222:	f00d fd01 	bl	801cc28 <sys_arch_unprotect>

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800f226:	69fb      	ldr	r3, [r7, #28]
 800f228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d005      	beq.n	800f23a <err_tcp+0x6a>
 800f22e:	69fb      	ldr	r3, [r7, #28]
 800f230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f232:	2200      	movs	r2, #0
 800f234:	2104      	movs	r1, #4
 800f236:	69f8      	ldr	r0, [r7, #28]
 800f238:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800f23a:	69fb      	ldr	r3, [r7, #28]
 800f23c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d005      	beq.n	800f24e <err_tcp+0x7e>
 800f242:	69fb      	ldr	r3, [r7, #28]
 800f244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f246:	2200      	movs	r2, #0
 800f248:	2100      	movs	r1, #0
 800f24a:	69f8      	ldr	r0, [r7, #28]
 800f24c:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800f24e:	69fb      	ldr	r3, [r7, #28]
 800f250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f252:	2b00      	cmp	r3, #0
 800f254:	d005      	beq.n	800f262 <err_tcp+0x92>
 800f256:	69fb      	ldr	r3, [r7, #28]
 800f258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f25a:	2200      	movs	r2, #0
 800f25c:	2102      	movs	r1, #2
 800f25e:	69f8      	ldr	r0, [r7, #28]
 800f260:	4798      	blx	r3

  mbox_msg = lwip_netconn_err_to_msg(err);
 800f262:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f266:	4618      	mov	r0, r3
 800f268:	f7ff fd86 	bl	800ed78 <lwip_netconn_err_to_msg>
 800f26c:	6138      	str	r0, [r7, #16]
  /* pass error message to recvmbox to wake up pending recv */
  if (NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800f26e:	69fb      	ldr	r3, [r7, #28]
 800f270:	3310      	adds	r3, #16
 800f272:	4618      	mov	r0, r3
 800f274:	f00d fbaf 	bl	801c9d6 <sys_mbox_valid>
 800f278:	4603      	mov	r3, r0
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d005      	beq.n	800f28a <err_tcp+0xba>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, mbox_msg);
 800f27e:	69fb      	ldr	r3, [r7, #28]
 800f280:	3310      	adds	r3, #16
 800f282:	6939      	ldr	r1, [r7, #16]
 800f284:	4618      	mov	r0, r3
 800f286:	f00d fb31 	bl	801c8ec <sys_mbox_trypost>
  }
  /* pass error message to acceptmbox to wake up pending accept */
  if (NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800f28a:	69fb      	ldr	r3, [r7, #28]
 800f28c:	3314      	adds	r3, #20
 800f28e:	4618      	mov	r0, r3
 800f290:	f00d fba1 	bl	801c9d6 <sys_mbox_valid>
 800f294:	4603      	mov	r3, r0
 800f296:	2b00      	cmp	r3, #0
 800f298:	d005      	beq.n	800f2a6 <err_tcp+0xd6>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, mbox_msg);
 800f29a:	69fb      	ldr	r3, [r7, #28]
 800f29c:	3314      	adds	r3, #20
 800f29e:	6939      	ldr	r1, [r7, #16]
 800f2a0:	4618      	mov	r0, r3
 800f2a2:	f00d fb23 	bl	801c8ec <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 800f2a6:	7dfb      	ldrb	r3, [r7, #23]
 800f2a8:	2b01      	cmp	r3, #1
 800f2aa:	d005      	beq.n	800f2b8 <err_tcp+0xe8>
 800f2ac:	7dfb      	ldrb	r3, [r7, #23]
 800f2ae:	2b04      	cmp	r3, #4
 800f2b0:	d002      	beq.n	800f2b8 <err_tcp+0xe8>
 800f2b2:	7dfb      	ldrb	r3, [r7, #23]
 800f2b4:	2b03      	cmp	r3, #3
 800f2b6:	d143      	bne.n	800f340 <err_tcp+0x170>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 800f2b8:	69fb      	ldr	r3, [r7, #28]
 800f2ba:	7f1b      	ldrb	r3, [r3, #28]
 800f2bc:	f003 0304 	and.w	r3, r3, #4
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	bf14      	ite	ne
 800f2c4:	2301      	movne	r3, #1
 800f2c6:	2300      	moveq	r3, #0
 800f2c8:	b2db      	uxtb	r3, r3
 800f2ca:	60fb      	str	r3, [r7, #12]
    SET_NONBLOCKING_CONNECT(conn, 0);
 800f2cc:	69fb      	ldr	r3, [r7, #28]
 800f2ce:	7f1b      	ldrb	r3, [r3, #28]
 800f2d0:	f023 0304 	bic.w	r3, r3, #4
 800f2d4:	b2da      	uxtb	r2, r3
 800f2d6:	69fb      	ldr	r3, [r7, #28]
 800f2d8:	771a      	strb	r2, [r3, #28]

    if (!was_nonblocking_connect) {
 800f2da:	68fb      	ldr	r3, [r7, #12]
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d13b      	bne.n	800f358 <err_tcp+0x188>
      sys_sem_t *op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800f2e0:	69fb      	ldr	r3, [r7, #28]
 800f2e2:	6a1b      	ldr	r3, [r3, #32]
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d106      	bne.n	800f2f6 <err_tcp+0x126>
 800f2e8:	4b1e      	ldr	r3, [pc, #120]	@ (800f364 <err_tcp+0x194>)
 800f2ea:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800f2ee:	4920      	ldr	r1, [pc, #128]	@ (800f370 <err_tcp+0x1a0>)
 800f2f0:	481e      	ldr	r0, [pc, #120]	@ (800f36c <err_tcp+0x19c>)
 800f2f2:	f00e fa01 	bl	801d6f8 <iprintf>
      if (old_state == NETCONN_CLOSE) {
 800f2f6:	7dfb      	ldrb	r3, [r7, #23]
 800f2f8:	2b04      	cmp	r3, #4
 800f2fa:	d104      	bne.n	800f306 <err_tcp+0x136>
        /* let close succeed: the connection is closed after all... */
        conn->current_msg->err = ERR_OK;
 800f2fc:	69fb      	ldr	r3, [r7, #28]
 800f2fe:	6a1b      	ldr	r3, [r3, #32]
 800f300:	2200      	movs	r2, #0
 800f302:	711a      	strb	r2, [r3, #4]
 800f304:	e003      	b.n	800f30e <err_tcp+0x13e>
      } else {
        /* Write and connect fail */
        conn->current_msg->err = err;
 800f306:	69fb      	ldr	r3, [r7, #28]
 800f308:	6a1b      	ldr	r3, [r3, #32]
 800f30a:	78fa      	ldrb	r2, [r7, #3]
 800f30c:	711a      	strb	r2, [r3, #4]
      }
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800f30e:	69fb      	ldr	r3, [r7, #28]
 800f310:	6a1b      	ldr	r3, [r3, #32]
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	330c      	adds	r3, #12
 800f316:	60bb      	str	r3, [r7, #8]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 800f318:	68b8      	ldr	r0, [r7, #8]
 800f31a:	f00d fbed 	bl	801caf8 <sys_sem_valid>
 800f31e:	4603      	mov	r3, r0
 800f320:	2b00      	cmp	r3, #0
 800f322:	d106      	bne.n	800f332 <err_tcp+0x162>
 800f324:	4b0f      	ldr	r3, [pc, #60]	@ (800f364 <err_tcp+0x194>)
 800f326:	f240 12ef 	movw	r2, #495	@ 0x1ef
 800f32a:	4912      	ldr	r1, [pc, #72]	@ (800f374 <err_tcp+0x1a4>)
 800f32c:	480f      	ldr	r0, [pc, #60]	@ (800f36c <err_tcp+0x19c>)
 800f32e:	f00e f9e3 	bl	801d6f8 <iprintf>
      conn->current_msg = NULL;
 800f332:	69fb      	ldr	r3, [r7, #28]
 800f334:	2200      	movs	r2, #0
 800f336:	621a      	str	r2, [r3, #32]
      /* wake up the waiting task */
      sys_sem_signal(op_completed_sem);
 800f338:	68b8      	ldr	r0, [r7, #8]
 800f33a:	f00d fbc3 	bl	801cac4 <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 800f33e:	e00b      	b.n	800f358 <err_tcp+0x188>
    } else {
      /* @todo: test what happens for error on nonblocking connect */
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 800f340:	69fb      	ldr	r3, [r7, #28]
 800f342:	6a1b      	ldr	r3, [r3, #32]
 800f344:	2b00      	cmp	r3, #0
 800f346:	d008      	beq.n	800f35a <err_tcp+0x18a>
 800f348:	4b06      	ldr	r3, [pc, #24]	@ (800f364 <err_tcp+0x194>)
 800f34a:	f240 12f7 	movw	r2, #503	@ 0x1f7
 800f34e:	490a      	ldr	r1, [pc, #40]	@ (800f378 <err_tcp+0x1a8>)
 800f350:	4806      	ldr	r0, [pc, #24]	@ (800f36c <err_tcp+0x19c>)
 800f352:	f00e f9d1 	bl	801d6f8 <iprintf>
  }
}
 800f356:	e000      	b.n	800f35a <err_tcp+0x18a>
      (old_state == NETCONN_CONNECT)) {
 800f358:	bf00      	nop
}
 800f35a:	bf00      	nop
 800f35c:	3720      	adds	r7, #32
 800f35e:	46bd      	mov	sp, r7
 800f360:	bd80      	pop	{r7, pc}
 800f362:	bf00      	nop
 800f364:	08020074 	.word	0x08020074
 800f368:	080201cc 	.word	0x080201cc
 800f36c:	080200b8 	.word	0x080200b8
 800f370:	080201dc 	.word	0x080201dc
 800f374:	080201f8 	.word	0x080201f8
 800f378:	08020214 	.word	0x08020214

0800f37c <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 800f37c:	b580      	push	{r7, lr}
 800f37e:	b084      	sub	sp, #16
 800f380:	af00      	add	r7, sp, #0
 800f382:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	685b      	ldr	r3, [r3, #4]
 800f388:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 800f38a:	6879      	ldr	r1, [r7, #4]
 800f38c:	68f8      	ldr	r0, [r7, #12]
 800f38e:	f005 fcb3 	bl	8014cf8 <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 800f392:	490a      	ldr	r1, [pc, #40]	@ (800f3bc <setup_tcp+0x40>)
 800f394:	68f8      	ldr	r0, [r7, #12]
 800f396:	f005 fcc1 	bl	8014d1c <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 800f39a:	4909      	ldr	r1, [pc, #36]	@ (800f3c0 <setup_tcp+0x44>)
 800f39c:	68f8      	ldr	r0, [r7, #12]
 800f39e:	f005 fcdf 	bl	8014d60 <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 800f3a2:	2202      	movs	r2, #2
 800f3a4:	4907      	ldr	r1, [pc, #28]	@ (800f3c4 <setup_tcp+0x48>)
 800f3a6:	68f8      	ldr	r0, [r7, #12]
 800f3a8:	f005 fd36 	bl	8014e18 <tcp_poll>
  tcp_err(pcb, err_tcp);
 800f3ac:	4906      	ldr	r1, [pc, #24]	@ (800f3c8 <setup_tcp+0x4c>)
 800f3ae:	68f8      	ldr	r0, [r7, #12]
 800f3b0:	f005 fcf8 	bl	8014da4 <tcp_err>
}
 800f3b4:	bf00      	nop
 800f3b6:	3710      	adds	r7, #16
 800f3b8:	46bd      	mov	sp, r7
 800f3ba:	bd80      	pop	{r7, pc}
 800f3bc:	0800ef55 	.word	0x0800ef55
 800f3c0:	0800f129 	.word	0x0800f129
 800f3c4:	0800f061 	.word	0x0800f061
 800f3c8:	0800f1d1 	.word	0x0800f1d1

0800f3cc <accept_function>:
 *
 * @see tcp.h (struct tcp_pcb_listen.accept) for parameters and return value
 */
static err_t
accept_function(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 800f3cc:	b590      	push	{r4, r7, lr}
 800f3ce:	b089      	sub	sp, #36	@ 0x24
 800f3d0:	af00      	add	r7, sp, #0
 800f3d2:	60f8      	str	r0, [r7, #12]
 800f3d4:	60b9      	str	r1, [r7, #8]
 800f3d6:	4613      	mov	r3, r2
 800f3d8:	71fb      	strb	r3, [r7, #7]
  struct netconn *newconn;
  struct netconn *conn = (struct netconn *)arg;
 800f3da:	68fb      	ldr	r3, [r7, #12]
 800f3dc:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800f3de:	69fb      	ldr	r3, [r7, #28]
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	d102      	bne.n	800f3ea <accept_function+0x1e>
    return ERR_VAL;
 800f3e4:	f06f 0305 	mvn.w	r3, #5
 800f3e8:	e0a1      	b.n	800f52e <accept_function+0x162>
  }
  if (!NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800f3ea:	69fb      	ldr	r3, [r7, #28]
 800f3ec:	3314      	adds	r3, #20
 800f3ee:	4618      	mov	r0, r3
 800f3f0:	f00d faf1 	bl	801c9d6 <sys_mbox_valid>
 800f3f4:	4603      	mov	r3, r0
 800f3f6:	2b00      	cmp	r3, #0
 800f3f8:	d102      	bne.n	800f400 <accept_function+0x34>
    LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: acceptmbox already deleted\n"));
    return ERR_VAL;
 800f3fa:	f06f 0305 	mvn.w	r3, #5
 800f3fe:	e096      	b.n	800f52e <accept_function+0x162>
  }

  if (newpcb == NULL) {
 800f400:	68bb      	ldr	r3, [r7, #8]
 800f402:	2b00      	cmp	r3, #0
 800f404:	d11b      	bne.n	800f43e <accept_function+0x72>
    /* out-of-pcbs during connect: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 800f406:	69fb      	ldr	r3, [r7, #28]
 800f408:	f103 0414 	add.w	r4, r3, #20
 800f40c:	f06f 000c 	mvn.w	r0, #12
 800f410:	f7ff fcb2 	bl	800ed78 <lwip_netconn_err_to_msg>
 800f414:	4603      	mov	r3, r0
 800f416:	4619      	mov	r1, r3
 800f418:	4620      	mov	r0, r4
 800f41a:	f00d fa67 	bl	801c8ec <sys_mbox_trypost>
 800f41e:	4603      	mov	r3, r0
 800f420:	2b00      	cmp	r3, #0
 800f422:	d109      	bne.n	800f438 <accept_function+0x6c>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800f424:	69fb      	ldr	r3, [r7, #28]
 800f426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d005      	beq.n	800f438 <accept_function+0x6c>
 800f42c:	69fb      	ldr	r3, [r7, #28]
 800f42e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f430:	2200      	movs	r2, #0
 800f432:	2100      	movs	r1, #0
 800f434:	69f8      	ldr	r0, [r7, #28]
 800f436:	4798      	blx	r3
    }
    return ERR_VAL;
 800f438:	f06f 0305 	mvn.w	r3, #5
 800f43c:	e077      	b.n	800f52e <accept_function+0x162>
  }
  LWIP_ASSERT("expect newpcb == NULL or err == ERR_OK", err == ERR_OK);
 800f43e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f442:	2b00      	cmp	r3, #0
 800f444:	d006      	beq.n	800f454 <accept_function+0x88>
 800f446:	4b3c      	ldr	r3, [pc, #240]	@ (800f538 <accept_function+0x16c>)
 800f448:	f240 222a 	movw	r2, #554	@ 0x22a
 800f44c:	493b      	ldr	r1, [pc, #236]	@ (800f53c <accept_function+0x170>)
 800f44e:	483c      	ldr	r0, [pc, #240]	@ (800f540 <accept_function+0x174>)
 800f450:	f00e f952 	bl	801d6f8 <iprintf>

  LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: newpcb->state: %s\n", tcp_debug_state_str(newpcb->state)));

  /* We have to set the callback here even though
   * the new socket is unknown. newconn->socket is marked as -1. */
  newconn = netconn_alloc(conn->type, conn->callback);
 800f454:	69fb      	ldr	r3, [r7, #28]
 800f456:	781a      	ldrb	r2, [r3, #0]
 800f458:	69fb      	ldr	r3, [r7, #28]
 800f45a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f45c:	4619      	mov	r1, r3
 800f45e:	4610      	mov	r0, r2
 800f460:	f000 f8f0 	bl	800f644 <netconn_alloc>
 800f464:	61b8      	str	r0, [r7, #24]
  if (newconn == NULL) {
 800f466:	69bb      	ldr	r3, [r7, #24]
 800f468:	2b00      	cmp	r3, #0
 800f46a:	d11b      	bne.n	800f4a4 <accept_function+0xd8>
    /* outof netconns: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 800f46c:	69fb      	ldr	r3, [r7, #28]
 800f46e:	f103 0414 	add.w	r4, r3, #20
 800f472:	f06f 000c 	mvn.w	r0, #12
 800f476:	f7ff fc7f 	bl	800ed78 <lwip_netconn_err_to_msg>
 800f47a:	4603      	mov	r3, r0
 800f47c:	4619      	mov	r1, r3
 800f47e:	4620      	mov	r0, r4
 800f480:	f00d fa34 	bl	801c8ec <sys_mbox_trypost>
 800f484:	4603      	mov	r3, r0
 800f486:	2b00      	cmp	r3, #0
 800f488:	d109      	bne.n	800f49e <accept_function+0xd2>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800f48a:	69fb      	ldr	r3, [r7, #28]
 800f48c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f48e:	2b00      	cmp	r3, #0
 800f490:	d005      	beq.n	800f49e <accept_function+0xd2>
 800f492:	69fb      	ldr	r3, [r7, #28]
 800f494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f496:	2200      	movs	r2, #0
 800f498:	2100      	movs	r1, #0
 800f49a:	69f8      	ldr	r0, [r7, #28]
 800f49c:	4798      	blx	r3
    }
    return ERR_MEM;
 800f49e:	f04f 33ff 	mov.w	r3, #4294967295
 800f4a2:	e044      	b.n	800f52e <accept_function+0x162>
  }
  newconn->pcb.tcp = newpcb;
 800f4a4:	69bb      	ldr	r3, [r7, #24]
 800f4a6:	68ba      	ldr	r2, [r7, #8]
 800f4a8:	605a      	str	r2, [r3, #4]
  setup_tcp(newconn);
 800f4aa:	69b8      	ldr	r0, [r7, #24]
 800f4ac:	f7ff ff66 	bl	800f37c <setup_tcp>

  /* handle backlog counter */
  tcp_backlog_delayed(newpcb);

  if (sys_mbox_trypost(&conn->acceptmbox, newconn) != ERR_OK) {
 800f4b0:	69fb      	ldr	r3, [r7, #28]
 800f4b2:	3314      	adds	r3, #20
 800f4b4:	69b9      	ldr	r1, [r7, #24]
 800f4b6:	4618      	mov	r0, r3
 800f4b8:	f00d fa18 	bl	801c8ec <sys_mbox_trypost>
 800f4bc:	4603      	mov	r3, r0
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d02a      	beq.n	800f518 <accept_function+0x14c>
    /* When returning != ERR_OK, the pcb is aborted in tcp_process(),
       so do nothing here! */
    /* remove all references to this netconn from the pcb */
    struct tcp_pcb *pcb = newconn->pcb.tcp;
 800f4c2:	69bb      	ldr	r3, [r7, #24]
 800f4c4:	685b      	ldr	r3, [r3, #4]
 800f4c6:	617b      	str	r3, [r7, #20]
    tcp_arg(pcb, NULL);
 800f4c8:	2100      	movs	r1, #0
 800f4ca:	6978      	ldr	r0, [r7, #20]
 800f4cc:	f005 fc14 	bl	8014cf8 <tcp_arg>
    tcp_recv(pcb, NULL);
 800f4d0:	2100      	movs	r1, #0
 800f4d2:	6978      	ldr	r0, [r7, #20]
 800f4d4:	f005 fc22 	bl	8014d1c <tcp_recv>
    tcp_sent(pcb, NULL);
 800f4d8:	2100      	movs	r1, #0
 800f4da:	6978      	ldr	r0, [r7, #20]
 800f4dc:	f005 fc40 	bl	8014d60 <tcp_sent>
    tcp_poll(pcb, NULL, 0);
 800f4e0:	2200      	movs	r2, #0
 800f4e2:	2100      	movs	r1, #0
 800f4e4:	6978      	ldr	r0, [r7, #20]
 800f4e6:	f005 fc97 	bl	8014e18 <tcp_poll>
    tcp_err(pcb, NULL);
 800f4ea:	2100      	movs	r1, #0
 800f4ec:	6978      	ldr	r0, [r7, #20]
 800f4ee:	f005 fc59 	bl	8014da4 <tcp_err>
    /* remove reference from to the pcb from this netconn */
    newconn->pcb.tcp = NULL;
 800f4f2:	69bb      	ldr	r3, [r7, #24]
 800f4f4:	2200      	movs	r2, #0
 800f4f6:	605a      	str	r2, [r3, #4]
    /* no need to drain since we know the recvmbox is empty. */
    sys_mbox_free(&newconn->recvmbox);
 800f4f8:	69bb      	ldr	r3, [r7, #24]
 800f4fa:	3310      	adds	r3, #16
 800f4fc:	4618      	mov	r0, r3
 800f4fe:	f00d f9e3 	bl	801c8c8 <sys_mbox_free>
    sys_mbox_set_invalid(&newconn->recvmbox);
 800f502:	69bb      	ldr	r3, [r7, #24]
 800f504:	3310      	adds	r3, #16
 800f506:	4618      	mov	r0, r3
 800f508:	f00d fa76 	bl	801c9f8 <sys_mbox_set_invalid>
    netconn_free(newconn);
 800f50c:	69b8      	ldr	r0, [r7, #24]
 800f50e:	f000 f907 	bl	800f720 <netconn_free>
    return ERR_MEM;
 800f512:	f04f 33ff 	mov.w	r3, #4294967295
 800f516:	e00a      	b.n	800f52e <accept_function+0x162>
  } else {
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800f518:	69fb      	ldr	r3, [r7, #28]
 800f51a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	d005      	beq.n	800f52c <accept_function+0x160>
 800f520:	69fb      	ldr	r3, [r7, #28]
 800f522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f524:	2200      	movs	r2, #0
 800f526:	2100      	movs	r1, #0
 800f528:	69f8      	ldr	r0, [r7, #28]
 800f52a:	4798      	blx	r3
  }

  return ERR_OK;
 800f52c:	2300      	movs	r3, #0
}
 800f52e:	4618      	mov	r0, r3
 800f530:	3724      	adds	r7, #36	@ 0x24
 800f532:	46bd      	mov	sp, r7
 800f534:	bd90      	pop	{r4, r7, pc}
 800f536:	bf00      	nop
 800f538:	08020074 	.word	0x08020074
 800f53c:	08020230 	.word	0x08020230
 800f540:	080200b8 	.word	0x080200b8

0800f544 <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 800f544:	b590      	push	{r4, r7, lr}
 800f546:	b085      	sub	sp, #20
 800f548:	af00      	add	r7, sp, #0
 800f54a:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 800f54c:	2300      	movs	r3, #0
 800f54e:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	681b      	ldr	r3, [r3, #0]
 800f554:	685b      	ldr	r3, [r3, #4]
 800f556:	2b00      	cmp	r3, #0
 800f558:	d006      	beq.n	800f568 <pcb_new+0x24>
 800f55a:	4b2b      	ldr	r3, [pc, #172]	@ (800f608 <pcb_new+0xc4>)
 800f55c:	f240 2265 	movw	r2, #613	@ 0x265
 800f560:	492a      	ldr	r1, [pc, #168]	@ (800f60c <pcb_new+0xc8>)
 800f562:	482b      	ldr	r0, [pc, #172]	@ (800f610 <pcb_new+0xcc>)
 800f564:	f00e f8c8 	bl	801d6f8 <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	781b      	ldrb	r3, [r3, #0]
 800f56e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f572:	2b10      	cmp	r3, #16
 800f574:	d022      	beq.n	800f5bc <pcb_new+0x78>
 800f576:	2b20      	cmp	r3, #32
 800f578:	d133      	bne.n	800f5e2 <pcb_new+0x9e>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	681c      	ldr	r4, [r3, #0]
 800f57e:	7bfb      	ldrb	r3, [r7, #15]
 800f580:	4618      	mov	r0, r3
 800f582:	f00a fe7c 	bl	801a27e <udp_new_ip_type>
 800f586:	4603      	mov	r3, r0
 800f588:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	685b      	ldr	r3, [r3, #4]
 800f590:	2b00      	cmp	r3, #0
 800f592:	d02a      	beq.n	800f5ea <pcb_new+0xa6>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	681b      	ldr	r3, [r3, #0]
 800f598:	781b      	ldrb	r3, [r3, #0]
 800f59a:	2b22      	cmp	r3, #34	@ 0x22
 800f59c:	d104      	bne.n	800f5a8 <pcb_new+0x64>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	681b      	ldr	r3, [r3, #0]
 800f5a2:	685b      	ldr	r3, [r3, #4]
 800f5a4:	2201      	movs	r2, #1
 800f5a6:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	681b      	ldr	r3, [r3, #0]
 800f5ac:	6858      	ldr	r0, [r3, #4]
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	681b      	ldr	r3, [r3, #0]
 800f5b2:	461a      	mov	r2, r3
 800f5b4:	4917      	ldr	r1, [pc, #92]	@ (800f614 <pcb_new+0xd0>)
 800f5b6:	f00a fde9 	bl	801a18c <udp_recv>
      }
      break;
 800f5ba:	e016      	b.n	800f5ea <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	681c      	ldr	r4, [r3, #0]
 800f5c0:	7bfb      	ldrb	r3, [r7, #15]
 800f5c2:	4618      	mov	r0, r3
 800f5c4:	f005 fb8a 	bl	8014cdc <tcp_new_ip_type>
 800f5c8:	4603      	mov	r3, r0
 800f5ca:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.tcp != NULL) {
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	681b      	ldr	r3, [r3, #0]
 800f5d0:	685b      	ldr	r3, [r3, #4]
 800f5d2:	2b00      	cmp	r3, #0
 800f5d4:	d00b      	beq.n	800f5ee <pcb_new+0xaa>
        setup_tcp(msg->conn);
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	4618      	mov	r0, r3
 800f5dc:	f7ff fece 	bl	800f37c <setup_tcp>
      }
      break;
 800f5e0:	e005      	b.n	800f5ee <pcb_new+0xaa>
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	22fa      	movs	r2, #250	@ 0xfa
 800f5e6:	711a      	strb	r2, [r3, #4]
      return;
 800f5e8:	e00a      	b.n	800f600 <pcb_new+0xbc>
      break;
 800f5ea:	bf00      	nop
 800f5ec:	e000      	b.n	800f5f0 <pcb_new+0xac>
      break;
 800f5ee:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	681b      	ldr	r3, [r3, #0]
 800f5f4:	685b      	ldr	r3, [r3, #4]
 800f5f6:	2b00      	cmp	r3, #0
 800f5f8:	d102      	bne.n	800f600 <pcb_new+0xbc>
    msg->err = ERR_MEM;
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	22ff      	movs	r2, #255	@ 0xff
 800f5fe:	711a      	strb	r2, [r3, #4]
  }
}
 800f600:	3714      	adds	r7, #20
 800f602:	46bd      	mov	sp, r7
 800f604:	bd90      	pop	{r4, r7, pc}
 800f606:	bf00      	nop
 800f608:	08020074 	.word	0x08020074
 800f60c:	08020258 	.word	0x08020258
 800f610:	080200b8 	.word	0x080200b8
 800f614:	0800ee59 	.word	0x0800ee59

0800f618 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 800f618:	b580      	push	{r7, lr}
 800f61a:	b084      	sub	sp, #16
 800f61c:	af00      	add	r7, sp, #0
 800f61e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 800f624:	68fb      	ldr	r3, [r7, #12]
 800f626:	2200      	movs	r2, #0
 800f628:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 800f62a:	68fb      	ldr	r3, [r7, #12]
 800f62c:	681b      	ldr	r3, [r3, #0]
 800f62e:	685b      	ldr	r3, [r3, #4]
 800f630:	2b00      	cmp	r3, #0
 800f632:	d102      	bne.n	800f63a <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 800f634:	68f8      	ldr	r0, [r7, #12]
 800f636:	f7ff ff85 	bl	800f544 <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 800f63a:	bf00      	nop
 800f63c:	3710      	adds	r7, #16
 800f63e:	46bd      	mov	sp, r7
 800f640:	bd80      	pop	{r7, pc}
	...

0800f644 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 800f644:	b580      	push	{r7, lr}
 800f646:	b086      	sub	sp, #24
 800f648:	af00      	add	r7, sp, #0
 800f64a:	4603      	mov	r3, r0
 800f64c:	6039      	str	r1, [r7, #0]
 800f64e:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 800f650:	2300      	movs	r3, #0
 800f652:	74fb      	strb	r3, [r7, #19]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 800f654:	2007      	movs	r0, #7
 800f656:	f002 fd75 	bl	8012144 <memp_malloc>
 800f65a:	60f8      	str	r0, [r7, #12]
  if (conn == NULL) {
 800f65c:	68fb      	ldr	r3, [r7, #12]
 800f65e:	2b00      	cmp	r3, #0
 800f660:	d101      	bne.n	800f666 <netconn_alloc+0x22>
    return NULL;
 800f662:	2300      	movs	r3, #0
 800f664:	e052      	b.n	800f70c <netconn_alloc+0xc8>
  }

  conn->pending_err = ERR_OK;
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	2200      	movs	r2, #0
 800f66a:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 800f66c:	68fb      	ldr	r3, [r7, #12]
 800f66e:	79fa      	ldrb	r2, [r7, #7]
 800f670:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 800f672:	68fb      	ldr	r3, [r7, #12]
 800f674:	2200      	movs	r2, #0
 800f676:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 800f678:	79fb      	ldrb	r3, [r7, #7]
 800f67a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f67e:	2b10      	cmp	r3, #16
 800f680:	d004      	beq.n	800f68c <netconn_alloc+0x48>
 800f682:	2b20      	cmp	r3, #32
 800f684:	d105      	bne.n	800f692 <netconn_alloc+0x4e>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 800f686:	2306      	movs	r3, #6
 800f688:	617b      	str	r3, [r7, #20]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 800f68a:	e00a      	b.n	800f6a2 <netconn_alloc+0x5e>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      size = DEFAULT_TCP_RECVMBOX_SIZE;
 800f68c:	2306      	movs	r3, #6
 800f68e:	617b      	str	r3, [r7, #20]
      break;
 800f690:	e007      	b.n	800f6a2 <netconn_alloc+0x5e>
#endif /* LWIP_TCP */
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 800f692:	4b20      	ldr	r3, [pc, #128]	@ (800f714 <netconn_alloc+0xd0>)
 800f694:	f240 22e5 	movw	r2, #741	@ 0x2e5
 800f698:	491f      	ldr	r1, [pc, #124]	@ (800f718 <netconn_alloc+0xd4>)
 800f69a:	4820      	ldr	r0, [pc, #128]	@ (800f71c <netconn_alloc+0xd8>)
 800f69c:	f00e f82c 	bl	801d6f8 <iprintf>
      goto free_and_return;
 800f6a0:	e02f      	b.n	800f702 <netconn_alloc+0xbe>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 800f6a2:	68fb      	ldr	r3, [r7, #12]
 800f6a4:	3310      	adds	r3, #16
 800f6a6:	6979      	ldr	r1, [r7, #20]
 800f6a8:	4618      	mov	r0, r3
 800f6aa:	f00d f8eb 	bl	801c884 <sys_mbox_new>
 800f6ae:	4603      	mov	r3, r0
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d125      	bne.n	800f700 <netconn_alloc+0xbc>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 800f6b4:	68fb      	ldr	r3, [r7, #12]
 800f6b6:	330c      	adds	r3, #12
 800f6b8:	2100      	movs	r1, #0
 800f6ba:	4618      	mov	r0, r3
 800f6bc:	f00d f9a9 	bl	801ca12 <sys_sem_new>
 800f6c0:	4603      	mov	r3, r0
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	d005      	beq.n	800f6d2 <netconn_alloc+0x8e>
    sys_mbox_free(&conn->recvmbox);
 800f6c6:	68fb      	ldr	r3, [r7, #12]
 800f6c8:	3310      	adds	r3, #16
 800f6ca:	4618      	mov	r0, r3
 800f6cc:	f00d f8fc 	bl	801c8c8 <sys_mbox_free>
    goto free_and_return;
 800f6d0:	e017      	b.n	800f702 <netconn_alloc+0xbe>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	3314      	adds	r3, #20
 800f6d6:	4618      	mov	r0, r3
 800f6d8:	f00d f98e 	bl	801c9f8 <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 800f6dc:	68fb      	ldr	r3, [r7, #12]
 800f6de:	2200      	movs	r2, #0
 800f6e0:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	f04f 32ff 	mov.w	r2, #4294967295
 800f6e8:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 800f6ea:	68fb      	ldr	r3, [r7, #12]
 800f6ec:	683a      	ldr	r2, [r7, #0]
 800f6ee:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_TCP
  conn->current_msg  = NULL;
 800f6f0:	68fb      	ldr	r3, [r7, #12]
 800f6f2:	2200      	movs	r2, #0
 800f6f4:	621a      	str	r2, [r3, #32]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 800f6f6:	68fb      	ldr	r3, [r7, #12]
 800f6f8:	7cfa      	ldrb	r2, [r7, #19]
 800f6fa:	771a      	strb	r2, [r3, #28]
  return conn;
 800f6fc:	68fb      	ldr	r3, [r7, #12]
 800f6fe:	e005      	b.n	800f70c <netconn_alloc+0xc8>
    goto free_and_return;
 800f700:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 800f702:	68f9      	ldr	r1, [r7, #12]
 800f704:	2007      	movs	r0, #7
 800f706:	f002 fd93 	bl	8012230 <memp_free>
  return NULL;
 800f70a:	2300      	movs	r3, #0
}
 800f70c:	4618      	mov	r0, r3
 800f70e:	3718      	adds	r7, #24
 800f710:	46bd      	mov	sp, r7
 800f712:	bd80      	pop	{r7, pc}
 800f714:	08020074 	.word	0x08020074
 800f718:	08020278 	.word	0x08020278
 800f71c:	080200b8 	.word	0x080200b8

0800f720 <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 800f720:	b580      	push	{r7, lr}
 800f722:	b082      	sub	sp, #8
 800f724:	af00      	add	r7, sp, #0
 800f726:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	685b      	ldr	r3, [r3, #4]
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	d006      	beq.n	800f73e <netconn_free+0x1e>
 800f730:	4b1b      	ldr	r3, [pc, #108]	@ (800f7a0 <netconn_free+0x80>)
 800f732:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 800f736:	491b      	ldr	r1, [pc, #108]	@ (800f7a4 <netconn_free+0x84>)
 800f738:	481b      	ldr	r0, [pc, #108]	@ (800f7a8 <netconn_free+0x88>)
 800f73a:	f00d ffdd 	bl	801d6f8 <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	3310      	adds	r3, #16
 800f742:	4618      	mov	r0, r3
 800f744:	f00d f947 	bl	801c9d6 <sys_mbox_valid>
 800f748:	4603      	mov	r3, r0
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d006      	beq.n	800f75c <netconn_free+0x3c>
 800f74e:	4b14      	ldr	r3, [pc, #80]	@ (800f7a0 <netconn_free+0x80>)
 800f750:	f240 3223 	movw	r2, #803	@ 0x323
 800f754:	4915      	ldr	r1, [pc, #84]	@ (800f7ac <netconn_free+0x8c>)
 800f756:	4814      	ldr	r0, [pc, #80]	@ (800f7a8 <netconn_free+0x88>)
 800f758:	f00d ffce 	bl	801d6f8 <iprintf>
              !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	3314      	adds	r3, #20
 800f760:	4618      	mov	r0, r3
 800f762:	f00d f938 	bl	801c9d6 <sys_mbox_valid>
 800f766:	4603      	mov	r3, r0
 800f768:	2b00      	cmp	r3, #0
 800f76a:	d006      	beq.n	800f77a <netconn_free+0x5a>
 800f76c:	4b0c      	ldr	r3, [pc, #48]	@ (800f7a0 <netconn_free+0x80>)
 800f76e:	f240 3226 	movw	r2, #806	@ 0x326
 800f772:	490f      	ldr	r1, [pc, #60]	@ (800f7b0 <netconn_free+0x90>)
 800f774:	480c      	ldr	r0, [pc, #48]	@ (800f7a8 <netconn_free+0x88>)
 800f776:	f00d ffbf 	bl	801d6f8 <iprintf>
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	330c      	adds	r3, #12
 800f77e:	4618      	mov	r0, r3
 800f780:	f00d f9ad 	bl	801cade <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	330c      	adds	r3, #12
 800f788:	4618      	mov	r0, r3
 800f78a:	f00d f9c6 	bl	801cb1a <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 800f78e:	6879      	ldr	r1, [r7, #4]
 800f790:	2007      	movs	r0, #7
 800f792:	f002 fd4d 	bl	8012230 <memp_free>
}
 800f796:	bf00      	nop
 800f798:	3708      	adds	r7, #8
 800f79a:	46bd      	mov	sp, r7
 800f79c:	bd80      	pop	{r7, pc}
 800f79e:	bf00      	nop
 800f7a0:	08020074 	.word	0x08020074
 800f7a4:	080202a0 	.word	0x080202a0
 800f7a8:	080200b8 	.word	0x080200b8
 800f7ac:	080202d0 	.word	0x080202d0
 800f7b0:	0802030c 	.word	0x0802030c

0800f7b4 <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 800f7b4:	b580      	push	{r7, lr}
 800f7b6:	b086      	sub	sp, #24
 800f7b8:	af00      	add	r7, sp, #0
 800f7ba:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	3310      	adds	r3, #16
 800f7c0:	4618      	mov	r0, r3
 800f7c2:	f00d f908 	bl	801c9d6 <sys_mbox_valid>
 800f7c6:	4603      	mov	r3, r0
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d02f      	beq.n	800f82c <netconn_drain+0x78>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800f7cc:	e018      	b.n	800f800 <netconn_drain+0x4c>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
#if LWIP_TCP
        if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	781b      	ldrb	r3, [r3, #0]
 800f7d2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f7d6:	2b10      	cmp	r3, #16
 800f7d8:	d10e      	bne.n	800f7f8 <netconn_drain+0x44>
          err_t err;
          if (!lwip_netconn_is_err_msg(mem, &err)) {
 800f7da:	693b      	ldr	r3, [r7, #16]
 800f7dc:	f107 020f 	add.w	r2, r7, #15
 800f7e0:	4611      	mov	r1, r2
 800f7e2:	4618      	mov	r0, r3
 800f7e4:	f7ff fafe 	bl	800ede4 <lwip_netconn_is_err_msg>
 800f7e8:	4603      	mov	r3, r0
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d108      	bne.n	800f800 <netconn_drain+0x4c>
            pbuf_free((struct pbuf *)mem);
 800f7ee:	693b      	ldr	r3, [r7, #16]
 800f7f0:	4618      	mov	r0, r3
 800f7f2:	f003 fbc1 	bl	8012f78 <pbuf_free>
 800f7f6:	e003      	b.n	800f800 <netconn_drain+0x4c>
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 800f7f8:	693b      	ldr	r3, [r7, #16]
 800f7fa:	4618      	mov	r0, r3
 800f7fc:	f000 fede 	bl	80105bc <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	3310      	adds	r3, #16
 800f804:	f107 0210 	add.w	r2, r7, #16
 800f808:	4611      	mov	r1, r2
 800f80a:	4618      	mov	r0, r3
 800f80c:	f00d f8c7 	bl	801c99e <sys_arch_mbox_tryfetch>
 800f810:	4603      	mov	r3, r0
 800f812:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f816:	d1da      	bne.n	800f7ce <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	3310      	adds	r3, #16
 800f81c:	4618      	mov	r0, r3
 800f81e:	f00d f853 	bl	801c8c8 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	3310      	adds	r3, #16
 800f826:	4618      	mov	r0, r3
 800f828:	f00d f8e6 	bl	801c9f8 <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	3314      	adds	r3, #20
 800f830:	4618      	mov	r0, r3
 800f832:	f00d f8d0 	bl	801c9d6 <sys_mbox_valid>
 800f836:	4603      	mov	r3, r0
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d034      	beq.n	800f8a6 <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800f83c:	e01d      	b.n	800f87a <netconn_drain+0xc6>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
        err_t err;
        if (!lwip_netconn_is_err_msg(mem, &err)) {
 800f83e:	693b      	ldr	r3, [r7, #16]
 800f840:	f107 020e 	add.w	r2, r7, #14
 800f844:	4611      	mov	r1, r2
 800f846:	4618      	mov	r0, r3
 800f848:	f7ff facc 	bl	800ede4 <lwip_netconn_is_err_msg>
 800f84c:	4603      	mov	r3, r0
 800f84e:	2b00      	cmp	r3, #0
 800f850:	d113      	bne.n	800f87a <netconn_drain+0xc6>
          struct netconn *newconn = (struct netconn *)mem;
 800f852:	693b      	ldr	r3, [r7, #16]
 800f854:	617b      	str	r3, [r7, #20]
          /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
          /* pcb might be set to NULL already by err_tcp() */
          /* drain recvmbox */
          netconn_drain(newconn);
 800f856:	6978      	ldr	r0, [r7, #20]
 800f858:	f7ff ffac 	bl	800f7b4 <netconn_drain>
          if (newconn->pcb.tcp != NULL) {
 800f85c:	697b      	ldr	r3, [r7, #20]
 800f85e:	685b      	ldr	r3, [r3, #4]
 800f860:	2b00      	cmp	r3, #0
 800f862:	d007      	beq.n	800f874 <netconn_drain+0xc0>
            tcp_abort(newconn->pcb.tcp);
 800f864:	697b      	ldr	r3, [r7, #20]
 800f866:	685b      	ldr	r3, [r3, #4]
 800f868:	4618      	mov	r0, r3
 800f86a:	f004 f985 	bl	8013b78 <tcp_abort>
            newconn->pcb.tcp = NULL;
 800f86e:	697b      	ldr	r3, [r7, #20]
 800f870:	2200      	movs	r2, #0
 800f872:	605a      	str	r2, [r3, #4]
          }
          netconn_free(newconn);
 800f874:	6978      	ldr	r0, [r7, #20]
 800f876:	f7ff ff53 	bl	800f720 <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	3314      	adds	r3, #20
 800f87e:	f107 0210 	add.w	r2, r7, #16
 800f882:	4611      	mov	r1, r2
 800f884:	4618      	mov	r0, r3
 800f886:	f00d f88a 	bl	801c99e <sys_arch_mbox_tryfetch>
 800f88a:	4603      	mov	r3, r0
 800f88c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f890:	d1d5      	bne.n	800f83e <netconn_drain+0x8a>
        }
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	3314      	adds	r3, #20
 800f896:	4618      	mov	r0, r3
 800f898:	f00d f816 	bl	801c8c8 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	3314      	adds	r3, #20
 800f8a0:	4618      	mov	r0, r3
 800f8a2:	f00d f8a9 	bl	801c9f8 <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 800f8a6:	bf00      	nop
 800f8a8:	3718      	adds	r7, #24
 800f8aa:	46bd      	mov	sp, r7
 800f8ac:	bd80      	pop	{r7, pc}
	...

0800f8b0 <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800f8b0:	b580      	push	{r7, lr}
 800f8b2:	b086      	sub	sp, #24
 800f8b4:	af00      	add	r7, sp, #0
 800f8b6:	6078      	str	r0, [r7, #4]
 800f8b8:	460b      	mov	r3, r1
 800f8ba:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, shut_close;
  u8_t close_finished = 0;
 800f8bc:	2300      	movs	r3, #0
 800f8be:	757b      	strb	r3, [r7, #21]
  struct tcp_pcb *tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	d106      	bne.n	800f8d4 <lwip_netconn_do_close_internal+0x24>
 800f8c6:	4b87      	ldr	r3, [pc, #540]	@ (800fae4 <lwip_netconn_do_close_internal+0x234>)
 800f8c8:	f240 32a2 	movw	r2, #930	@ 0x3a2
 800f8cc:	4986      	ldr	r1, [pc, #536]	@ (800fae8 <lwip_netconn_do_close_internal+0x238>)
 800f8ce:	4887      	ldr	r0, [pc, #540]	@ (800faec <lwip_netconn_do_close_internal+0x23c>)
 800f8d0:	f00d ff12 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 800f8d4:	687b      	ldr	r3, [r7, #4]
 800f8d6:	781b      	ldrb	r3, [r3, #0]
 800f8d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f8dc:	2b10      	cmp	r3, #16
 800f8de:	d006      	beq.n	800f8ee <lwip_netconn_do_close_internal+0x3e>
 800f8e0:	4b80      	ldr	r3, [pc, #512]	@ (800fae4 <lwip_netconn_do_close_internal+0x234>)
 800f8e2:	f240 32a3 	movw	r2, #931	@ 0x3a3
 800f8e6:	4982      	ldr	r1, [pc, #520]	@ (800faf0 <lwip_netconn_do_close_internal+0x240>)
 800f8e8:	4880      	ldr	r0, [pc, #512]	@ (800faec <lwip_netconn_do_close_internal+0x23c>)
 800f8ea:	f00d ff05 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	785b      	ldrb	r3, [r3, #1]
 800f8f2:	2b04      	cmp	r3, #4
 800f8f4:	d006      	beq.n	800f904 <lwip_netconn_do_close_internal+0x54>
 800f8f6:	4b7b      	ldr	r3, [pc, #492]	@ (800fae4 <lwip_netconn_do_close_internal+0x234>)
 800f8f8:	f44f 7269 	mov.w	r2, #932	@ 0x3a4
 800f8fc:	497d      	ldr	r1, [pc, #500]	@ (800faf4 <lwip_netconn_do_close_internal+0x244>)
 800f8fe:	487b      	ldr	r0, [pc, #492]	@ (800faec <lwip_netconn_do_close_internal+0x23c>)
 800f900:	f00d fefa 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	685b      	ldr	r3, [r3, #4]
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d106      	bne.n	800f91a <lwip_netconn_do_close_internal+0x6a>
 800f90c:	4b75      	ldr	r3, [pc, #468]	@ (800fae4 <lwip_netconn_do_close_internal+0x234>)
 800f90e:	f240 32a5 	movw	r2, #933	@ 0x3a5
 800f912:	4979      	ldr	r1, [pc, #484]	@ (800faf8 <lwip_netconn_do_close_internal+0x248>)
 800f914:	4875      	ldr	r0, [pc, #468]	@ (800faec <lwip_netconn_do_close_internal+0x23c>)
 800f916:	f00d feef 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	6a1b      	ldr	r3, [r3, #32]
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d106      	bne.n	800f930 <lwip_netconn_do_close_internal+0x80>
 800f922:	4b70      	ldr	r3, [pc, #448]	@ (800fae4 <lwip_netconn_do_close_internal+0x234>)
 800f924:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800f928:	4974      	ldr	r1, [pc, #464]	@ (800fafc <lwip_netconn_do_close_internal+0x24c>)
 800f92a:	4870      	ldr	r0, [pc, #448]	@ (800faec <lwip_netconn_do_close_internal+0x23c>)
 800f92c:	f00d fee4 	bl	801d6f8 <iprintf>

  tpcb = conn->pcb.tcp;
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	685b      	ldr	r3, [r3, #4]
 800f934:	613b      	str	r3, [r7, #16]
  shut = conn->current_msg->msg.sd.shut;
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	6a1b      	ldr	r3, [r3, #32]
 800f93a:	7a1b      	ldrb	r3, [r3, #8]
 800f93c:	73fb      	strb	r3, [r7, #15]
  shut_rx = shut & NETCONN_SHUT_RD;
 800f93e:	7bfb      	ldrb	r3, [r7, #15]
 800f940:	f003 0301 	and.w	r3, r3, #1
 800f944:	73bb      	strb	r3, [r7, #14]
  shut_tx = shut & NETCONN_SHUT_WR;
 800f946:	7bfb      	ldrb	r3, [r7, #15]
 800f948:	f003 0302 	and.w	r3, r3, #2
 800f94c:	737b      	strb	r3, [r7, #13]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 800f94e:	7bfb      	ldrb	r3, [r7, #15]
 800f950:	2b03      	cmp	r3, #3
 800f952:	d102      	bne.n	800f95a <lwip_netconn_do_close_internal+0xaa>
    shut_close = 1;
 800f954:	2301      	movs	r3, #1
 800f956:	75bb      	strb	r3, [r7, #22]
 800f958:	e01f      	b.n	800f99a <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 800f95a:	7bbb      	ldrb	r3, [r7, #14]
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	d00e      	beq.n	800f97e <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 800f960:	693b      	ldr	r3, [r7, #16]
 800f962:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 800f964:	2b05      	cmp	r3, #5
 800f966:	d007      	beq.n	800f978 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 800f968:	693b      	ldr	r3, [r7, #16]
 800f96a:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 800f96c:	2b06      	cmp	r3, #6
 800f96e:	d003      	beq.n	800f978 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 800f970:	693b      	ldr	r3, [r7, #16]
 800f972:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 800f974:	2b08      	cmp	r3, #8
 800f976:	d102      	bne.n	800f97e <lwip_netconn_do_close_internal+0xce>
    shut_close = 1;
 800f978:	2301      	movs	r3, #1
 800f97a:	75bb      	strb	r3, [r7, #22]
 800f97c:	e00d      	b.n	800f99a <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 800f97e:	7b7b      	ldrb	r3, [r7, #13]
 800f980:	2b00      	cmp	r3, #0
 800f982:	d008      	beq.n	800f996 <lwip_netconn_do_close_internal+0xe6>
 800f984:	693b      	ldr	r3, [r7, #16]
 800f986:	8b5b      	ldrh	r3, [r3, #26]
 800f988:	f003 0310 	and.w	r3, r3, #16
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	d002      	beq.n	800f996 <lwip_netconn_do_close_internal+0xe6>
    shut_close = 1;
 800f990:	2301      	movs	r3, #1
 800f992:	75bb      	strb	r3, [r7, #22]
 800f994:	e001      	b.n	800f99a <lwip_netconn_do_close_internal+0xea>
  } else {
    shut_close = 0;
 800f996:	2300      	movs	r3, #0
 800f998:	75bb      	strb	r3, [r7, #22]
  }

  /* Set back some callback pointers */
  if (shut_close) {
 800f99a:	7dbb      	ldrb	r3, [r7, #22]
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	d003      	beq.n	800f9a8 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 800f9a0:	2100      	movs	r1, #0
 800f9a2:	6938      	ldr	r0, [r7, #16]
 800f9a4:	f005 f9a8 	bl	8014cf8 <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 800f9a8:	693b      	ldr	r3, [r7, #16]
 800f9aa:	7d1b      	ldrb	r3, [r3, #20]
 800f9ac:	2b01      	cmp	r3, #1
 800f9ae:	d104      	bne.n	800f9ba <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 800f9b0:	2100      	movs	r1, #0
 800f9b2:	6938      	ldr	r0, [r7, #16]
 800f9b4:	f005 fa18 	bl	8014de8 <tcp_accept>
 800f9b8:	e01d      	b.n	800f9f6 <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 800f9ba:	7bbb      	ldrb	r3, [r7, #14]
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d007      	beq.n	800f9d0 <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 800f9c0:	2100      	movs	r1, #0
 800f9c2:	6938      	ldr	r0, [r7, #16]
 800f9c4:	f005 f9aa 	bl	8014d1c <tcp_recv>
      tcp_accept(tpcb, NULL);
 800f9c8:	2100      	movs	r1, #0
 800f9ca:	6938      	ldr	r0, [r7, #16]
 800f9cc:	f005 fa0c 	bl	8014de8 <tcp_accept>
    }
    if (shut_tx) {
 800f9d0:	7b7b      	ldrb	r3, [r7, #13]
 800f9d2:	2b00      	cmp	r3, #0
 800f9d4:	d003      	beq.n	800f9de <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 800f9d6:	2100      	movs	r1, #0
 800f9d8:	6938      	ldr	r0, [r7, #16]
 800f9da:	f005 f9c1 	bl	8014d60 <tcp_sent>
    }
    if (shut_close) {
 800f9de:	7dbb      	ldrb	r3, [r7, #22]
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d008      	beq.n	800f9f6 <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 800f9e4:	2200      	movs	r2, #0
 800f9e6:	2100      	movs	r1, #0
 800f9e8:	6938      	ldr	r0, [r7, #16]
 800f9ea:	f005 fa15 	bl	8014e18 <tcp_poll>
      tcp_err(tpcb, NULL);
 800f9ee:	2100      	movs	r1, #0
 800f9f0:	6938      	ldr	r0, [r7, #16]
 800f9f2:	f005 f9d7 	bl	8014da4 <tcp_err>
    }
  }
  /* Try to close the connection */
  if (shut_close) {
 800f9f6:	7dbb      	ldrb	r3, [r7, #22]
 800f9f8:	2b00      	cmp	r3, #0
 800f9fa:	d005      	beq.n	800fa08 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 800f9fc:	6938      	ldr	r0, [r7, #16]
 800f9fe:	f003 ff75 	bl	80138ec <tcp_close>
 800fa02:	4603      	mov	r3, r0
 800fa04:	75fb      	strb	r3, [r7, #23]
 800fa06:	e007      	b.n	800fa18 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 800fa08:	7bbb      	ldrb	r3, [r7, #14]
 800fa0a:	7b7a      	ldrb	r2, [r7, #13]
 800fa0c:	4619      	mov	r1, r3
 800fa0e:	6938      	ldr	r0, [r7, #16]
 800fa10:	f003 ff98 	bl	8013944 <tcp_shutdown>
 800fa14:	4603      	mov	r3, r0
 800fa16:	75fb      	strb	r3, [r7, #23]
  }
  if (err == ERR_OK) {
 800fa18:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	d102      	bne.n	800fa26 <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 800fa20:	2301      	movs	r3, #1
 800fa22:	757b      	strb	r3, [r7, #21]
 800fa24:	e016      	b.n	800fa54 <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 800fa26:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fa2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa2e:	d10f      	bne.n	800fa50 <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	6a1b      	ldr	r3, [r3, #32]
 800fa34:	7a5b      	ldrb	r3, [r3, #9]
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d10c      	bne.n	800fa54 <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 800fa3a:	2301      	movs	r3, #1
 800fa3c:	757b      	strb	r3, [r7, #21]
        if (shut_close) {
 800fa3e:	7dbb      	ldrb	r3, [r7, #22]
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d007      	beq.n	800fa54 <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 800fa44:	6938      	ldr	r0, [r7, #16]
 800fa46:	f004 f897 	bl	8013b78 <tcp_abort>
          err = ERR_OK;
 800fa4a:	2300      	movs	r3, #0
 800fa4c:	75fb      	strb	r3, [r7, #23]
 800fa4e:	e001      	b.n	800fa54 <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 800fa50:	2301      	movs	r3, #1
 800fa52:	757b      	strb	r3, [r7, #21]
    }
  }
  if (close_finished) {
 800fa54:	7d7b      	ldrb	r3, [r7, #21]
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d052      	beq.n	800fb00 <lwip_netconn_do_close_internal+0x250>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	6a1b      	ldr	r3, [r3, #32]
 800fa5e:	681b      	ldr	r3, [r3, #0]
 800fa60:	330c      	adds	r3, #12
 800fa62:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	6a1b      	ldr	r3, [r3, #32]
 800fa68:	7dfa      	ldrb	r2, [r7, #23]
 800fa6a:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	2200      	movs	r2, #0
 800fa70:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	2200      	movs	r2, #0
 800fa76:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 800fa78:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fa7c:	2b00      	cmp	r3, #0
 800fa7e:	d129      	bne.n	800fad4 <lwip_netconn_do_close_internal+0x224>
      if (shut_close) {
 800fa80:	7dbb      	ldrb	r3, [r7, #22]
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d00c      	beq.n	800faa0 <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	2200      	movs	r2, #0
 800fa8a:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d005      	beq.n	800faa0 <lwip_netconn_do_close_internal+0x1f0>
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa98:	2200      	movs	r2, #0
 800fa9a:	2104      	movs	r1, #4
 800fa9c:	6878      	ldr	r0, [r7, #4]
 800fa9e:	4798      	blx	r3
      }
      if (shut_rx) {
 800faa0:	7bbb      	ldrb	r3, [r7, #14]
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d009      	beq.n	800faba <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d005      	beq.n	800faba <lwip_netconn_do_close_internal+0x20a>
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fab2:	2200      	movs	r2, #0
 800fab4:	2100      	movs	r1, #0
 800fab6:	6878      	ldr	r0, [r7, #4]
 800fab8:	4798      	blx	r3
      }
      if (shut_tx) {
 800faba:	7b7b      	ldrb	r3, [r7, #13]
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	d009      	beq.n	800fad4 <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	d005      	beq.n	800fad4 <lwip_netconn_do_close_internal+0x224>
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800facc:	2200      	movs	r2, #0
 800face:	2102      	movs	r1, #2
 800fad0:	6878      	ldr	r0, [r7, #4]
 800fad2:	4798      	blx	r3
      }
    }
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800fad4:	78fb      	ldrb	r3, [r7, #3]
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	d002      	beq.n	800fae0 <lwip_netconn_do_close_internal+0x230>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 800fada:	68b8      	ldr	r0, [r7, #8]
 800fadc:	f00c fff2 	bl	801cac4 <sys_sem_signal>
    }
    return ERR_OK;
 800fae0:	2300      	movs	r3, #0
 800fae2:	e03c      	b.n	800fb5e <lwip_netconn_do_close_internal+0x2ae>
 800fae4:	08020074 	.word	0x08020074
 800fae8:	08020348 	.word	0x08020348
 800faec:	080200b8 	.word	0x080200b8
 800faf0:	08020358 	.word	0x08020358
 800faf4:	08020378 	.word	0x08020378
 800faf8:	0802039c 	.word	0x0802039c
 800fafc:	080201dc 	.word	0x080201dc
  }
  if (!close_finished) {
 800fb00:	7d7b      	ldrb	r3, [r7, #21]
 800fb02:	2b00      	cmp	r3, #0
 800fb04:	d11e      	bne.n	800fb44 <lwip_netconn_do_close_internal+0x294>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 800fb06:	693b      	ldr	r3, [r7, #16]
 800fb08:	7d1b      	ldrb	r3, [r3, #20]
 800fb0a:	2b01      	cmp	r3, #1
 800fb0c:	d106      	bne.n	800fb1c <lwip_netconn_do_close_internal+0x26c>
 800fb0e:	4b16      	ldr	r3, [pc, #88]	@ (800fb68 <lwip_netconn_do_close_internal+0x2b8>)
 800fb10:	f240 4241 	movw	r2, #1089	@ 0x441
 800fb14:	4915      	ldr	r1, [pc, #84]	@ (800fb6c <lwip_netconn_do_close_internal+0x2bc>)
 800fb16:	4816      	ldr	r0, [pc, #88]	@ (800fb70 <lwip_netconn_do_close_internal+0x2c0>)
 800fb18:	f00d fdee 	bl	801d6f8 <iprintf>
    if (shut_tx) {
 800fb1c:	7b7b      	ldrb	r3, [r7, #13]
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d003      	beq.n	800fb2a <lwip_netconn_do_close_internal+0x27a>
      tcp_sent(tpcb, sent_tcp);
 800fb22:	4914      	ldr	r1, [pc, #80]	@ (800fb74 <lwip_netconn_do_close_internal+0x2c4>)
 800fb24:	6938      	ldr	r0, [r7, #16]
 800fb26:	f005 f91b 	bl	8014d60 <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 800fb2a:	2201      	movs	r2, #1
 800fb2c:	4912      	ldr	r1, [pc, #72]	@ (800fb78 <lwip_netconn_do_close_internal+0x2c8>)
 800fb2e:	6938      	ldr	r0, [r7, #16]
 800fb30:	f005 f972 	bl	8014e18 <tcp_poll>
    tcp_err(tpcb, err_tcp);
 800fb34:	4911      	ldr	r1, [pc, #68]	@ (800fb7c <lwip_netconn_do_close_internal+0x2cc>)
 800fb36:	6938      	ldr	r0, [r7, #16]
 800fb38:	f005 f934 	bl	8014da4 <tcp_err>
    tcp_arg(tpcb, conn);
 800fb3c:	6879      	ldr	r1, [r7, #4]
 800fb3e:	6938      	ldr	r0, [r7, #16]
 800fb40:	f005 f8da 	bl	8014cf8 <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 800fb44:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	d106      	bne.n	800fb5a <lwip_netconn_do_close_internal+0x2aa>
 800fb4c:	4b06      	ldr	r3, [pc, #24]	@ (800fb68 <lwip_netconn_do_close_internal+0x2b8>)
 800fb4e:	f240 424d 	movw	r2, #1101	@ 0x44d
 800fb52:	490b      	ldr	r1, [pc, #44]	@ (800fb80 <lwip_netconn_do_close_internal+0x2d0>)
 800fb54:	4806      	ldr	r0, [pc, #24]	@ (800fb70 <lwip_netconn_do_close_internal+0x2c0>)
 800fb56:	f00d fdcf 	bl	801d6f8 <iprintf>
  return err;
 800fb5a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fb5e:	4618      	mov	r0, r3
 800fb60:	3718      	adds	r7, #24
 800fb62:	46bd      	mov	sp, r7
 800fb64:	bd80      	pop	{r7, pc}
 800fb66:	bf00      	nop
 800fb68:	08020074 	.word	0x08020074
 800fb6c:	080203b0 	.word	0x080203b0
 800fb70:	080200b8 	.word	0x080200b8
 800fb74:	0800f129 	.word	0x0800f129
 800fb78:	0800f061 	.word	0x0800f061
 800fb7c:	0800f1d1 	.word	0x0800f1d1
 800fb80:	080203d4 	.word	0x080203d4

0800fb84 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 800fb84:	b580      	push	{r7, lr}
 800fb86:	b084      	sub	sp, #16
 800fb88:	af00      	add	r7, sp, #0
 800fb8a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	681b      	ldr	r3, [r3, #0]
 800fb94:	785b      	ldrb	r3, [r3, #1]
 800fb96:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 800fb98:	7afb      	ldrb	r3, [r7, #11]
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	d00d      	beq.n	800fbba <lwip_netconn_do_delconn+0x36>
 800fb9e:	68fb      	ldr	r3, [r7, #12]
 800fba0:	681b      	ldr	r3, [r3, #0]
 800fba2:	781b      	ldrb	r3, [r3, #0]
 800fba4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fba8:	2b10      	cmp	r3, #16
 800fbaa:	d006      	beq.n	800fbba <lwip_netconn_do_delconn+0x36>
 800fbac:	4b60      	ldr	r3, [pc, #384]	@ (800fd30 <lwip_netconn_do_delconn+0x1ac>)
 800fbae:	f240 425e 	movw	r2, #1118	@ 0x45e
 800fbb2:	4960      	ldr	r1, [pc, #384]	@ (800fd34 <lwip_netconn_do_delconn+0x1b0>)
 800fbb4:	4860      	ldr	r0, [pc, #384]	@ (800fd38 <lwip_netconn_do_delconn+0x1b4>)
 800fbb6:	f00d fd9f 	bl	801d6f8 <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 800fbba:	7afb      	ldrb	r3, [r7, #11]
 800fbbc:	2b00      	cmp	r3, #0
 800fbbe:	d005      	beq.n	800fbcc <lwip_netconn_do_delconn+0x48>
 800fbc0:	7afb      	ldrb	r3, [r7, #11]
 800fbc2:	2b02      	cmp	r3, #2
 800fbc4:	d002      	beq.n	800fbcc <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 800fbc6:	7afb      	ldrb	r3, [r7, #11]
 800fbc8:	2b03      	cmp	r3, #3
 800fbca:	d109      	bne.n	800fbe0 <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 800fbcc:	7afb      	ldrb	r3, [r7, #11]
 800fbce:	2b03      	cmp	r3, #3
 800fbd0:	d10a      	bne.n	800fbe8 <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 800fbd2:	68fb      	ldr	r3, [r7, #12]
 800fbd4:	681b      	ldr	r3, [r3, #0]
 800fbd6:	7f1b      	ldrb	r3, [r3, #28]
 800fbd8:	f003 0304 	and.w	r3, r3, #4
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d103      	bne.n	800fbe8 <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 800fbe0:	68fb      	ldr	r3, [r7, #12]
 800fbe2:	22fb      	movs	r2, #251	@ 0xfb
 800fbe4:	711a      	strb	r2, [r3, #4]
 800fbe6:	e097      	b.n	800fd18 <lwip_netconn_do_delconn+0x194>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 800fbe8:	7afb      	ldrb	r3, [r7, #11]
 800fbea:	2b03      	cmp	r3, #3
 800fbec:	d10d      	bne.n	800fc0a <lwip_netconn_do_delconn+0x86>
 800fbee:	68fb      	ldr	r3, [r7, #12]
 800fbf0:	681b      	ldr	r3, [r3, #0]
 800fbf2:	7f1b      	ldrb	r3, [r3, #28]
 800fbf4:	f003 0304 	and.w	r3, r3, #4
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	d106      	bne.n	800fc0a <lwip_netconn_do_delconn+0x86>
 800fbfc:	4b4c      	ldr	r3, [pc, #304]	@ (800fd30 <lwip_netconn_do_delconn+0x1ac>)
 800fbfe:	f240 427a 	movw	r2, #1146	@ 0x47a
 800fc02:	494e      	ldr	r1, [pc, #312]	@ (800fd3c <lwip_netconn_do_delconn+0x1b8>)
 800fc04:	484c      	ldr	r0, [pc, #304]	@ (800fd38 <lwip_netconn_do_delconn+0x1b4>)
 800fc06:	f00d fd77 	bl	801d6f8 <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 800fc0a:	68fb      	ldr	r3, [r7, #12]
 800fc0c:	2200      	movs	r2, #0
 800fc0e:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	681b      	ldr	r3, [r3, #0]
 800fc14:	4618      	mov	r0, r3
 800fc16:	f7ff fdcd 	bl	800f7b4 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 800fc1a:	68fb      	ldr	r3, [r7, #12]
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	685b      	ldr	r3, [r3, #4]
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d05f      	beq.n	800fce4 <lwip_netconn_do_delconn+0x160>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800fc24:	68fb      	ldr	r3, [r7, #12]
 800fc26:	681b      	ldr	r3, [r3, #0]
 800fc28:	781b      	ldrb	r3, [r3, #0]
 800fc2a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fc2e:	2b10      	cmp	r3, #16
 800fc30:	d00d      	beq.n	800fc4e <lwip_netconn_do_delconn+0xca>
 800fc32:	2b20      	cmp	r3, #32
 800fc34:	d151      	bne.n	800fcda <lwip_netconn_do_delconn+0x156>
          raw_remove(msg->conn->pcb.raw);
          break;
#endif /* LWIP_RAW */
#if LWIP_UDP
        case NETCONN_UDP:
          msg->conn->pcb.udp->recv_arg = NULL;
 800fc36:	68fb      	ldr	r3, [r7, #12]
 800fc38:	681b      	ldr	r3, [r3, #0]
 800fc3a:	685b      	ldr	r3, [r3, #4]
 800fc3c:	2200      	movs	r2, #0
 800fc3e:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 800fc40:	68fb      	ldr	r3, [r7, #12]
 800fc42:	681b      	ldr	r3, [r3, #0]
 800fc44:	685b      	ldr	r3, [r3, #4]
 800fc46:	4618      	mov	r0, r3
 800fc48:	f00a fac0 	bl	801a1cc <udp_remove>
          break;
 800fc4c:	e046      	b.n	800fcdc <lwip_netconn_do_delconn+0x158>
#endif /* LWIP_UDP */
#if LWIP_TCP
        case NETCONN_TCP:
          LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800fc4e:	68fb      	ldr	r3, [r7, #12]
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	6a1b      	ldr	r3, [r3, #32]
 800fc54:	2b00      	cmp	r3, #0
 800fc56:	d006      	beq.n	800fc66 <lwip_netconn_do_delconn+0xe2>
 800fc58:	4b35      	ldr	r3, [pc, #212]	@ (800fd30 <lwip_netconn_do_delconn+0x1ac>)
 800fc5a:	f240 4294 	movw	r2, #1172	@ 0x494
 800fc5e:	4938      	ldr	r1, [pc, #224]	@ (800fd40 <lwip_netconn_do_delconn+0x1bc>)
 800fc60:	4835      	ldr	r0, [pc, #212]	@ (800fd38 <lwip_netconn_do_delconn+0x1b4>)
 800fc62:	f00d fd49 	bl	801d6f8 <iprintf>
          msg->conn->state = NETCONN_CLOSE;
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	681b      	ldr	r3, [r3, #0]
 800fc6a:	2204      	movs	r2, #4
 800fc6c:	705a      	strb	r2, [r3, #1]
          msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 800fc6e:	68fb      	ldr	r3, [r7, #12]
 800fc70:	2203      	movs	r2, #3
 800fc72:	721a      	strb	r2, [r3, #8]
          msg->conn->current_msg = msg;
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	68fa      	ldr	r2, [r7, #12]
 800fc7a:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
          if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800fc7c:	68fb      	ldr	r3, [r7, #12]
 800fc7e:	681b      	ldr	r3, [r3, #0]
 800fc80:	2100      	movs	r1, #0
 800fc82:	4618      	mov	r0, r3
 800fc84:	f7ff fe14 	bl	800f8b0 <lwip_netconn_do_close_internal>
 800fc88:	4603      	mov	r3, r0
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	d04b      	beq.n	800fd26 <lwip_netconn_do_delconn+0x1a2>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800fc8e:	68fb      	ldr	r3, [r7, #12]
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	785b      	ldrb	r3, [r3, #1]
 800fc94:	2b04      	cmp	r3, #4
 800fc96:	d006      	beq.n	800fca6 <lwip_netconn_do_delconn+0x122>
 800fc98:	4b25      	ldr	r3, [pc, #148]	@ (800fd30 <lwip_netconn_do_delconn+0x1ac>)
 800fc9a:	f240 429a 	movw	r2, #1178	@ 0x49a
 800fc9e:	4929      	ldr	r1, [pc, #164]	@ (800fd44 <lwip_netconn_do_delconn+0x1c0>)
 800fca0:	4825      	ldr	r0, [pc, #148]	@ (800fd38 <lwip_netconn_do_delconn+0x1b4>)
 800fca2:	f00d fd29 	bl	801d6f8 <iprintf>
            UNLOCK_TCPIP_CORE();
 800fca6:	4828      	ldr	r0, [pc, #160]	@ (800fd48 <lwip_netconn_do_delconn+0x1c4>)
 800fca8:	f00c ff7d 	bl	801cba6 <sys_mutex_unlock>
            sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	681b      	ldr	r3, [r3, #0]
 800fcb0:	330c      	adds	r3, #12
 800fcb2:	2100      	movs	r1, #0
 800fcb4:	4618      	mov	r0, r3
 800fcb6:	f00c fed4 	bl	801ca62 <sys_arch_sem_wait>
            LOCK_TCPIP_CORE();
 800fcba:	4823      	ldr	r0, [pc, #140]	@ (800fd48 <lwip_netconn_do_delconn+0x1c4>)
 800fcbc:	f00c ff64 	bl	801cb88 <sys_mutex_lock>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800fcc0:	68fb      	ldr	r3, [r7, #12]
 800fcc2:	681b      	ldr	r3, [r3, #0]
 800fcc4:	785b      	ldrb	r3, [r3, #1]
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	d02d      	beq.n	800fd26 <lwip_netconn_do_delconn+0x1a2>
 800fcca:	4b19      	ldr	r3, [pc, #100]	@ (800fd30 <lwip_netconn_do_delconn+0x1ac>)
 800fccc:	f240 429e 	movw	r2, #1182	@ 0x49e
 800fcd0:	491c      	ldr	r1, [pc, #112]	@ (800fd44 <lwip_netconn_do_delconn+0x1c0>)
 800fcd2:	4819      	ldr	r0, [pc, #100]	@ (800fd38 <lwip_netconn_do_delconn+0x1b4>)
 800fcd4:	f00d fd10 	bl	801d6f8 <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
          lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
 800fcd8:	e025      	b.n	800fd26 <lwip_netconn_do_delconn+0x1a2>
#endif /* LWIP_TCP */
        default:
          break;
 800fcda:	bf00      	nop
      }
      msg->conn->pcb.tcp = NULL;
 800fcdc:	68fb      	ldr	r3, [r7, #12]
 800fcde:	681b      	ldr	r3, [r3, #0]
 800fce0:	2200      	movs	r2, #0
 800fce2:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	681b      	ldr	r3, [r3, #0]
 800fce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fcea:	2b00      	cmp	r3, #0
 800fcec:	d007      	beq.n	800fcfe <lwip_netconn_do_delconn+0x17a>
 800fcee:	68fb      	ldr	r3, [r7, #12]
 800fcf0:	681b      	ldr	r3, [r3, #0]
 800fcf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fcf4:	68fa      	ldr	r2, [r7, #12]
 800fcf6:	6810      	ldr	r0, [r2, #0]
 800fcf8:	2200      	movs	r2, #0
 800fcfa:	2100      	movs	r1, #0
 800fcfc:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 800fcfe:	68fb      	ldr	r3, [r7, #12]
 800fd00:	681b      	ldr	r3, [r3, #0]
 800fd02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d007      	beq.n	800fd18 <lwip_netconn_do_delconn+0x194>
 800fd08:	68fb      	ldr	r3, [r7, #12]
 800fd0a:	681b      	ldr	r3, [r3, #0]
 800fd0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd0e:	68fa      	ldr	r2, [r7, #12]
 800fd10:	6810      	ldr	r0, [r2, #0]
 800fd12:	2200      	movs	r2, #0
 800fd14:	2102      	movs	r1, #2
 800fd16:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 800fd18:	68fb      	ldr	r3, [r7, #12]
 800fd1a:	681b      	ldr	r3, [r3, #0]
 800fd1c:	330c      	adds	r3, #12
 800fd1e:	4618      	mov	r0, r3
 800fd20:	f00c feea 	bl	801caf8 <sys_sem_valid>
 800fd24:	e000      	b.n	800fd28 <lwip_netconn_do_delconn+0x1a4>
          return;
 800fd26:	bf00      	nop
    TCPIP_APIMSG_ACK(msg);
  }
}
 800fd28:	3710      	adds	r7, #16
 800fd2a:	46bd      	mov	sp, r7
 800fd2c:	bd80      	pop	{r7, pc}
 800fd2e:	bf00      	nop
 800fd30:	08020074 	.word	0x08020074
 800fd34:	080203e4 	.word	0x080203e4
 800fd38:	080200b8 	.word	0x080200b8
 800fd3c:	080203f8 	.word	0x080203f8
 800fd40:	08020418 	.word	0x08020418
 800fd44:	08020434 	.word	0x08020434
 800fd48:	2000b844 	.word	0x2000b844

0800fd4c <lwip_netconn_do_bind>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 800fd4c:	b580      	push	{r7, lr}
 800fd4e:	b084      	sub	sp, #16
 800fd50:	af00      	add	r7, sp, #0
 800fd52:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	60bb      	str	r3, [r7, #8]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 800fd58:	68bb      	ldr	r3, [r7, #8]
 800fd5a:	681b      	ldr	r3, [r3, #0]
 800fd5c:	685b      	ldr	r3, [r3, #4]
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	d025      	beq.n	800fdae <lwip_netconn_do_bind+0x62>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800fd62:	68bb      	ldr	r3, [r7, #8]
 800fd64:	681b      	ldr	r3, [r3, #0]
 800fd66:	781b      	ldrb	r3, [r3, #0]
 800fd68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fd6c:	2b10      	cmp	r3, #16
 800fd6e:	d00e      	beq.n	800fd8e <lwip_netconn_do_bind+0x42>
 800fd70:	2b20      	cmp	r3, #32
 800fd72:	d119      	bne.n	800fda8 <lwip_netconn_do_bind+0x5c>
        err = raw_bind(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800fd74:	68bb      	ldr	r3, [r7, #8]
 800fd76:	681b      	ldr	r3, [r3, #0]
 800fd78:	6858      	ldr	r0, [r3, #4]
 800fd7a:	68bb      	ldr	r3, [r7, #8]
 800fd7c:	6899      	ldr	r1, [r3, #8]
 800fd7e:	68bb      	ldr	r3, [r7, #8]
 800fd80:	899b      	ldrh	r3, [r3, #12]
 800fd82:	461a      	mov	r2, r3
 800fd84:	f00a f97a 	bl	801a07c <udp_bind>
 800fd88:	4603      	mov	r3, r0
 800fd8a:	73fb      	strb	r3, [r7, #15]
        break;
 800fd8c:	e011      	b.n	800fdb2 <lwip_netconn_do_bind+0x66>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800fd8e:	68bb      	ldr	r3, [r7, #8]
 800fd90:	681b      	ldr	r3, [r3, #0]
 800fd92:	6858      	ldr	r0, [r3, #4]
 800fd94:	68bb      	ldr	r3, [r7, #8]
 800fd96:	6899      	ldr	r1, [r3, #8]
 800fd98:	68bb      	ldr	r3, [r7, #8]
 800fd9a:	899b      	ldrh	r3, [r3, #12]
 800fd9c:	461a      	mov	r2, r3
 800fd9e:	f003 fef7 	bl	8013b90 <tcp_bind>
 800fda2:	4603      	mov	r3, r0
 800fda4:	73fb      	strb	r3, [r7, #15]
        break;
 800fda6:	e004      	b.n	800fdb2 <lwip_netconn_do_bind+0x66>
#endif /* LWIP_TCP */
      default:
        err = ERR_VAL;
 800fda8:	23fa      	movs	r3, #250	@ 0xfa
 800fdaa:	73fb      	strb	r3, [r7, #15]
        break;
 800fdac:	e001      	b.n	800fdb2 <lwip_netconn_do_bind+0x66>
    }
  } else {
    err = ERR_VAL;
 800fdae:	23fa      	movs	r3, #250	@ 0xfa
 800fdb0:	73fb      	strb	r3, [r7, #15]
  }
  msg->err = err;
 800fdb2:	68bb      	ldr	r3, [r7, #8]
 800fdb4:	7bfa      	ldrb	r2, [r7, #15]
 800fdb6:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800fdb8:	bf00      	nop
 800fdba:	3710      	adds	r7, #16
 800fdbc:	46bd      	mov	sp, r7
 800fdbe:	bd80      	pop	{r7, pc}

0800fdc0 <lwip_netconn_do_listen>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_listen(void *m)
{
 800fdc0:	b580      	push	{r7, lr}
 800fdc2:	b086      	sub	sp, #24
 800fdc4:	af00      	add	r7, sp, #0
 800fdc6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	617b      	str	r3, [r7, #20]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 800fdcc:	697b      	ldr	r3, [r7, #20]
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	685b      	ldr	r3, [r3, #4]
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	d07f      	beq.n	800fed6 <lwip_netconn_do_listen+0x116>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800fdd6:	697b      	ldr	r3, [r7, #20]
 800fdd8:	681b      	ldr	r3, [r3, #0]
 800fdda:	781b      	ldrb	r3, [r3, #0]
 800fddc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fde0:	2b10      	cmp	r3, #16
 800fde2:	d175      	bne.n	800fed0 <lwip_netconn_do_listen+0x110>
      if (msg->conn->state == NETCONN_NONE) {
 800fde4:	697b      	ldr	r3, [r7, #20]
 800fde6:	681b      	ldr	r3, [r3, #0]
 800fde8:	785b      	ldrb	r3, [r3, #1]
 800fdea:	2b00      	cmp	r3, #0
 800fdec:	d165      	bne.n	800feba <lwip_netconn_do_listen+0xfa>
        struct tcp_pcb *lpcb;
        if (msg->conn->pcb.tcp->state != CLOSED) {
 800fdee:	697b      	ldr	r3, [r7, #20]
 800fdf0:	681b      	ldr	r3, [r3, #0]
 800fdf2:	685b      	ldr	r3, [r3, #4]
 800fdf4:	7d1b      	ldrb	r3, [r3, #20]
 800fdf6:	2b00      	cmp	r3, #0
 800fdf8:	d002      	beq.n	800fe00 <lwip_netconn_do_listen+0x40>
          /* connection is not closed, cannot listen */
          err = ERR_VAL;
 800fdfa:	23fa      	movs	r3, #250	@ 0xfa
 800fdfc:	72fb      	strb	r3, [r7, #11]
 800fdfe:	e06c      	b.n	800feda <lwip_netconn_do_listen+0x11a>
        } else {
          u8_t backlog;
#if TCP_LISTEN_BACKLOG
          backlog = msg->msg.lb.backlog;
#else  /* TCP_LISTEN_BACKLOG */
          backlog = TCP_DEFAULT_LISTEN_BACKLOG;
 800fe00:	23ff      	movs	r3, #255	@ 0xff
 800fe02:	74fb      	strb	r3, [r7, #19]
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->local_ip,  IPADDR_TYPE_ANY);
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->remote_ip, IPADDR_TYPE_ANY);
          }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

          lpcb = tcp_listen_with_backlog_and_err(msg->conn->pcb.tcp, backlog, &err);
 800fe04:	697b      	ldr	r3, [r7, #20]
 800fe06:	681b      	ldr	r3, [r3, #0]
 800fe08:	685b      	ldr	r3, [r3, #4]
 800fe0a:	f107 020b 	add.w	r2, r7, #11
 800fe0e:	7cf9      	ldrb	r1, [r7, #19]
 800fe10:	4618      	mov	r0, r3
 800fe12:	f003 ff87 	bl	8013d24 <tcp_listen_with_backlog_and_err>
 800fe16:	60f8      	str	r0, [r7, #12]

          if (lpcb == NULL) {
 800fe18:	68fb      	ldr	r3, [r7, #12]
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	d05d      	beq.n	800feda <lwip_netconn_do_listen+0x11a>
            /* in this case, the old pcb is still allocated */
          } else {
            /* delete the recvmbox and allocate the acceptmbox */
            if (sys_mbox_valid(&msg->conn->recvmbox)) {
 800fe1e:	697b      	ldr	r3, [r7, #20]
 800fe20:	681b      	ldr	r3, [r3, #0]
 800fe22:	3310      	adds	r3, #16
 800fe24:	4618      	mov	r0, r3
 800fe26:	f00c fdd6 	bl	801c9d6 <sys_mbox_valid>
 800fe2a:	4603      	mov	r3, r0
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	d00b      	beq.n	800fe48 <lwip_netconn_do_listen+0x88>
              /** @todo: should we drain the recvmbox here? */
              sys_mbox_free(&msg->conn->recvmbox);
 800fe30:	697b      	ldr	r3, [r7, #20]
 800fe32:	681b      	ldr	r3, [r3, #0]
 800fe34:	3310      	adds	r3, #16
 800fe36:	4618      	mov	r0, r3
 800fe38:	f00c fd46 	bl	801c8c8 <sys_mbox_free>
              sys_mbox_set_invalid(&msg->conn->recvmbox);
 800fe3c:	697b      	ldr	r3, [r7, #20]
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	3310      	adds	r3, #16
 800fe42:	4618      	mov	r0, r3
 800fe44:	f00c fdd8 	bl	801c9f8 <sys_mbox_set_invalid>
            }
            err = ERR_OK;
 800fe48:	2300      	movs	r3, #0
 800fe4a:	72fb      	strb	r3, [r7, #11]
            if (!sys_mbox_valid(&msg->conn->acceptmbox)) {
 800fe4c:	697b      	ldr	r3, [r7, #20]
 800fe4e:	681b      	ldr	r3, [r3, #0]
 800fe50:	3314      	adds	r3, #20
 800fe52:	4618      	mov	r0, r3
 800fe54:	f00c fdbf 	bl	801c9d6 <sys_mbox_valid>
 800fe58:	4603      	mov	r3, r0
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d108      	bne.n	800fe70 <lwip_netconn_do_listen+0xb0>
              err = sys_mbox_new(&msg->conn->acceptmbox, DEFAULT_ACCEPTMBOX_SIZE);
 800fe5e:	697b      	ldr	r3, [r7, #20]
 800fe60:	681b      	ldr	r3, [r3, #0]
 800fe62:	3314      	adds	r3, #20
 800fe64:	2106      	movs	r1, #6
 800fe66:	4618      	mov	r0, r3
 800fe68:	f00c fd0c 	bl	801c884 <sys_mbox_new>
 800fe6c:	4603      	mov	r3, r0
 800fe6e:	72fb      	strb	r3, [r7, #11]
            }
            if (err == ERR_OK) {
 800fe70:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	d118      	bne.n	800feaa <lwip_netconn_do_listen+0xea>
              msg->conn->state = NETCONN_LISTEN;
 800fe78:	697b      	ldr	r3, [r7, #20]
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	2202      	movs	r2, #2
 800fe7e:	705a      	strb	r2, [r3, #1]
              msg->conn->pcb.tcp = lpcb;
 800fe80:	697b      	ldr	r3, [r7, #20]
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	68fa      	ldr	r2, [r7, #12]
 800fe86:	605a      	str	r2, [r3, #4]
              tcp_arg(msg->conn->pcb.tcp, msg->conn);
 800fe88:	697b      	ldr	r3, [r7, #20]
 800fe8a:	681b      	ldr	r3, [r3, #0]
 800fe8c:	685a      	ldr	r2, [r3, #4]
 800fe8e:	697b      	ldr	r3, [r7, #20]
 800fe90:	681b      	ldr	r3, [r3, #0]
 800fe92:	4619      	mov	r1, r3
 800fe94:	4610      	mov	r0, r2
 800fe96:	f004 ff2f 	bl	8014cf8 <tcp_arg>
              tcp_accept(msg->conn->pcb.tcp, accept_function);
 800fe9a:	697b      	ldr	r3, [r7, #20]
 800fe9c:	681b      	ldr	r3, [r3, #0]
 800fe9e:	685b      	ldr	r3, [r3, #4]
 800fea0:	4912      	ldr	r1, [pc, #72]	@ (800feec <lwip_netconn_do_listen+0x12c>)
 800fea2:	4618      	mov	r0, r3
 800fea4:	f004 ffa0 	bl	8014de8 <tcp_accept>
 800fea8:	e017      	b.n	800feda <lwip_netconn_do_listen+0x11a>
            } else {
              /* since the old pcb is already deallocated, free lpcb now */
              tcp_close(lpcb);
 800feaa:	68f8      	ldr	r0, [r7, #12]
 800feac:	f003 fd1e 	bl	80138ec <tcp_close>
              msg->conn->pcb.tcp = NULL;
 800feb0:	697b      	ldr	r3, [r7, #20]
 800feb2:	681b      	ldr	r3, [r3, #0]
 800feb4:	2200      	movs	r2, #0
 800feb6:	605a      	str	r2, [r3, #4]
 800feb8:	e00f      	b.n	800feda <lwip_netconn_do_listen+0x11a>
            }
          }
        }
      } else if (msg->conn->state == NETCONN_LISTEN) {
 800feba:	697b      	ldr	r3, [r7, #20]
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	785b      	ldrb	r3, [r3, #1]
 800fec0:	2b02      	cmp	r3, #2
 800fec2:	d102      	bne.n	800feca <lwip_netconn_do_listen+0x10a>
        /* already listening, allow updating of the backlog */
        err = ERR_OK;
 800fec4:	2300      	movs	r3, #0
 800fec6:	72fb      	strb	r3, [r7, #11]
 800fec8:	e007      	b.n	800feda <lwip_netconn_do_listen+0x11a>
        tcp_backlog_set(msg->conn->pcb.tcp, msg->msg.lb.backlog);
      } else {
        err = ERR_CONN;
 800feca:	23f5      	movs	r3, #245	@ 0xf5
 800fecc:	72fb      	strb	r3, [r7, #11]
 800fece:	e004      	b.n	800feda <lwip_netconn_do_listen+0x11a>
      }
    } else {
      err = ERR_ARG;
 800fed0:	23f0      	movs	r3, #240	@ 0xf0
 800fed2:	72fb      	strb	r3, [r7, #11]
 800fed4:	e001      	b.n	800feda <lwip_netconn_do_listen+0x11a>
    }
  } else {
    err = ERR_CONN;
 800fed6:	23f5      	movs	r3, #245	@ 0xf5
 800fed8:	72fb      	strb	r3, [r7, #11]
  }
  msg->err = err;
 800feda:	f997 200b 	ldrsb.w	r2, [r7, #11]
 800fede:	697b      	ldr	r3, [r7, #20]
 800fee0:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800fee2:	bf00      	nop
 800fee4:	3718      	adds	r7, #24
 800fee6:	46bd      	mov	sp, r7
 800fee8:	bd80      	pop	{r7, pc}
 800feea:	bf00      	nop
 800feec:	0800f3cd 	.word	0x0800f3cd

0800fef0 <lwip_netconn_do_send>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_send(void *m)
{
 800fef0:	b580      	push	{r7, lr}
 800fef2:	b084      	sub	sp, #16
 800fef4:	af00      	add	r7, sp, #0
 800fef6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 800fefc:	68bb      	ldr	r3, [r7, #8]
 800fefe:	681b      	ldr	r3, [r3, #0]
 800ff00:	4618      	mov	r0, r3
 800ff02:	f7fe ff1e 	bl	800ed42 <netconn_err>
 800ff06:	4603      	mov	r3, r0
 800ff08:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800ff0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	d134      	bne.n	800ff7c <lwip_netconn_do_send+0x8c>
    if (msg->conn->pcb.tcp != NULL) {
 800ff12:	68bb      	ldr	r3, [r7, #8]
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	685b      	ldr	r3, [r3, #4]
 800ff18:	2b00      	cmp	r3, #0
 800ff1a:	d02d      	beq.n	800ff78 <lwip_netconn_do_send+0x88>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800ff1c:	68bb      	ldr	r3, [r7, #8]
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	781b      	ldrb	r3, [r3, #0]
 800ff22:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ff26:	2b20      	cmp	r3, #32
 800ff28:	d123      	bne.n	800ff72 <lwip_netconn_do_send+0x82>
            err = udp_sendto_chksum(msg->conn->pcb.udp, msg->msg.b->p,
                                    &msg->msg.b->addr, msg->msg.b->port,
                                    msg->msg.b->flags & NETBUF_FLAG_CHKSUM, msg->msg.b->toport_chksum);
          }
#else /* LWIP_CHECKSUM_ON_COPY */
          if (ip_addr_isany_val(msg->msg.b->addr) || IP_IS_ANY_TYPE_VAL(msg->msg.b->addr)) {
 800ff2a:	68bb      	ldr	r3, [r7, #8]
 800ff2c:	689b      	ldr	r3, [r3, #8]
 800ff2e:	689b      	ldr	r3, [r3, #8]
 800ff30:	2b00      	cmp	r3, #0
 800ff32:	d10c      	bne.n	800ff4e <lwip_netconn_do_send+0x5e>
            err = udp_send(msg->conn->pcb.udp, msg->msg.b->p);
 800ff34:	68bb      	ldr	r3, [r7, #8]
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	685a      	ldr	r2, [r3, #4]
 800ff3a:	68bb      	ldr	r3, [r7, #8]
 800ff3c:	689b      	ldr	r3, [r3, #8]
 800ff3e:	681b      	ldr	r3, [r3, #0]
 800ff40:	4619      	mov	r1, r3
 800ff42:	4610      	mov	r0, r2
 800ff44:	f009 feb0 	bl	8019ca8 <udp_send>
 800ff48:	4603      	mov	r3, r0
 800ff4a:	73fb      	strb	r3, [r7, #15]
          } else {
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
          }
#endif /* LWIP_CHECKSUM_ON_COPY */
          break;
 800ff4c:	e016      	b.n	800ff7c <lwip_netconn_do_send+0x8c>
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
 800ff4e:	68bb      	ldr	r3, [r7, #8]
 800ff50:	681b      	ldr	r3, [r3, #0]
 800ff52:	6858      	ldr	r0, [r3, #4]
 800ff54:	68bb      	ldr	r3, [r7, #8]
 800ff56:	689b      	ldr	r3, [r3, #8]
 800ff58:	6819      	ldr	r1, [r3, #0]
 800ff5a:	68bb      	ldr	r3, [r7, #8]
 800ff5c:	689b      	ldr	r3, [r3, #8]
 800ff5e:	f103 0208 	add.w	r2, r3, #8
 800ff62:	68bb      	ldr	r3, [r7, #8]
 800ff64:	689b      	ldr	r3, [r3, #8]
 800ff66:	899b      	ldrh	r3, [r3, #12]
 800ff68:	f009 fed2 	bl	8019d10 <udp_sendto>
 800ff6c:	4603      	mov	r3, r0
 800ff6e:	73fb      	strb	r3, [r7, #15]
          break;
 800ff70:	e004      	b.n	800ff7c <lwip_netconn_do_send+0x8c>
#endif /* LWIP_UDP */
        default:
          err = ERR_CONN;
 800ff72:	23f5      	movs	r3, #245	@ 0xf5
 800ff74:	73fb      	strb	r3, [r7, #15]
          break;
 800ff76:	e001      	b.n	800ff7c <lwip_netconn_do_send+0x8c>
      }
    } else {
      err = ERR_CONN;
 800ff78:	23f5      	movs	r3, #245	@ 0xf5
 800ff7a:	73fb      	strb	r3, [r7, #15]
    }
  }
  msg->err = err;
 800ff7c:	68bb      	ldr	r3, [r7, #8]
 800ff7e:	7bfa      	ldrb	r2, [r7, #15]
 800ff80:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800ff82:	bf00      	nop
 800ff84:	3710      	adds	r7, #16
 800ff86:	46bd      	mov	sp, r7
 800ff88:	bd80      	pop	{r7, pc}

0800ff8a <lwip_netconn_do_recv>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 800ff8a:	b580      	push	{r7, lr}
 800ff8c:	b086      	sub	sp, #24
 800ff8e:	af00      	add	r7, sp, #0
 800ff90:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 800ff96:	693b      	ldr	r3, [r7, #16]
 800ff98:	2200      	movs	r2, #0
 800ff9a:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 800ff9c:	693b      	ldr	r3, [r7, #16]
 800ff9e:	681b      	ldr	r3, [r3, #0]
 800ffa0:	685b      	ldr	r3, [r3, #4]
 800ffa2:	2b00      	cmp	r3, #0
 800ffa4:	d022      	beq.n	800ffec <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800ffa6:	693b      	ldr	r3, [r7, #16]
 800ffa8:	681b      	ldr	r3, [r3, #0]
 800ffaa:	781b      	ldrb	r3, [r3, #0]
 800ffac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ffb0:	2b10      	cmp	r3, #16
 800ffb2:	d11b      	bne.n	800ffec <lwip_netconn_do_recv+0x62>
      size_t remaining = msg->msg.r.len;
 800ffb4:	693b      	ldr	r3, [r7, #16]
 800ffb6:	689b      	ldr	r3, [r3, #8]
 800ffb8:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (u16_t)((remaining > 0xffff) ? 0xffff : remaining);
 800ffba:	697b      	ldr	r3, [r7, #20]
 800ffbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ffc0:	d202      	bcs.n	800ffc8 <lwip_netconn_do_recv+0x3e>
 800ffc2:	697b      	ldr	r3, [r7, #20]
 800ffc4:	b29b      	uxth	r3, r3
 800ffc6:	e001      	b.n	800ffcc <lwip_netconn_do_recv+0x42>
 800ffc8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ffcc:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 800ffce:	693b      	ldr	r3, [r7, #16]
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	685b      	ldr	r3, [r3, #4]
 800ffd4:	89fa      	ldrh	r2, [r7, #14]
 800ffd6:	4611      	mov	r1, r2
 800ffd8:	4618      	mov	r0, r3
 800ffda:	f003 ffa7 	bl	8013f2c <tcp_recved>
        remaining -= recved;
 800ffde:	89fb      	ldrh	r3, [r7, #14]
 800ffe0:	697a      	ldr	r2, [r7, #20]
 800ffe2:	1ad3      	subs	r3, r2, r3
 800ffe4:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 800ffe6:	697b      	ldr	r3, [r7, #20]
 800ffe8:	2b00      	cmp	r3, #0
 800ffea:	d1e6      	bne.n	800ffba <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
}
 800ffec:	bf00      	nop
 800ffee:	3718      	adds	r7, #24
 800fff0:	46bd      	mov	sp, r7
 800fff2:	bd80      	pop	{r7, pc}

0800fff4 <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800fff4:	b580      	push	{r7, lr}
 800fff6:	b088      	sub	sp, #32
 800fff8:	af00      	add	r7, sp, #0
 800fffa:	6078      	str	r0, [r7, #4]
 800fffc:	460b      	mov	r3, r1
 800fffe:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 8010000:	2300      	movs	r3, #0
 8010002:	76fb      	strb	r3, [r7, #27]
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;
  u8_t write_more;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	2b00      	cmp	r3, #0
 8010008:	d106      	bne.n	8010018 <lwip_netconn_do_writemore+0x24>
 801000a:	4b96      	ldr	r3, [pc, #600]	@ (8010264 <lwip_netconn_do_writemore+0x270>)
 801000c:	f240 6273 	movw	r2, #1651	@ 0x673
 8010010:	4995      	ldr	r1, [pc, #596]	@ (8010268 <lwip_netconn_do_writemore+0x274>)
 8010012:	4896      	ldr	r0, [pc, #600]	@ (801026c <lwip_netconn_do_writemore+0x278>)
 8010014:	f00d fb70 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	785b      	ldrb	r3, [r3, #1]
 801001c:	2b01      	cmp	r3, #1
 801001e:	d006      	beq.n	801002e <lwip_netconn_do_writemore+0x3a>
 8010020:	4b90      	ldr	r3, [pc, #576]	@ (8010264 <lwip_netconn_do_writemore+0x270>)
 8010022:	f240 6274 	movw	r2, #1652	@ 0x674
 8010026:	4992      	ldr	r1, [pc, #584]	@ (8010270 <lwip_netconn_do_writemore+0x27c>)
 8010028:	4890      	ldr	r0, [pc, #576]	@ (801026c <lwip_netconn_do_writemore+0x278>)
 801002a:	f00d fb65 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	6a1b      	ldr	r3, [r3, #32]
 8010032:	2b00      	cmp	r3, #0
 8010034:	d106      	bne.n	8010044 <lwip_netconn_do_writemore+0x50>
 8010036:	4b8b      	ldr	r3, [pc, #556]	@ (8010264 <lwip_netconn_do_writemore+0x270>)
 8010038:	f240 6275 	movw	r2, #1653	@ 0x675
 801003c:	498d      	ldr	r1, [pc, #564]	@ (8010274 <lwip_netconn_do_writemore+0x280>)
 801003e:	488b      	ldr	r0, [pc, #556]	@ (801026c <lwip_netconn_do_writemore+0x278>)
 8010040:	f00d fb5a 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	685b      	ldr	r3, [r3, #4]
 8010048:	2b00      	cmp	r3, #0
 801004a:	d106      	bne.n	801005a <lwip_netconn_do_writemore+0x66>
 801004c:	4b85      	ldr	r3, [pc, #532]	@ (8010264 <lwip_netconn_do_writemore+0x270>)
 801004e:	f240 6276 	movw	r2, #1654	@ 0x676
 8010052:	4989      	ldr	r1, [pc, #548]	@ (8010278 <lwip_netconn_do_writemore+0x284>)
 8010054:	4885      	ldr	r0, [pc, #532]	@ (801026c <lwip_netconn_do_writemore+0x278>)
 8010056:	f00d fb4f 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	6a1b      	ldr	r3, [r3, #32]
 801005e:	699a      	ldr	r2, [r3, #24]
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	6a1b      	ldr	r3, [r3, #32]
 8010064:	695b      	ldr	r3, [r3, #20]
 8010066:	429a      	cmp	r2, r3
 8010068:	d306      	bcc.n	8010078 <lwip_netconn_do_writemore+0x84>
 801006a:	4b7e      	ldr	r3, [pc, #504]	@ (8010264 <lwip_netconn_do_writemore+0x270>)
 801006c:	f240 6277 	movw	r2, #1655	@ 0x677
 8010070:	4982      	ldr	r1, [pc, #520]	@ (801027c <lwip_netconn_do_writemore+0x288>)
 8010072:	487e      	ldr	r0, [pc, #504]	@ (801026c <lwip_netconn_do_writemore+0x278>)
 8010074:	f00d fb40 	bl	801d6f8 <iprintf>
              conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len);
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	6a1b      	ldr	r3, [r3, #32]
 801007c:	899b      	ldrh	r3, [r3, #12]
 801007e:	2b00      	cmp	r3, #0
 8010080:	d106      	bne.n	8010090 <lwip_netconn_do_writemore+0x9c>
 8010082:	4b78      	ldr	r3, [pc, #480]	@ (8010264 <lwip_netconn_do_writemore+0x270>)
 8010084:	f240 6279 	movw	r2, #1657	@ 0x679
 8010088:	497d      	ldr	r1, [pc, #500]	@ (8010280 <lwip_netconn_do_writemore+0x28c>)
 801008a:	4878      	ldr	r0, [pc, #480]	@ (801026c <lwip_netconn_do_writemore+0x278>)
 801008c:	f00d fb34 	bl	801d6f8 <iprintf>

  apiflags = conn->current_msg->msg.w.apiflags;
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	6a1b      	ldr	r3, [r3, #32]
 8010094:	7f1b      	ldrb	r3, [r3, #28]
 8010096:	76bb      	strb	r3, [r7, #26]
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	7f1b      	ldrb	r3, [r3, #28]
 801009c:	f003 0302 	and.w	r3, r3, #2
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	d104      	bne.n	80100ae <lwip_netconn_do_writemore+0xba>
 80100a4:	7ebb      	ldrb	r3, [r7, #26]
 80100a6:	f003 0304 	and.w	r3, r3, #4
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	d001      	beq.n	80100b2 <lwip_netconn_do_writemore+0xbe>
 80100ae:	2301      	movs	r3, #1
 80100b0:	e000      	b.n	80100b4 <lwip_netconn_do_writemore+0xc0>
 80100b2:	2300      	movs	r3, #0
 80100b4:	763b      	strb	r3, [r7, #24]
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    do {
      dataptr = (const u8_t *)conn->current_msg->msg.w.vector->ptr + conn->current_msg->msg.w.vector_off;
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	6a1b      	ldr	r3, [r3, #32]
 80100ba:	689b      	ldr	r3, [r3, #8]
 80100bc:	681a      	ldr	r2, [r3, #0]
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	6a1b      	ldr	r3, [r3, #32]
 80100c2:	691b      	ldr	r3, [r3, #16]
 80100c4:	4413      	add	r3, r2
 80100c6:	617b      	str	r3, [r7, #20]
      diff = conn->current_msg->msg.w.vector->len - conn->current_msg->msg.w.vector_off;
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	6a1b      	ldr	r3, [r3, #32]
 80100cc:	689b      	ldr	r3, [r3, #8]
 80100ce:	685a      	ldr	r2, [r3, #4]
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	6a1b      	ldr	r3, [r3, #32]
 80100d4:	691b      	ldr	r3, [r3, #16]
 80100d6:	1ad3      	subs	r3, r2, r3
 80100d8:	613b      	str	r3, [r7, #16]
      if (diff > 0xffffUL) { /* max_u16_t */
 80100da:	693b      	ldr	r3, [r7, #16]
 80100dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80100e0:	d307      	bcc.n	80100f2 <lwip_netconn_do_writemore+0xfe>
        len = 0xffff;
 80100e2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80100e6:	83bb      	strh	r3, [r7, #28]
        apiflags |= TCP_WRITE_FLAG_MORE;
 80100e8:	7ebb      	ldrb	r3, [r7, #26]
 80100ea:	f043 0302 	orr.w	r3, r3, #2
 80100ee:	76bb      	strb	r3, [r7, #26]
 80100f0:	e001      	b.n	80100f6 <lwip_netconn_do_writemore+0x102>
      } else {
        len = (u16_t)diff;
 80100f2:	693b      	ldr	r3, [r7, #16]
 80100f4:	83bb      	strh	r3, [r7, #28]
      }
      available = tcp_sndbuf(conn->pcb.tcp);
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	685b      	ldr	r3, [r3, #4]
 80100fa:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 80100fe:	81fb      	strh	r3, [r7, #14]
      if (available < len) {
 8010100:	89fa      	ldrh	r2, [r7, #14]
 8010102:	8bbb      	ldrh	r3, [r7, #28]
 8010104:	429a      	cmp	r2, r3
 8010106:	d216      	bcs.n	8010136 <lwip_netconn_do_writemore+0x142>
        /* don't try to write more than sendbuf */
        len = available;
 8010108:	89fb      	ldrh	r3, [r7, #14]
 801010a:	83bb      	strh	r3, [r7, #28]
        if (dontblock) {
 801010c:	7e3b      	ldrb	r3, [r7, #24]
 801010e:	2b00      	cmp	r3, #0
 8010110:	d00d      	beq.n	801012e <lwip_netconn_do_writemore+0x13a>
          if (!len) {
 8010112:	8bbb      	ldrh	r3, [r7, #28]
 8010114:	2b00      	cmp	r3, #0
 8010116:	d10e      	bne.n	8010136 <lwip_netconn_do_writemore+0x142>
            /* set error according to partial write or not */
            err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	6a1b      	ldr	r3, [r3, #32]
 801011c:	699b      	ldr	r3, [r3, #24]
 801011e:	2b00      	cmp	r3, #0
 8010120:	d102      	bne.n	8010128 <lwip_netconn_do_writemore+0x134>
 8010122:	f06f 0306 	mvn.w	r3, #6
 8010126:	e000      	b.n	801012a <lwip_netconn_do_writemore+0x136>
 8010128:	2300      	movs	r3, #0
 801012a:	77fb      	strb	r3, [r7, #31]
            goto err_mem;
 801012c:	e07d      	b.n	801022a <lwip_netconn_do_writemore+0x236>
          }
        } else {
          apiflags |= TCP_WRITE_FLAG_MORE;
 801012e:	7ebb      	ldrb	r3, [r7, #26]
 8010130:	f043 0302 	orr.w	r3, r3, #2
 8010134:	76bb      	strb	r3, [r7, #26]
        }
      }
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	6a1b      	ldr	r3, [r3, #32]
 801013a:	691a      	ldr	r2, [r3, #16]
 801013c:	8bbb      	ldrh	r3, [r7, #28]
 801013e:	441a      	add	r2, r3
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	6a1b      	ldr	r3, [r3, #32]
 8010144:	689b      	ldr	r3, [r3, #8]
 8010146:	685b      	ldr	r3, [r3, #4]
 8010148:	429a      	cmp	r2, r3
 801014a:	d906      	bls.n	801015a <lwip_netconn_do_writemore+0x166>
 801014c:	4b45      	ldr	r3, [pc, #276]	@ (8010264 <lwip_netconn_do_writemore+0x270>)
 801014e:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8010152:	494c      	ldr	r1, [pc, #304]	@ (8010284 <lwip_netconn_do_writemore+0x290>)
 8010154:	4845      	ldr	r0, [pc, #276]	@ (801026c <lwip_netconn_do_writemore+0x278>)
 8010156:	f00d facf 	bl	801d6f8 <iprintf>
                  ((conn->current_msg->msg.w.vector_off + len) <= conn->current_msg->msg.w.vector->len));
      /* we should loop around for more sending in the following cases:
           1) We couldn't finish the current vector because of 16-bit size limitations.
              tcp_write() and tcp_sndbuf() both are limited to 16-bit sizes
           2) We are sending the remainder of the current vector and have more */
      if ((len == 0xffff && diff > 0xffffUL) ||
 801015a:	8bbb      	ldrh	r3, [r7, #28]
 801015c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010160:	4293      	cmp	r3, r2
 8010162:	d103      	bne.n	801016c <lwip_netconn_do_writemore+0x178>
 8010164:	693b      	ldr	r3, [r7, #16]
 8010166:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801016a:	d209      	bcs.n	8010180 <lwip_netconn_do_writemore+0x18c>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 801016c:	693b      	ldr	r3, [r7, #16]
 801016e:	b29b      	uxth	r3, r3
      if ((len == 0xffff && diff > 0xffffUL) ||
 8010170:	8bba      	ldrh	r2, [r7, #28]
 8010172:	429a      	cmp	r2, r3
 8010174:	d10b      	bne.n	801018e <lwip_netconn_do_writemore+0x19a>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	6a1b      	ldr	r3, [r3, #32]
 801017a:	899b      	ldrh	r3, [r3, #12]
 801017c:	2b01      	cmp	r3, #1
 801017e:	d906      	bls.n	801018e <lwip_netconn_do_writemore+0x19a>
        write_more = 1;
 8010180:	2301      	movs	r3, #1
 8010182:	767b      	strb	r3, [r7, #25]
        apiflags |= TCP_WRITE_FLAG_MORE;
 8010184:	7ebb      	ldrb	r3, [r7, #26]
 8010186:	f043 0302 	orr.w	r3, r3, #2
 801018a:	76bb      	strb	r3, [r7, #26]
 801018c:	e001      	b.n	8010192 <lwip_netconn_do_writemore+0x19e>
      } else {
        write_more = 0;
 801018e:	2300      	movs	r3, #0
 8010190:	767b      	strb	r3, [r7, #25]
      }
      err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	6858      	ldr	r0, [r3, #4]
 8010196:	7ebb      	ldrb	r3, [r7, #26]
 8010198:	8bba      	ldrh	r2, [r7, #28]
 801019a:	6979      	ldr	r1, [r7, #20]
 801019c:	f007 fce8 	bl	8017b70 <tcp_write>
 80101a0:	4603      	mov	r3, r0
 80101a2:	77fb      	strb	r3, [r7, #31]
      if (err == ERR_OK) {
 80101a4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	d12c      	bne.n	8010206 <lwip_netconn_do_writemore+0x212>
        conn->current_msg->msg.w.offset += len;
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	6a1b      	ldr	r3, [r3, #32]
 80101b0:	6999      	ldr	r1, [r3, #24]
 80101b2:	8bba      	ldrh	r2, [r7, #28]
 80101b4:	687b      	ldr	r3, [r7, #4]
 80101b6:	6a1b      	ldr	r3, [r3, #32]
 80101b8:	440a      	add	r2, r1
 80101ba:	619a      	str	r2, [r3, #24]
        conn->current_msg->msg.w.vector_off += len;
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	6a1b      	ldr	r3, [r3, #32]
 80101c0:	6919      	ldr	r1, [r3, #16]
 80101c2:	8bba      	ldrh	r2, [r7, #28]
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	6a1b      	ldr	r3, [r3, #32]
 80101c8:	440a      	add	r2, r1
 80101ca:	611a      	str	r2, [r3, #16]
        /* check if current vector is finished */
        if (conn->current_msg->msg.w.vector_off == conn->current_msg->msg.w.vector->len) {
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	6a1b      	ldr	r3, [r3, #32]
 80101d0:	691a      	ldr	r2, [r3, #16]
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	6a1b      	ldr	r3, [r3, #32]
 80101d6:	689b      	ldr	r3, [r3, #8]
 80101d8:	685b      	ldr	r3, [r3, #4]
 80101da:	429a      	cmp	r2, r3
 80101dc:	d113      	bne.n	8010206 <lwip_netconn_do_writemore+0x212>
          conn->current_msg->msg.w.vector_cnt--;
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	6a1b      	ldr	r3, [r3, #32]
 80101e2:	899a      	ldrh	r2, [r3, #12]
 80101e4:	3a01      	subs	r2, #1
 80101e6:	b292      	uxth	r2, r2
 80101e8:	819a      	strh	r2, [r3, #12]
          /* if we have additional vectors, move on to them */
          if (conn->current_msg->msg.w.vector_cnt > 0) {
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	6a1b      	ldr	r3, [r3, #32]
 80101ee:	899b      	ldrh	r3, [r3, #12]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d008      	beq.n	8010206 <lwip_netconn_do_writemore+0x212>
            conn->current_msg->msg.w.vector++;
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	6a1b      	ldr	r3, [r3, #32]
 80101f8:	689a      	ldr	r2, [r3, #8]
 80101fa:	3208      	adds	r2, #8
 80101fc:	609a      	str	r2, [r3, #8]
            conn->current_msg->msg.w.vector_off = 0;
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	6a1b      	ldr	r3, [r3, #32]
 8010202:	2200      	movs	r2, #0
 8010204:	611a      	str	r2, [r3, #16]
          }
        }
      }
    } while (write_more && err == ERR_OK);
 8010206:	7e7b      	ldrb	r3, [r7, #25]
 8010208:	2b00      	cmp	r3, #0
 801020a:	d004      	beq.n	8010216 <lwip_netconn_do_writemore+0x222>
 801020c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010210:	2b00      	cmp	r3, #0
 8010212:	f43f af50 	beq.w	80100b6 <lwip_netconn_do_writemore+0xc2>
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 8010216:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801021a:	2b00      	cmp	r3, #0
 801021c:	d004      	beq.n	8010228 <lwip_netconn_do_writemore+0x234>
 801021e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010222:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010226:	d146      	bne.n	80102b6 <lwip_netconn_do_writemore+0x2c2>
err_mem:
 8010228:	bf00      	nop
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 801022a:	7e3b      	ldrb	r3, [r7, #24]
 801022c:	2b00      	cmp	r3, #0
 801022e:	d02b      	beq.n	8010288 <lwip_netconn_do_writemore+0x294>
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	6a1b      	ldr	r3, [r3, #32]
 8010234:	699a      	ldr	r2, [r3, #24]
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	6a1b      	ldr	r3, [r3, #32]
 801023a:	695b      	ldr	r3, [r3, #20]
 801023c:	429a      	cmp	r2, r3
 801023e:	d223      	bcs.n	8010288 <lwip_netconn_do_writemore+0x294>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010244:	2b00      	cmp	r3, #0
 8010246:	d005      	beq.n	8010254 <lwip_netconn_do_writemore+0x260>
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801024c:	2200      	movs	r2, #0
 801024e:	2103      	movs	r1, #3
 8010250:	6878      	ldr	r0, [r7, #4]
 8010252:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	7f1b      	ldrb	r3, [r3, #28]
 8010258:	f043 0310 	orr.w	r3, r3, #16
 801025c:	b2da      	uxtb	r2, r3
 801025e:	687b      	ldr	r3, [r7, #4]
 8010260:	771a      	strb	r2, [r3, #28]
 8010262:	e028      	b.n	80102b6 <lwip_netconn_do_writemore+0x2c2>
 8010264:	08020074 	.word	0x08020074
 8010268:	080201cc 	.word	0x080201cc
 801026c:	080200b8 	.word	0x080200b8
 8010270:	080204d4 	.word	0x080204d4
 8010274:	080201dc 	.word	0x080201dc
 8010278:	080204f4 	.word	0x080204f4
 801027c:	0802050c 	.word	0x0802050c
 8010280:	0802054c 	.word	0x0802054c
 8010284:	08020574 	.word	0x08020574
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	685b      	ldr	r3, [r3, #4]
 801028c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8010290:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 8010294:	d305      	bcc.n	80102a2 <lwip_netconn_do_writemore+0x2ae>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	685b      	ldr	r3, [r3, #4]
 801029a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 801029e:	2b04      	cmp	r3, #4
 80102a0:	d909      	bls.n	80102b6 <lwip_netconn_do_writemore+0x2c2>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102a6:	2b00      	cmp	r3, #0
 80102a8:	d005      	beq.n	80102b6 <lwip_netconn_do_writemore+0x2c2>
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102ae:	2200      	movs	r2, #0
 80102b0:	2103      	movs	r1, #3
 80102b2:	6878      	ldr	r0, [r7, #4]
 80102b4:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 80102b6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d11d      	bne.n	80102fa <lwip_netconn_do_writemore+0x306>
      err_t out_err;
      if ((conn->current_msg->msg.w.offset == conn->current_msg->msg.w.len) || dontblock) {
 80102be:	687b      	ldr	r3, [r7, #4]
 80102c0:	6a1b      	ldr	r3, [r3, #32]
 80102c2:	699a      	ldr	r2, [r3, #24]
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	6a1b      	ldr	r3, [r3, #32]
 80102c8:	695b      	ldr	r3, [r3, #20]
 80102ca:	429a      	cmp	r2, r3
 80102cc:	d002      	beq.n	80102d4 <lwip_netconn_do_writemore+0x2e0>
 80102ce:	7e3b      	ldrb	r3, [r7, #24]
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	d001      	beq.n	80102d8 <lwip_netconn_do_writemore+0x2e4>
        /* return sent length (caller reads length from msg.w.offset) */
        write_finished = 1;
 80102d4:	2301      	movs	r3, #1
 80102d6:	76fb      	strb	r3, [r7, #27]
      }
      out_err = tcp_output(conn->pcb.tcp);
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	685b      	ldr	r3, [r3, #4]
 80102dc:	4618      	mov	r0, r3
 80102de:	f008 fa31 	bl	8018744 <tcp_output>
 80102e2:	4603      	mov	r3, r0
 80102e4:	733b      	strb	r3, [r7, #12]
      if (out_err == ERR_RTE) {
 80102e6:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80102ea:	f113 0f04 	cmn.w	r3, #4
 80102ee:	d12c      	bne.n	801034a <lwip_netconn_do_writemore+0x356>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 80102f0:	7b3b      	ldrb	r3, [r7, #12]
 80102f2:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 80102f4:	2301      	movs	r3, #1
 80102f6:	76fb      	strb	r3, [r7, #27]
 80102f8:	e027      	b.n	801034a <lwip_netconn_do_writemore+0x356>
      }
    } else if (err == ERR_MEM) {
 80102fa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80102fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010302:	d120      	bne.n	8010346 <lwip_netconn_do_writemore+0x352>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	685b      	ldr	r3, [r3, #4]
 8010308:	4618      	mov	r0, r3
 801030a:	f008 fa1b 	bl	8018744 <tcp_output>
 801030e:	4603      	mov	r3, r0
 8010310:	737b      	strb	r3, [r7, #13]
      if (out_err == ERR_RTE) {
 8010312:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8010316:	f113 0f04 	cmn.w	r3, #4
 801031a:	d104      	bne.n	8010326 <lwip_netconn_do_writemore+0x332>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 801031c:	7b7b      	ldrb	r3, [r7, #13]
 801031e:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 8010320:	2301      	movs	r3, #1
 8010322:	76fb      	strb	r3, [r7, #27]
 8010324:	e011      	b.n	801034a <lwip_netconn_do_writemore+0x356>
      } else if (dontblock) {
 8010326:	7e3b      	ldrb	r3, [r7, #24]
 8010328:	2b00      	cmp	r3, #0
 801032a:	d00e      	beq.n	801034a <lwip_netconn_do_writemore+0x356>
        /* non-blocking write is done on ERR_MEM, set error according
           to partial write or not */
        err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	6a1b      	ldr	r3, [r3, #32]
 8010330:	699b      	ldr	r3, [r3, #24]
 8010332:	2b00      	cmp	r3, #0
 8010334:	d102      	bne.n	801033c <lwip_netconn_do_writemore+0x348>
 8010336:	f06f 0306 	mvn.w	r3, #6
 801033a:	e000      	b.n	801033e <lwip_netconn_do_writemore+0x34a>
 801033c:	2300      	movs	r3, #0
 801033e:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 8010340:	2301      	movs	r3, #1
 8010342:	76fb      	strb	r3, [r7, #27]
 8010344:	e001      	b.n	801034a <lwip_netconn_do_writemore+0x356>
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 8010346:	2301      	movs	r3, #1
 8010348:	76fb      	strb	r3, [r7, #27]
    }
  }
  if (write_finished) {
 801034a:	7efb      	ldrb	r3, [r7, #27]
 801034c:	2b00      	cmp	r3, #0
 801034e:	d015      	beq.n	801037c <lwip_netconn_do_writemore+0x388>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	6a1b      	ldr	r3, [r3, #32]
 8010354:	681b      	ldr	r3, [r3, #0]
 8010356:	330c      	adds	r3, #12
 8010358:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	6a1b      	ldr	r3, [r3, #32]
 801035e:	7ffa      	ldrb	r2, [r7, #31]
 8010360:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	2200      	movs	r2, #0
 8010366:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	2200      	movs	r2, #0
 801036c:	705a      	strb	r2, [r3, #1]
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 801036e:	78fb      	ldrb	r3, [r7, #3]
 8010370:	2b00      	cmp	r3, #0
 8010372:	d006      	beq.n	8010382 <lwip_netconn_do_writemore+0x38e>
#endif
    {
      sys_sem_signal(op_completed_sem);
 8010374:	68b8      	ldr	r0, [r7, #8]
 8010376:	f00c fba5 	bl	801cac4 <sys_sem_signal>
 801037a:	e002      	b.n	8010382 <lwip_netconn_do_writemore+0x38e>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 801037c:	f04f 33ff 	mov.w	r3, #4294967295
 8010380:	e000      	b.n	8010384 <lwip_netconn_do_writemore+0x390>
  }
#endif
  return ERR_OK;
 8010382:	2300      	movs	r3, #0
}
 8010384:	4618      	mov	r0, r3
 8010386:	3720      	adds	r7, #32
 8010388:	46bd      	mov	sp, r7
 801038a:	bd80      	pop	{r7, pc}

0801038c <lwip_netconn_do_write>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_write(void *m)
{
 801038c:	b580      	push	{r7, lr}
 801038e:	b084      	sub	sp, #16
 8010390:	af00      	add	r7, sp, #0
 8010392:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 8010398:	68bb      	ldr	r3, [r7, #8]
 801039a:	681b      	ldr	r3, [r3, #0]
 801039c:	4618      	mov	r0, r3
 801039e:	f7fe fcd0 	bl	800ed42 <netconn_err>
 80103a2:	4603      	mov	r3, r0
 80103a4:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 80103a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80103aa:	2b00      	cmp	r3, #0
 80103ac:	d166      	bne.n	801047c <lwip_netconn_do_write+0xf0>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 80103ae:	68bb      	ldr	r3, [r7, #8]
 80103b0:	681b      	ldr	r3, [r3, #0]
 80103b2:	781b      	ldrb	r3, [r3, #0]
 80103b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80103b8:	2b10      	cmp	r3, #16
 80103ba:	d15d      	bne.n	8010478 <lwip_netconn_do_write+0xec>
#if LWIP_TCP
      if (msg->conn->state != NETCONN_NONE) {
 80103bc:	68bb      	ldr	r3, [r7, #8]
 80103be:	681b      	ldr	r3, [r3, #0]
 80103c0:	785b      	ldrb	r3, [r3, #1]
 80103c2:	2b00      	cmp	r3, #0
 80103c4:	d002      	beq.n	80103cc <lwip_netconn_do_write+0x40>
        /* netconn is connecting, closing or in blocking write */
        err = ERR_INPROGRESS;
 80103c6:	23fb      	movs	r3, #251	@ 0xfb
 80103c8:	73fb      	strb	r3, [r7, #15]
 80103ca:	e057      	b.n	801047c <lwip_netconn_do_write+0xf0>
      } else if (msg->conn->pcb.tcp != NULL) {
 80103cc:	68bb      	ldr	r3, [r7, #8]
 80103ce:	681b      	ldr	r3, [r3, #0]
 80103d0:	685b      	ldr	r3, [r3, #4]
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d04d      	beq.n	8010472 <lwip_netconn_do_write+0xe6>
        msg->conn->state = NETCONN_WRITE;
 80103d6:	68bb      	ldr	r3, [r7, #8]
 80103d8:	681b      	ldr	r3, [r3, #0]
 80103da:	2201      	movs	r2, #1
 80103dc:	705a      	strb	r2, [r3, #1]
        /* set all the variables used by lwip_netconn_do_writemore */
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 80103de:	68bb      	ldr	r3, [r7, #8]
 80103e0:	681b      	ldr	r3, [r3, #0]
 80103e2:	6a1b      	ldr	r3, [r3, #32]
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	d006      	beq.n	80103f6 <lwip_netconn_do_write+0x6a>
 80103e8:	4b28      	ldr	r3, [pc, #160]	@ (801048c <lwip_netconn_do_write+0x100>)
 80103ea:	f240 7223 	movw	r2, #1827	@ 0x723
 80103ee:	4928      	ldr	r1, [pc, #160]	@ (8010490 <lwip_netconn_do_write+0x104>)
 80103f0:	4828      	ldr	r0, [pc, #160]	@ (8010494 <lwip_netconn_do_write+0x108>)
 80103f2:	f00d f981 	bl	801d6f8 <iprintf>
        LWIP_ASSERT("msg->msg.w.len != 0", msg->msg.w.len != 0);
 80103f6:	68bb      	ldr	r3, [r7, #8]
 80103f8:	695b      	ldr	r3, [r3, #20]
 80103fa:	2b00      	cmp	r3, #0
 80103fc:	d106      	bne.n	801040c <lwip_netconn_do_write+0x80>
 80103fe:	4b23      	ldr	r3, [pc, #140]	@ (801048c <lwip_netconn_do_write+0x100>)
 8010400:	f240 7224 	movw	r2, #1828	@ 0x724
 8010404:	4924      	ldr	r1, [pc, #144]	@ (8010498 <lwip_netconn_do_write+0x10c>)
 8010406:	4823      	ldr	r0, [pc, #140]	@ (8010494 <lwip_netconn_do_write+0x108>)
 8010408:	f00d f976 	bl	801d6f8 <iprintf>
        msg->conn->current_msg = msg;
 801040c:	68bb      	ldr	r3, [r7, #8]
 801040e:	681b      	ldr	r3, [r3, #0]
 8010410:	68ba      	ldr	r2, [r7, #8]
 8010412:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
        if (lwip_netconn_do_writemore(msg->conn, 0) != ERR_OK) {
 8010414:	68bb      	ldr	r3, [r7, #8]
 8010416:	681b      	ldr	r3, [r3, #0]
 8010418:	2100      	movs	r1, #0
 801041a:	4618      	mov	r0, r3
 801041c:	f7ff fdea 	bl	800fff4 <lwip_netconn_do_writemore>
 8010420:	4603      	mov	r3, r0
 8010422:	2b00      	cmp	r3, #0
 8010424:	d02e      	beq.n	8010484 <lwip_netconn_do_write+0xf8>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_WRITE);
 8010426:	68bb      	ldr	r3, [r7, #8]
 8010428:	681b      	ldr	r3, [r3, #0]
 801042a:	785b      	ldrb	r3, [r3, #1]
 801042c:	2b01      	cmp	r3, #1
 801042e:	d006      	beq.n	801043e <lwip_netconn_do_write+0xb2>
 8010430:	4b16      	ldr	r3, [pc, #88]	@ (801048c <lwip_netconn_do_write+0x100>)
 8010432:	f44f 62e5 	mov.w	r2, #1832	@ 0x728
 8010436:	4919      	ldr	r1, [pc, #100]	@ (801049c <lwip_netconn_do_write+0x110>)
 8010438:	4816      	ldr	r0, [pc, #88]	@ (8010494 <lwip_netconn_do_write+0x108>)
 801043a:	f00d f95d 	bl	801d6f8 <iprintf>
          UNLOCK_TCPIP_CORE();
 801043e:	4818      	ldr	r0, [pc, #96]	@ (80104a0 <lwip_netconn_do_write+0x114>)
 8010440:	f00c fbb1 	bl	801cba6 <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8010444:	68bb      	ldr	r3, [r7, #8]
 8010446:	681b      	ldr	r3, [r3, #0]
 8010448:	330c      	adds	r3, #12
 801044a:	2100      	movs	r1, #0
 801044c:	4618      	mov	r0, r3
 801044e:	f00c fb08 	bl	801ca62 <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 8010452:	4813      	ldr	r0, [pc, #76]	@ (80104a0 <lwip_netconn_do_write+0x114>)
 8010454:	f00c fb98 	bl	801cb88 <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state != NETCONN_WRITE);
 8010458:	68bb      	ldr	r3, [r7, #8]
 801045a:	681b      	ldr	r3, [r3, #0]
 801045c:	785b      	ldrb	r3, [r3, #1]
 801045e:	2b01      	cmp	r3, #1
 8010460:	d110      	bne.n	8010484 <lwip_netconn_do_write+0xf8>
 8010462:	4b0a      	ldr	r3, [pc, #40]	@ (801048c <lwip_netconn_do_write+0x100>)
 8010464:	f240 722c 	movw	r2, #1836	@ 0x72c
 8010468:	490c      	ldr	r1, [pc, #48]	@ (801049c <lwip_netconn_do_write+0x110>)
 801046a:	480a      	ldr	r0, [pc, #40]	@ (8010494 <lwip_netconn_do_write+0x108>)
 801046c:	f00d f944 	bl	801d6f8 <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
        lwip_netconn_do_writemore(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
        /* for both cases: if lwip_netconn_do_writemore was called, don't ACK the APIMSG
           since lwip_netconn_do_writemore ACKs it! */
        return;
 8010470:	e008      	b.n	8010484 <lwip_netconn_do_write+0xf8>
      } else {
        err = ERR_CONN;
 8010472:	23f5      	movs	r3, #245	@ 0xf5
 8010474:	73fb      	strb	r3, [r7, #15]
 8010476:	e001      	b.n	801047c <lwip_netconn_do_write+0xf0>
#else /* LWIP_TCP */
      err = ERR_VAL;
#endif /* LWIP_TCP */
#if (LWIP_UDP || LWIP_RAW)
    } else {
      err = ERR_VAL;
 8010478:	23fa      	movs	r3, #250	@ 0xfa
 801047a:	73fb      	strb	r3, [r7, #15]
#endif /* (LWIP_UDP || LWIP_RAW) */
    }
  }
  msg->err = err;
 801047c:	68bb      	ldr	r3, [r7, #8]
 801047e:	7bfa      	ldrb	r2, [r7, #15]
 8010480:	711a      	strb	r2, [r3, #4]
 8010482:	e000      	b.n	8010486 <lwip_netconn_do_write+0xfa>
        return;
 8010484:	bf00      	nop
  TCPIP_APIMSG_ACK(msg);
}
 8010486:	3710      	adds	r7, #16
 8010488:	46bd      	mov	sp, r7
 801048a:	bd80      	pop	{r7, pc}
 801048c:	08020074 	.word	0x08020074
 8010490:	08020418 	.word	0x08020418
 8010494:	080200b8 	.word	0x080200b8
 8010498:	080205a0 	.word	0x080205a0
 801049c:	08020434 	.word	0x08020434
 80104a0:	2000b844 	.word	0x2000b844

080104a4 <lwip_netconn_do_close>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 80104a4:	b580      	push	{r7, lr}
 80104a6:	b084      	sub	sp, #16
 80104a8:	af00      	add	r7, sp, #0
 80104aa:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	60fb      	str	r3, [r7, #12]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	785b      	ldrb	r3, [r3, #1]
 80104b6:	72fb      	strb	r3, [r7, #11]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 80104b8:	68fb      	ldr	r3, [r7, #12]
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	685b      	ldr	r3, [r3, #4]
 80104be:	2b00      	cmp	r3, #0
 80104c0:	d069      	beq.n	8010596 <lwip_netconn_do_close+0xf2>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 80104c2:	68fb      	ldr	r3, [r7, #12]
 80104c4:	681b      	ldr	r3, [r3, #0]
 80104c6:	781b      	ldrb	r3, [r3, #0]
 80104c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 80104cc:	2b10      	cmp	r3, #16
 80104ce:	d162      	bne.n	8010596 <lwip_netconn_do_close+0xf2>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 80104d0:	68fb      	ldr	r3, [r7, #12]
 80104d2:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 80104d4:	2b03      	cmp	r3, #3
 80104d6:	d002      	beq.n	80104de <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 80104d8:	7afb      	ldrb	r3, [r7, #11]
 80104da:	2b02      	cmp	r3, #2
 80104dc:	d05b      	beq.n	8010596 <lwip_netconn_do_close+0xf2>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 80104de:	7afb      	ldrb	r3, [r7, #11]
 80104e0:	2b03      	cmp	r3, #3
 80104e2:	d103      	bne.n	80104ec <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 80104e4:	68fb      	ldr	r3, [r7, #12]
 80104e6:	22f5      	movs	r2, #245	@ 0xf5
 80104e8:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 80104ea:	e059      	b.n	80105a0 <lwip_netconn_do_close+0xfc>
    } else if (state == NETCONN_WRITE) {
 80104ec:	7afb      	ldrb	r3, [r7, #11]
 80104ee:	2b01      	cmp	r3, #1
 80104f0:	d103      	bne.n	80104fa <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 80104f2:	68fb      	ldr	r3, [r7, #12]
 80104f4:	22fb      	movs	r2, #251	@ 0xfb
 80104f6:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 80104f8:	e052      	b.n	80105a0 <lwip_netconn_do_close+0xfc>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 80104fa:	68fb      	ldr	r3, [r7, #12]
 80104fc:	7a1b      	ldrb	r3, [r3, #8]
 80104fe:	f003 0301 	and.w	r3, r3, #1
 8010502:	2b00      	cmp	r3, #0
 8010504:	d004      	beq.n	8010510 <lwip_netconn_do_close+0x6c>
#if LWIP_NETCONN_FULLDUPLEX
        /* Mark mboxes invalid */
        netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
        netconn_drain(msg->conn);
 8010506:	68fb      	ldr	r3, [r7, #12]
 8010508:	681b      	ldr	r3, [r3, #0]
 801050a:	4618      	mov	r0, r3
 801050c:	f7ff f952 	bl	800f7b4 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 8010510:	68fb      	ldr	r3, [r7, #12]
 8010512:	681b      	ldr	r3, [r3, #0]
 8010514:	6a1b      	ldr	r3, [r3, #32]
 8010516:	2b00      	cmp	r3, #0
 8010518:	d006      	beq.n	8010528 <lwip_netconn_do_close+0x84>
 801051a:	4b23      	ldr	r3, [pc, #140]	@ (80105a8 <lwip_netconn_do_close+0x104>)
 801051c:	f240 72bd 	movw	r2, #1981	@ 0x7bd
 8010520:	4922      	ldr	r1, [pc, #136]	@ (80105ac <lwip_netconn_do_close+0x108>)
 8010522:	4823      	ldr	r0, [pc, #140]	@ (80105b0 <lwip_netconn_do_close+0x10c>)
 8010524:	f00d f8e8 	bl	801d6f8 <iprintf>
      msg->conn->state = NETCONN_CLOSE;
 8010528:	68fb      	ldr	r3, [r7, #12]
 801052a:	681b      	ldr	r3, [r3, #0]
 801052c:	2204      	movs	r2, #4
 801052e:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 8010530:	68fb      	ldr	r3, [r7, #12]
 8010532:	681b      	ldr	r3, [r3, #0]
 8010534:	68fa      	ldr	r2, [r7, #12]
 8010536:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 8010538:	68fb      	ldr	r3, [r7, #12]
 801053a:	681b      	ldr	r3, [r3, #0]
 801053c:	2100      	movs	r1, #0
 801053e:	4618      	mov	r0, r3
 8010540:	f7ff f9b6 	bl	800f8b0 <lwip_netconn_do_close_internal>
 8010544:	4603      	mov	r3, r0
 8010546:	2b00      	cmp	r3, #0
 8010548:	d029      	beq.n	801059e <lwip_netconn_do_close+0xfa>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 801054a:	68fb      	ldr	r3, [r7, #12]
 801054c:	681b      	ldr	r3, [r3, #0]
 801054e:	785b      	ldrb	r3, [r3, #1]
 8010550:	2b04      	cmp	r3, #4
 8010552:	d006      	beq.n	8010562 <lwip_netconn_do_close+0xbe>
 8010554:	4b14      	ldr	r3, [pc, #80]	@ (80105a8 <lwip_netconn_do_close+0x104>)
 8010556:	f240 72c2 	movw	r2, #1986	@ 0x7c2
 801055a:	4916      	ldr	r1, [pc, #88]	@ (80105b4 <lwip_netconn_do_close+0x110>)
 801055c:	4814      	ldr	r0, [pc, #80]	@ (80105b0 <lwip_netconn_do_close+0x10c>)
 801055e:	f00d f8cb 	bl	801d6f8 <iprintf>
        UNLOCK_TCPIP_CORE();
 8010562:	4815      	ldr	r0, [pc, #84]	@ (80105b8 <lwip_netconn_do_close+0x114>)
 8010564:	f00c fb1f 	bl	801cba6 <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8010568:	68fb      	ldr	r3, [r7, #12]
 801056a:	681b      	ldr	r3, [r3, #0]
 801056c:	330c      	adds	r3, #12
 801056e:	2100      	movs	r1, #0
 8010570:	4618      	mov	r0, r3
 8010572:	f00c fa76 	bl	801ca62 <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 8010576:	4810      	ldr	r0, [pc, #64]	@ (80105b8 <lwip_netconn_do_close+0x114>)
 8010578:	f00c fb06 	bl	801cb88 <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 801057c:	68fb      	ldr	r3, [r7, #12]
 801057e:	681b      	ldr	r3, [r3, #0]
 8010580:	785b      	ldrb	r3, [r3, #1]
 8010582:	2b00      	cmp	r3, #0
 8010584:	d00b      	beq.n	801059e <lwip_netconn_do_close+0xfa>
 8010586:	4b08      	ldr	r3, [pc, #32]	@ (80105a8 <lwip_netconn_do_close+0x104>)
 8010588:	f240 72c6 	movw	r2, #1990	@ 0x7c6
 801058c:	4909      	ldr	r1, [pc, #36]	@ (80105b4 <lwip_netconn_do_close+0x110>)
 801058e:	4808      	ldr	r0, [pc, #32]	@ (80105b0 <lwip_netconn_do_close+0x10c>)
 8010590:	f00d f8b2 	bl	801d6f8 <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 8010594:	e003      	b.n	801059e <lwip_netconn_do_close+0xfa>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 8010596:	68fb      	ldr	r3, [r7, #12]
 8010598:	22f5      	movs	r2, #245	@ 0xf5
 801059a:	711a      	strb	r2, [r3, #4]
 801059c:	e000      	b.n	80105a0 <lwip_netconn_do_close+0xfc>
      return;
 801059e:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
}
 80105a0:	3710      	adds	r7, #16
 80105a2:	46bd      	mov	sp, r7
 80105a4:	bd80      	pop	{r7, pc}
 80105a6:	bf00      	nop
 80105a8:	08020074 	.word	0x08020074
 80105ac:	08020418 	.word	0x08020418
 80105b0:	080200b8 	.word	0x080200b8
 80105b4:	08020434 	.word	0x08020434
 80105b8:	2000b844 	.word	0x2000b844

080105bc <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 80105bc:	b580      	push	{r7, lr}
 80105be:	b082      	sub	sp, #8
 80105c0:	af00      	add	r7, sp, #0
 80105c2:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	d013      	beq.n	80105f2 <netbuf_delete+0x36>
    if (buf->p != NULL) {
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	681b      	ldr	r3, [r3, #0]
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	d00b      	beq.n	80105ea <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	681b      	ldr	r3, [r3, #0]
 80105d6:	4618      	mov	r0, r3
 80105d8:	f002 fcce 	bl	8012f78 <pbuf_free>
      buf->p = buf->ptr = NULL;
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	2200      	movs	r2, #0
 80105e0:	605a      	str	r2, [r3, #4]
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	685a      	ldr	r2, [r3, #4]
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 80105ea:	6879      	ldr	r1, [r7, #4]
 80105ec:	2006      	movs	r0, #6
 80105ee:	f001 fe1f 	bl	8012230 <memp_free>
  }
}
 80105f2:	bf00      	nop
 80105f4:	3708      	adds	r7, #8
 80105f6:	46bd      	mov	sp, r7
 80105f8:	bd80      	pop	{r7, pc}
	...

080105fc <netbuf_ref>:
 * @return ERR_OK if data is referenced
 *         ERR_MEM if data couldn't be referenced due to lack of memory
 */
err_t
netbuf_ref(struct netbuf *buf, const void *dataptr, u16_t size)
{
 80105fc:	b580      	push	{r7, lr}
 80105fe:	b084      	sub	sp, #16
 8010600:	af00      	add	r7, sp, #0
 8010602:	60f8      	str	r0, [r7, #12]
 8010604:	60b9      	str	r1, [r7, #8]
 8010606:	4613      	mov	r3, r2
 8010608:	80fb      	strh	r3, [r7, #6]
  LWIP_ERROR("netbuf_ref: invalid buf", (buf != NULL), return ERR_ARG;);
 801060a:	68fb      	ldr	r3, [r7, #12]
 801060c:	2b00      	cmp	r3, #0
 801060e:	d108      	bne.n	8010622 <netbuf_ref+0x26>
 8010610:	4b1c      	ldr	r3, [pc, #112]	@ (8010684 <netbuf_ref+0x88>)
 8010612:	2299      	movs	r2, #153	@ 0x99
 8010614:	491c      	ldr	r1, [pc, #112]	@ (8010688 <netbuf_ref+0x8c>)
 8010616:	481d      	ldr	r0, [pc, #116]	@ (801068c <netbuf_ref+0x90>)
 8010618:	f00d f86e 	bl	801d6f8 <iprintf>
 801061c:	f06f 030f 	mvn.w	r3, #15
 8010620:	e02b      	b.n	801067a <netbuf_ref+0x7e>
  if (buf->p != NULL) {
 8010622:	68fb      	ldr	r3, [r7, #12]
 8010624:	681b      	ldr	r3, [r3, #0]
 8010626:	2b00      	cmp	r3, #0
 8010628:	d004      	beq.n	8010634 <netbuf_ref+0x38>
    pbuf_free(buf->p);
 801062a:	68fb      	ldr	r3, [r7, #12]
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	4618      	mov	r0, r3
 8010630:	f002 fca2 	bl	8012f78 <pbuf_free>
  }
  buf->p = pbuf_alloc(PBUF_TRANSPORT, 0, PBUF_REF);
 8010634:	2241      	movs	r2, #65	@ 0x41
 8010636:	2100      	movs	r1, #0
 8010638:	2036      	movs	r0, #54	@ 0x36
 801063a:	f002 f9b9 	bl	80129b0 <pbuf_alloc>
 801063e:	4602      	mov	r2, r0
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	601a      	str	r2, [r3, #0]
  if (buf->p == NULL) {
 8010644:	68fb      	ldr	r3, [r7, #12]
 8010646:	681b      	ldr	r3, [r3, #0]
 8010648:	2b00      	cmp	r3, #0
 801064a:	d105      	bne.n	8010658 <netbuf_ref+0x5c>
    buf->ptr = NULL;
 801064c:	68fb      	ldr	r3, [r7, #12]
 801064e:	2200      	movs	r2, #0
 8010650:	605a      	str	r2, [r3, #4]
    return ERR_MEM;
 8010652:	f04f 33ff 	mov.w	r3, #4294967295
 8010656:	e010      	b.n	801067a <netbuf_ref+0x7e>
  }
  ((struct pbuf_rom *)buf->p)->payload = dataptr;
 8010658:	68fb      	ldr	r3, [r7, #12]
 801065a:	681b      	ldr	r3, [r3, #0]
 801065c:	68ba      	ldr	r2, [r7, #8]
 801065e:	605a      	str	r2, [r3, #4]
  buf->p->len = buf->p->tot_len = size;
 8010660:	68fb      	ldr	r3, [r7, #12]
 8010662:	681b      	ldr	r3, [r3, #0]
 8010664:	88fa      	ldrh	r2, [r7, #6]
 8010666:	811a      	strh	r2, [r3, #8]
 8010668:	68fa      	ldr	r2, [r7, #12]
 801066a:	6812      	ldr	r2, [r2, #0]
 801066c:	891b      	ldrh	r3, [r3, #8]
 801066e:	8153      	strh	r3, [r2, #10]
  buf->ptr = buf->p;
 8010670:	68fb      	ldr	r3, [r7, #12]
 8010672:	681a      	ldr	r2, [r3, #0]
 8010674:	68fb      	ldr	r3, [r7, #12]
 8010676:	605a      	str	r2, [r3, #4]
  return ERR_OK;
 8010678:	2300      	movs	r3, #0
}
 801067a:	4618      	mov	r0, r3
 801067c:	3710      	adds	r7, #16
 801067e:	46bd      	mov	sp, r7
 8010680:	bd80      	pop	{r7, pc}
 8010682:	bf00      	nop
 8010684:	080205cc 	.word	0x080205cc
 8010688:	08020684 	.word	0x08020684
 801068c:	0802061c 	.word	0x0802061c

08010690 <netbuf_data>:
 * @return ERR_OK if the information was retrieved,
 *         ERR_BUF on error.
 */
err_t
netbuf_data(struct netbuf *buf, void **dataptr, u16_t *len)
{
 8010690:	b580      	push	{r7, lr}
 8010692:	b084      	sub	sp, #16
 8010694:	af00      	add	r7, sp, #0
 8010696:	60f8      	str	r0, [r7, #12]
 8010698:	60b9      	str	r1, [r7, #8]
 801069a:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netbuf_data: invalid buf", (buf != NULL), return ERR_ARG;);
 801069c:	68fb      	ldr	r3, [r7, #12]
 801069e:	2b00      	cmp	r3, #0
 80106a0:	d108      	bne.n	80106b4 <netbuf_data+0x24>
 80106a2:	4b1b      	ldr	r3, [pc, #108]	@ (8010710 <netbuf_data+0x80>)
 80106a4:	22c6      	movs	r2, #198	@ 0xc6
 80106a6:	491b      	ldr	r1, [pc, #108]	@ (8010714 <netbuf_data+0x84>)
 80106a8:	481b      	ldr	r0, [pc, #108]	@ (8010718 <netbuf_data+0x88>)
 80106aa:	f00d f825 	bl	801d6f8 <iprintf>
 80106ae:	f06f 030f 	mvn.w	r3, #15
 80106b2:	e029      	b.n	8010708 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 80106b4:	68bb      	ldr	r3, [r7, #8]
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	d108      	bne.n	80106cc <netbuf_data+0x3c>
 80106ba:	4b15      	ldr	r3, [pc, #84]	@ (8010710 <netbuf_data+0x80>)
 80106bc:	22c7      	movs	r2, #199	@ 0xc7
 80106be:	4917      	ldr	r1, [pc, #92]	@ (801071c <netbuf_data+0x8c>)
 80106c0:	4815      	ldr	r0, [pc, #84]	@ (8010718 <netbuf_data+0x88>)
 80106c2:	f00d f819 	bl	801d6f8 <iprintf>
 80106c6:	f06f 030f 	mvn.w	r3, #15
 80106ca:	e01d      	b.n	8010708 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid len", (len != NULL), return ERR_ARG;);
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	2b00      	cmp	r3, #0
 80106d0:	d108      	bne.n	80106e4 <netbuf_data+0x54>
 80106d2:	4b0f      	ldr	r3, [pc, #60]	@ (8010710 <netbuf_data+0x80>)
 80106d4:	22c8      	movs	r2, #200	@ 0xc8
 80106d6:	4912      	ldr	r1, [pc, #72]	@ (8010720 <netbuf_data+0x90>)
 80106d8:	480f      	ldr	r0, [pc, #60]	@ (8010718 <netbuf_data+0x88>)
 80106da:	f00d f80d 	bl	801d6f8 <iprintf>
 80106de:	f06f 030f 	mvn.w	r3, #15
 80106e2:	e011      	b.n	8010708 <netbuf_data+0x78>

  if (buf->ptr == NULL) {
 80106e4:	68fb      	ldr	r3, [r7, #12]
 80106e6:	685b      	ldr	r3, [r3, #4]
 80106e8:	2b00      	cmp	r3, #0
 80106ea:	d102      	bne.n	80106f2 <netbuf_data+0x62>
    return ERR_BUF;
 80106ec:	f06f 0301 	mvn.w	r3, #1
 80106f0:	e00a      	b.n	8010708 <netbuf_data+0x78>
  }
  *dataptr = buf->ptr->payload;
 80106f2:	68fb      	ldr	r3, [r7, #12]
 80106f4:	685b      	ldr	r3, [r3, #4]
 80106f6:	685a      	ldr	r2, [r3, #4]
 80106f8:	68bb      	ldr	r3, [r7, #8]
 80106fa:	601a      	str	r2, [r3, #0]
  *len = buf->ptr->len;
 80106fc:	68fb      	ldr	r3, [r7, #12]
 80106fe:	685b      	ldr	r3, [r3, #4]
 8010700:	895a      	ldrh	r2, [r3, #10]
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	801a      	strh	r2, [r3, #0]
  return ERR_OK;
 8010706:	2300      	movs	r3, #0
}
 8010708:	4618      	mov	r0, r3
 801070a:	3710      	adds	r7, #16
 801070c:	46bd      	mov	sp, r7
 801070e:	bd80      	pop	{r7, pc}
 8010710:	080205cc 	.word	0x080205cc
 8010714:	080206d4 	.word	0x080206d4
 8010718:	0802061c 	.word	0x0802061c
 801071c:	080206f0 	.word	0x080206f0
 8010720:	08020710 	.word	0x08020710

08010724 <netbuf_next>:
 *         1  if moved to the next part but now there is no next part
 *         0  if moved to the next part and there are still more parts
 */
s8_t
netbuf_next(struct netbuf *buf)
{
 8010724:	b580      	push	{r7, lr}
 8010726:	b082      	sub	sp, #8
 8010728:	af00      	add	r7, sp, #0
 801072a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_next: invalid buf", (buf != NULL), return -1;);
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	2b00      	cmp	r3, #0
 8010730:	d108      	bne.n	8010744 <netbuf_next+0x20>
 8010732:	4b11      	ldr	r3, [pc, #68]	@ (8010778 <netbuf_next+0x54>)
 8010734:	22e0      	movs	r2, #224	@ 0xe0
 8010736:	4911      	ldr	r1, [pc, #68]	@ (801077c <netbuf_next+0x58>)
 8010738:	4811      	ldr	r0, [pc, #68]	@ (8010780 <netbuf_next+0x5c>)
 801073a:	f00c ffdd 	bl	801d6f8 <iprintf>
 801073e:	f04f 33ff 	mov.w	r3, #4294967295
 8010742:	e014      	b.n	801076e <netbuf_next+0x4a>
  if (buf->ptr->next == NULL) {
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	685b      	ldr	r3, [r3, #4]
 8010748:	681b      	ldr	r3, [r3, #0]
 801074a:	2b00      	cmp	r3, #0
 801074c:	d102      	bne.n	8010754 <netbuf_next+0x30>
    return -1;
 801074e:	f04f 33ff 	mov.w	r3, #4294967295
 8010752:	e00c      	b.n	801076e <netbuf_next+0x4a>
  }
  buf->ptr = buf->ptr->next;
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	685b      	ldr	r3, [r3, #4]
 8010758:	681a      	ldr	r2, [r3, #0]
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	605a      	str	r2, [r3, #4]
  if (buf->ptr->next == NULL) {
 801075e:	687b      	ldr	r3, [r7, #4]
 8010760:	685b      	ldr	r3, [r3, #4]
 8010762:	681b      	ldr	r3, [r3, #0]
 8010764:	2b00      	cmp	r3, #0
 8010766:	d101      	bne.n	801076c <netbuf_next+0x48>
    return 1;
 8010768:	2301      	movs	r3, #1
 801076a:	e000      	b.n	801076e <netbuf_next+0x4a>
  }
  return 0;
 801076c:	2300      	movs	r3, #0
}
 801076e:	4618      	mov	r0, r3
 8010770:	3708      	adds	r7, #8
 8010772:	46bd      	mov	sp, r7
 8010774:	bd80      	pop	{r7, pc}
 8010776:	bf00      	nop
 8010778:	080205cc 	.word	0x080205cc
 801077c:	0802072c 	.word	0x0802072c
 8010780:	0802061c 	.word	0x0802061c

08010784 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8010784:	b580      	push	{r7, lr}
 8010786:	b084      	sub	sp, #16
 8010788:	af00      	add	r7, sp, #0
 801078a:	6078      	str	r0, [r7, #4]
 801078c:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 801078e:	f009 f891 	bl	80198b4 <sys_timeouts_sleeptime>
 8010792:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8010794:	68fb      	ldr	r3, [r7, #12]
 8010796:	f1b3 3fff 	cmp.w	r3, #4294967295
 801079a:	d10b      	bne.n	80107b4 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 801079c:	4813      	ldr	r0, [pc, #76]	@ (80107ec <tcpip_timeouts_mbox_fetch+0x68>)
 801079e:	f00c fa02 	bl	801cba6 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 80107a2:	2200      	movs	r2, #0
 80107a4:	6839      	ldr	r1, [r7, #0]
 80107a6:	6878      	ldr	r0, [r7, #4]
 80107a8:	f00c f8ba 	bl	801c920 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 80107ac:	480f      	ldr	r0, [pc, #60]	@ (80107ec <tcpip_timeouts_mbox_fetch+0x68>)
 80107ae:	f00c f9eb 	bl	801cb88 <sys_mutex_lock>
    return;
 80107b2:	e018      	b.n	80107e6 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 80107b4:	68fb      	ldr	r3, [r7, #12]
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	d102      	bne.n	80107c0 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 80107ba:	f009 f841 	bl	8019840 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80107be:	e7e6      	b.n	801078e <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 80107c0:	480a      	ldr	r0, [pc, #40]	@ (80107ec <tcpip_timeouts_mbox_fetch+0x68>)
 80107c2:	f00c f9f0 	bl	801cba6 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 80107c6:	68fa      	ldr	r2, [r7, #12]
 80107c8:	6839      	ldr	r1, [r7, #0]
 80107ca:	6878      	ldr	r0, [r7, #4]
 80107cc:	f00c f8a8 	bl	801c920 <sys_arch_mbox_fetch>
 80107d0:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 80107d2:	4806      	ldr	r0, [pc, #24]	@ (80107ec <tcpip_timeouts_mbox_fetch+0x68>)
 80107d4:	f00c f9d8 	bl	801cb88 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 80107d8:	68bb      	ldr	r3, [r7, #8]
 80107da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80107de:	d102      	bne.n	80107e6 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 80107e0:	f009 f82e 	bl	8019840 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80107e4:	e7d3      	b.n	801078e <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 80107e6:	3710      	adds	r7, #16
 80107e8:	46bd      	mov	sp, r7
 80107ea:	bd80      	pop	{r7, pc}
 80107ec:	2000b844 	.word	0x2000b844

080107f0 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 80107f0:	b580      	push	{r7, lr}
 80107f2:	b084      	sub	sp, #16
 80107f4:	af00      	add	r7, sp, #0
 80107f6:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 80107f8:	4810      	ldr	r0, [pc, #64]	@ (801083c <tcpip_thread+0x4c>)
 80107fa:	f00c f9c5 	bl	801cb88 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 80107fe:	4b10      	ldr	r3, [pc, #64]	@ (8010840 <tcpip_thread+0x50>)
 8010800:	681b      	ldr	r3, [r3, #0]
 8010802:	2b00      	cmp	r3, #0
 8010804:	d005      	beq.n	8010812 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 8010806:	4b0e      	ldr	r3, [pc, #56]	@ (8010840 <tcpip_thread+0x50>)
 8010808:	681b      	ldr	r3, [r3, #0]
 801080a:	4a0e      	ldr	r2, [pc, #56]	@ (8010844 <tcpip_thread+0x54>)
 801080c:	6812      	ldr	r2, [r2, #0]
 801080e:	4610      	mov	r0, r2
 8010810:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8010812:	f107 030c 	add.w	r3, r7, #12
 8010816:	4619      	mov	r1, r3
 8010818:	480b      	ldr	r0, [pc, #44]	@ (8010848 <tcpip_thread+0x58>)
 801081a:	f7ff ffb3 	bl	8010784 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 801081e:	68fb      	ldr	r3, [r7, #12]
 8010820:	2b00      	cmp	r3, #0
 8010822:	d106      	bne.n	8010832 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8010824:	4b09      	ldr	r3, [pc, #36]	@ (801084c <tcpip_thread+0x5c>)
 8010826:	2291      	movs	r2, #145	@ 0x91
 8010828:	4909      	ldr	r1, [pc, #36]	@ (8010850 <tcpip_thread+0x60>)
 801082a:	480a      	ldr	r0, [pc, #40]	@ (8010854 <tcpip_thread+0x64>)
 801082c:	f00c ff64 	bl	801d6f8 <iprintf>
      continue;
 8010830:	e003      	b.n	801083a <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8010832:	68fb      	ldr	r3, [r7, #12]
 8010834:	4618      	mov	r0, r3
 8010836:	f000 f80f 	bl	8010858 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 801083a:	e7ea      	b.n	8010812 <tcpip_thread+0x22>
 801083c:	2000b844 	.word	0x2000b844
 8010840:	2000b838 	.word	0x2000b838
 8010844:	2000b83c 	.word	0x2000b83c
 8010848:	2000b840 	.word	0x2000b840
 801084c:	08020764 	.word	0x08020764
 8010850:	08020794 	.word	0x08020794
 8010854:	080207b4 	.word	0x080207b4

08010858 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8010858:	b580      	push	{r7, lr}
 801085a:	b082      	sub	sp, #8
 801085c:	af00      	add	r7, sp, #0
 801085e:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	781b      	ldrb	r3, [r3, #0]
 8010864:	2b02      	cmp	r3, #2
 8010866:	d026      	beq.n	80108b6 <tcpip_thread_handle_msg+0x5e>
 8010868:	2b02      	cmp	r3, #2
 801086a:	dc2b      	bgt.n	80108c4 <tcpip_thread_handle_msg+0x6c>
 801086c:	2b00      	cmp	r3, #0
 801086e:	d002      	beq.n	8010876 <tcpip_thread_handle_msg+0x1e>
 8010870:	2b01      	cmp	r3, #1
 8010872:	d015      	beq.n	80108a0 <tcpip_thread_handle_msg+0x48>
 8010874:	e026      	b.n	80108c4 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	68db      	ldr	r3, [r3, #12]
 801087a:	687a      	ldr	r2, [r7, #4]
 801087c:	6850      	ldr	r0, [r2, #4]
 801087e:	687a      	ldr	r2, [r7, #4]
 8010880:	6892      	ldr	r2, [r2, #8]
 8010882:	4611      	mov	r1, r2
 8010884:	4798      	blx	r3
 8010886:	4603      	mov	r3, r0
 8010888:	2b00      	cmp	r3, #0
 801088a:	d004      	beq.n	8010896 <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	685b      	ldr	r3, [r3, #4]
 8010890:	4618      	mov	r0, r3
 8010892:	f002 fb71 	bl	8012f78 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8010896:	6879      	ldr	r1, [r7, #4]
 8010898:	2009      	movs	r0, #9
 801089a:	f001 fcc9 	bl	8012230 <memp_free>
      break;
 801089e:	e018      	b.n	80108d2 <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	685b      	ldr	r3, [r3, #4]
 80108a4:	687a      	ldr	r2, [r7, #4]
 80108a6:	6892      	ldr	r2, [r2, #8]
 80108a8:	4610      	mov	r0, r2
 80108aa:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 80108ac:	6879      	ldr	r1, [r7, #4]
 80108ae:	2008      	movs	r0, #8
 80108b0:	f001 fcbe 	bl	8012230 <memp_free>
      break;
 80108b4:	e00d      	b.n	80108d2 <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	685b      	ldr	r3, [r3, #4]
 80108ba:	687a      	ldr	r2, [r7, #4]
 80108bc:	6892      	ldr	r2, [r2, #8]
 80108be:	4610      	mov	r0, r2
 80108c0:	4798      	blx	r3
      break;
 80108c2:	e006      	b.n	80108d2 <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80108c4:	4b05      	ldr	r3, [pc, #20]	@ (80108dc <tcpip_thread_handle_msg+0x84>)
 80108c6:	22cf      	movs	r2, #207	@ 0xcf
 80108c8:	4905      	ldr	r1, [pc, #20]	@ (80108e0 <tcpip_thread_handle_msg+0x88>)
 80108ca:	4806      	ldr	r0, [pc, #24]	@ (80108e4 <tcpip_thread_handle_msg+0x8c>)
 80108cc:	f00c ff14 	bl	801d6f8 <iprintf>
      break;
 80108d0:	bf00      	nop
  }
}
 80108d2:	bf00      	nop
 80108d4:	3708      	adds	r7, #8
 80108d6:	46bd      	mov	sp, r7
 80108d8:	bd80      	pop	{r7, pc}
 80108da:	bf00      	nop
 80108dc:	08020764 	.word	0x08020764
 80108e0:	08020794 	.word	0x08020794
 80108e4:	080207b4 	.word	0x080207b4

080108e8 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 80108e8:	b580      	push	{r7, lr}
 80108ea:	b086      	sub	sp, #24
 80108ec:	af00      	add	r7, sp, #0
 80108ee:	60f8      	str	r0, [r7, #12]
 80108f0:	60b9      	str	r1, [r7, #8]
 80108f2:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80108f4:	481a      	ldr	r0, [pc, #104]	@ (8010960 <tcpip_inpkt+0x78>)
 80108f6:	f00c f86e 	bl	801c9d6 <sys_mbox_valid>
 80108fa:	4603      	mov	r3, r0
 80108fc:	2b00      	cmp	r3, #0
 80108fe:	d105      	bne.n	801090c <tcpip_inpkt+0x24>
 8010900:	4b18      	ldr	r3, [pc, #96]	@ (8010964 <tcpip_inpkt+0x7c>)
 8010902:	22fc      	movs	r2, #252	@ 0xfc
 8010904:	4918      	ldr	r1, [pc, #96]	@ (8010968 <tcpip_inpkt+0x80>)
 8010906:	4819      	ldr	r0, [pc, #100]	@ (801096c <tcpip_inpkt+0x84>)
 8010908:	f00c fef6 	bl	801d6f8 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 801090c:	2009      	movs	r0, #9
 801090e:	f001 fc19 	bl	8012144 <memp_malloc>
 8010912:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8010914:	697b      	ldr	r3, [r7, #20]
 8010916:	2b00      	cmp	r3, #0
 8010918:	d102      	bne.n	8010920 <tcpip_inpkt+0x38>
    return ERR_MEM;
 801091a:	f04f 33ff 	mov.w	r3, #4294967295
 801091e:	e01a      	b.n	8010956 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8010920:	697b      	ldr	r3, [r7, #20]
 8010922:	2200      	movs	r2, #0
 8010924:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8010926:	697b      	ldr	r3, [r7, #20]
 8010928:	68fa      	ldr	r2, [r7, #12]
 801092a:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 801092c:	697b      	ldr	r3, [r7, #20]
 801092e:	68ba      	ldr	r2, [r7, #8]
 8010930:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8010932:	697b      	ldr	r3, [r7, #20]
 8010934:	687a      	ldr	r2, [r7, #4]
 8010936:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8010938:	6979      	ldr	r1, [r7, #20]
 801093a:	4809      	ldr	r0, [pc, #36]	@ (8010960 <tcpip_inpkt+0x78>)
 801093c:	f00b ffd6 	bl	801c8ec <sys_mbox_trypost>
 8010940:	4603      	mov	r3, r0
 8010942:	2b00      	cmp	r3, #0
 8010944:	d006      	beq.n	8010954 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8010946:	6979      	ldr	r1, [r7, #20]
 8010948:	2009      	movs	r0, #9
 801094a:	f001 fc71 	bl	8012230 <memp_free>
    return ERR_MEM;
 801094e:	f04f 33ff 	mov.w	r3, #4294967295
 8010952:	e000      	b.n	8010956 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8010954:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8010956:	4618      	mov	r0, r3
 8010958:	3718      	adds	r7, #24
 801095a:	46bd      	mov	sp, r7
 801095c:	bd80      	pop	{r7, pc}
 801095e:	bf00      	nop
 8010960:	2000b840 	.word	0x2000b840
 8010964:	08020764 	.word	0x08020764
 8010968:	080207dc 	.word	0x080207dc
 801096c:	080207b4 	.word	0x080207b4

08010970 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8010970:	b580      	push	{r7, lr}
 8010972:	b082      	sub	sp, #8
 8010974:	af00      	add	r7, sp, #0
 8010976:	6078      	str	r0, [r7, #4]
 8010978:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 801097a:	683b      	ldr	r3, [r7, #0]
 801097c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010980:	f003 0318 	and.w	r3, r3, #24
 8010984:	2b00      	cmp	r3, #0
 8010986:	d006      	beq.n	8010996 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8010988:	4a08      	ldr	r2, [pc, #32]	@ (80109ac <tcpip_input+0x3c>)
 801098a:	6839      	ldr	r1, [r7, #0]
 801098c:	6878      	ldr	r0, [r7, #4]
 801098e:	f7ff ffab 	bl	80108e8 <tcpip_inpkt>
 8010992:	4603      	mov	r3, r0
 8010994:	e005      	b.n	80109a2 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 8010996:	4a06      	ldr	r2, [pc, #24]	@ (80109b0 <tcpip_input+0x40>)
 8010998:	6839      	ldr	r1, [r7, #0]
 801099a:	6878      	ldr	r0, [r7, #4]
 801099c:	f7ff ffa4 	bl	80108e8 <tcpip_inpkt>
 80109a0:	4603      	mov	r3, r0
}
 80109a2:	4618      	mov	r0, r3
 80109a4:	3708      	adds	r7, #8
 80109a6:	46bd      	mov	sp, r7
 80109a8:	bd80      	pop	{r7, pc}
 80109aa:	bf00      	nop
 80109ac:	0801c6d9 	.word	0x0801c6d9
 80109b0:	0801b5e1 	.word	0x0801b5e1

080109b4 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 80109b4:	b580      	push	{r7, lr}
 80109b6:	b084      	sub	sp, #16
 80109b8:	af00      	add	r7, sp, #0
 80109ba:	6078      	str	r0, [r7, #4]
 80109bc:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80109be:	4819      	ldr	r0, [pc, #100]	@ (8010a24 <tcpip_try_callback+0x70>)
 80109c0:	f00c f809 	bl	801c9d6 <sys_mbox_valid>
 80109c4:	4603      	mov	r3, r0
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	d106      	bne.n	80109d8 <tcpip_try_callback+0x24>
 80109ca:	4b17      	ldr	r3, [pc, #92]	@ (8010a28 <tcpip_try_callback+0x74>)
 80109cc:	f240 125d 	movw	r2, #349	@ 0x15d
 80109d0:	4916      	ldr	r1, [pc, #88]	@ (8010a2c <tcpip_try_callback+0x78>)
 80109d2:	4817      	ldr	r0, [pc, #92]	@ (8010a30 <tcpip_try_callback+0x7c>)
 80109d4:	f00c fe90 	bl	801d6f8 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 80109d8:	2008      	movs	r0, #8
 80109da:	f001 fbb3 	bl	8012144 <memp_malloc>
 80109de:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 80109e0:	68fb      	ldr	r3, [r7, #12]
 80109e2:	2b00      	cmp	r3, #0
 80109e4:	d102      	bne.n	80109ec <tcpip_try_callback+0x38>
    return ERR_MEM;
 80109e6:	f04f 33ff 	mov.w	r3, #4294967295
 80109ea:	e017      	b.n	8010a1c <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 80109ec:	68fb      	ldr	r3, [r7, #12]
 80109ee:	2201      	movs	r2, #1
 80109f0:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 80109f2:	68fb      	ldr	r3, [r7, #12]
 80109f4:	687a      	ldr	r2, [r7, #4]
 80109f6:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 80109f8:	68fb      	ldr	r3, [r7, #12]
 80109fa:	683a      	ldr	r2, [r7, #0]
 80109fc:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80109fe:	68f9      	ldr	r1, [r7, #12]
 8010a00:	4808      	ldr	r0, [pc, #32]	@ (8010a24 <tcpip_try_callback+0x70>)
 8010a02:	f00b ff73 	bl	801c8ec <sys_mbox_trypost>
 8010a06:	4603      	mov	r3, r0
 8010a08:	2b00      	cmp	r3, #0
 8010a0a:	d006      	beq.n	8010a1a <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8010a0c:	68f9      	ldr	r1, [r7, #12]
 8010a0e:	2008      	movs	r0, #8
 8010a10:	f001 fc0e 	bl	8012230 <memp_free>
    return ERR_MEM;
 8010a14:	f04f 33ff 	mov.w	r3, #4294967295
 8010a18:	e000      	b.n	8010a1c <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 8010a1a:	2300      	movs	r3, #0
}
 8010a1c:	4618      	mov	r0, r3
 8010a1e:	3710      	adds	r7, #16
 8010a20:	46bd      	mov	sp, r7
 8010a22:	bd80      	pop	{r7, pc}
 8010a24:	2000b840 	.word	0x2000b840
 8010a28:	08020764 	.word	0x08020764
 8010a2c:	080207dc 	.word	0x080207dc
 8010a30:	080207b4 	.word	0x080207b4

08010a34 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 8010a34:	b580      	push	{r7, lr}
 8010a36:	b084      	sub	sp, #16
 8010a38:	af00      	add	r7, sp, #0
 8010a3a:	60f8      	str	r0, [r7, #12]
 8010a3c:	60b9      	str	r1, [r7, #8]
 8010a3e:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 8010a40:	4806      	ldr	r0, [pc, #24]	@ (8010a5c <tcpip_send_msg_wait_sem+0x28>)
 8010a42:	f00c f8a1 	bl	801cb88 <sys_mutex_lock>
  fn(apimsg);
 8010a46:	68fb      	ldr	r3, [r7, #12]
 8010a48:	68b8      	ldr	r0, [r7, #8]
 8010a4a:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 8010a4c:	4803      	ldr	r0, [pc, #12]	@ (8010a5c <tcpip_send_msg_wait_sem+0x28>)
 8010a4e:	f00c f8aa 	bl	801cba6 <sys_mutex_unlock>
  return ERR_OK;
 8010a52:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 8010a54:	4618      	mov	r0, r3
 8010a56:	3710      	adds	r7, #16
 8010a58:	46bd      	mov	sp, r7
 8010a5a:	bd80      	pop	{r7, pc}
 8010a5c:	2000b844 	.word	0x2000b844

08010a60 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8010a60:	b580      	push	{r7, lr}
 8010a62:	b084      	sub	sp, #16
 8010a64:	af02      	add	r7, sp, #8
 8010a66:	6078      	str	r0, [r7, #4]
 8010a68:	6039      	str	r1, [r7, #0]
  lwip_init();
 8010a6a:	f000 fec1 	bl	80117f0 <lwip_init>

  tcpip_init_done = initfunc;
 8010a6e:	4a17      	ldr	r2, [pc, #92]	@ (8010acc <tcpip_init+0x6c>)
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8010a74:	4a16      	ldr	r2, [pc, #88]	@ (8010ad0 <tcpip_init+0x70>)
 8010a76:	683b      	ldr	r3, [r7, #0]
 8010a78:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8010a7a:	2106      	movs	r1, #6
 8010a7c:	4815      	ldr	r0, [pc, #84]	@ (8010ad4 <tcpip_init+0x74>)
 8010a7e:	f00b ff01 	bl	801c884 <sys_mbox_new>
 8010a82:	4603      	mov	r3, r0
 8010a84:	2b00      	cmp	r3, #0
 8010a86:	d006      	beq.n	8010a96 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8010a88:	4b13      	ldr	r3, [pc, #76]	@ (8010ad8 <tcpip_init+0x78>)
 8010a8a:	f240 2261 	movw	r2, #609	@ 0x261
 8010a8e:	4913      	ldr	r1, [pc, #76]	@ (8010adc <tcpip_init+0x7c>)
 8010a90:	4813      	ldr	r0, [pc, #76]	@ (8010ae0 <tcpip_init+0x80>)
 8010a92:	f00c fe31 	bl	801d6f8 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8010a96:	4813      	ldr	r0, [pc, #76]	@ (8010ae4 <tcpip_init+0x84>)
 8010a98:	f00c f85a 	bl	801cb50 <sys_mutex_new>
 8010a9c:	4603      	mov	r3, r0
 8010a9e:	2b00      	cmp	r3, #0
 8010aa0:	d006      	beq.n	8010ab0 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8010aa2:	4b0d      	ldr	r3, [pc, #52]	@ (8010ad8 <tcpip_init+0x78>)
 8010aa4:	f240 2265 	movw	r2, #613	@ 0x265
 8010aa8:	490f      	ldr	r1, [pc, #60]	@ (8010ae8 <tcpip_init+0x88>)
 8010aaa:	480d      	ldr	r0, [pc, #52]	@ (8010ae0 <tcpip_init+0x80>)
 8010aac:	f00c fe24 	bl	801d6f8 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8010ab0:	2300      	movs	r3, #0
 8010ab2:	9300      	str	r3, [sp, #0]
 8010ab4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010ab8:	2200      	movs	r2, #0
 8010aba:	490c      	ldr	r1, [pc, #48]	@ (8010aec <tcpip_init+0x8c>)
 8010abc:	480c      	ldr	r0, [pc, #48]	@ (8010af0 <tcpip_init+0x90>)
 8010abe:	f00c f87f 	bl	801cbc0 <sys_thread_new>
}
 8010ac2:	bf00      	nop
 8010ac4:	3708      	adds	r7, #8
 8010ac6:	46bd      	mov	sp, r7
 8010ac8:	bd80      	pop	{r7, pc}
 8010aca:	bf00      	nop
 8010acc:	2000b838 	.word	0x2000b838
 8010ad0:	2000b83c 	.word	0x2000b83c
 8010ad4:	2000b840 	.word	0x2000b840
 8010ad8:	08020764 	.word	0x08020764
 8010adc:	080207ec 	.word	0x080207ec
 8010ae0:	080207b4 	.word	0x080207b4
 8010ae4:	2000b844 	.word	0x2000b844
 8010ae8:	08020810 	.word	0x08020810
 8010aec:	080107f1 	.word	0x080107f1
 8010af0:	08020834 	.word	0x08020834

08010af4 <fs_open>:
#endif /* LWIP_HTTPD_CUSTOM_FILES */

/*-----------------------------------------------------------------------------------*/
err_t
fs_open(struct fs_file *file, const char *name)
{
 8010af4:	b580      	push	{r7, lr}
 8010af6:	b084      	sub	sp, #16
 8010af8:	af00      	add	r7, sp, #0
 8010afa:	6078      	str	r0, [r7, #4]
 8010afc:	6039      	str	r1, [r7, #0]
  const struct fsdata_file *f;

  if ((file == NULL) || (name == NULL)) {
 8010afe:	687b      	ldr	r3, [r7, #4]
 8010b00:	2b00      	cmp	r3, #0
 8010b02:	d002      	beq.n	8010b0a <fs_open+0x16>
 8010b04:	683b      	ldr	r3, [r7, #0]
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	d102      	bne.n	8010b10 <fs_open+0x1c>
    return ERR_ARG;
 8010b0a:	f06f 030f 	mvn.w	r3, #15
 8010b0e:	e028      	b.n	8010b62 <fs_open+0x6e>
    return ERR_OK;
  }
  file->is_custom_file = 0;
#endif /* LWIP_HTTPD_CUSTOM_FILES */

  for (f = FS_ROOT; f != NULL; f = f->next) {
 8010b10:	4b16      	ldr	r3, [pc, #88]	@ (8010b6c <fs_open+0x78>)
 8010b12:	60fb      	str	r3, [r7, #12]
 8010b14:	e020      	b.n	8010b58 <fs_open+0x64>
    if (!strcmp(name, (const char *)f->name)) {
 8010b16:	68fb      	ldr	r3, [r7, #12]
 8010b18:	685b      	ldr	r3, [r3, #4]
 8010b1a:	4619      	mov	r1, r3
 8010b1c:	6838      	ldr	r0, [r7, #0]
 8010b1e:	f7ef fb77 	bl	8000210 <strcmp>
 8010b22:	4603      	mov	r3, r0
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d114      	bne.n	8010b52 <fs_open+0x5e>
      file->data = (const char *)f->data;
 8010b28:	68fb      	ldr	r3, [r7, #12]
 8010b2a:	689a      	ldr	r2, [r3, #8]
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	601a      	str	r2, [r3, #0]
      file->len = f->len;
 8010b30:	68fb      	ldr	r3, [r7, #12]
 8010b32:	68da      	ldr	r2, [r3, #12]
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	605a      	str	r2, [r3, #4]
      file->index = f->len;
 8010b38:	68fb      	ldr	r3, [r7, #12]
 8010b3a:	68da      	ldr	r2, [r3, #12]
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	609a      	str	r2, [r3, #8]
      file->pextension = NULL;
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	2200      	movs	r2, #0
 8010b44:	60da      	str	r2, [r3, #12]
      file->flags = f->flags;
 8010b46:	68fb      	ldr	r3, [r7, #12]
 8010b48:	7c1a      	ldrb	r2, [r3, #16]
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	741a      	strb	r2, [r3, #16]
      file->chksum = f->chksum;
#endif /* HTTPD_PRECALCULATED_CHECKSUM */
#if LWIP_HTTPD_FILE_STATE
      file->state = fs_state_init(file, name);
#endif /* #if LWIP_HTTPD_FILE_STATE */
      return ERR_OK;
 8010b4e:	2300      	movs	r3, #0
 8010b50:	e007      	b.n	8010b62 <fs_open+0x6e>
  for (f = FS_ROOT; f != NULL; f = f->next) {
 8010b52:	68fb      	ldr	r3, [r7, #12]
 8010b54:	681b      	ldr	r3, [r3, #0]
 8010b56:	60fb      	str	r3, [r7, #12]
 8010b58:	68fb      	ldr	r3, [r7, #12]
 8010b5a:	2b00      	cmp	r3, #0
 8010b5c:	d1db      	bne.n	8010b16 <fs_open+0x22>
    }
  }
  /* file not found */
  return ERR_VAL;
 8010b5e:	f06f 0305 	mvn.w	r3, #5
}
 8010b62:	4618      	mov	r0, r3
 8010b64:	3710      	adds	r7, #16
 8010b66:	46bd      	mov	sp, r7
 8010b68:	bd80      	pop	{r7, pc}
 8010b6a:	bf00      	nop
 8010b6c:	080240b8 	.word	0x080240b8

08010b70 <fs_close>:

/*-----------------------------------------------------------------------------------*/
void
fs_close(struct fs_file *file)
{
 8010b70:	b480      	push	{r7}
 8010b72:	b083      	sub	sp, #12
 8010b74:	af00      	add	r7, sp, #0
 8010b76:	6078      	str	r0, [r7, #4]
#endif /* LWIP_HTTPD_CUSTOM_FILES */
#if LWIP_HTTPD_FILE_STATE
  fs_state_free(file, file->state);
#endif /* #if LWIP_HTTPD_FILE_STATE */
  LWIP_UNUSED_ARG(file);
}
 8010b78:	bf00      	nop
 8010b7a:	370c      	adds	r7, #12
 8010b7c:	46bd      	mov	sp, r7
 8010b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b82:	4770      	bx	lr

08010b84 <fs_bytes_left>:
}
#endif /* LWIP_HTTPD_FS_ASYNC_READ */
/*-----------------------------------------------------------------------------------*/
int
fs_bytes_left(struct fs_file *file)
{
 8010b84:	b480      	push	{r7}
 8010b86:	b083      	sub	sp, #12
 8010b88:	af00      	add	r7, sp, #0
 8010b8a:	6078      	str	r0, [r7, #4]
  return file->len - file->index;
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	685a      	ldr	r2, [r3, #4]
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	689b      	ldr	r3, [r3, #8]
 8010b94:	1ad3      	subs	r3, r2, r3
}
 8010b96:	4618      	mov	r0, r3
 8010b98:	370c      	adds	r7, #12
 8010b9a:	46bd      	mov	sp, r7
 8010b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ba0:	4770      	bx	lr

08010ba2 <http_state_init>:

/** Initialize a struct http_state.
 */
static void
http_state_init(struct http_state *hs)
{
 8010ba2:	b580      	push	{r7, lr}
 8010ba4:	b082      	sub	sp, #8
 8010ba6:	af00      	add	r7, sp, #0
 8010ba8:	6078      	str	r0, [r7, #4]
  /* Initialize the structure. */
  memset(hs, 0, sizeof(struct http_state));
 8010baa:	222c      	movs	r2, #44	@ 0x2c
 8010bac:	2100      	movs	r1, #0
 8010bae:	6878      	ldr	r0, [r7, #4]
 8010bb0:	f00c fe41 	bl	801d836 <memset>
#if LWIP_HTTPD_DYNAMIC_HEADERS
  /* Indicate that the headers are not yet valid */
  hs->hdr_index = NUM_FILE_HDR_STRINGS;
#endif /* LWIP_HTTPD_DYNAMIC_HEADERS */
}
 8010bb4:	bf00      	nop
 8010bb6:	3708      	adds	r7, #8
 8010bb8:	46bd      	mov	sp, r7
 8010bba:	bd80      	pop	{r7, pc}

08010bbc <http_state_alloc>:

/** Allocate a struct http_state. */
static struct http_state *
http_state_alloc(void)
{
 8010bbc:	b580      	push	{r7, lr}
 8010bbe:	b082      	sub	sp, #8
 8010bc0:	af00      	add	r7, sp, #0
  struct http_state *ret = HTTP_ALLOC_HTTP_STATE();
 8010bc2:	202c      	movs	r0, #44	@ 0x2c
 8010bc4:	f001 f91a 	bl	8011dfc <mem_malloc>
 8010bc8:	6078      	str	r0, [r7, #4]
  if (ret == NULL) {
    http_kill_oldest_connection(0);
    ret = HTTP_ALLOC_HTTP_STATE();
  }
#endif /* LWIP_HTTPD_KILL_OLD_ON_CONNECTIONS_EXCEEDED */
  if (ret != NULL) {
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	2b00      	cmp	r3, #0
 8010bce:	d002      	beq.n	8010bd6 <http_state_alloc+0x1a>
    http_state_init(ret);
 8010bd0:	6878      	ldr	r0, [r7, #4]
 8010bd2:	f7ff ffe6 	bl	8010ba2 <http_state_init>
    http_add_connection(ret);
  }
  return ret;
 8010bd6:	687b      	ldr	r3, [r7, #4]
}
 8010bd8:	4618      	mov	r0, r3
 8010bda:	3708      	adds	r7, #8
 8010bdc:	46bd      	mov	sp, r7
 8010bde:	bd80      	pop	{r7, pc}

08010be0 <http_state_eof>:
/** Free a struct http_state.
 * Also frees the file data if dynamic.
 */
static void
http_state_eof(struct http_state *hs)
{
 8010be0:	b580      	push	{r7, lr}
 8010be2:	b082      	sub	sp, #8
 8010be4:	af00      	add	r7, sp, #0
 8010be6:	6078      	str	r0, [r7, #4]
  if (hs->handle) {
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	695b      	ldr	r3, [r3, #20]
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d007      	beq.n	8010c00 <http_state_eof+0x20>
    u32_t ms_needed = sys_now() - hs->time_started;
    u32_t needed = LWIP_MAX(1, (ms_needed / 100));
    LWIP_DEBUGF(HTTPD_DEBUG_TIMING, ("httpd: needed %"U32_F" ms to send file of %d bytes -> %"U32_F" bytes/sec\n",
                                     ms_needed, hs->handle->len, ((((u32_t)hs->handle->len) * 10) / needed)));
#endif /* LWIP_HTTPD_TIMING */
    fs_close(hs->handle);
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	695b      	ldr	r3, [r3, #20]
 8010bf4:	4618      	mov	r0, r3
 8010bf6:	f7ff ffbb 	bl	8010b70 <fs_close>
    hs->handle = NULL;
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	2200      	movs	r2, #0
 8010bfe:	615a      	str	r2, [r3, #20]
    http_ssi_state_free(hs->ssi);
    hs->ssi = NULL;
  }
#endif /* LWIP_HTTPD_SSI */
#if LWIP_HTTPD_SUPPORT_REQUESTLIST
  if (hs->req) {
 8010c00:	687b      	ldr	r3, [r7, #4]
 8010c02:	6a1b      	ldr	r3, [r3, #32]
 8010c04:	2b00      	cmp	r3, #0
 8010c06:	d007      	beq.n	8010c18 <http_state_eof+0x38>
    pbuf_free(hs->req);
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	6a1b      	ldr	r3, [r3, #32]
 8010c0c:	4618      	mov	r0, r3
 8010c0e:	f002 f9b3 	bl	8012f78 <pbuf_free>
    hs->req = NULL;
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	2200      	movs	r2, #0
 8010c16:	621a      	str	r2, [r3, #32]
  }
#endif /* LWIP_HTTPD_SUPPORT_REQUESTLIST */
}
 8010c18:	bf00      	nop
 8010c1a:	3708      	adds	r7, #8
 8010c1c:	46bd      	mov	sp, r7
 8010c1e:	bd80      	pop	{r7, pc}

08010c20 <http_state_free>:
/** Free a struct http_state.
 * Also frees the file data if dynamic.
 */
static void
http_state_free(struct http_state *hs)
{
 8010c20:	b580      	push	{r7, lr}
 8010c22:	b082      	sub	sp, #8
 8010c24:	af00      	add	r7, sp, #0
 8010c26:	6078      	str	r0, [r7, #4]
  if (hs != NULL) {
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d005      	beq.n	8010c3a <http_state_free+0x1a>
    http_state_eof(hs);
 8010c2e:	6878      	ldr	r0, [r7, #4]
 8010c30:	f7ff ffd6 	bl	8010be0 <http_state_eof>
    http_remove_connection(hs);
    HTTP_FREE_HTTP_STATE(hs);
 8010c34:	6878      	ldr	r0, [r7, #4]
 8010c36:	f000 ff47 	bl	8011ac8 <mem_free>
  }
}
 8010c3a:	bf00      	nop
 8010c3c:	3708      	adds	r7, #8
 8010c3e:	46bd      	mov	sp, r7
 8010c40:	bd80      	pop	{r7, pc}
	...

08010c44 <http_write>:
 * @param apiflags directly passed to tcp_write
 * @return the return value of tcp_write
 */
static err_t
http_write(struct altcp_pcb *pcb, const void *ptr, u16_t *length, u8_t apiflags)
{
 8010c44:	b580      	push	{r7, lr}
 8010c46:	b086      	sub	sp, #24
 8010c48:	af00      	add	r7, sp, #0
 8010c4a:	60f8      	str	r0, [r7, #12]
 8010c4c:	60b9      	str	r1, [r7, #8]
 8010c4e:	607a      	str	r2, [r7, #4]
 8010c50:	70fb      	strb	r3, [r7, #3]
  u16_t len, max_len;
  err_t err;
  LWIP_ASSERT("length != NULL", length != NULL);
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	2b00      	cmp	r3, #0
 8010c56:	d106      	bne.n	8010c66 <http_write+0x22>
 8010c58:	4b2c      	ldr	r3, [pc, #176]	@ (8010d0c <http_write+0xc8>)
 8010c5a:	f240 2219 	movw	r2, #537	@ 0x219
 8010c5e:	492c      	ldr	r1, [pc, #176]	@ (8010d10 <http_write+0xcc>)
 8010c60:	482c      	ldr	r0, [pc, #176]	@ (8010d14 <http_write+0xd0>)
 8010c62:	f00c fd49 	bl	801d6f8 <iprintf>
  len = *length;
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	881b      	ldrh	r3, [r3, #0]
 8010c6a:	82fb      	strh	r3, [r7, #22]
  if (len == 0) {
 8010c6c:	8afb      	ldrh	r3, [r7, #22]
 8010c6e:	2b00      	cmp	r3, #0
 8010c70:	d101      	bne.n	8010c76 <http_write+0x32>
    return ERR_OK;
 8010c72:	2300      	movs	r3, #0
 8010c74:	e045      	b.n	8010d02 <http_write+0xbe>
  }
  /* We cannot send more data than space available in the send buffer. */
  max_len = altcp_sndbuf(pcb);
 8010c76:	68fb      	ldr	r3, [r7, #12]
 8010c78:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8010c7c:	82bb      	strh	r3, [r7, #20]
  if (max_len < len) {
 8010c7e:	8aba      	ldrh	r2, [r7, #20]
 8010c80:	8afb      	ldrh	r3, [r7, #22]
 8010c82:	429a      	cmp	r2, r3
 8010c84:	d201      	bcs.n	8010c8a <http_write+0x46>
    len = max_len;
 8010c86:	8abb      	ldrh	r3, [r7, #20]
 8010c88:	82fb      	strh	r3, [r7, #22]
  }
#ifdef HTTPD_MAX_WRITE_LEN
  /* Additional limitation: e.g. don't enqueue more than 2*mss at once */
  max_len = HTTPD_MAX_WRITE_LEN(pcb);
 8010c8a:	68fb      	ldr	r3, [r7, #12]
 8010c8c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010c8e:	005b      	lsls	r3, r3, #1
 8010c90:	82bb      	strh	r3, [r7, #20]
  if (len > max_len) {
 8010c92:	8afa      	ldrh	r2, [r7, #22]
 8010c94:	8abb      	ldrh	r3, [r7, #20]
 8010c96:	429a      	cmp	r2, r3
 8010c98:	d901      	bls.n	8010c9e <http_write+0x5a>
    len = max_len;
 8010c9a:	8abb      	ldrh	r3, [r7, #20]
 8010c9c:	82fb      	strh	r3, [r7, #22]
  }
#endif /* HTTPD_MAX_WRITE_LEN */
  do {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Trying to send %d bytes\n", len));
    err = altcp_write(pcb, ptr, len, apiflags);
 8010c9e:	78fb      	ldrb	r3, [r7, #3]
 8010ca0:	8afa      	ldrh	r2, [r7, #22]
 8010ca2:	68b9      	ldr	r1, [r7, #8]
 8010ca4:	68f8      	ldr	r0, [r7, #12]
 8010ca6:	f006 ff63 	bl	8017b70 <tcp_write>
 8010caa:	4603      	mov	r3, r0
 8010cac:	74fb      	strb	r3, [r7, #19]
    if (err == ERR_MEM) {
 8010cae:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010cb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010cb6:	d10f      	bne.n	8010cd8 <http_write+0x94>
      if ((altcp_sndbuf(pcb) == 0) ||
 8010cb8:	68fb      	ldr	r3, [r7, #12]
 8010cba:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	d004      	beq.n	8010ccc <http_write+0x88>
          (altcp_sndqueuelen(pcb) >= TCP_SND_QUEUELEN)) {
 8010cc2:	68fb      	ldr	r3, [r7, #12]
 8010cc4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
      if ((altcp_sndbuf(pcb) == 0) ||
 8010cc8:	2b08      	cmp	r3, #8
 8010cca:	d902      	bls.n	8010cd2 <http_write+0x8e>
        /* no need to try smaller sizes */
        len = 1;
 8010ccc:	2301      	movs	r3, #1
 8010cce:	82fb      	strh	r3, [r7, #22]
 8010cd0:	e002      	b.n	8010cd8 <http_write+0x94>
      } else {
        len /= 2;
 8010cd2:	8afb      	ldrh	r3, [r7, #22]
 8010cd4:	085b      	lsrs	r3, r3, #1
 8010cd6:	82fb      	strh	r3, [r7, #22]
      }
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE,
                  ("Send failed, trying less (%d bytes)\n", len));
    }
  } while ((err == ERR_MEM) && (len > 1));
 8010cd8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ce0:	d102      	bne.n	8010ce8 <http_write+0xa4>
 8010ce2:	8afb      	ldrh	r3, [r7, #22]
 8010ce4:	2b01      	cmp	r3, #1
 8010ce6:	d8da      	bhi.n	8010c9e <http_write+0x5a>

  if (err == ERR_OK) {
 8010ce8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d103      	bne.n	8010cf8 <http_write+0xb4>
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Sent %d bytes\n", len));
    *length = len;
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	8afa      	ldrh	r2, [r7, #22]
 8010cf4:	801a      	strh	r2, [r3, #0]
 8010cf6:	e002      	b.n	8010cfe <http_write+0xba>
  } else {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Send failed with err %d (\"%s\")\n", err, lwip_strerr(err)));
    *length = 0;
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	2200      	movs	r2, #0
 8010cfc:	801a      	strh	r2, [r3, #0]
     when all data has been enqueued but the connection stays open for the next
     request */
  altcp_nagle_enable(pcb);
#endif

  return err;
 8010cfe:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8010d02:	4618      	mov	r0, r3
 8010d04:	3718      	adds	r7, #24
 8010d06:	46bd      	mov	sp, r7
 8010d08:	bd80      	pop	{r7, pc}
 8010d0a:	bf00      	nop
 8010d0c:	08020884 	.word	0x08020884
 8010d10:	080208bc 	.word	0x080208bc
 8010d14:	080208cc 	.word	0x080208cc

08010d18 <http_close_or_abort_conn>:
 * @param pcb the tcp pcb to reset callbacks
 * @param hs connection state to free
 */
static err_t
http_close_or_abort_conn(struct altcp_pcb *pcb, struct http_state *hs, u8_t abort_conn)
{
 8010d18:	b580      	push	{r7, lr}
 8010d1a:	b086      	sub	sp, #24
 8010d1c:	af00      	add	r7, sp, #0
 8010d1e:	60f8      	str	r0, [r7, #12]
 8010d20:	60b9      	str	r1, [r7, #8]
 8010d22:	4613      	mov	r3, r2
 8010d24:	71fb      	strb	r3, [r7, #7]
    }
  }
#endif /* LWIP_HTTPD_SUPPORT_POST*/


  altcp_arg(pcb, NULL);
 8010d26:	2100      	movs	r1, #0
 8010d28:	68f8      	ldr	r0, [r7, #12]
 8010d2a:	f003 ffe5 	bl	8014cf8 <tcp_arg>
  altcp_recv(pcb, NULL);
 8010d2e:	2100      	movs	r1, #0
 8010d30:	68f8      	ldr	r0, [r7, #12]
 8010d32:	f003 fff3 	bl	8014d1c <tcp_recv>
  altcp_err(pcb, NULL);
 8010d36:	2100      	movs	r1, #0
 8010d38:	68f8      	ldr	r0, [r7, #12]
 8010d3a:	f004 f833 	bl	8014da4 <tcp_err>
  altcp_poll(pcb, NULL, 0);
 8010d3e:	2200      	movs	r2, #0
 8010d40:	2100      	movs	r1, #0
 8010d42:	68f8      	ldr	r0, [r7, #12]
 8010d44:	f004 f868 	bl	8014e18 <tcp_poll>
  altcp_sent(pcb, NULL);
 8010d48:	2100      	movs	r1, #0
 8010d4a:	68f8      	ldr	r0, [r7, #12]
 8010d4c:	f004 f808 	bl	8014d60 <tcp_sent>
  if (hs != NULL) {
 8010d50:	68bb      	ldr	r3, [r7, #8]
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	d002      	beq.n	8010d5c <http_close_or_abort_conn+0x44>
    http_state_free(hs);
 8010d56:	68b8      	ldr	r0, [r7, #8]
 8010d58:	f7ff ff62 	bl	8010c20 <http_state_free>
  }

  if (abort_conn) {
 8010d5c:	79fb      	ldrb	r3, [r7, #7]
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	d004      	beq.n	8010d6c <http_close_or_abort_conn+0x54>
    altcp_abort(pcb);
 8010d62:	68f8      	ldr	r0, [r7, #12]
 8010d64:	f002 ff08 	bl	8013b78 <tcp_abort>
    return ERR_OK;
 8010d68:	2300      	movs	r3, #0
 8010d6a:	e00f      	b.n	8010d8c <http_close_or_abort_conn+0x74>
  }
  err = altcp_close(pcb);
 8010d6c:	68f8      	ldr	r0, [r7, #12]
 8010d6e:	f002 fdbd 	bl	80138ec <tcp_close>
 8010d72:	4603      	mov	r3, r0
 8010d74:	75fb      	strb	r3, [r7, #23]
  if (err != ERR_OK) {
 8010d76:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010d7a:	2b00      	cmp	r3, #0
 8010d7c:	d004      	beq.n	8010d88 <http_close_or_abort_conn+0x70>
    LWIP_DEBUGF(HTTPD_DEBUG, ("Error %d closing %p\n", err, (void *)pcb));
    /* error closing, try again later in poll */
    altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 8010d7e:	2204      	movs	r2, #4
 8010d80:	4904      	ldr	r1, [pc, #16]	@ (8010d94 <http_close_or_abort_conn+0x7c>)
 8010d82:	68f8      	ldr	r0, [r7, #12]
 8010d84:	f004 f848 	bl	8014e18 <tcp_poll>
  }
  return err;
 8010d88:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	3718      	adds	r7, #24
 8010d90:	46bd      	mov	sp, r7
 8010d92:	bd80      	pop	{r7, pc}
 8010d94:	0801145b 	.word	0x0801145b

08010d98 <http_close_conn>:
 * @param pcb the tcp pcb to reset callbacks
 * @param hs connection state to free
 */
static err_t
http_close_conn(struct altcp_pcb *pcb, struct http_state *hs)
{
 8010d98:	b580      	push	{r7, lr}
 8010d9a:	b082      	sub	sp, #8
 8010d9c:	af00      	add	r7, sp, #0
 8010d9e:	6078      	str	r0, [r7, #4]
 8010da0:	6039      	str	r1, [r7, #0]
  return http_close_or_abort_conn(pcb, hs, 0);
 8010da2:	2200      	movs	r2, #0
 8010da4:	6839      	ldr	r1, [r7, #0]
 8010da6:	6878      	ldr	r0, [r7, #4]
 8010da8:	f7ff ffb6 	bl	8010d18 <http_close_or_abort_conn>
 8010dac:	4603      	mov	r3, r0
}
 8010dae:	4618      	mov	r0, r3
 8010db0:	3708      	adds	r7, #8
 8010db2:	46bd      	mov	sp, r7
 8010db4:	bd80      	pop	{r7, pc}

08010db6 <http_eof>:
/** End of file: either close the connection (Connection: close) or
 * close the file (Connection: keep-alive)
 */
static void
http_eof(struct altcp_pcb *pcb, struct http_state *hs)
{
 8010db6:	b580      	push	{r7, lr}
 8010db8:	b082      	sub	sp, #8
 8010dba:	af00      	add	r7, sp, #0
 8010dbc:	6078      	str	r0, [r7, #4]
 8010dbe:	6039      	str	r1, [r7, #0]
    /* ensure nagle doesn't interfere with sending all data as fast as possible: */
    altcp_nagle_disable(pcb);
  } else
#endif /* LWIP_HTTPD_SUPPORT_11_KEEPALIVE */
  {
    http_close_conn(pcb, hs);
 8010dc0:	6839      	ldr	r1, [r7, #0]
 8010dc2:	6878      	ldr	r0, [r7, #4]
 8010dc4:	f7ff ffe8 	bl	8010d98 <http_close_conn>
  }
}
 8010dc8:	bf00      	nop
 8010dca:	3708      	adds	r7, #8
 8010dcc:	46bd      	mov	sp, r7
 8010dce:	bd80      	pop	{r7, pc}

08010dd0 <http_check_eof>:
 * @returns: 0 if the file is finished or no data has been read
 *           1 if the file is not finished and data has been read
 */
static u8_t
http_check_eof(struct altcp_pcb *pcb, struct http_state *hs)
{
 8010dd0:	b580      	push	{r7, lr}
 8010dd2:	b084      	sub	sp, #16
 8010dd4:	af00      	add	r7, sp, #0
 8010dd6:	6078      	str	r0, [r7, #4]
 8010dd8:	6039      	str	r1, [r7, #0]
  int max_write_len;
#endif /* HTTPD_MAX_WRITE_LEN */
#endif /* LWIP_HTTPD_DYNAMIC_FILE_READ */

  /* Do we have a valid file handle? */
  if (hs->handle == NULL) {
 8010dda:	683b      	ldr	r3, [r7, #0]
 8010ddc:	695b      	ldr	r3, [r3, #20]
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	d105      	bne.n	8010dee <http_check_eof+0x1e>
    /* No - close the connection. */
    http_eof(pcb, hs);
 8010de2:	6839      	ldr	r1, [r7, #0]
 8010de4:	6878      	ldr	r0, [r7, #4]
 8010de6:	f7ff ffe6 	bl	8010db6 <http_eof>
    return 0;
 8010dea:	2300      	movs	r3, #0
 8010dec:	e016      	b.n	8010e1c <http_check_eof+0x4c>
  }
  bytes_left = fs_bytes_left(hs->handle);
 8010dee:	683b      	ldr	r3, [r7, #0]
 8010df0:	695b      	ldr	r3, [r3, #20]
 8010df2:	4618      	mov	r0, r3
 8010df4:	f7ff fec6 	bl	8010b84 <fs_bytes_left>
 8010df8:	60f8      	str	r0, [r7, #12]
  if (bytes_left <= 0) {
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	2b00      	cmp	r3, #0
 8010dfe:	dc05      	bgt.n	8010e0c <http_check_eof+0x3c>
    /* We reached the end of the file so this request is done. */
    LWIP_DEBUGF(HTTPD_DEBUG, ("End of file.\n"));
    http_eof(pcb, hs);
 8010e00:	6839      	ldr	r1, [r7, #0]
 8010e02:	6878      	ldr	r0, [r7, #4]
 8010e04:	f7ff ffd7 	bl	8010db6 <http_eof>
    return 0;
 8010e08:	2300      	movs	r3, #0
 8010e0a:	e007      	b.n	8010e1c <http_check_eof+0x4c>
    hs->ssi->parse_left = count;
    hs->ssi->parsed = hs->buf;
  }
#endif /* LWIP_HTTPD_SSI */
#else /* LWIP_HTTPD_DYNAMIC_FILE_READ */
  LWIP_ASSERT("SSI and DYNAMIC_HEADERS turned off but eof not reached", 0);
 8010e0c:	4b05      	ldr	r3, [pc, #20]	@ (8010e24 <http_check_eof+0x54>)
 8010e0e:	f240 429d 	movw	r2, #1181	@ 0x49d
 8010e12:	4905      	ldr	r1, [pc, #20]	@ (8010e28 <http_check_eof+0x58>)
 8010e14:	4805      	ldr	r0, [pc, #20]	@ (8010e2c <http_check_eof+0x5c>)
 8010e16:	f00c fc6f 	bl	801d6f8 <iprintf>
#endif /* LWIP_HTTPD_SSI || LWIP_HTTPD_DYNAMIC_HEADERS */
  return 1;
 8010e1a:	2301      	movs	r3, #1
}
 8010e1c:	4618      	mov	r0, r3
 8010e1e:	3710      	adds	r7, #16
 8010e20:	46bd      	mov	sp, r7
 8010e22:	bd80      	pop	{r7, pc}
 8010e24:	08020884 	.word	0x08020884
 8010e28:	080208f4 	.word	0x080208f4
 8010e2c:	080208cc 	.word	0x080208cc

08010e30 <http_send_data_nonssi>:
 * @returns: - 1: data has been written (so call tcp_ouput)
 *           - 0: no data has been written (no need to call tcp_output)
 */
static u8_t
http_send_data_nonssi(struct altcp_pcb *pcb, struct http_state *hs)
{
 8010e30:	b580      	push	{r7, lr}
 8010e32:	b084      	sub	sp, #16
 8010e34:	af00      	add	r7, sp, #0
 8010e36:	6078      	str	r0, [r7, #4]
 8010e38:	6039      	str	r1, [r7, #0]
  err_t err;
  u16_t len;
  u8_t data_to_send = 0;
 8010e3a:	2300      	movs	r3, #0
 8010e3c:	73fb      	strb	r3, [r7, #15]

  /* We are not processing an SHTML file so no tag checking is necessary.
   * Just send the data as we received it from the file. */
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 8010e3e:	683b      	ldr	r3, [r7, #0]
 8010e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010e42:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8010e46:	4293      	cmp	r3, r2
 8010e48:	d803      	bhi.n	8010e52 <http_send_data_nonssi+0x22>
 8010e4a:	683b      	ldr	r3, [r7, #0]
 8010e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010e4e:	b29b      	uxth	r3, r3
 8010e50:	e001      	b.n	8010e56 <http_send_data_nonssi+0x26>
 8010e52:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010e56:	81bb      	strh	r3, [r7, #12]

  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8010e58:	683b      	ldr	r3, [r7, #0]
 8010e5a:	6999      	ldr	r1, [r3, #24]
 8010e5c:	f107 020c 	add.w	r2, r7, #12
 8010e60:	2300      	movs	r3, #0
 8010e62:	6878      	ldr	r0, [r7, #4]
 8010e64:	f7ff feee 	bl	8010c44 <http_write>
 8010e68:	4603      	mov	r3, r0
 8010e6a:	73bb      	strb	r3, [r7, #14]
  if (err == ERR_OK) {
 8010e6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010e70:	2b00      	cmp	r3, #0
 8010e72:	d10d      	bne.n	8010e90 <http_send_data_nonssi+0x60>
    data_to_send = 1;
 8010e74:	2301      	movs	r3, #1
 8010e76:	73fb      	strb	r3, [r7, #15]
    hs->file += len;
 8010e78:	683b      	ldr	r3, [r7, #0]
 8010e7a:	699b      	ldr	r3, [r3, #24]
 8010e7c:	89ba      	ldrh	r2, [r7, #12]
 8010e7e:	441a      	add	r2, r3
 8010e80:	683b      	ldr	r3, [r7, #0]
 8010e82:	619a      	str	r2, [r3, #24]
    hs->left -= len;
 8010e84:	683b      	ldr	r3, [r7, #0]
 8010e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010e88:	89ba      	ldrh	r2, [r7, #12]
 8010e8a:	1a9a      	subs	r2, r3, r2
 8010e8c:	683b      	ldr	r3, [r7, #0]
 8010e8e:	625a      	str	r2, [r3, #36]	@ 0x24
  }

  return data_to_send;
 8010e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e92:	4618      	mov	r0, r3
 8010e94:	3710      	adds	r7, #16
 8010e96:	46bd      	mov	sp, r7
 8010e98:	bd80      	pop	{r7, pc}

08010e9a <http_send>:
 * @param pcb the pcb to send data
 * @param hs connection state
 */
static u8_t
http_send(struct altcp_pcb *pcb, struct http_state *hs)
{
 8010e9a:	b580      	push	{r7, lr}
 8010e9c:	b084      	sub	sp, #16
 8010e9e:	af00      	add	r7, sp, #0
 8010ea0:	6078      	str	r0, [r7, #4]
 8010ea2:	6039      	str	r1, [r7, #0]
  u8_t data_to_send = HTTP_NO_DATA_TO_SEND;
 8010ea4:	2300      	movs	r3, #0
 8010ea6:	73fb      	strb	r3, [r7, #15]
    return 0;
  }
#endif /* LWIP_HTTPD_SUPPORT_POST && LWIP_HTTPD_POST_MANUAL_WND */

  /* If we were passed a NULL state structure pointer, ignore the call. */
  if (hs == NULL) {
 8010ea8:	683b      	ldr	r3, [r7, #0]
 8010eaa:	2b00      	cmp	r3, #0
 8010eac:	d101      	bne.n	8010eb2 <http_send+0x18>
    return 0;
 8010eae:	2300      	movs	r3, #0
 8010eb0:	e025      	b.n	8010efe <http_send+0x64>
  }
#endif /* LWIP_HTTPD_DYNAMIC_HEADERS */

  /* Have we run out of file data to send? If so, we need to read the next
   * block from the file. */
  if (hs->left == 0) {
 8010eb2:	683b      	ldr	r3, [r7, #0]
 8010eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	d108      	bne.n	8010ecc <http_send+0x32>
    if (!http_check_eof(pcb, hs)) {
 8010eba:	6839      	ldr	r1, [r7, #0]
 8010ebc:	6878      	ldr	r0, [r7, #4]
 8010ebe:	f7ff ff87 	bl	8010dd0 <http_check_eof>
 8010ec2:	4603      	mov	r3, r0
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	d101      	bne.n	8010ecc <http_send+0x32>
      return 0;
 8010ec8:	2300      	movs	r3, #0
 8010eca:	e018      	b.n	8010efe <http_send+0x64>
  if (hs->ssi) {
    data_to_send = http_send_data_ssi(pcb, hs);
  } else
#endif /* LWIP_HTTPD_SSI */
  {
    data_to_send = http_send_data_nonssi(pcb, hs);
 8010ecc:	6839      	ldr	r1, [r7, #0]
 8010ece:	6878      	ldr	r0, [r7, #4]
 8010ed0:	f7ff ffae 	bl	8010e30 <http_send_data_nonssi>
 8010ed4:	4603      	mov	r3, r0
 8010ed6:	73fb      	strb	r3, [r7, #15]
  }

  if ((hs->left == 0) && (fs_bytes_left(hs->handle) <= 0)) {
 8010ed8:	683b      	ldr	r3, [r7, #0]
 8010eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010edc:	2b00      	cmp	r3, #0
 8010ede:	d10d      	bne.n	8010efc <http_send+0x62>
 8010ee0:	683b      	ldr	r3, [r7, #0]
 8010ee2:	695b      	ldr	r3, [r3, #20]
 8010ee4:	4618      	mov	r0, r3
 8010ee6:	f7ff fe4d 	bl	8010b84 <fs_bytes_left>
 8010eea:	4603      	mov	r3, r0
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	dc05      	bgt.n	8010efc <http_send+0x62>
    /* We reached the end of the file so this request is done.
     * This adds the FIN flag right into the last data segment. */
    LWIP_DEBUGF(HTTPD_DEBUG, ("End of file.\n"));
    http_eof(pcb, hs);
 8010ef0:	6839      	ldr	r1, [r7, #0]
 8010ef2:	6878      	ldr	r0, [r7, #4]
 8010ef4:	f7ff ff5f 	bl	8010db6 <http_eof>
    return 0;
 8010ef8:	2300      	movs	r3, #0
 8010efa:	e000      	b.n	8010efe <http_send+0x64>
  }
  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("send_data end.\n"));
  return data_to_send;
 8010efc:	7bfb      	ldrb	r3, [r7, #15]
}
 8010efe:	4618      	mov	r0, r3
 8010f00:	3710      	adds	r7, #16
 8010f02:	46bd      	mov	sp, r7
 8010f04:	bd80      	pop	{r7, pc}
	...

08010f08 <http_get_404_file>:
 * @param uri pointer that receives the actual file name URI
 * @return file struct for the error page or NULL no matching file was found
 */
static struct fs_file *
http_get_404_file(struct http_state *hs, const char **uri)
{
 8010f08:	b580      	push	{r7, lr}
 8010f0a:	b084      	sub	sp, #16
 8010f0c:	af00      	add	r7, sp, #0
 8010f0e:	6078      	str	r0, [r7, #4]
 8010f10:	6039      	str	r1, [r7, #0]
  err_t err;

  *uri = "/404.html";
 8010f12:	683b      	ldr	r3, [r7, #0]
 8010f14:	4a1c      	ldr	r2, [pc, #112]	@ (8010f88 <http_get_404_file+0x80>)
 8010f16:	601a      	str	r2, [r3, #0]
  err = fs_open(&hs->file_handle, *uri);
 8010f18:	687a      	ldr	r2, [r7, #4]
 8010f1a:	683b      	ldr	r3, [r7, #0]
 8010f1c:	681b      	ldr	r3, [r3, #0]
 8010f1e:	4619      	mov	r1, r3
 8010f20:	4610      	mov	r0, r2
 8010f22:	f7ff fde7 	bl	8010af4 <fs_open>
 8010f26:	4603      	mov	r3, r0
 8010f28:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8010f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	d024      	beq.n	8010f7c <http_get_404_file+0x74>
    /* 404.html doesn't exist. Try 404.htm instead. */
    *uri = "/404.htm";
 8010f32:	683b      	ldr	r3, [r7, #0]
 8010f34:	4a15      	ldr	r2, [pc, #84]	@ (8010f8c <http_get_404_file+0x84>)
 8010f36:	601a      	str	r2, [r3, #0]
    err = fs_open(&hs->file_handle, *uri);
 8010f38:	687a      	ldr	r2, [r7, #4]
 8010f3a:	683b      	ldr	r3, [r7, #0]
 8010f3c:	681b      	ldr	r3, [r3, #0]
 8010f3e:	4619      	mov	r1, r3
 8010f40:	4610      	mov	r0, r2
 8010f42:	f7ff fdd7 	bl	8010af4 <fs_open>
 8010f46:	4603      	mov	r3, r0
 8010f48:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8010f4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	d014      	beq.n	8010f7c <http_get_404_file+0x74>
      /* 404.htm doesn't exist either. Try 404.shtml instead. */
      *uri = "/404.shtml";
 8010f52:	683b      	ldr	r3, [r7, #0]
 8010f54:	4a0e      	ldr	r2, [pc, #56]	@ (8010f90 <http_get_404_file+0x88>)
 8010f56:	601a      	str	r2, [r3, #0]
      err = fs_open(&hs->file_handle, *uri);
 8010f58:	687a      	ldr	r2, [r7, #4]
 8010f5a:	683b      	ldr	r3, [r7, #0]
 8010f5c:	681b      	ldr	r3, [r3, #0]
 8010f5e:	4619      	mov	r1, r3
 8010f60:	4610      	mov	r0, r2
 8010f62:	f7ff fdc7 	bl	8010af4 <fs_open>
 8010f66:	4603      	mov	r3, r0
 8010f68:	73fb      	strb	r3, [r7, #15]
      if (err != ERR_OK) {
 8010f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	d004      	beq.n	8010f7c <http_get_404_file+0x74>
        /* 404.htm doesn't exist either. Indicate to the caller that it should
         * send back a default 404 page.
         */
        *uri = NULL;
 8010f72:	683b      	ldr	r3, [r7, #0]
 8010f74:	2200      	movs	r2, #0
 8010f76:	601a      	str	r2, [r3, #0]
        return NULL;
 8010f78:	2300      	movs	r3, #0
 8010f7a:	e000      	b.n	8010f7e <http_get_404_file+0x76>
      }
    }
  }

  return &hs->file_handle;
 8010f7c:	687b      	ldr	r3, [r7, #4]
}
 8010f7e:	4618      	mov	r0, r3
 8010f80:	3710      	adds	r7, #16
 8010f82:	46bd      	mov	sp, r7
 8010f84:	bd80      	pop	{r7, pc}
 8010f86:	bf00      	nop
 8010f88:	0802092c 	.word	0x0802092c
 8010f8c:	08020938 	.word	0x08020938
 8010f90:	08020944 	.word	0x08020944

08010f94 <http_parse_request>:
 *         ERR_INPROGRESS if request was OK so far but not fully received
 *         another err_t otherwise
 */
static err_t
http_parse_request(struct pbuf *inp, struct http_state *hs, struct altcp_pcb *pcb)
{
 8010f94:	b580      	push	{r7, lr}
 8010f96:	b08e      	sub	sp, #56	@ 0x38
 8010f98:	af00      	add	r7, sp, #0
 8010f9a:	60f8      	str	r0, [r7, #12]
 8010f9c:	60b9      	str	r1, [r7, #8]
 8010f9e:	607a      	str	r2, [r7, #4]
  char *data;
  char *crlf;
  u16_t data_len;
  struct pbuf *p = inp;
 8010fa0:	68fb      	ldr	r3, [r7, #12]
 8010fa2:	627b      	str	r3, [r7, #36]	@ 0x24
#if LWIP_HTTPD_SUPPORT_POST
  err_t err;
#endif /* LWIP_HTTPD_SUPPORT_POST */

  LWIP_UNUSED_ARG(pcb); /* only used for post */
  LWIP_ASSERT("p != NULL", p != NULL);
 8010fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	d106      	bne.n	8010fb8 <http_parse_request+0x24>
 8010faa:	4b65      	ldr	r3, [pc, #404]	@ (8011140 <http_parse_request+0x1ac>)
 8010fac:	f240 72ae 	movw	r2, #1966	@ 0x7ae
 8010fb0:	4964      	ldr	r1, [pc, #400]	@ (8011144 <http_parse_request+0x1b0>)
 8010fb2:	4865      	ldr	r0, [pc, #404]	@ (8011148 <http_parse_request+0x1b4>)
 8010fb4:	f00c fba0 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("hs != NULL", hs != NULL);
 8010fb8:	68bb      	ldr	r3, [r7, #8]
 8010fba:	2b00      	cmp	r3, #0
 8010fbc:	d106      	bne.n	8010fcc <http_parse_request+0x38>
 8010fbe:	4b60      	ldr	r3, [pc, #384]	@ (8011140 <http_parse_request+0x1ac>)
 8010fc0:	f240 72af 	movw	r2, #1967	@ 0x7af
 8010fc4:	4961      	ldr	r1, [pc, #388]	@ (801114c <http_parse_request+0x1b8>)
 8010fc6:	4860      	ldr	r0, [pc, #384]	@ (8011148 <http_parse_request+0x1b4>)
 8010fc8:	f00c fb96 	bl	801d6f8 <iprintf>

  if ((hs->handle != NULL) || (hs->file != NULL)) {
 8010fcc:	68bb      	ldr	r3, [r7, #8]
 8010fce:	695b      	ldr	r3, [r3, #20]
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	d103      	bne.n	8010fdc <http_parse_request+0x48>
 8010fd4:	68bb      	ldr	r3, [r7, #8]
 8010fd6:	699b      	ldr	r3, [r3, #24]
 8010fd8:	2b00      	cmp	r3, #0
 8010fda:	d002      	beq.n	8010fe2 <http_parse_request+0x4e>
    LWIP_DEBUGF(HTTPD_DEBUG, ("Received data while sending a file\n"));
    /* already sending a file */
    /* @todo: abort? */
    return ERR_USE;
 8010fdc:	f06f 0307 	mvn.w	r3, #7
 8010fe0:	e0a9      	b.n	8011136 <http_parse_request+0x1a2>
  LWIP_DEBUGF(HTTPD_DEBUG, ("Received %"U16_F" bytes\n", p->tot_len));

  /* first check allowed characters in this pbuf? */

  /* enqueue the pbuf */
  if (hs->req == NULL) {
 8010fe2:	68bb      	ldr	r3, [r7, #8]
 8010fe4:	6a1b      	ldr	r3, [r3, #32]
 8010fe6:	2b00      	cmp	r3, #0
 8010fe8:	d103      	bne.n	8010ff2 <http_parse_request+0x5e>
    LWIP_DEBUGF(HTTPD_DEBUG, ("First pbuf\n"));
    hs->req = p;
 8010fea:	68bb      	ldr	r3, [r7, #8]
 8010fec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010fee:	621a      	str	r2, [r3, #32]
 8010ff0:	e005      	b.n	8010ffe <http_parse_request+0x6a>
  } else {
    LWIP_DEBUGF(HTTPD_DEBUG, ("pbuf enqueued\n"));
    pbuf_cat(hs->req, p);
 8010ff2:	68bb      	ldr	r3, [r7, #8]
 8010ff4:	6a1b      	ldr	r3, [r3, #32]
 8010ff6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010ff8:	4618      	mov	r0, r3
 8010ffa:	f002 f88b 	bl	8013114 <pbuf_cat>
  }
  /* increase pbuf ref counter as it is freed when we return but we want to
     keep it on the req list */
  pbuf_ref(p);
 8010ffe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011000:	f002 f860 	bl	80130c4 <pbuf_ref>

  if (hs->req->next != NULL) {
 8011004:	68bb      	ldr	r3, [r7, #8]
 8011006:	6a1b      	ldr	r3, [r3, #32]
 8011008:	681b      	ldr	r3, [r3, #0]
 801100a:	2b00      	cmp	r3, #0
 801100c:	d012      	beq.n	8011034 <http_parse_request+0xa0>
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 801100e:	68bb      	ldr	r3, [r7, #8]
 8011010:	6a1b      	ldr	r3, [r3, #32]
 8011012:	891b      	ldrh	r3, [r3, #8]
 8011014:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8011018:	4293      	cmp	r3, r2
 801101a:	bf28      	it	cs
 801101c:	4613      	movcs	r3, r2
 801101e:	867b      	strh	r3, [r7, #50]	@ 0x32
    pbuf_copy_partial(hs->req, httpd_req_buf, data_len, 0);
 8011020:	68bb      	ldr	r3, [r7, #8]
 8011022:	6a18      	ldr	r0, [r3, #32]
 8011024:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8011026:	2300      	movs	r3, #0
 8011028:	4949      	ldr	r1, [pc, #292]	@ (8011150 <http_parse_request+0x1bc>)
 801102a:	f002 f9ab 	bl	8013384 <pbuf_copy_partial>
    data = httpd_req_buf;
 801102e:	4b48      	ldr	r3, [pc, #288]	@ (8011150 <http_parse_request+0x1bc>)
 8011030:	637b      	str	r3, [r7, #52]	@ 0x34
 8011032:	e005      	b.n	8011040 <http_parse_request+0xac>
  } else
#endif /* LWIP_HTTPD_SUPPORT_REQUESTLIST */
  {
    data = (char *)p->payload;
 8011034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011036:	685b      	ldr	r3, [r3, #4]
 8011038:	637b      	str	r3, [r7, #52]	@ 0x34
    data_len = p->len;
 801103a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801103c:	895b      	ldrh	r3, [r3, #10]
 801103e:	867b      	strh	r3, [r7, #50]	@ 0x32
      LWIP_DEBUGF(HTTPD_DEBUG, ("Warning: incomplete header due to chained pbufs\n"));
    }
  }

  /* received enough data for minimal request? */
  if (data_len >= MIN_REQ_LEN) {
 8011040:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8011042:	2b06      	cmp	r3, #6
 8011044:	d962      	bls.n	801110c <http_parse_request+0x178>
    /* wait for CRLF before parsing anything */
    crlf = lwip_strnstr(data, CRLF, data_len);
 8011046:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8011048:	461a      	mov	r2, r3
 801104a:	4942      	ldr	r1, [pc, #264]	@ (8011154 <http_parse_request+0x1c0>)
 801104c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801104e:	f000 fb99 	bl	8011784 <lwip_strnstr>
 8011052:	6238      	str	r0, [r7, #32]
    if (crlf != NULL) {
 8011054:	6a3b      	ldr	r3, [r7, #32]
 8011056:	2b00      	cmp	r3, #0
 8011058:	d058      	beq.n	801110c <http_parse_request+0x178>
#if LWIP_HTTPD_SUPPORT_POST
      int is_post = 0;
#endif /* LWIP_HTTPD_SUPPORT_POST */
      int is_09 = 0;
 801105a:	2300      	movs	r3, #0
 801105c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      char *sp1, *sp2;
      u16_t left_len, uri_len;
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("CRLF received, parsing request\n"));
      /* parse method */
      if (!strncmp(data, "GET ", 4)) {
 801105e:	2204      	movs	r2, #4
 8011060:	493d      	ldr	r1, [pc, #244]	@ (8011158 <http_parse_request+0x1c4>)
 8011062:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8011064:	f00c fbfc 	bl	801d860 <strncmp>
 8011068:	4603      	mov	r3, r0
 801106a:	2b00      	cmp	r3, #0
 801106c:	d116      	bne.n	801109c <http_parse_request+0x108>
        sp1 = data + 3;
 801106e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011070:	3303      	adds	r3, #3
 8011072:	61fb      	str	r3, [r7, #28]
        LWIP_DEBUGF(HTTPD_DEBUG, ("Unsupported request method (not implemented): \"%s\"\n",
                                  data));
        return http_find_error_file(hs, 501);
      }
      /* if we come here, method is OK, parse URI */
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 8011074:	69fb      	ldr	r3, [r7, #28]
 8011076:	1c5a      	adds	r2, r3, #1
 8011078:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801107a:	1ad3      	subs	r3, r2, r3
 801107c:	b29b      	uxth	r3, r3
 801107e:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8011080:	1ad3      	subs	r3, r2, r3
 8011082:	837b      	strh	r3, [r7, #26]
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 8011084:	69fb      	ldr	r3, [r7, #28]
 8011086:	3301      	adds	r3, #1
 8011088:	8b7a      	ldrh	r2, [r7, #26]
 801108a:	4934      	ldr	r1, [pc, #208]	@ (801115c <http_parse_request+0x1c8>)
 801108c:	4618      	mov	r0, r3
 801108e:	f000 fb79 	bl	8011784 <lwip_strnstr>
 8011092:	62b8      	str	r0, [r7, #40]	@ 0x28
#if LWIP_HTTPD_SUPPORT_V09
      if (sp2 == NULL) {
 8011094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011096:	2b00      	cmp	r3, #0
 8011098:	d111      	bne.n	80110be <http_parse_request+0x12a>
 801109a:	e006      	b.n	80110aa <http_parse_request+0x116>
        data[4] = 0;
 801109c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801109e:	3304      	adds	r3, #4
 80110a0:	2200      	movs	r2, #0
 80110a2:	701a      	strb	r2, [r3, #0]
        return http_find_error_file(hs, 501);
 80110a4:	f06f 030f 	mvn.w	r3, #15
 80110a8:	e045      	b.n	8011136 <http_parse_request+0x1a2>
        /* HTTP 0.9: respond with correct protocol version */
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 80110aa:	69fb      	ldr	r3, [r7, #28]
 80110ac:	3301      	adds	r3, #1
 80110ae:	8b7a      	ldrh	r2, [r7, #26]
 80110b0:	4928      	ldr	r1, [pc, #160]	@ (8011154 <http_parse_request+0x1c0>)
 80110b2:	4618      	mov	r0, r3
 80110b4:	f000 fb66 	bl	8011784 <lwip_strnstr>
 80110b8:	62b8      	str	r0, [r7, #40]	@ 0x28
        is_09 = 1;
 80110ba:	2301      	movs	r3, #1
 80110bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
          goto badrequest;
        }
#endif /* LWIP_HTTPD_SUPPORT_POST */
      }
#endif /* LWIP_HTTPD_SUPPORT_V09 */
      uri_len = (u16_t)(sp2 - (sp1 + 1));
 80110be:	69fb      	ldr	r3, [r7, #28]
 80110c0:	3301      	adds	r3, #1
 80110c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80110c4:	1ad3      	subs	r3, r2, r3
 80110c6:	833b      	strh	r3, [r7, #24]
      if ((sp2 != 0) && (sp2 > sp1)) {
 80110c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	d01e      	beq.n	801110c <http_parse_request+0x178>
 80110ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80110d0:	69fb      	ldr	r3, [r7, #28]
 80110d2:	429a      	cmp	r2, r3
 80110d4:	d91a      	bls.n	801110c <http_parse_request+0x178>
        /* wait for CRLFCRLF (indicating end of HTTP headers) before parsing anything */
        if (lwip_strnstr(data, CRLF CRLF, data_len) != NULL) {
 80110d6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80110d8:	461a      	mov	r2, r3
 80110da:	4921      	ldr	r1, [pc, #132]	@ (8011160 <http_parse_request+0x1cc>)
 80110dc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80110de:	f000 fb51 	bl	8011784 <lwip_strnstr>
 80110e2:	4603      	mov	r3, r0
 80110e4:	2b00      	cmp	r3, #0
 80110e6:	d011      	beq.n	801110c <http_parse_request+0x178>
          char *uri = sp1 + 1;
 80110e8:	69fb      	ldr	r3, [r7, #28]
 80110ea:	3301      	adds	r3, #1
 80110ec:	617b      	str	r3, [r7, #20]
          } else {
            hs->keepalive = 0;
          }
#endif /* LWIP_HTTPD_SUPPORT_11_KEEPALIVE */
          /* null-terminate the METHOD (pbuf is freed anyway wen returning) */
          *sp1 = 0;
 80110ee:	69fb      	ldr	r3, [r7, #28]
 80110f0:	2200      	movs	r2, #0
 80110f2:	701a      	strb	r2, [r3, #0]
          uri[uri_len] = 0;
 80110f4:	8b3b      	ldrh	r3, [r7, #24]
 80110f6:	697a      	ldr	r2, [r7, #20]
 80110f8:	4413      	add	r3, r2
 80110fa:	2200      	movs	r2, #0
 80110fc:	701a      	strb	r2, [r3, #0]
            }
            return err;
          } else
#endif /* LWIP_HTTPD_SUPPORT_POST */
          {
            return http_find_file(hs, uri, is_09);
 80110fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011100:	6979      	ldr	r1, [r7, #20]
 8011102:	68b8      	ldr	r0, [r7, #8]
 8011104:	f000 f82e 	bl	8011164 <http_find_file>
 8011108:	4603      	mov	r3, r0
 801110a:	e014      	b.n	8011136 <http_parse_request+0x1a2>
      }
    }
  }

#if LWIP_HTTPD_SUPPORT_REQUESTLIST
  clen = pbuf_clen(hs->req);
 801110c:	68bb      	ldr	r3, [r7, #8]
 801110e:	6a1b      	ldr	r3, [r3, #32]
 8011110:	4618      	mov	r0, r3
 8011112:	f001 ffbf 	bl	8013094 <pbuf_clen>
 8011116:	4603      	mov	r3, r0
 8011118:	827b      	strh	r3, [r7, #18]
  if ((hs->req->tot_len <= LWIP_HTTPD_REQ_BUFSIZE) &&
 801111a:	68bb      	ldr	r3, [r7, #8]
 801111c:	6a1b      	ldr	r3, [r3, #32]
 801111e:	891b      	ldrh	r3, [r3, #8]
 8011120:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011124:	d205      	bcs.n	8011132 <http_parse_request+0x19e>
 8011126:	8a7b      	ldrh	r3, [r7, #18]
 8011128:	2b05      	cmp	r3, #5
 801112a:	d802      	bhi.n	8011132 <http_parse_request+0x19e>
      (clen <= LWIP_HTTPD_REQ_QUEUELEN)) {
    /* request not fully received (too short or CRLF is missing) */
    return ERR_INPROGRESS;
 801112c:	f06f 0304 	mvn.w	r3, #4
 8011130:	e001      	b.n	8011136 <http_parse_request+0x1a2>
#if LWIP_HTTPD_SUPPORT_POST
badrequest:
#endif /* LWIP_HTTPD_SUPPORT_POST */
    LWIP_DEBUGF(HTTPD_DEBUG, ("bad request\n"));
    /* could not parse request */
    return http_find_error_file(hs, 400);
 8011132:	f06f 030f 	mvn.w	r3, #15
  }
}
 8011136:	4618      	mov	r0, r3
 8011138:	3738      	adds	r7, #56	@ 0x38
 801113a:	46bd      	mov	sp, r7
 801113c:	bd80      	pop	{r7, pc}
 801113e:	bf00      	nop
 8011140:	08020884 	.word	0x08020884
 8011144:	08020950 	.word	0x08020950
 8011148:	080208cc 	.word	0x080208cc
 801114c:	0802095c 	.word	0x0802095c
 8011150:	2000b848 	.word	0x2000b848
 8011154:	08020968 	.word	0x08020968
 8011158:	0802096c 	.word	0x0802096c
 801115c:	08020974 	.word	0x08020974
 8011160:	08020978 	.word	0x08020978

08011164 <http_find_file>:
 * @return ERR_OK if file was found and hs has been initialized correctly
 *         another err_t otherwise
 */
static err_t
http_find_file(struct http_state *hs, const char *uri, int is_09)
{
 8011164:	b580      	push	{r7, lr}
 8011166:	b092      	sub	sp, #72	@ 0x48
 8011168:	af02      	add	r7, sp, #8
 801116a:	60f8      	str	r0, [r7, #12]
 801116c:	60b9      	str	r1, [r7, #8]
 801116e:	607a      	str	r2, [r7, #4]
  size_t loop;
  struct fs_file *file = NULL;
 8011170:	2300      	movs	r3, #0
 8011172:	63bb      	str	r3, [r7, #56]	@ 0x38
  char *params = NULL;
 8011174:	2300      	movs	r3, #0
 8011176:	637b      	str	r3, [r7, #52]	@ 0x34
#endif /* LWIP_HTTPD_CGI */
#if !LWIP_HTTPD_SSI
  const
#endif /* !LWIP_HTTPD_SSI */
  /* By default, assume we will not be processing server-side-includes tags */
  u8_t tag_check = 0;
 8011178:	2300      	movs	r3, #0
 801117a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Have we been asked for the default file (in root or a directory) ? */
#if LWIP_HTTPD_MAX_REQUEST_URI_LEN
  size_t uri_len = strlen(uri);
 801117e:	68bb      	ldr	r3, [r7, #8]
 8011180:	4618      	mov	r0, r3
 8011182:	f7ef f8a5 	bl	80002d0 <strlen>
 8011186:	62b8      	str	r0, [r7, #40]	@ 0x28
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 8011188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801118a:	2b00      	cmp	r3, #0
 801118c:	d06b      	beq.n	8011266 <http_find_file+0x102>
 801118e:	68ba      	ldr	r2, [r7, #8]
 8011190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011192:	3b01      	subs	r3, #1
 8011194:	4413      	add	r3, r2
 8011196:	781b      	ldrb	r3, [r3, #0]
 8011198:	2b2f      	cmp	r3, #47	@ 0x2f
 801119a:	d164      	bne.n	8011266 <http_find_file+0x102>
      ((uri != http_uri_buf) || (uri_len == 1))) {
 801119c:	68bb      	ldr	r3, [r7, #8]
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 801119e:	4a53      	ldr	r2, [pc, #332]	@ (80112ec <http_find_file+0x188>)
 80111a0:	4293      	cmp	r3, r2
 80111a2:	d102      	bne.n	80111aa <http_find_file+0x46>
      ((uri != http_uri_buf) || (uri_len == 1))) {
 80111a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80111a6:	2b01      	cmp	r3, #1
 80111a8:	d15d      	bne.n	8011266 <http_find_file+0x102>
    size_t copy_len = LWIP_MIN(sizeof(http_uri_buf) - 1, uri_len - 1);
 80111aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80111ac:	3b01      	subs	r3, #1
 80111ae:	2b3f      	cmp	r3, #63	@ 0x3f
 80111b0:	bf28      	it	cs
 80111b2:	233f      	movcs	r3, #63	@ 0x3f
 80111b4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (copy_len > 0) {
 80111b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111b8:	2b00      	cmp	r3, #0
 80111ba:	d00a      	beq.n	80111d2 <http_find_file+0x6e>
      MEMCPY(http_uri_buf, uri, copy_len);
 80111bc:	68bb      	ldr	r3, [r7, #8]
 80111be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80111c0:	4619      	mov	r1, r3
 80111c2:	484a      	ldr	r0, [pc, #296]	@ (80112ec <http_find_file+0x188>)
 80111c4:	f00c fc25 	bl	801da12 <memcpy>
      http_uri_buf[copy_len] = 0;
 80111c8:	4a48      	ldr	r2, [pc, #288]	@ (80112ec <http_find_file+0x188>)
 80111ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111cc:	4413      	add	r3, r2
 80111ce:	2200      	movs	r2, #0
 80111d0:	701a      	strb	r2, [r3, #0]
#else /* LWIP_HTTPD_MAX_REQUEST_URI_LEN */
  if ((uri[0] == '/') &&  (uri[1] == 0)) {
#endif /* LWIP_HTTPD_MAX_REQUEST_URI_LEN */
    /* Try each of the configured default filenames until we find one
       that exists. */
    for (loop = 0; loop < NUM_DEFAULT_FILENAMES; loop++) {
 80111d2:	2300      	movs	r3, #0
 80111d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80111d6:	e043      	b.n	8011260 <http_find_file+0xfc>
      const char *file_name;
#if LWIP_HTTPD_MAX_REQUEST_URI_LEN
      if (copy_len > 0) {
 80111d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111da:	2b00      	cmp	r3, #0
 80111dc:	d028      	beq.n	8011230 <http_find_file+0xcc>
        size_t len_left = sizeof(http_uri_buf) - copy_len - 1;
 80111de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111e0:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 80111e4:	623b      	str	r3, [r7, #32]
        if (len_left > 0) {
 80111e6:	6a3b      	ldr	r3, [r7, #32]
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	d01e      	beq.n	801122a <http_find_file+0xc6>
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 80111ec:	4a40      	ldr	r2, [pc, #256]	@ (80112f0 <http_find_file+0x18c>)
 80111ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80111f0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80111f4:	4618      	mov	r0, r3
 80111f6:	f7ef f86b 	bl	80002d0 <strlen>
 80111fa:	61f8      	str	r0, [r7, #28]
          size_t name_copy_len = LWIP_MIN(len_left, name_len);
 80111fc:	69fa      	ldr	r2, [r7, #28]
 80111fe:	6a3b      	ldr	r3, [r7, #32]
 8011200:	4293      	cmp	r3, r2
 8011202:	bf28      	it	cs
 8011204:	4613      	movcs	r3, r2
 8011206:	61bb      	str	r3, [r7, #24]
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 8011208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801120a:	4a38      	ldr	r2, [pc, #224]	@ (80112ec <http_find_file+0x188>)
 801120c:	1898      	adds	r0, r3, r2
 801120e:	4a38      	ldr	r2, [pc, #224]	@ (80112f0 <http_find_file+0x18c>)
 8011210:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011212:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8011216:	69ba      	ldr	r2, [r7, #24]
 8011218:	4619      	mov	r1, r3
 801121a:	f00c fbfa 	bl	801da12 <memcpy>
          http_uri_buf[copy_len + name_copy_len] = 0;
 801121e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011220:	69bb      	ldr	r3, [r7, #24]
 8011222:	4413      	add	r3, r2
 8011224:	4a31      	ldr	r2, [pc, #196]	@ (80112ec <http_find_file+0x188>)
 8011226:	2100      	movs	r1, #0
 8011228:	54d1      	strb	r1, [r2, r3]
        }
        file_name = http_uri_buf;
 801122a:	4b30      	ldr	r3, [pc, #192]	@ (80112ec <http_find_file+0x188>)
 801122c:	633b      	str	r3, [r7, #48]	@ 0x30
 801122e:	e004      	b.n	801123a <http_find_file+0xd6>
      } else
#endif /* LWIP_HTTPD_MAX_REQUEST_URI_LEN */
      {
        file_name = httpd_default_filenames[loop].name;
 8011230:	4a2f      	ldr	r2, [pc, #188]	@ (80112f0 <http_find_file+0x18c>)
 8011232:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011234:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8011238:	633b      	str	r3, [r7, #48]	@ 0x30
      }
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Looking for %s...\n", file_name));
      err = fs_open(&hs->file_handle, file_name);
 801123a:	68fb      	ldr	r3, [r7, #12]
 801123c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801123e:	4618      	mov	r0, r3
 8011240:	f7ff fc58 	bl	8010af4 <fs_open>
 8011244:	4603      	mov	r3, r0
 8011246:	75fb      	strb	r3, [r7, #23]
      if (err == ERR_OK) {
 8011248:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801124c:	2b00      	cmp	r3, #0
 801124e:	d104      	bne.n	801125a <http_find_file+0xf6>
        uri = file_name;
 8011250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011252:	60bb      	str	r3, [r7, #8]
        file = &hs->file_handle;
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	63bb      	str	r3, [r7, #56]	@ 0x38
        LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Opened.\n"));
#if LWIP_HTTPD_SSI
        tag_check = httpd_default_filenames[loop].shtml;
#endif /* LWIP_HTTPD_SSI */
        break;
 8011258:	e005      	b.n	8011266 <http_find_file+0x102>
    for (loop = 0; loop < NUM_DEFAULT_FILENAMES; loop++) {
 801125a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801125c:	3301      	adds	r3, #1
 801125e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011260:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011262:	2b04      	cmp	r3, #4
 8011264:	d9b8      	bls.n	80111d8 <http_find_file+0x74>
      }
    }
  }
  if (file == NULL) {
 8011266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011268:	2b00      	cmp	r3, #0
 801126a:	d124      	bne.n	80112b6 <http_find_file+0x152>
    /* No - we've been asked for a specific file. */
    /* First, isolate the base URI (without any parameters) */
    params = (char *)strchr(uri, '?');
 801126c:	68bb      	ldr	r3, [r7, #8]
 801126e:	213f      	movs	r1, #63	@ 0x3f
 8011270:	4618      	mov	r0, r3
 8011272:	f00c fae8 	bl	801d846 <strchr>
 8011276:	6378      	str	r0, [r7, #52]	@ 0x34
    if (params != NULL) {
 8011278:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801127a:	2b00      	cmp	r3, #0
 801127c:	d005      	beq.n	801128a <http_find_file+0x126>
      /* URI contains parameters. NULL-terminate the base URI */
      *params = '\0';
 801127e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011280:	2200      	movs	r2, #0
 8011282:	701a      	strb	r2, [r3, #0]
      params++;
 8011284:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011286:	3301      	adds	r3, #1
 8011288:	637b      	str	r3, [r7, #52]	@ 0x34
    }
#endif /* LWIP_HTTPD_CGI */

    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Opening %s\n", uri));

    err = fs_open(&hs->file_handle, uri);
 801128a:	68fb      	ldr	r3, [r7, #12]
 801128c:	68ba      	ldr	r2, [r7, #8]
 801128e:	4611      	mov	r1, r2
 8011290:	4618      	mov	r0, r3
 8011292:	f7ff fc2f 	bl	8010af4 <fs_open>
 8011296:	4603      	mov	r3, r0
 8011298:	75fb      	strb	r3, [r7, #23]
    if (err == ERR_OK) {
 801129a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801129e:	2b00      	cmp	r3, #0
 80112a0:	d102      	bne.n	80112a8 <http_find_file+0x144>
      file = &hs->file_handle;
 80112a2:	68fb      	ldr	r3, [r7, #12]
 80112a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80112a6:	e006      	b.n	80112b6 <http_find_file+0x152>
    } else {
      file = http_get_404_file(hs, &uri);
 80112a8:	f107 0308 	add.w	r3, r7, #8
 80112ac:	4619      	mov	r1, r3
 80112ae:	68f8      	ldr	r0, [r7, #12]
 80112b0:	f7ff fe2a 	bl	8010f08 <http_get_404_file>
 80112b4:	63b8      	str	r0, [r7, #56]	@ 0x38
#endif /* LWIP_HTTPD_SSI_BY_FILE_EXTENSION */
      }
    }
#endif /* LWIP_HTTPD_SSI */
  }
  if (file == NULL) {
 80112b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	d106      	bne.n	80112ca <http_find_file+0x166>
    /* None of the default filenames exist so send back a 404 page */
    file = http_get_404_file(hs, &uri);
 80112bc:	f107 0308 	add.w	r3, r7, #8
 80112c0:	4619      	mov	r1, r3
 80112c2:	68f8      	ldr	r0, [r7, #12]
 80112c4:	f7ff fe20 	bl	8010f08 <http_get_404_file>
 80112c8:	63b8      	str	r0, [r7, #56]	@ 0x38
  }
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 80112ca:	68ba      	ldr	r2, [r7, #8]
 80112cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80112ce:	9301      	str	r3, [sp, #4]
 80112d0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80112d4:	9300      	str	r3, [sp, #0]
 80112d6:	4613      	mov	r3, r2
 80112d8:	687a      	ldr	r2, [r7, #4]
 80112da:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80112dc:	68f8      	ldr	r0, [r7, #12]
 80112de:	f000 f809 	bl	80112f4 <http_init_file>
 80112e2:	4603      	mov	r3, r0
}
 80112e4:	4618      	mov	r0, r3
 80112e6:	3740      	adds	r7, #64	@ 0x40
 80112e8:	46bd      	mov	sp, r7
 80112ea:	bd80      	pop	{r7, pc}
 80112ec:	2000bc48 	.word	0x2000bc48
 80112f0:	080240cc 	.word	0x080240cc

080112f4 <http_init_file>:
 *         another err_t otherwise
 */
static err_t
http_init_file(struct http_state *hs, struct fs_file *file, int is_09, const char *uri,
               u8_t tag_check, char *params)
{
 80112f4:	b580      	push	{r7, lr}
 80112f6:	b086      	sub	sp, #24
 80112f8:	af00      	add	r7, sp, #0
 80112fa:	60f8      	str	r0, [r7, #12]
 80112fc:	60b9      	str	r1, [r7, #8]
 80112fe:	607a      	str	r2, [r7, #4]
 8011300:	603b      	str	r3, [r7, #0]
#if !LWIP_HTTPD_SUPPORT_V09
  LWIP_UNUSED_ARG(is_09);
#endif
  if (file != NULL) {
 8011302:	68bb      	ldr	r3, [r7, #8]
 8011304:	2b00      	cmp	r3, #0
 8011306:	d05c      	beq.n	80113c2 <http_init_file+0xce>
    /* file opened, initialise struct http_state */
#if !LWIP_HTTPD_DYNAMIC_FILE_READ
    /* If dynamic read is disabled, file data must be in one piece and available now */
    LWIP_ASSERT("file->data != NULL", file->data != NULL);
 8011308:	68bb      	ldr	r3, [r7, #8]
 801130a:	681b      	ldr	r3, [r3, #0]
 801130c:	2b00      	cmp	r3, #0
 801130e:	d106      	bne.n	801131e <http_init_file+0x2a>
 8011310:	4b35      	ldr	r3, [pc, #212]	@ (80113e8 <http_init_file+0xf4>)
 8011312:	f640 120b 	movw	r2, #2315	@ 0x90b
 8011316:	4935      	ldr	r1, [pc, #212]	@ (80113ec <http_init_file+0xf8>)
 8011318:	4835      	ldr	r0, [pc, #212]	@ (80113f0 <http_init_file+0xfc>)
 801131a:	f00c f9ed 	bl	801d6f8 <iprintf>
      }
    }
#else /* LWIP_HTTPD_SSI */
    LWIP_UNUSED_ARG(tag_check);
#endif /* LWIP_HTTPD_SSI */
    hs->handle = file;
 801131e:	68fb      	ldr	r3, [r7, #12]
 8011320:	68ba      	ldr	r2, [r7, #8]
 8011322:	615a      	str	r2, [r3, #20]
                       );
    }
#else /* LWIP_HTTPD_CGI_SSI */
    LWIP_UNUSED_ARG(params);
#endif /* LWIP_HTTPD_CGI_SSI */
    hs->file = file->data;
 8011324:	68bb      	ldr	r3, [r7, #8]
 8011326:	681a      	ldr	r2, [r3, #0]
 8011328:	68fb      	ldr	r3, [r7, #12]
 801132a:	619a      	str	r2, [r3, #24]
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 801132c:	68bb      	ldr	r3, [r7, #8]
 801132e:	685b      	ldr	r3, [r3, #4]
 8011330:	2b00      	cmp	r3, #0
 8011332:	da06      	bge.n	8011342 <http_init_file+0x4e>
 8011334:	4b2c      	ldr	r3, [pc, #176]	@ (80113e8 <http_init_file+0xf4>)
 8011336:	f640 1234 	movw	r2, #2356	@ 0x934
 801133a:	492e      	ldr	r1, [pc, #184]	@ (80113f4 <http_init_file+0x100>)
 801133c:	482c      	ldr	r0, [pc, #176]	@ (80113f0 <http_init_file+0xfc>)
 801133e:	f00c f9db 	bl	801d6f8 <iprintf>
      /* custom file, need to read data first (via fs_read_custom) */
      hs->left = 0;
    } else
#endif /* LWIP_HTTPD_CUSTOM_FILES */
    {
      hs->left = (u32_t)file->len;
 8011342:	68bb      	ldr	r3, [r7, #8]
 8011344:	685b      	ldr	r3, [r3, #4]
 8011346:	461a      	mov	r2, r3
 8011348:	68fb      	ldr	r3, [r7, #12]
 801134a:	625a      	str	r2, [r3, #36]	@ 0x24
    }
    hs->retries = 0;
 801134c:	68fb      	ldr	r3, [r7, #12]
 801134e:	2200      	movs	r2, #0
 8011350:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
#if LWIP_HTTPD_TIMING
    hs->time_started = sys_now();
#endif /* LWIP_HTTPD_TIMING */
#if !LWIP_HTTPD_DYNAMIC_HEADERS
    LWIP_ASSERT("HTTP headers not included in file system",
 8011354:	68fb      	ldr	r3, [r7, #12]
 8011356:	695b      	ldr	r3, [r3, #20]
 8011358:	7c1b      	ldrb	r3, [r3, #16]
 801135a:	f003 0301 	and.w	r3, r3, #1
 801135e:	2b00      	cmp	r3, #0
 8011360:	d106      	bne.n	8011370 <http_init_file+0x7c>
 8011362:	4b21      	ldr	r3, [pc, #132]	@ (80113e8 <http_init_file+0xf4>)
 8011364:	f640 1243 	movw	r2, #2371	@ 0x943
 8011368:	4923      	ldr	r1, [pc, #140]	@ (80113f8 <http_init_file+0x104>)
 801136a:	4821      	ldr	r0, [pc, #132]	@ (80113f0 <http_init_file+0xfc>)
 801136c:	f00c f9c4 	bl	801d6f8 <iprintf>
                (hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0);
#endif /* !LWIP_HTTPD_DYNAMIC_HEADERS */
#if LWIP_HTTPD_SUPPORT_V09
    if (is_09 && ((hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0)) {
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	2b00      	cmp	r3, #0
 8011374:	d032      	beq.n	80113dc <http_init_file+0xe8>
 8011376:	68fb      	ldr	r3, [r7, #12]
 8011378:	695b      	ldr	r3, [r3, #20]
 801137a:	7c1b      	ldrb	r3, [r3, #16]
 801137c:	f003 0301 	and.w	r3, r3, #1
 8011380:	2b00      	cmp	r3, #0
 8011382:	d02b      	beq.n	80113dc <http_init_file+0xe8>
      /* HTTP/0.9 responses are sent without HTTP header,
         search for the end of the header. */
      char *file_start = lwip_strnstr(hs->file, CRLF CRLF, hs->left);
 8011384:	68fb      	ldr	r3, [r7, #12]
 8011386:	6998      	ldr	r0, [r3, #24]
 8011388:	68fb      	ldr	r3, [r7, #12]
 801138a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801138c:	461a      	mov	r2, r3
 801138e:	491b      	ldr	r1, [pc, #108]	@ (80113fc <http_init_file+0x108>)
 8011390:	f000 f9f8 	bl	8011784 <lwip_strnstr>
 8011394:	6178      	str	r0, [r7, #20]
      if (file_start != NULL) {
 8011396:	697b      	ldr	r3, [r7, #20]
 8011398:	2b00      	cmp	r3, #0
 801139a:	d01f      	beq.n	80113dc <http_init_file+0xe8>
        int diff = file_start + 4 - hs->file;
 801139c:	697b      	ldr	r3, [r7, #20]
 801139e:	1d1a      	adds	r2, r3, #4
 80113a0:	68fb      	ldr	r3, [r7, #12]
 80113a2:	699b      	ldr	r3, [r3, #24]
 80113a4:	1ad3      	subs	r3, r2, r3
 80113a6:	613b      	str	r3, [r7, #16]
        hs->file += diff;
 80113a8:	68fb      	ldr	r3, [r7, #12]
 80113aa:	699a      	ldr	r2, [r3, #24]
 80113ac:	693b      	ldr	r3, [r7, #16]
 80113ae:	441a      	add	r2, r3
 80113b0:	68fb      	ldr	r3, [r7, #12]
 80113b2:	619a      	str	r2, [r3, #24]
        hs->left -= (u32_t)diff;
 80113b4:	68fb      	ldr	r3, [r7, #12]
 80113b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80113b8:	693b      	ldr	r3, [r7, #16]
 80113ba:	1ad2      	subs	r2, r2, r3
 80113bc:	68fb      	ldr	r3, [r7, #12]
 80113be:	625a      	str	r2, [r3, #36]	@ 0x24
 80113c0:	e00c      	b.n	80113dc <http_init_file+0xe8>
      }
    }
#endif /* LWIP_HTTPD_SUPPORT_V09*/
  } else {
    hs->handle = NULL;
 80113c2:	68fb      	ldr	r3, [r7, #12]
 80113c4:	2200      	movs	r2, #0
 80113c6:	615a      	str	r2, [r3, #20]
    hs->file = NULL;
 80113c8:	68fb      	ldr	r3, [r7, #12]
 80113ca:	2200      	movs	r2, #0
 80113cc:	619a      	str	r2, [r3, #24]
    hs->left = 0;
 80113ce:	68fb      	ldr	r3, [r7, #12]
 80113d0:	2200      	movs	r2, #0
 80113d2:	625a      	str	r2, [r3, #36]	@ 0x24
    hs->retries = 0;
 80113d4:	68fb      	ldr	r3, [r7, #12]
 80113d6:	2200      	movs	r2, #0
 80113d8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        hs->keepalive = 0;
      }
    }
  }
#endif /* LWIP_HTTPD_SUPPORT_11_KEEPALIVE */
  return ERR_OK;
 80113dc:	2300      	movs	r3, #0
}
 80113de:	4618      	mov	r0, r3
 80113e0:	3718      	adds	r7, #24
 80113e2:	46bd      	mov	sp, r7
 80113e4:	bd80      	pop	{r7, pc}
 80113e6:	bf00      	nop
 80113e8:	08020884 	.word	0x08020884
 80113ec:	08020980 	.word	0x08020980
 80113f0:	080208cc 	.word	0x080208cc
 80113f4:	08020994 	.word	0x08020994
 80113f8:	080209b4 	.word	0x080209b4
 80113fc:	08020978 	.word	0x08020978

08011400 <http_err>:
 * The pcb had an error and is already deallocated.
 * The argument might still be valid (if != NULL).
 */
static void
http_err(void *arg, err_t err)
{
 8011400:	b580      	push	{r7, lr}
 8011402:	b084      	sub	sp, #16
 8011404:	af00      	add	r7, sp, #0
 8011406:	6078      	str	r0, [r7, #4]
 8011408:	460b      	mov	r3, r1
 801140a:	70fb      	strb	r3, [r7, #3]
  struct http_state *hs = (struct http_state *)arg;
 801140c:	687b      	ldr	r3, [r7, #4]
 801140e:	60fb      	str	r3, [r7, #12]
  LWIP_UNUSED_ARG(err);

  LWIP_DEBUGF(HTTPD_DEBUG, ("http_err: %s", lwip_strerr(err)));

  if (hs != NULL) {
 8011410:	68fb      	ldr	r3, [r7, #12]
 8011412:	2b00      	cmp	r3, #0
 8011414:	d002      	beq.n	801141c <http_err+0x1c>
    http_state_free(hs);
 8011416:	68f8      	ldr	r0, [r7, #12]
 8011418:	f7ff fc02 	bl	8010c20 <http_state_free>
  }
}
 801141c:	bf00      	nop
 801141e:	3710      	adds	r7, #16
 8011420:	46bd      	mov	sp, r7
 8011422:	bd80      	pop	{r7, pc}

08011424 <http_sent>:
 * Data has been sent and acknowledged by the remote host.
 * This means that more data can be sent.
 */
static err_t
http_sent(void *arg, struct altcp_pcb *pcb, u16_t len)
{
 8011424:	b580      	push	{r7, lr}
 8011426:	b086      	sub	sp, #24
 8011428:	af00      	add	r7, sp, #0
 801142a:	60f8      	str	r0, [r7, #12]
 801142c:	60b9      	str	r1, [r7, #8]
 801142e:	4613      	mov	r3, r2
 8011430:	80fb      	strh	r3, [r7, #6]
  struct http_state *hs = (struct http_state *)arg;
 8011432:	68fb      	ldr	r3, [r7, #12]
 8011434:	617b      	str	r3, [r7, #20]

  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_sent %p\n", (void *)pcb));

  LWIP_UNUSED_ARG(len);

  if (hs == NULL) {
 8011436:	697b      	ldr	r3, [r7, #20]
 8011438:	2b00      	cmp	r3, #0
 801143a:	d101      	bne.n	8011440 <http_sent+0x1c>
    return ERR_OK;
 801143c:	2300      	movs	r3, #0
 801143e:	e008      	b.n	8011452 <http_sent+0x2e>
  }

  hs->retries = 0;
 8011440:	697b      	ldr	r3, [r7, #20]
 8011442:	2200      	movs	r2, #0
 8011444:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  http_send(pcb, hs);
 8011448:	6979      	ldr	r1, [r7, #20]
 801144a:	68b8      	ldr	r0, [r7, #8]
 801144c:	f7ff fd25 	bl	8010e9a <http_send>

  return ERR_OK;
 8011450:	2300      	movs	r3, #0
}
 8011452:	4618      	mov	r0, r3
 8011454:	3718      	adds	r7, #24
 8011456:	46bd      	mov	sp, r7
 8011458:	bd80      	pop	{r7, pc}

0801145a <http_poll>:
 *
 * This could be increased, but we don't want to waste resources for bad connections.
 */
static err_t
http_poll(void *arg, struct altcp_pcb *pcb)
{
 801145a:	b580      	push	{r7, lr}
 801145c:	b084      	sub	sp, #16
 801145e:	af00      	add	r7, sp, #0
 8011460:	6078      	str	r0, [r7, #4]
 8011462:	6039      	str	r1, [r7, #0]
  struct http_state *hs = (struct http_state *)arg;
 8011464:	687b      	ldr	r3, [r7, #4]
 8011466:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_poll: pcb=%p hs=%p pcb_state=%s\n",
              (void *)pcb, (void *)hs, tcp_debug_state_str(altcp_dbg_get_tcp_state(pcb))));

  if (hs == NULL) {
 8011468:	68fb      	ldr	r3, [r7, #12]
 801146a:	2b00      	cmp	r3, #0
 801146c:	d107      	bne.n	801147e <http_poll+0x24>
    err_t closed;
    /* arg is null, close. */
    LWIP_DEBUGF(HTTPD_DEBUG, ("http_poll: arg is NULL, close\n"));
    closed = http_close_conn(pcb, NULL);
 801146e:	2100      	movs	r1, #0
 8011470:	6838      	ldr	r0, [r7, #0]
 8011472:	f7ff fc91 	bl	8010d98 <http_close_conn>
 8011476:	4603      	mov	r3, r0
 8011478:	72fb      	strb	r3, [r7, #11]
    if (closed == ERR_MEM) {
      altcp_abort(pcb);
      return ERR_ABRT;
    }
#endif /* LWIP_HTTPD_ABORT_ON_CLOSE_MEM_ERROR */
    return ERR_OK;
 801147a:	2300      	movs	r3, #0
 801147c:	e021      	b.n	80114c2 <http_poll+0x68>
  } else {
    hs->retries++;
 801147e:	68fb      	ldr	r3, [r7, #12]
 8011480:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011484:	3301      	adds	r3, #1
 8011486:	b2da      	uxtb	r2, r3
 8011488:	68fb      	ldr	r3, [r7, #12]
 801148a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    if (hs->retries == HTTPD_MAX_RETRIES) {
 801148e:	68fb      	ldr	r3, [r7, #12]
 8011490:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011494:	2b04      	cmp	r3, #4
 8011496:	d105      	bne.n	80114a4 <http_poll+0x4a>
      LWIP_DEBUGF(HTTPD_DEBUG, ("http_poll: too many retries, close\n"));
      http_close_conn(pcb, hs);
 8011498:	68f9      	ldr	r1, [r7, #12]
 801149a:	6838      	ldr	r0, [r7, #0]
 801149c:	f7ff fc7c 	bl	8010d98 <http_close_conn>
      return ERR_OK;
 80114a0:	2300      	movs	r3, #0
 80114a2:	e00e      	b.n	80114c2 <http_poll+0x68>
    }

    /* If this connection has a file open, try to send some more data. If
     * it has not yet received a GET request, don't do this since it will
     * cause the connection to close immediately. */
    if (hs->handle) {
 80114a4:	68fb      	ldr	r3, [r7, #12]
 80114a6:	695b      	ldr	r3, [r3, #20]
 80114a8:	2b00      	cmp	r3, #0
 80114aa:	d009      	beq.n	80114c0 <http_poll+0x66>
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_poll: try to send more data\n"));
      if (http_send(pcb, hs)) {
 80114ac:	68f9      	ldr	r1, [r7, #12]
 80114ae:	6838      	ldr	r0, [r7, #0]
 80114b0:	f7ff fcf3 	bl	8010e9a <http_send>
 80114b4:	4603      	mov	r3, r0
 80114b6:	2b00      	cmp	r3, #0
 80114b8:	d002      	beq.n	80114c0 <http_poll+0x66>
        /* If we wrote anything to be sent, go ahead and send it now. */
        LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("tcp_output\n"));
        altcp_output(pcb);
 80114ba:	6838      	ldr	r0, [r7, #0]
 80114bc:	f007 f942 	bl	8018744 <tcp_output>
      }
    }
  }

  return ERR_OK;
 80114c0:	2300      	movs	r3, #0
}
 80114c2:	4618      	mov	r0, r3
 80114c4:	3710      	adds	r7, #16
 80114c6:	46bd      	mov	sp, r7
 80114c8:	bd80      	pop	{r7, pc}
	...

080114cc <http_recv>:
 * Data has been received on this pcb.
 * For HTTP 1.0, this should normally only happen once (if the request fits in one packet).
 */
static err_t
http_recv(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t err)
{
 80114cc:	b580      	push	{r7, lr}
 80114ce:	b086      	sub	sp, #24
 80114d0:	af00      	add	r7, sp, #0
 80114d2:	60f8      	str	r0, [r7, #12]
 80114d4:	60b9      	str	r1, [r7, #8]
 80114d6:	607a      	str	r2, [r7, #4]
 80114d8:	70fb      	strb	r3, [r7, #3]
  struct http_state *hs = (struct http_state *)arg;
 80114da:	68fb      	ldr	r3, [r7, #12]
 80114dc:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_recv: pcb=%p pbuf=%p err=%s\n", (void *)pcb,
              (void *)p, lwip_strerr(err)));

  if ((err != ERR_OK) || (p == NULL) || (hs == NULL)) {
 80114de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80114e2:	2b00      	cmp	r3, #0
 80114e4:	d105      	bne.n	80114f2 <http_recv+0x26>
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	d002      	beq.n	80114f2 <http_recv+0x26>
 80114ec:	697b      	ldr	r3, [r7, #20]
 80114ee:	2b00      	cmp	r3, #0
 80114f0:	d111      	bne.n	8011516 <http_recv+0x4a>
    /* error or closed by other side? */
    if (p != NULL) {
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	2b00      	cmp	r3, #0
 80114f6:	d008      	beq.n	801150a <http_recv+0x3e>
      /* Inform TCP that we have taken the data. */
      altcp_recved(pcb, p->tot_len);
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	891b      	ldrh	r3, [r3, #8]
 80114fc:	4619      	mov	r1, r3
 80114fe:	68b8      	ldr	r0, [r7, #8]
 8011500:	f002 fd14 	bl	8013f2c <tcp_recved>
      pbuf_free(p);
 8011504:	6878      	ldr	r0, [r7, #4]
 8011506:	f001 fd37 	bl	8012f78 <pbuf_free>
    }
    if (hs == NULL) {
      /* this should not happen, only to be robust */
      LWIP_DEBUGF(HTTPD_DEBUG, ("Error, http_recv: hs is NULL, close\n"));
    }
    http_close_conn(pcb, hs);
 801150a:	6979      	ldr	r1, [r7, #20]
 801150c:	68b8      	ldr	r0, [r7, #8]
 801150e:	f7ff fc43 	bl	8010d98 <http_close_conn>
    return ERR_OK;
 8011512:	2300      	movs	r3, #0
 8011514:	e055      	b.n	80115c2 <http_recv+0xf6>
    hs->unrecved_bytes += p->tot_len;
  } else
#endif /* LWIP_HTTPD_SUPPORT_POST && LWIP_HTTPD_POST_MANUAL_WND */
  {
    /* Inform TCP that we have taken the data. */
    altcp_recved(pcb, p->tot_len);
 8011516:	687b      	ldr	r3, [r7, #4]
 8011518:	891b      	ldrh	r3, [r3, #8]
 801151a:	4619      	mov	r1, r3
 801151c:	68b8      	ldr	r0, [r7, #8]
 801151e:	f002 fd05 	bl	8013f2c <tcp_recved>
    }
    return ERR_OK;
  } else
#endif /* LWIP_HTTPD_SUPPORT_POST */
  {
    if (hs->handle == NULL) {
 8011522:	697b      	ldr	r3, [r7, #20]
 8011524:	695b      	ldr	r3, [r3, #20]
 8011526:	2b00      	cmp	r3, #0
 8011528:	d147      	bne.n	80115ba <http_recv+0xee>
      err_t parsed = http_parse_request(p, hs, pcb);
 801152a:	68ba      	ldr	r2, [r7, #8]
 801152c:	6979      	ldr	r1, [r7, #20]
 801152e:	6878      	ldr	r0, [r7, #4]
 8011530:	f7ff fd30 	bl	8010f94 <http_parse_request>
 8011534:	4603      	mov	r3, r0
 8011536:	74fb      	strb	r3, [r7, #19]
      LWIP_ASSERT("http_parse_request: unexpected return value", parsed == ERR_OK
 8011538:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801153c:	2b00      	cmp	r3, #0
 801153e:	d015      	beq.n	801156c <http_recv+0xa0>
 8011540:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011544:	f113 0f05 	cmn.w	r3, #5
 8011548:	d010      	beq.n	801156c <http_recv+0xa0>
 801154a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801154e:	f113 0f10 	cmn.w	r3, #16
 8011552:	d00b      	beq.n	801156c <http_recv+0xa0>
 8011554:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011558:	f113 0f08 	cmn.w	r3, #8
 801155c:	d006      	beq.n	801156c <http_recv+0xa0>
 801155e:	4b1b      	ldr	r3, [pc, #108]	@ (80115cc <http_recv+0x100>)
 8011560:	f640 2204 	movw	r2, #2564	@ 0xa04
 8011564:	491a      	ldr	r1, [pc, #104]	@ (80115d0 <http_recv+0x104>)
 8011566:	481b      	ldr	r0, [pc, #108]	@ (80115d4 <http_recv+0x108>)
 8011568:	f00c f8c6 	bl	801d6f8 <iprintf>
                  || parsed == ERR_INPROGRESS || parsed == ERR_ARG || parsed == ERR_USE);
#if LWIP_HTTPD_SUPPORT_REQUESTLIST
      if (parsed != ERR_INPROGRESS) {
 801156c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011570:	f113 0f05 	cmn.w	r3, #5
 8011574:	d00b      	beq.n	801158e <http_recv+0xc2>
        /* request fully parsed or error */
        if (hs->req != NULL) {
 8011576:	697b      	ldr	r3, [r7, #20]
 8011578:	6a1b      	ldr	r3, [r3, #32]
 801157a:	2b00      	cmp	r3, #0
 801157c:	d007      	beq.n	801158e <http_recv+0xc2>
          pbuf_free(hs->req);
 801157e:	697b      	ldr	r3, [r7, #20]
 8011580:	6a1b      	ldr	r3, [r3, #32]
 8011582:	4618      	mov	r0, r3
 8011584:	f001 fcf8 	bl	8012f78 <pbuf_free>
          hs->req = NULL;
 8011588:	697b      	ldr	r3, [r7, #20]
 801158a:	2200      	movs	r2, #0
 801158c:	621a      	str	r2, [r3, #32]
        }
      }
#endif /* LWIP_HTTPD_SUPPORT_REQUESTLIST */
      pbuf_free(p);
 801158e:	6878      	ldr	r0, [r7, #4]
 8011590:	f001 fcf2 	bl	8012f78 <pbuf_free>
      if (parsed == ERR_OK) {
 8011594:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011598:	2b00      	cmp	r3, #0
 801159a:	d104      	bne.n	80115a6 <http_recv+0xda>
#if LWIP_HTTPD_SUPPORT_POST
        if (hs->post_content_len_left == 0)
#endif /* LWIP_HTTPD_SUPPORT_POST */
        {
          LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_recv: data %p len %"S32_F"\n", (const void *)hs->file, hs->left));
          http_send(pcb, hs);
 801159c:	6979      	ldr	r1, [r7, #20]
 801159e:	68b8      	ldr	r0, [r7, #8]
 80115a0:	f7ff fc7b 	bl	8010e9a <http_send>
 80115a4:	e00c      	b.n	80115c0 <http_recv+0xf4>
        }
      } else if (parsed == ERR_ARG) {
 80115a6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80115aa:	f113 0f10 	cmn.w	r3, #16
 80115ae:	d107      	bne.n	80115c0 <http_recv+0xf4>
        /* @todo: close on ERR_USE? */
        http_close_conn(pcb, hs);
 80115b0:	6979      	ldr	r1, [r7, #20]
 80115b2:	68b8      	ldr	r0, [r7, #8]
 80115b4:	f7ff fbf0 	bl	8010d98 <http_close_conn>
 80115b8:	e002      	b.n	80115c0 <http_recv+0xf4>
      }
    } else {
      LWIP_DEBUGF(HTTPD_DEBUG, ("http_recv: already sending data\n"));
      /* already sending but still receiving data, we might want to RST here? */
      pbuf_free(p);
 80115ba:	6878      	ldr	r0, [r7, #4]
 80115bc:	f001 fcdc 	bl	8012f78 <pbuf_free>
    }
  }
  return ERR_OK;
 80115c0:	2300      	movs	r3, #0
}
 80115c2:	4618      	mov	r0, r3
 80115c4:	3718      	adds	r7, #24
 80115c6:	46bd      	mov	sp, r7
 80115c8:	bd80      	pop	{r7, pc}
 80115ca:	bf00      	nop
 80115cc:	08020884 	.word	0x08020884
 80115d0:	080209e0 	.word	0x080209e0
 80115d4:	080208cc 	.word	0x080208cc

080115d8 <http_accept>:
/**
 * A new incoming connection has been accepted.
 */
static err_t
http_accept(void *arg, struct altcp_pcb *pcb, err_t err)
{
 80115d8:	b580      	push	{r7, lr}
 80115da:	b086      	sub	sp, #24
 80115dc:	af00      	add	r7, sp, #0
 80115de:	60f8      	str	r0, [r7, #12]
 80115e0:	60b9      	str	r1, [r7, #8]
 80115e2:	4613      	mov	r3, r2
 80115e4:	71fb      	strb	r3, [r7, #7]
  struct http_state *hs;
  LWIP_UNUSED_ARG(err);
  LWIP_UNUSED_ARG(arg);
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_accept %p / %p\n", (void *)pcb, arg));

  if ((err != ERR_OK) || (pcb == NULL)) {
 80115e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80115ea:	2b00      	cmp	r3, #0
 80115ec:	d102      	bne.n	80115f4 <http_accept+0x1c>
 80115ee:	68bb      	ldr	r3, [r7, #8]
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	d102      	bne.n	80115fa <http_accept+0x22>
    return ERR_VAL;
 80115f4:	f06f 0305 	mvn.w	r3, #5
 80115f8:	e025      	b.n	8011646 <http_accept+0x6e>
  }

  /* Set priority */
  altcp_setprio(pcb, HTTPD_TCP_PRIO);
 80115fa:	2101      	movs	r1, #1
 80115fc:	68b8      	ldr	r0, [r7, #8]
 80115fe:	f003 f97b 	bl	80148f8 <tcp_setprio>

  /* Allocate memory for the structure that holds the state of the
     connection - initialized by that function. */
  hs = http_state_alloc();
 8011602:	f7ff fadb 	bl	8010bbc <http_state_alloc>
 8011606:	6178      	str	r0, [r7, #20]
  if (hs == NULL) {
 8011608:	697b      	ldr	r3, [r7, #20]
 801160a:	2b00      	cmp	r3, #0
 801160c:	d102      	bne.n	8011614 <http_accept+0x3c>
    LWIP_DEBUGF(HTTPD_DEBUG, ("http_accept: Out of memory, RST\n"));
    return ERR_MEM;
 801160e:	f04f 33ff 	mov.w	r3, #4294967295
 8011612:	e018      	b.n	8011646 <http_accept+0x6e>
  }
  hs->pcb = pcb;
 8011614:	697b      	ldr	r3, [r7, #20]
 8011616:	68ba      	ldr	r2, [r7, #8]
 8011618:	61da      	str	r2, [r3, #28]

  /* Tell TCP that this is the structure we wish to be passed for our
     callbacks. */
  altcp_arg(pcb, hs);
 801161a:	6979      	ldr	r1, [r7, #20]
 801161c:	68b8      	ldr	r0, [r7, #8]
 801161e:	f003 fb6b 	bl	8014cf8 <tcp_arg>

  /* Set up the various callback functions */
  altcp_recv(pcb, http_recv);
 8011622:	490b      	ldr	r1, [pc, #44]	@ (8011650 <http_accept+0x78>)
 8011624:	68b8      	ldr	r0, [r7, #8]
 8011626:	f003 fb79 	bl	8014d1c <tcp_recv>
  altcp_err(pcb, http_err);
 801162a:	490a      	ldr	r1, [pc, #40]	@ (8011654 <http_accept+0x7c>)
 801162c:	68b8      	ldr	r0, [r7, #8]
 801162e:	f003 fbb9 	bl	8014da4 <tcp_err>
  altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 8011632:	2204      	movs	r2, #4
 8011634:	4908      	ldr	r1, [pc, #32]	@ (8011658 <http_accept+0x80>)
 8011636:	68b8      	ldr	r0, [r7, #8]
 8011638:	f003 fbee 	bl	8014e18 <tcp_poll>
  altcp_sent(pcb, http_sent);
 801163c:	4907      	ldr	r1, [pc, #28]	@ (801165c <http_accept+0x84>)
 801163e:	68b8      	ldr	r0, [r7, #8]
 8011640:	f003 fb8e 	bl	8014d60 <tcp_sent>

  return ERR_OK;
 8011644:	2300      	movs	r3, #0
}
 8011646:	4618      	mov	r0, r3
 8011648:	3718      	adds	r7, #24
 801164a:	46bd      	mov	sp, r7
 801164c:	bd80      	pop	{r7, pc}
 801164e:	bf00      	nop
 8011650:	080114cd 	.word	0x080114cd
 8011654:	08011401 	.word	0x08011401
 8011658:	0801145b 	.word	0x0801145b
 801165c:	08011425 	.word	0x08011425

08011660 <httpd_init_pcb>:

static void
httpd_init_pcb(struct altcp_pcb *pcb, u16_t port)
{
 8011660:	b580      	push	{r7, lr}
 8011662:	b084      	sub	sp, #16
 8011664:	af00      	add	r7, sp, #0
 8011666:	6078      	str	r0, [r7, #4]
 8011668:	460b      	mov	r3, r1
 801166a:	807b      	strh	r3, [r7, #2]
  err_t err;

  if (pcb) {
 801166c:	687b      	ldr	r3, [r7, #4]
 801166e:	2b00      	cmp	r3, #0
 8011670:	d029      	beq.n	80116c6 <httpd_init_pcb+0x66>
    altcp_setprio(pcb, HTTPD_TCP_PRIO);
 8011672:	2101      	movs	r1, #1
 8011674:	6878      	ldr	r0, [r7, #4]
 8011676:	f003 f93f 	bl	80148f8 <tcp_setprio>
    /* set SOF_REUSEADDR here to explicitly bind httpd to multiple interfaces */
    err = altcp_bind(pcb, IP_ANY_TYPE, port);
 801167a:	887b      	ldrh	r3, [r7, #2]
 801167c:	461a      	mov	r2, r3
 801167e:	4914      	ldr	r1, [pc, #80]	@ (80116d0 <httpd_init_pcb+0x70>)
 8011680:	6878      	ldr	r0, [r7, #4]
 8011682:	f002 fa85 	bl	8013b90 <tcp_bind>
 8011686:	4603      	mov	r3, r0
 8011688:	73fb      	strb	r3, [r7, #15]
    LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
    LWIP_ASSERT("httpd_init: tcp_bind failed", err == ERR_OK);
 801168a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801168e:	2b00      	cmp	r3, #0
 8011690:	d006      	beq.n	80116a0 <httpd_init_pcb+0x40>
 8011692:	4b10      	ldr	r3, [pc, #64]	@ (80116d4 <httpd_init_pcb+0x74>)
 8011694:	f640 2257 	movw	r2, #2647	@ 0xa57
 8011698:	490f      	ldr	r1, [pc, #60]	@ (80116d8 <httpd_init_pcb+0x78>)
 801169a:	4810      	ldr	r0, [pc, #64]	@ (80116dc <httpd_init_pcb+0x7c>)
 801169c:	f00c f82c 	bl	801d6f8 <iprintf>
    pcb = altcp_listen(pcb);
 80116a0:	21ff      	movs	r1, #255	@ 0xff
 80116a2:	6878      	ldr	r0, [r7, #4]
 80116a4:	f002 fb2c 	bl	8013d00 <tcp_listen_with_backlog>
 80116a8:	6078      	str	r0, [r7, #4]
    LWIP_ASSERT("httpd_init: tcp_listen failed", pcb != NULL);
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	d106      	bne.n	80116be <httpd_init_pcb+0x5e>
 80116b0:	4b08      	ldr	r3, [pc, #32]	@ (80116d4 <httpd_init_pcb+0x74>)
 80116b2:	f640 2259 	movw	r2, #2649	@ 0xa59
 80116b6:	490a      	ldr	r1, [pc, #40]	@ (80116e0 <httpd_init_pcb+0x80>)
 80116b8:	4808      	ldr	r0, [pc, #32]	@ (80116dc <httpd_init_pcb+0x7c>)
 80116ba:	f00c f81d 	bl	801d6f8 <iprintf>
    altcp_accept(pcb, http_accept);
 80116be:	4909      	ldr	r1, [pc, #36]	@ (80116e4 <httpd_init_pcb+0x84>)
 80116c0:	6878      	ldr	r0, [r7, #4]
 80116c2:	f003 fb91 	bl	8014de8 <tcp_accept>
  }
}
 80116c6:	bf00      	nop
 80116c8:	3710      	adds	r7, #16
 80116ca:	46bd      	mov	sp, r7
 80116cc:	bd80      	pop	{r7, pc}
 80116ce:	bf00      	nop
 80116d0:	08024204 	.word	0x08024204
 80116d4:	08020884 	.word	0x08020884
 80116d8:	08020a0c 	.word	0x08020a0c
 80116dc:	080208cc 	.word	0x080208cc
 80116e0:	08020a28 	.word	0x08020a28
 80116e4:	080115d9 	.word	0x080115d9

080116e8 <httpd_init>:
 * @ingroup httpd
 * Initialize the httpd: set up a listening PCB and bind it to the defined port
 */
void
httpd_init(void)
{
 80116e8:	b580      	push	{r7, lr}
 80116ea:	b082      	sub	sp, #8
 80116ec:	af00      	add	r7, sp, #0
#endif
  LWIP_DEBUGF(HTTPD_DEBUG, ("httpd_init\n"));

  /* LWIP_ASSERT_CORE_LOCKED(); is checked by tcp_new() */

  pcb = altcp_tcp_new_ip_type(IPADDR_TYPE_ANY);
 80116ee:	202e      	movs	r0, #46	@ 0x2e
 80116f0:	f003 faf4 	bl	8014cdc <tcp_new_ip_type>
 80116f4:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	2b00      	cmp	r3, #0
 80116fa:	d106      	bne.n	801170a <httpd_init+0x22>
 80116fc:	4b07      	ldr	r3, [pc, #28]	@ (801171c <httpd_init+0x34>)
 80116fe:	f640 2272 	movw	r2, #2674	@ 0xa72
 8011702:	4907      	ldr	r1, [pc, #28]	@ (8011720 <httpd_init+0x38>)
 8011704:	4807      	ldr	r0, [pc, #28]	@ (8011724 <httpd_init+0x3c>)
 8011706:	f00b fff7 	bl	801d6f8 <iprintf>
  httpd_init_pcb(pcb, HTTPD_SERVER_PORT);
 801170a:	2150      	movs	r1, #80	@ 0x50
 801170c:	6878      	ldr	r0, [r7, #4]
 801170e:	f7ff ffa7 	bl	8011660 <httpd_init_pcb>
}
 8011712:	bf00      	nop
 8011714:	3708      	adds	r7, #8
 8011716:	46bd      	mov	sp, r7
 8011718:	bd80      	pop	{r7, pc}
 801171a:	bf00      	nop
 801171c:	08020884 	.word	0x08020884
 8011720:	08020a48 	.word	0x08020a48
 8011724:	080208cc 	.word	0x080208cc

08011728 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8011728:	b480      	push	{r7}
 801172a:	b083      	sub	sp, #12
 801172c:	af00      	add	r7, sp, #0
 801172e:	4603      	mov	r3, r0
 8011730:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 8011732:	88fb      	ldrh	r3, [r7, #6]
 8011734:	021b      	lsls	r3, r3, #8
 8011736:	b21a      	sxth	r2, r3
 8011738:	88fb      	ldrh	r3, [r7, #6]
 801173a:	0a1b      	lsrs	r3, r3, #8
 801173c:	b29b      	uxth	r3, r3
 801173e:	b21b      	sxth	r3, r3
 8011740:	4313      	orrs	r3, r2
 8011742:	b21b      	sxth	r3, r3
 8011744:	b29b      	uxth	r3, r3
}
 8011746:	4618      	mov	r0, r3
 8011748:	370c      	adds	r7, #12
 801174a:	46bd      	mov	sp, r7
 801174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011750:	4770      	bx	lr

08011752 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8011752:	b480      	push	{r7}
 8011754:	b083      	sub	sp, #12
 8011756:	af00      	add	r7, sp, #0
 8011758:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	061a      	lsls	r2, r3, #24
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	021b      	lsls	r3, r3, #8
 8011762:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8011766:	431a      	orrs	r2, r3
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	0a1b      	lsrs	r3, r3, #8
 801176c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8011770:	431a      	orrs	r2, r3
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	0e1b      	lsrs	r3, r3, #24
 8011776:	4313      	orrs	r3, r2
}
 8011778:	4618      	mov	r0, r3
 801177a:	370c      	adds	r7, #12
 801177c:	46bd      	mov	sp, r7
 801177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011782:	4770      	bx	lr

08011784 <lwip_strnstr>:
 * lwIP default implementation for strnstr() non-standard function.
 * This can be \#defined to strnstr() depending on your platform port.
 */
char *
lwip_strnstr(const char *buffer, const char *token, size_t n)
{
 8011784:	b580      	push	{r7, lr}
 8011786:	b086      	sub	sp, #24
 8011788:	af00      	add	r7, sp, #0
 801178a:	60f8      	str	r0, [r7, #12]
 801178c:	60b9      	str	r1, [r7, #8]
 801178e:	607a      	str	r2, [r7, #4]
  const char *p;
  size_t tokenlen = strlen(token);
 8011790:	68b8      	ldr	r0, [r7, #8]
 8011792:	f7ee fd9d 	bl	80002d0 <strlen>
 8011796:	6138      	str	r0, [r7, #16]
  if (tokenlen == 0) {
 8011798:	693b      	ldr	r3, [r7, #16]
 801179a:	2b00      	cmp	r3, #0
 801179c:	d101      	bne.n	80117a2 <lwip_strnstr+0x1e>
    return LWIP_CONST_CAST(char *, buffer);
 801179e:	68fb      	ldr	r3, [r7, #12]
 80117a0:	e022      	b.n	80117e8 <lwip_strnstr+0x64>
  }
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 80117a2:	68fb      	ldr	r3, [r7, #12]
 80117a4:	617b      	str	r3, [r7, #20]
 80117a6:	e012      	b.n	80117ce <lwip_strnstr+0x4a>
    if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 80117a8:	697b      	ldr	r3, [r7, #20]
 80117aa:	781a      	ldrb	r2, [r3, #0]
 80117ac:	68bb      	ldr	r3, [r7, #8]
 80117ae:	781b      	ldrb	r3, [r3, #0]
 80117b0:	429a      	cmp	r2, r3
 80117b2:	d109      	bne.n	80117c8 <lwip_strnstr+0x44>
 80117b4:	693a      	ldr	r2, [r7, #16]
 80117b6:	68b9      	ldr	r1, [r7, #8]
 80117b8:	6978      	ldr	r0, [r7, #20]
 80117ba:	f00c f851 	bl	801d860 <strncmp>
 80117be:	4603      	mov	r3, r0
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d101      	bne.n	80117c8 <lwip_strnstr+0x44>
      return LWIP_CONST_CAST(char *, p);
 80117c4:	697b      	ldr	r3, [r7, #20]
 80117c6:	e00f      	b.n	80117e8 <lwip_strnstr+0x64>
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 80117c8:	697b      	ldr	r3, [r7, #20]
 80117ca:	3301      	adds	r3, #1
 80117cc:	617b      	str	r3, [r7, #20]
 80117ce:	697b      	ldr	r3, [r7, #20]
 80117d0:	781b      	ldrb	r3, [r3, #0]
 80117d2:	2b00      	cmp	r3, #0
 80117d4:	d007      	beq.n	80117e6 <lwip_strnstr+0x62>
 80117d6:	697a      	ldr	r2, [r7, #20]
 80117d8:	693b      	ldr	r3, [r7, #16]
 80117da:	441a      	add	r2, r3
 80117dc:	68f9      	ldr	r1, [r7, #12]
 80117de:	687b      	ldr	r3, [r7, #4]
 80117e0:	440b      	add	r3, r1
 80117e2:	429a      	cmp	r2, r3
 80117e4:	d9e0      	bls.n	80117a8 <lwip_strnstr+0x24>
    }
  }
  return NULL;
 80117e6:	2300      	movs	r3, #0
}
 80117e8:	4618      	mov	r0, r3
 80117ea:	3718      	adds	r7, #24
 80117ec:	46bd      	mov	sp, r7
 80117ee:	bd80      	pop	{r7, pc}

080117f0 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 80117f0:	b580      	push	{r7, lr}
 80117f2:	b082      	sub	sp, #8
 80117f4:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 80117f6:	2300      	movs	r3, #0
 80117f8:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 80117fa:	f00b f99b 	bl	801cb34 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 80117fe:	f000 f8d5 	bl	80119ac <mem_init>
  memp_init();
 8011802:	f000 fc31 	bl	8012068 <memp_init>
  pbuf_init();
  netif_init();
 8011806:	f000 fd3d 	bl	8012284 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 801180a:	f008 f88b 	bl	8019924 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 801180e:	f001 fe5d 	bl	80134cc <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8011812:	f007 ffcd 	bl	80197b0 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8011816:	bf00      	nop
 8011818:	3708      	adds	r7, #8
 801181a:	46bd      	mov	sp, r7
 801181c:	bd80      	pop	{r7, pc}
	...

08011820 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8011820:	b480      	push	{r7}
 8011822:	b083      	sub	sp, #12
 8011824:	af00      	add	r7, sp, #0
 8011826:	4603      	mov	r3, r0
 8011828:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 801182a:	4b05      	ldr	r3, [pc, #20]	@ (8011840 <ptr_to_mem+0x20>)
 801182c:	681a      	ldr	r2, [r3, #0]
 801182e:	88fb      	ldrh	r3, [r7, #6]
 8011830:	4413      	add	r3, r2
}
 8011832:	4618      	mov	r0, r3
 8011834:	370c      	adds	r7, #12
 8011836:	46bd      	mov	sp, r7
 8011838:	f85d 7b04 	ldr.w	r7, [sp], #4
 801183c:	4770      	bx	lr
 801183e:	bf00      	nop
 8011840:	2000c2f4 	.word	0x2000c2f4

08011844 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8011844:	b480      	push	{r7}
 8011846:	b083      	sub	sp, #12
 8011848:	af00      	add	r7, sp, #0
 801184a:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 801184c:	4b05      	ldr	r3, [pc, #20]	@ (8011864 <mem_to_ptr+0x20>)
 801184e:	681b      	ldr	r3, [r3, #0]
 8011850:	687a      	ldr	r2, [r7, #4]
 8011852:	1ad3      	subs	r3, r2, r3
 8011854:	b29b      	uxth	r3, r3
}
 8011856:	4618      	mov	r0, r3
 8011858:	370c      	adds	r7, #12
 801185a:	46bd      	mov	sp, r7
 801185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011860:	4770      	bx	lr
 8011862:	bf00      	nop
 8011864:	2000c2f4 	.word	0x2000c2f4

08011868 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8011868:	b590      	push	{r4, r7, lr}
 801186a:	b085      	sub	sp, #20
 801186c:	af00      	add	r7, sp, #0
 801186e:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8011870:	4b45      	ldr	r3, [pc, #276]	@ (8011988 <plug_holes+0x120>)
 8011872:	681b      	ldr	r3, [r3, #0]
 8011874:	687a      	ldr	r2, [r7, #4]
 8011876:	429a      	cmp	r2, r3
 8011878:	d206      	bcs.n	8011888 <plug_holes+0x20>
 801187a:	4b44      	ldr	r3, [pc, #272]	@ (801198c <plug_holes+0x124>)
 801187c:	f240 12df 	movw	r2, #479	@ 0x1df
 8011880:	4943      	ldr	r1, [pc, #268]	@ (8011990 <plug_holes+0x128>)
 8011882:	4844      	ldr	r0, [pc, #272]	@ (8011994 <plug_holes+0x12c>)
 8011884:	f00b ff38 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8011888:	4b43      	ldr	r3, [pc, #268]	@ (8011998 <plug_holes+0x130>)
 801188a:	681b      	ldr	r3, [r3, #0]
 801188c:	687a      	ldr	r2, [r7, #4]
 801188e:	429a      	cmp	r2, r3
 8011890:	d306      	bcc.n	80118a0 <plug_holes+0x38>
 8011892:	4b3e      	ldr	r3, [pc, #248]	@ (801198c <plug_holes+0x124>)
 8011894:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8011898:	4940      	ldr	r1, [pc, #256]	@ (801199c <plug_holes+0x134>)
 801189a:	483e      	ldr	r0, [pc, #248]	@ (8011994 <plug_holes+0x12c>)
 801189c:	f00b ff2c 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	791b      	ldrb	r3, [r3, #4]
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	d006      	beq.n	80118b6 <plug_holes+0x4e>
 80118a8:	4b38      	ldr	r3, [pc, #224]	@ (801198c <plug_holes+0x124>)
 80118aa:	f240 12e1 	movw	r2, #481	@ 0x1e1
 80118ae:	493c      	ldr	r1, [pc, #240]	@ (80119a0 <plug_holes+0x138>)
 80118b0:	4838      	ldr	r0, [pc, #224]	@ (8011994 <plug_holes+0x12c>)
 80118b2:	f00b ff21 	bl	801d6f8 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	881b      	ldrh	r3, [r3, #0]
 80118ba:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80118be:	d906      	bls.n	80118ce <plug_holes+0x66>
 80118c0:	4b32      	ldr	r3, [pc, #200]	@ (801198c <plug_holes+0x124>)
 80118c2:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 80118c6:	4937      	ldr	r1, [pc, #220]	@ (80119a4 <plug_holes+0x13c>)
 80118c8:	4832      	ldr	r0, [pc, #200]	@ (8011994 <plug_holes+0x12c>)
 80118ca:	f00b ff15 	bl	801d6f8 <iprintf>

  nmem = ptr_to_mem(mem->next);
 80118ce:	687b      	ldr	r3, [r7, #4]
 80118d0:	881b      	ldrh	r3, [r3, #0]
 80118d2:	4618      	mov	r0, r3
 80118d4:	f7ff ffa4 	bl	8011820 <ptr_to_mem>
 80118d8:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 80118da:	687a      	ldr	r2, [r7, #4]
 80118dc:	68fb      	ldr	r3, [r7, #12]
 80118de:	429a      	cmp	r2, r3
 80118e0:	d024      	beq.n	801192c <plug_holes+0xc4>
 80118e2:	68fb      	ldr	r3, [r7, #12]
 80118e4:	791b      	ldrb	r3, [r3, #4]
 80118e6:	2b00      	cmp	r3, #0
 80118e8:	d120      	bne.n	801192c <plug_holes+0xc4>
 80118ea:	4b2b      	ldr	r3, [pc, #172]	@ (8011998 <plug_holes+0x130>)
 80118ec:	681b      	ldr	r3, [r3, #0]
 80118ee:	68fa      	ldr	r2, [r7, #12]
 80118f0:	429a      	cmp	r2, r3
 80118f2:	d01b      	beq.n	801192c <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 80118f4:	4b2c      	ldr	r3, [pc, #176]	@ (80119a8 <plug_holes+0x140>)
 80118f6:	681b      	ldr	r3, [r3, #0]
 80118f8:	68fa      	ldr	r2, [r7, #12]
 80118fa:	429a      	cmp	r2, r3
 80118fc:	d102      	bne.n	8011904 <plug_holes+0x9c>
      lfree = mem;
 80118fe:	4a2a      	ldr	r2, [pc, #168]	@ (80119a8 <plug_holes+0x140>)
 8011900:	687b      	ldr	r3, [r7, #4]
 8011902:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8011904:	68fb      	ldr	r3, [r7, #12]
 8011906:	881a      	ldrh	r2, [r3, #0]
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 801190c:	68fb      	ldr	r3, [r7, #12]
 801190e:	881b      	ldrh	r3, [r3, #0]
 8011910:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8011914:	d00a      	beq.n	801192c <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8011916:	68fb      	ldr	r3, [r7, #12]
 8011918:	881b      	ldrh	r3, [r3, #0]
 801191a:	4618      	mov	r0, r3
 801191c:	f7ff ff80 	bl	8011820 <ptr_to_mem>
 8011920:	4604      	mov	r4, r0
 8011922:	6878      	ldr	r0, [r7, #4]
 8011924:	f7ff ff8e 	bl	8011844 <mem_to_ptr>
 8011928:	4603      	mov	r3, r0
 801192a:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 801192c:	687b      	ldr	r3, [r7, #4]
 801192e:	885b      	ldrh	r3, [r3, #2]
 8011930:	4618      	mov	r0, r3
 8011932:	f7ff ff75 	bl	8011820 <ptr_to_mem>
 8011936:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8011938:	68ba      	ldr	r2, [r7, #8]
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	429a      	cmp	r2, r3
 801193e:	d01f      	beq.n	8011980 <plug_holes+0x118>
 8011940:	68bb      	ldr	r3, [r7, #8]
 8011942:	791b      	ldrb	r3, [r3, #4]
 8011944:	2b00      	cmp	r3, #0
 8011946:	d11b      	bne.n	8011980 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8011948:	4b17      	ldr	r3, [pc, #92]	@ (80119a8 <plug_holes+0x140>)
 801194a:	681b      	ldr	r3, [r3, #0]
 801194c:	687a      	ldr	r2, [r7, #4]
 801194e:	429a      	cmp	r2, r3
 8011950:	d102      	bne.n	8011958 <plug_holes+0xf0>
      lfree = pmem;
 8011952:	4a15      	ldr	r2, [pc, #84]	@ (80119a8 <plug_holes+0x140>)
 8011954:	68bb      	ldr	r3, [r7, #8]
 8011956:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	881a      	ldrh	r2, [r3, #0]
 801195c:	68bb      	ldr	r3, [r7, #8]
 801195e:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	881b      	ldrh	r3, [r3, #0]
 8011964:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8011968:	d00a      	beq.n	8011980 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	881b      	ldrh	r3, [r3, #0]
 801196e:	4618      	mov	r0, r3
 8011970:	f7ff ff56 	bl	8011820 <ptr_to_mem>
 8011974:	4604      	mov	r4, r0
 8011976:	68b8      	ldr	r0, [r7, #8]
 8011978:	f7ff ff64 	bl	8011844 <mem_to_ptr>
 801197c:	4603      	mov	r3, r0
 801197e:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8011980:	bf00      	nop
 8011982:	3714      	adds	r7, #20
 8011984:	46bd      	mov	sp, r7
 8011986:	bd90      	pop	{r4, r7, pc}
 8011988:	2000c2f4 	.word	0x2000c2f4
 801198c:	08020a64 	.word	0x08020a64
 8011990:	08020a94 	.word	0x08020a94
 8011994:	08020aac 	.word	0x08020aac
 8011998:	2000c2f8 	.word	0x2000c2f8
 801199c:	08020ad4 	.word	0x08020ad4
 80119a0:	08020af0 	.word	0x08020af0
 80119a4:	08020b0c 	.word	0x08020b0c
 80119a8:	2000c300 	.word	0x2000c300

080119ac <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 80119ac:	b580      	push	{r7, lr}
 80119ae:	b082      	sub	sp, #8
 80119b0:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 80119b2:	4b1f      	ldr	r3, [pc, #124]	@ (8011a30 <mem_init+0x84>)
 80119b4:	3303      	adds	r3, #3
 80119b6:	f023 0303 	bic.w	r3, r3, #3
 80119ba:	461a      	mov	r2, r3
 80119bc:	4b1d      	ldr	r3, [pc, #116]	@ (8011a34 <mem_init+0x88>)
 80119be:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 80119c0:	4b1c      	ldr	r3, [pc, #112]	@ (8011a34 <mem_init+0x88>)
 80119c2:	681b      	ldr	r3, [r3, #0]
 80119c4:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 80119c6:	687b      	ldr	r3, [r7, #4]
 80119c8:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 80119cc:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 80119ce:	687b      	ldr	r3, [r7, #4]
 80119d0:	2200      	movs	r2, #0
 80119d2:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 80119d4:	687b      	ldr	r3, [r7, #4]
 80119d6:	2200      	movs	r2, #0
 80119d8:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 80119da:	f44f 60c8 	mov.w	r0, #1600	@ 0x640
 80119de:	f7ff ff1f 	bl	8011820 <ptr_to_mem>
 80119e2:	4603      	mov	r3, r0
 80119e4:	4a14      	ldr	r2, [pc, #80]	@ (8011a38 <mem_init+0x8c>)
 80119e6:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 80119e8:	4b13      	ldr	r3, [pc, #76]	@ (8011a38 <mem_init+0x8c>)
 80119ea:	681b      	ldr	r3, [r3, #0]
 80119ec:	2201      	movs	r2, #1
 80119ee:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 80119f0:	4b11      	ldr	r3, [pc, #68]	@ (8011a38 <mem_init+0x8c>)
 80119f2:	681b      	ldr	r3, [r3, #0]
 80119f4:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 80119f8:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 80119fa:	4b0f      	ldr	r3, [pc, #60]	@ (8011a38 <mem_init+0x8c>)
 80119fc:	681b      	ldr	r3, [r3, #0]
 80119fe:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8011a02:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8011a04:	4b0b      	ldr	r3, [pc, #44]	@ (8011a34 <mem_init+0x88>)
 8011a06:	681b      	ldr	r3, [r3, #0]
 8011a08:	4a0c      	ldr	r2, [pc, #48]	@ (8011a3c <mem_init+0x90>)
 8011a0a:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8011a0c:	480c      	ldr	r0, [pc, #48]	@ (8011a40 <mem_init+0x94>)
 8011a0e:	f00b f89f 	bl	801cb50 <sys_mutex_new>
 8011a12:	4603      	mov	r3, r0
 8011a14:	2b00      	cmp	r3, #0
 8011a16:	d006      	beq.n	8011a26 <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8011a18:	4b0a      	ldr	r3, [pc, #40]	@ (8011a44 <mem_init+0x98>)
 8011a1a:	f240 221f 	movw	r2, #543	@ 0x21f
 8011a1e:	490a      	ldr	r1, [pc, #40]	@ (8011a48 <mem_init+0x9c>)
 8011a20:	480a      	ldr	r0, [pc, #40]	@ (8011a4c <mem_init+0xa0>)
 8011a22:	f00b fe69 	bl	801d6f8 <iprintf>
  }
}
 8011a26:	bf00      	nop
 8011a28:	3708      	adds	r7, #8
 8011a2a:	46bd      	mov	sp, r7
 8011a2c:	bd80      	pop	{r7, pc}
 8011a2e:	bf00      	nop
 8011a30:	2000bca0 	.word	0x2000bca0
 8011a34:	2000c2f4 	.word	0x2000c2f4
 8011a38:	2000c2f8 	.word	0x2000c2f8
 8011a3c:	2000c300 	.word	0x2000c300
 8011a40:	2000c2fc 	.word	0x2000c2fc
 8011a44:	08020a64 	.word	0x08020a64
 8011a48:	08020b38 	.word	0x08020b38
 8011a4c:	08020aac 	.word	0x08020aac

08011a50 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8011a50:	b580      	push	{r7, lr}
 8011a52:	b086      	sub	sp, #24
 8011a54:	af00      	add	r7, sp, #0
 8011a56:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8011a58:	6878      	ldr	r0, [r7, #4]
 8011a5a:	f7ff fef3 	bl	8011844 <mem_to_ptr>
 8011a5e:	4603      	mov	r3, r0
 8011a60:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	881b      	ldrh	r3, [r3, #0]
 8011a66:	4618      	mov	r0, r3
 8011a68:	f7ff feda 	bl	8011820 <ptr_to_mem>
 8011a6c:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	885b      	ldrh	r3, [r3, #2]
 8011a72:	4618      	mov	r0, r3
 8011a74:	f7ff fed4 	bl	8011820 <ptr_to_mem>
 8011a78:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	881b      	ldrh	r3, [r3, #0]
 8011a7e:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8011a82:	d818      	bhi.n	8011ab6 <mem_link_valid+0x66>
 8011a84:	687b      	ldr	r3, [r7, #4]
 8011a86:	885b      	ldrh	r3, [r3, #2]
 8011a88:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8011a8c:	d813      	bhi.n	8011ab6 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8011a92:	8afa      	ldrh	r2, [r7, #22]
 8011a94:	429a      	cmp	r2, r3
 8011a96:	d004      	beq.n	8011aa2 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8011a98:	68fb      	ldr	r3, [r7, #12]
 8011a9a:	881b      	ldrh	r3, [r3, #0]
 8011a9c:	8afa      	ldrh	r2, [r7, #22]
 8011a9e:	429a      	cmp	r2, r3
 8011aa0:	d109      	bne.n	8011ab6 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8011aa2:	4b08      	ldr	r3, [pc, #32]	@ (8011ac4 <mem_link_valid+0x74>)
 8011aa4:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8011aa6:	693a      	ldr	r2, [r7, #16]
 8011aa8:	429a      	cmp	r2, r3
 8011aaa:	d006      	beq.n	8011aba <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8011aac:	693b      	ldr	r3, [r7, #16]
 8011aae:	885b      	ldrh	r3, [r3, #2]
 8011ab0:	8afa      	ldrh	r2, [r7, #22]
 8011ab2:	429a      	cmp	r2, r3
 8011ab4:	d001      	beq.n	8011aba <mem_link_valid+0x6a>
    return 0;
 8011ab6:	2300      	movs	r3, #0
 8011ab8:	e000      	b.n	8011abc <mem_link_valid+0x6c>
  }
  return 1;
 8011aba:	2301      	movs	r3, #1
}
 8011abc:	4618      	mov	r0, r3
 8011abe:	3718      	adds	r7, #24
 8011ac0:	46bd      	mov	sp, r7
 8011ac2:	bd80      	pop	{r7, pc}
 8011ac4:	2000c2f8 	.word	0x2000c2f8

08011ac8 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8011ac8:	b580      	push	{r7, lr}
 8011aca:	b088      	sub	sp, #32
 8011acc:	af00      	add	r7, sp, #0
 8011ace:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8011ad0:	687b      	ldr	r3, [r7, #4]
 8011ad2:	2b00      	cmp	r3, #0
 8011ad4:	d070      	beq.n	8011bb8 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8011ad6:	687b      	ldr	r3, [r7, #4]
 8011ad8:	f003 0303 	and.w	r3, r3, #3
 8011adc:	2b00      	cmp	r3, #0
 8011ade:	d00d      	beq.n	8011afc <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8011ae0:	4b37      	ldr	r3, [pc, #220]	@ (8011bc0 <mem_free+0xf8>)
 8011ae2:	f240 2273 	movw	r2, #627	@ 0x273
 8011ae6:	4937      	ldr	r1, [pc, #220]	@ (8011bc4 <mem_free+0xfc>)
 8011ae8:	4837      	ldr	r0, [pc, #220]	@ (8011bc8 <mem_free+0x100>)
 8011aea:	f00b fe05 	bl	801d6f8 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011aee:	f00b f88d 	bl	801cc0c <sys_arch_protect>
 8011af2:	60f8      	str	r0, [r7, #12]
 8011af4:	68f8      	ldr	r0, [r7, #12]
 8011af6:	f00b f897 	bl	801cc28 <sys_arch_unprotect>
    return;
 8011afa:	e05e      	b.n	8011bba <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8011afc:	687b      	ldr	r3, [r7, #4]
 8011afe:	3b08      	subs	r3, #8
 8011b00:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8011b02:	4b32      	ldr	r3, [pc, #200]	@ (8011bcc <mem_free+0x104>)
 8011b04:	681b      	ldr	r3, [r3, #0]
 8011b06:	69fa      	ldr	r2, [r7, #28]
 8011b08:	429a      	cmp	r2, r3
 8011b0a:	d306      	bcc.n	8011b1a <mem_free+0x52>
 8011b0c:	687b      	ldr	r3, [r7, #4]
 8011b0e:	f103 020c 	add.w	r2, r3, #12
 8011b12:	4b2f      	ldr	r3, [pc, #188]	@ (8011bd0 <mem_free+0x108>)
 8011b14:	681b      	ldr	r3, [r3, #0]
 8011b16:	429a      	cmp	r2, r3
 8011b18:	d90d      	bls.n	8011b36 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8011b1a:	4b29      	ldr	r3, [pc, #164]	@ (8011bc0 <mem_free+0xf8>)
 8011b1c:	f240 227f 	movw	r2, #639	@ 0x27f
 8011b20:	492c      	ldr	r1, [pc, #176]	@ (8011bd4 <mem_free+0x10c>)
 8011b22:	4829      	ldr	r0, [pc, #164]	@ (8011bc8 <mem_free+0x100>)
 8011b24:	f00b fde8 	bl	801d6f8 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011b28:	f00b f870 	bl	801cc0c <sys_arch_protect>
 8011b2c:	6138      	str	r0, [r7, #16]
 8011b2e:	6938      	ldr	r0, [r7, #16]
 8011b30:	f00b f87a 	bl	801cc28 <sys_arch_unprotect>
    return;
 8011b34:	e041      	b.n	8011bba <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8011b36:	4828      	ldr	r0, [pc, #160]	@ (8011bd8 <mem_free+0x110>)
 8011b38:	f00b f826 	bl	801cb88 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8011b3c:	69fb      	ldr	r3, [r7, #28]
 8011b3e:	791b      	ldrb	r3, [r3, #4]
 8011b40:	2b00      	cmp	r3, #0
 8011b42:	d110      	bne.n	8011b66 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8011b44:	4b1e      	ldr	r3, [pc, #120]	@ (8011bc0 <mem_free+0xf8>)
 8011b46:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 8011b4a:	4924      	ldr	r1, [pc, #144]	@ (8011bdc <mem_free+0x114>)
 8011b4c:	481e      	ldr	r0, [pc, #120]	@ (8011bc8 <mem_free+0x100>)
 8011b4e:	f00b fdd3 	bl	801d6f8 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8011b52:	4821      	ldr	r0, [pc, #132]	@ (8011bd8 <mem_free+0x110>)
 8011b54:	f00b f827 	bl	801cba6 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011b58:	f00b f858 	bl	801cc0c <sys_arch_protect>
 8011b5c:	6178      	str	r0, [r7, #20]
 8011b5e:	6978      	ldr	r0, [r7, #20]
 8011b60:	f00b f862 	bl	801cc28 <sys_arch_unprotect>
    return;
 8011b64:	e029      	b.n	8011bba <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8011b66:	69f8      	ldr	r0, [r7, #28]
 8011b68:	f7ff ff72 	bl	8011a50 <mem_link_valid>
 8011b6c:	4603      	mov	r3, r0
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	d110      	bne.n	8011b94 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8011b72:	4b13      	ldr	r3, [pc, #76]	@ (8011bc0 <mem_free+0xf8>)
 8011b74:	f240 2295 	movw	r2, #661	@ 0x295
 8011b78:	4919      	ldr	r1, [pc, #100]	@ (8011be0 <mem_free+0x118>)
 8011b7a:	4813      	ldr	r0, [pc, #76]	@ (8011bc8 <mem_free+0x100>)
 8011b7c:	f00b fdbc 	bl	801d6f8 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8011b80:	4815      	ldr	r0, [pc, #84]	@ (8011bd8 <mem_free+0x110>)
 8011b82:	f00b f810 	bl	801cba6 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011b86:	f00b f841 	bl	801cc0c <sys_arch_protect>
 8011b8a:	61b8      	str	r0, [r7, #24]
 8011b8c:	69b8      	ldr	r0, [r7, #24]
 8011b8e:	f00b f84b 	bl	801cc28 <sys_arch_unprotect>
    return;
 8011b92:	e012      	b.n	8011bba <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8011b94:	69fb      	ldr	r3, [r7, #28]
 8011b96:	2200      	movs	r2, #0
 8011b98:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8011b9a:	4b12      	ldr	r3, [pc, #72]	@ (8011be4 <mem_free+0x11c>)
 8011b9c:	681b      	ldr	r3, [r3, #0]
 8011b9e:	69fa      	ldr	r2, [r7, #28]
 8011ba0:	429a      	cmp	r2, r3
 8011ba2:	d202      	bcs.n	8011baa <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8011ba4:	4a0f      	ldr	r2, [pc, #60]	@ (8011be4 <mem_free+0x11c>)
 8011ba6:	69fb      	ldr	r3, [r7, #28]
 8011ba8:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8011baa:	69f8      	ldr	r0, [r7, #28]
 8011bac:	f7ff fe5c 	bl	8011868 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8011bb0:	4809      	ldr	r0, [pc, #36]	@ (8011bd8 <mem_free+0x110>)
 8011bb2:	f00a fff8 	bl	801cba6 <sys_mutex_unlock>
 8011bb6:	e000      	b.n	8011bba <mem_free+0xf2>
    return;
 8011bb8:	bf00      	nop
}
 8011bba:	3720      	adds	r7, #32
 8011bbc:	46bd      	mov	sp, r7
 8011bbe:	bd80      	pop	{r7, pc}
 8011bc0:	08020a64 	.word	0x08020a64
 8011bc4:	08020b54 	.word	0x08020b54
 8011bc8:	08020aac 	.word	0x08020aac
 8011bcc:	2000c2f4 	.word	0x2000c2f4
 8011bd0:	2000c2f8 	.word	0x2000c2f8
 8011bd4:	08020b78 	.word	0x08020b78
 8011bd8:	2000c2fc 	.word	0x2000c2fc
 8011bdc:	08020b94 	.word	0x08020b94
 8011be0:	08020bbc 	.word	0x08020bbc
 8011be4:	2000c300 	.word	0x2000c300

08011be8 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8011be8:	b580      	push	{r7, lr}
 8011bea:	b088      	sub	sp, #32
 8011bec:	af00      	add	r7, sp, #0
 8011bee:	6078      	str	r0, [r7, #4]
 8011bf0:	460b      	mov	r3, r1
 8011bf2:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8011bf4:	887b      	ldrh	r3, [r7, #2]
 8011bf6:	3303      	adds	r3, #3
 8011bf8:	b29b      	uxth	r3, r3
 8011bfa:	f023 0303 	bic.w	r3, r3, #3
 8011bfe:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8011c00:	8bfb      	ldrh	r3, [r7, #30]
 8011c02:	2b0b      	cmp	r3, #11
 8011c04:	d801      	bhi.n	8011c0a <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8011c06:	230c      	movs	r3, #12
 8011c08:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8011c0a:	8bfb      	ldrh	r3, [r7, #30]
 8011c0c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8011c10:	d803      	bhi.n	8011c1a <mem_trim+0x32>
 8011c12:	8bfa      	ldrh	r2, [r7, #30]
 8011c14:	887b      	ldrh	r3, [r7, #2]
 8011c16:	429a      	cmp	r2, r3
 8011c18:	d201      	bcs.n	8011c1e <mem_trim+0x36>
    return NULL;
 8011c1a:	2300      	movs	r3, #0
 8011c1c:	e0d8      	b.n	8011dd0 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8011c1e:	4b6e      	ldr	r3, [pc, #440]	@ (8011dd8 <mem_trim+0x1f0>)
 8011c20:	681b      	ldr	r3, [r3, #0]
 8011c22:	687a      	ldr	r2, [r7, #4]
 8011c24:	429a      	cmp	r2, r3
 8011c26:	d304      	bcc.n	8011c32 <mem_trim+0x4a>
 8011c28:	4b6c      	ldr	r3, [pc, #432]	@ (8011ddc <mem_trim+0x1f4>)
 8011c2a:	681b      	ldr	r3, [r3, #0]
 8011c2c:	687a      	ldr	r2, [r7, #4]
 8011c2e:	429a      	cmp	r2, r3
 8011c30:	d306      	bcc.n	8011c40 <mem_trim+0x58>
 8011c32:	4b6b      	ldr	r3, [pc, #428]	@ (8011de0 <mem_trim+0x1f8>)
 8011c34:	f240 22d1 	movw	r2, #721	@ 0x2d1
 8011c38:	496a      	ldr	r1, [pc, #424]	@ (8011de4 <mem_trim+0x1fc>)
 8011c3a:	486b      	ldr	r0, [pc, #428]	@ (8011de8 <mem_trim+0x200>)
 8011c3c:	f00b fd5c 	bl	801d6f8 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8011c40:	4b65      	ldr	r3, [pc, #404]	@ (8011dd8 <mem_trim+0x1f0>)
 8011c42:	681b      	ldr	r3, [r3, #0]
 8011c44:	687a      	ldr	r2, [r7, #4]
 8011c46:	429a      	cmp	r2, r3
 8011c48:	d304      	bcc.n	8011c54 <mem_trim+0x6c>
 8011c4a:	4b64      	ldr	r3, [pc, #400]	@ (8011ddc <mem_trim+0x1f4>)
 8011c4c:	681b      	ldr	r3, [r3, #0]
 8011c4e:	687a      	ldr	r2, [r7, #4]
 8011c50:	429a      	cmp	r2, r3
 8011c52:	d307      	bcc.n	8011c64 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011c54:	f00a ffda 	bl	801cc0c <sys_arch_protect>
 8011c58:	60b8      	str	r0, [r7, #8]
 8011c5a:	68b8      	ldr	r0, [r7, #8]
 8011c5c:	f00a ffe4 	bl	801cc28 <sys_arch_unprotect>
    return rmem;
 8011c60:	687b      	ldr	r3, [r7, #4]
 8011c62:	e0b5      	b.n	8011dd0 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	3b08      	subs	r3, #8
 8011c68:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8011c6a:	69b8      	ldr	r0, [r7, #24]
 8011c6c:	f7ff fdea 	bl	8011844 <mem_to_ptr>
 8011c70:	4603      	mov	r3, r0
 8011c72:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8011c74:	69bb      	ldr	r3, [r7, #24]
 8011c76:	881a      	ldrh	r2, [r3, #0]
 8011c78:	8afb      	ldrh	r3, [r7, #22]
 8011c7a:	1ad3      	subs	r3, r2, r3
 8011c7c:	b29b      	uxth	r3, r3
 8011c7e:	3b08      	subs	r3, #8
 8011c80:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8011c82:	8bfa      	ldrh	r2, [r7, #30]
 8011c84:	8abb      	ldrh	r3, [r7, #20]
 8011c86:	429a      	cmp	r2, r3
 8011c88:	d906      	bls.n	8011c98 <mem_trim+0xb0>
 8011c8a:	4b55      	ldr	r3, [pc, #340]	@ (8011de0 <mem_trim+0x1f8>)
 8011c8c:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 8011c90:	4956      	ldr	r1, [pc, #344]	@ (8011dec <mem_trim+0x204>)
 8011c92:	4855      	ldr	r0, [pc, #340]	@ (8011de8 <mem_trim+0x200>)
 8011c94:	f00b fd30 	bl	801d6f8 <iprintf>
  if (newsize > size) {
 8011c98:	8bfa      	ldrh	r2, [r7, #30]
 8011c9a:	8abb      	ldrh	r3, [r7, #20]
 8011c9c:	429a      	cmp	r2, r3
 8011c9e:	d901      	bls.n	8011ca4 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 8011ca0:	2300      	movs	r3, #0
 8011ca2:	e095      	b.n	8011dd0 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 8011ca4:	8bfa      	ldrh	r2, [r7, #30]
 8011ca6:	8abb      	ldrh	r3, [r7, #20]
 8011ca8:	429a      	cmp	r2, r3
 8011caa:	d101      	bne.n	8011cb0 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 8011cac:	687b      	ldr	r3, [r7, #4]
 8011cae:	e08f      	b.n	8011dd0 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8011cb0:	484f      	ldr	r0, [pc, #316]	@ (8011df0 <mem_trim+0x208>)
 8011cb2:	f00a ff69 	bl	801cb88 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 8011cb6:	69bb      	ldr	r3, [r7, #24]
 8011cb8:	881b      	ldrh	r3, [r3, #0]
 8011cba:	4618      	mov	r0, r3
 8011cbc:	f7ff fdb0 	bl	8011820 <ptr_to_mem>
 8011cc0:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8011cc2:	693b      	ldr	r3, [r7, #16]
 8011cc4:	791b      	ldrb	r3, [r3, #4]
 8011cc6:	2b00      	cmp	r3, #0
 8011cc8:	d13f      	bne.n	8011d4a <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8011cca:	69bb      	ldr	r3, [r7, #24]
 8011ccc:	881b      	ldrh	r3, [r3, #0]
 8011cce:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8011cd2:	d106      	bne.n	8011ce2 <mem_trim+0xfa>
 8011cd4:	4b42      	ldr	r3, [pc, #264]	@ (8011de0 <mem_trim+0x1f8>)
 8011cd6:	f240 22f5 	movw	r2, #757	@ 0x2f5
 8011cda:	4946      	ldr	r1, [pc, #280]	@ (8011df4 <mem_trim+0x20c>)
 8011cdc:	4842      	ldr	r0, [pc, #264]	@ (8011de8 <mem_trim+0x200>)
 8011cde:	f00b fd0b 	bl	801d6f8 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8011ce2:	693b      	ldr	r3, [r7, #16]
 8011ce4:	881b      	ldrh	r3, [r3, #0]
 8011ce6:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8011ce8:	8afa      	ldrh	r2, [r7, #22]
 8011cea:	8bfb      	ldrh	r3, [r7, #30]
 8011cec:	4413      	add	r3, r2
 8011cee:	b29b      	uxth	r3, r3
 8011cf0:	3308      	adds	r3, #8
 8011cf2:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8011cf4:	4b40      	ldr	r3, [pc, #256]	@ (8011df8 <mem_trim+0x210>)
 8011cf6:	681b      	ldr	r3, [r3, #0]
 8011cf8:	693a      	ldr	r2, [r7, #16]
 8011cfa:	429a      	cmp	r2, r3
 8011cfc:	d106      	bne.n	8011d0c <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 8011cfe:	89fb      	ldrh	r3, [r7, #14]
 8011d00:	4618      	mov	r0, r3
 8011d02:	f7ff fd8d 	bl	8011820 <ptr_to_mem>
 8011d06:	4603      	mov	r3, r0
 8011d08:	4a3b      	ldr	r2, [pc, #236]	@ (8011df8 <mem_trim+0x210>)
 8011d0a:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8011d0c:	89fb      	ldrh	r3, [r7, #14]
 8011d0e:	4618      	mov	r0, r3
 8011d10:	f7ff fd86 	bl	8011820 <ptr_to_mem>
 8011d14:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8011d16:	693b      	ldr	r3, [r7, #16]
 8011d18:	2200      	movs	r2, #0
 8011d1a:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8011d1c:	693b      	ldr	r3, [r7, #16]
 8011d1e:	89ba      	ldrh	r2, [r7, #12]
 8011d20:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8011d22:	693b      	ldr	r3, [r7, #16]
 8011d24:	8afa      	ldrh	r2, [r7, #22]
 8011d26:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8011d28:	69bb      	ldr	r3, [r7, #24]
 8011d2a:	89fa      	ldrh	r2, [r7, #14]
 8011d2c:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8011d2e:	693b      	ldr	r3, [r7, #16]
 8011d30:	881b      	ldrh	r3, [r3, #0]
 8011d32:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8011d36:	d047      	beq.n	8011dc8 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8011d38:	693b      	ldr	r3, [r7, #16]
 8011d3a:	881b      	ldrh	r3, [r3, #0]
 8011d3c:	4618      	mov	r0, r3
 8011d3e:	f7ff fd6f 	bl	8011820 <ptr_to_mem>
 8011d42:	4602      	mov	r2, r0
 8011d44:	89fb      	ldrh	r3, [r7, #14]
 8011d46:	8053      	strh	r3, [r2, #2]
 8011d48:	e03e      	b.n	8011dc8 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8011d4a:	8bfb      	ldrh	r3, [r7, #30]
 8011d4c:	f103 0214 	add.w	r2, r3, #20
 8011d50:	8abb      	ldrh	r3, [r7, #20]
 8011d52:	429a      	cmp	r2, r3
 8011d54:	d838      	bhi.n	8011dc8 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8011d56:	8afa      	ldrh	r2, [r7, #22]
 8011d58:	8bfb      	ldrh	r3, [r7, #30]
 8011d5a:	4413      	add	r3, r2
 8011d5c:	b29b      	uxth	r3, r3
 8011d5e:	3308      	adds	r3, #8
 8011d60:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8011d62:	69bb      	ldr	r3, [r7, #24]
 8011d64:	881b      	ldrh	r3, [r3, #0]
 8011d66:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8011d6a:	d106      	bne.n	8011d7a <mem_trim+0x192>
 8011d6c:	4b1c      	ldr	r3, [pc, #112]	@ (8011de0 <mem_trim+0x1f8>)
 8011d6e:	f240 3216 	movw	r2, #790	@ 0x316
 8011d72:	4920      	ldr	r1, [pc, #128]	@ (8011df4 <mem_trim+0x20c>)
 8011d74:	481c      	ldr	r0, [pc, #112]	@ (8011de8 <mem_trim+0x200>)
 8011d76:	f00b fcbf 	bl	801d6f8 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8011d7a:	89fb      	ldrh	r3, [r7, #14]
 8011d7c:	4618      	mov	r0, r3
 8011d7e:	f7ff fd4f 	bl	8011820 <ptr_to_mem>
 8011d82:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8011d84:	4b1c      	ldr	r3, [pc, #112]	@ (8011df8 <mem_trim+0x210>)
 8011d86:	681b      	ldr	r3, [r3, #0]
 8011d88:	693a      	ldr	r2, [r7, #16]
 8011d8a:	429a      	cmp	r2, r3
 8011d8c:	d202      	bcs.n	8011d94 <mem_trim+0x1ac>
      lfree = mem2;
 8011d8e:	4a1a      	ldr	r2, [pc, #104]	@ (8011df8 <mem_trim+0x210>)
 8011d90:	693b      	ldr	r3, [r7, #16]
 8011d92:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8011d94:	693b      	ldr	r3, [r7, #16]
 8011d96:	2200      	movs	r2, #0
 8011d98:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8011d9a:	69bb      	ldr	r3, [r7, #24]
 8011d9c:	881a      	ldrh	r2, [r3, #0]
 8011d9e:	693b      	ldr	r3, [r7, #16]
 8011da0:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8011da2:	693b      	ldr	r3, [r7, #16]
 8011da4:	8afa      	ldrh	r2, [r7, #22]
 8011da6:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8011da8:	69bb      	ldr	r3, [r7, #24]
 8011daa:	89fa      	ldrh	r2, [r7, #14]
 8011dac:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8011dae:	693b      	ldr	r3, [r7, #16]
 8011db0:	881b      	ldrh	r3, [r3, #0]
 8011db2:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8011db6:	d007      	beq.n	8011dc8 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8011db8:	693b      	ldr	r3, [r7, #16]
 8011dba:	881b      	ldrh	r3, [r3, #0]
 8011dbc:	4618      	mov	r0, r3
 8011dbe:	f7ff fd2f 	bl	8011820 <ptr_to_mem>
 8011dc2:	4602      	mov	r2, r0
 8011dc4:	89fb      	ldrh	r3, [r7, #14]
 8011dc6:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8011dc8:	4809      	ldr	r0, [pc, #36]	@ (8011df0 <mem_trim+0x208>)
 8011dca:	f00a feec 	bl	801cba6 <sys_mutex_unlock>
  return rmem;
 8011dce:	687b      	ldr	r3, [r7, #4]
}
 8011dd0:	4618      	mov	r0, r3
 8011dd2:	3720      	adds	r7, #32
 8011dd4:	46bd      	mov	sp, r7
 8011dd6:	bd80      	pop	{r7, pc}
 8011dd8:	2000c2f4 	.word	0x2000c2f4
 8011ddc:	2000c2f8 	.word	0x2000c2f8
 8011de0:	08020a64 	.word	0x08020a64
 8011de4:	08020bf0 	.word	0x08020bf0
 8011de8:	08020aac 	.word	0x08020aac
 8011dec:	08020c08 	.word	0x08020c08
 8011df0:	2000c2fc 	.word	0x2000c2fc
 8011df4:	08020c28 	.word	0x08020c28
 8011df8:	2000c300 	.word	0x2000c300

08011dfc <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8011dfc:	b580      	push	{r7, lr}
 8011dfe:	b088      	sub	sp, #32
 8011e00:	af00      	add	r7, sp, #0
 8011e02:	4603      	mov	r3, r0
 8011e04:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8011e06:	88fb      	ldrh	r3, [r7, #6]
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d101      	bne.n	8011e10 <mem_malloc+0x14>
    return NULL;
 8011e0c:	2300      	movs	r3, #0
 8011e0e:	e0e2      	b.n	8011fd6 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8011e10:	88fb      	ldrh	r3, [r7, #6]
 8011e12:	3303      	adds	r3, #3
 8011e14:	b29b      	uxth	r3, r3
 8011e16:	f023 0303 	bic.w	r3, r3, #3
 8011e1a:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8011e1c:	8bbb      	ldrh	r3, [r7, #28]
 8011e1e:	2b0b      	cmp	r3, #11
 8011e20:	d801      	bhi.n	8011e26 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8011e22:	230c      	movs	r3, #12
 8011e24:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8011e26:	8bbb      	ldrh	r3, [r7, #28]
 8011e28:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8011e2c:	d803      	bhi.n	8011e36 <mem_malloc+0x3a>
 8011e2e:	8bba      	ldrh	r2, [r7, #28]
 8011e30:	88fb      	ldrh	r3, [r7, #6]
 8011e32:	429a      	cmp	r2, r3
 8011e34:	d201      	bcs.n	8011e3a <mem_malloc+0x3e>
    return NULL;
 8011e36:	2300      	movs	r3, #0
 8011e38:	e0cd      	b.n	8011fd6 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8011e3a:	4869      	ldr	r0, [pc, #420]	@ (8011fe0 <mem_malloc+0x1e4>)
 8011e3c:	f00a fea4 	bl	801cb88 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8011e40:	4b68      	ldr	r3, [pc, #416]	@ (8011fe4 <mem_malloc+0x1e8>)
 8011e42:	681b      	ldr	r3, [r3, #0]
 8011e44:	4618      	mov	r0, r3
 8011e46:	f7ff fcfd 	bl	8011844 <mem_to_ptr>
 8011e4a:	4603      	mov	r3, r0
 8011e4c:	83fb      	strh	r3, [r7, #30]
 8011e4e:	e0b7      	b.n	8011fc0 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8011e50:	8bfb      	ldrh	r3, [r7, #30]
 8011e52:	4618      	mov	r0, r3
 8011e54:	f7ff fce4 	bl	8011820 <ptr_to_mem>
 8011e58:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8011e5a:	697b      	ldr	r3, [r7, #20]
 8011e5c:	791b      	ldrb	r3, [r3, #4]
 8011e5e:	2b00      	cmp	r3, #0
 8011e60:	f040 80a7 	bne.w	8011fb2 <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8011e64:	697b      	ldr	r3, [r7, #20]
 8011e66:	881b      	ldrh	r3, [r3, #0]
 8011e68:	461a      	mov	r2, r3
 8011e6a:	8bfb      	ldrh	r3, [r7, #30]
 8011e6c:	1ad3      	subs	r3, r2, r3
 8011e6e:	f1a3 0208 	sub.w	r2, r3, #8
 8011e72:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8011e74:	429a      	cmp	r2, r3
 8011e76:	f0c0 809c 	bcc.w	8011fb2 <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8011e7a:	697b      	ldr	r3, [r7, #20]
 8011e7c:	881b      	ldrh	r3, [r3, #0]
 8011e7e:	461a      	mov	r2, r3
 8011e80:	8bfb      	ldrh	r3, [r7, #30]
 8011e82:	1ad3      	subs	r3, r2, r3
 8011e84:	f1a3 0208 	sub.w	r2, r3, #8
 8011e88:	8bbb      	ldrh	r3, [r7, #28]
 8011e8a:	3314      	adds	r3, #20
 8011e8c:	429a      	cmp	r2, r3
 8011e8e:	d333      	bcc.n	8011ef8 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8011e90:	8bfa      	ldrh	r2, [r7, #30]
 8011e92:	8bbb      	ldrh	r3, [r7, #28]
 8011e94:	4413      	add	r3, r2
 8011e96:	b29b      	uxth	r3, r3
 8011e98:	3308      	adds	r3, #8
 8011e9a:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8011e9c:	8a7b      	ldrh	r3, [r7, #18]
 8011e9e:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8011ea2:	d106      	bne.n	8011eb2 <mem_malloc+0xb6>
 8011ea4:	4b50      	ldr	r3, [pc, #320]	@ (8011fe8 <mem_malloc+0x1ec>)
 8011ea6:	f240 3287 	movw	r2, #903	@ 0x387
 8011eaa:	4950      	ldr	r1, [pc, #320]	@ (8011fec <mem_malloc+0x1f0>)
 8011eac:	4850      	ldr	r0, [pc, #320]	@ (8011ff0 <mem_malloc+0x1f4>)
 8011eae:	f00b fc23 	bl	801d6f8 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8011eb2:	8a7b      	ldrh	r3, [r7, #18]
 8011eb4:	4618      	mov	r0, r3
 8011eb6:	f7ff fcb3 	bl	8011820 <ptr_to_mem>
 8011eba:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8011ebc:	68fb      	ldr	r3, [r7, #12]
 8011ebe:	2200      	movs	r2, #0
 8011ec0:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8011ec2:	697b      	ldr	r3, [r7, #20]
 8011ec4:	881a      	ldrh	r2, [r3, #0]
 8011ec6:	68fb      	ldr	r3, [r7, #12]
 8011ec8:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8011eca:	68fb      	ldr	r3, [r7, #12]
 8011ecc:	8bfa      	ldrh	r2, [r7, #30]
 8011ece:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8011ed0:	697b      	ldr	r3, [r7, #20]
 8011ed2:	8a7a      	ldrh	r2, [r7, #18]
 8011ed4:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8011ed6:	697b      	ldr	r3, [r7, #20]
 8011ed8:	2201      	movs	r2, #1
 8011eda:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8011edc:	68fb      	ldr	r3, [r7, #12]
 8011ede:	881b      	ldrh	r3, [r3, #0]
 8011ee0:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8011ee4:	d00b      	beq.n	8011efe <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8011ee6:	68fb      	ldr	r3, [r7, #12]
 8011ee8:	881b      	ldrh	r3, [r3, #0]
 8011eea:	4618      	mov	r0, r3
 8011eec:	f7ff fc98 	bl	8011820 <ptr_to_mem>
 8011ef0:	4602      	mov	r2, r0
 8011ef2:	8a7b      	ldrh	r3, [r7, #18]
 8011ef4:	8053      	strh	r3, [r2, #2]
 8011ef6:	e002      	b.n	8011efe <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8011ef8:	697b      	ldr	r3, [r7, #20]
 8011efa:	2201      	movs	r2, #1
 8011efc:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8011efe:	4b39      	ldr	r3, [pc, #228]	@ (8011fe4 <mem_malloc+0x1e8>)
 8011f00:	681b      	ldr	r3, [r3, #0]
 8011f02:	697a      	ldr	r2, [r7, #20]
 8011f04:	429a      	cmp	r2, r3
 8011f06:	d127      	bne.n	8011f58 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8011f08:	4b36      	ldr	r3, [pc, #216]	@ (8011fe4 <mem_malloc+0x1e8>)
 8011f0a:	681b      	ldr	r3, [r3, #0]
 8011f0c:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8011f0e:	e005      	b.n	8011f1c <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8011f10:	69bb      	ldr	r3, [r7, #24]
 8011f12:	881b      	ldrh	r3, [r3, #0]
 8011f14:	4618      	mov	r0, r3
 8011f16:	f7ff fc83 	bl	8011820 <ptr_to_mem>
 8011f1a:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8011f1c:	69bb      	ldr	r3, [r7, #24]
 8011f1e:	791b      	ldrb	r3, [r3, #4]
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	d004      	beq.n	8011f2e <mem_malloc+0x132>
 8011f24:	4b33      	ldr	r3, [pc, #204]	@ (8011ff4 <mem_malloc+0x1f8>)
 8011f26:	681b      	ldr	r3, [r3, #0]
 8011f28:	69ba      	ldr	r2, [r7, #24]
 8011f2a:	429a      	cmp	r2, r3
 8011f2c:	d1f0      	bne.n	8011f10 <mem_malloc+0x114>
          }
          lfree = cur;
 8011f2e:	4a2d      	ldr	r2, [pc, #180]	@ (8011fe4 <mem_malloc+0x1e8>)
 8011f30:	69bb      	ldr	r3, [r7, #24]
 8011f32:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8011f34:	4b2b      	ldr	r3, [pc, #172]	@ (8011fe4 <mem_malloc+0x1e8>)
 8011f36:	681a      	ldr	r2, [r3, #0]
 8011f38:	4b2e      	ldr	r3, [pc, #184]	@ (8011ff4 <mem_malloc+0x1f8>)
 8011f3a:	681b      	ldr	r3, [r3, #0]
 8011f3c:	429a      	cmp	r2, r3
 8011f3e:	d00b      	beq.n	8011f58 <mem_malloc+0x15c>
 8011f40:	4b28      	ldr	r3, [pc, #160]	@ (8011fe4 <mem_malloc+0x1e8>)
 8011f42:	681b      	ldr	r3, [r3, #0]
 8011f44:	791b      	ldrb	r3, [r3, #4]
 8011f46:	2b00      	cmp	r3, #0
 8011f48:	d006      	beq.n	8011f58 <mem_malloc+0x15c>
 8011f4a:	4b27      	ldr	r3, [pc, #156]	@ (8011fe8 <mem_malloc+0x1ec>)
 8011f4c:	f240 32b5 	movw	r2, #949	@ 0x3b5
 8011f50:	4929      	ldr	r1, [pc, #164]	@ (8011ff8 <mem_malloc+0x1fc>)
 8011f52:	4827      	ldr	r0, [pc, #156]	@ (8011ff0 <mem_malloc+0x1f4>)
 8011f54:	f00b fbd0 	bl	801d6f8 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8011f58:	4821      	ldr	r0, [pc, #132]	@ (8011fe0 <mem_malloc+0x1e4>)
 8011f5a:	f00a fe24 	bl	801cba6 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8011f5e:	8bba      	ldrh	r2, [r7, #28]
 8011f60:	697b      	ldr	r3, [r7, #20]
 8011f62:	4413      	add	r3, r2
 8011f64:	3308      	adds	r3, #8
 8011f66:	4a23      	ldr	r2, [pc, #140]	@ (8011ff4 <mem_malloc+0x1f8>)
 8011f68:	6812      	ldr	r2, [r2, #0]
 8011f6a:	4293      	cmp	r3, r2
 8011f6c:	d906      	bls.n	8011f7c <mem_malloc+0x180>
 8011f6e:	4b1e      	ldr	r3, [pc, #120]	@ (8011fe8 <mem_malloc+0x1ec>)
 8011f70:	f240 32b9 	movw	r2, #953	@ 0x3b9
 8011f74:	4921      	ldr	r1, [pc, #132]	@ (8011ffc <mem_malloc+0x200>)
 8011f76:	481e      	ldr	r0, [pc, #120]	@ (8011ff0 <mem_malloc+0x1f4>)
 8011f78:	f00b fbbe 	bl	801d6f8 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8011f7c:	697b      	ldr	r3, [r7, #20]
 8011f7e:	f003 0303 	and.w	r3, r3, #3
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	d006      	beq.n	8011f94 <mem_malloc+0x198>
 8011f86:	4b18      	ldr	r3, [pc, #96]	@ (8011fe8 <mem_malloc+0x1ec>)
 8011f88:	f240 32bb 	movw	r2, #955	@ 0x3bb
 8011f8c:	491c      	ldr	r1, [pc, #112]	@ (8012000 <mem_malloc+0x204>)
 8011f8e:	4818      	ldr	r0, [pc, #96]	@ (8011ff0 <mem_malloc+0x1f4>)
 8011f90:	f00b fbb2 	bl	801d6f8 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8011f94:	697b      	ldr	r3, [r7, #20]
 8011f96:	f003 0303 	and.w	r3, r3, #3
 8011f9a:	2b00      	cmp	r3, #0
 8011f9c:	d006      	beq.n	8011fac <mem_malloc+0x1b0>
 8011f9e:	4b12      	ldr	r3, [pc, #72]	@ (8011fe8 <mem_malloc+0x1ec>)
 8011fa0:	f240 32bd 	movw	r2, #957	@ 0x3bd
 8011fa4:	4917      	ldr	r1, [pc, #92]	@ (8012004 <mem_malloc+0x208>)
 8011fa6:	4812      	ldr	r0, [pc, #72]	@ (8011ff0 <mem_malloc+0x1f4>)
 8011fa8:	f00b fba6 	bl	801d6f8 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8011fac:	697b      	ldr	r3, [r7, #20]
 8011fae:	3308      	adds	r3, #8
 8011fb0:	e011      	b.n	8011fd6 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 8011fb2:	8bfb      	ldrh	r3, [r7, #30]
 8011fb4:	4618      	mov	r0, r3
 8011fb6:	f7ff fc33 	bl	8011820 <ptr_to_mem>
 8011fba:	4603      	mov	r3, r0
 8011fbc:	881b      	ldrh	r3, [r3, #0]
 8011fbe:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8011fc0:	8bfa      	ldrh	r2, [r7, #30]
 8011fc2:	8bbb      	ldrh	r3, [r7, #28]
 8011fc4:	f5c3 63c8 	rsb	r3, r3, #1600	@ 0x640
 8011fc8:	429a      	cmp	r2, r3
 8011fca:	f4ff af41 	bcc.w	8011e50 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8011fce:	4804      	ldr	r0, [pc, #16]	@ (8011fe0 <mem_malloc+0x1e4>)
 8011fd0:	f00a fde9 	bl	801cba6 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8011fd4:	2300      	movs	r3, #0
}
 8011fd6:	4618      	mov	r0, r3
 8011fd8:	3720      	adds	r7, #32
 8011fda:	46bd      	mov	sp, r7
 8011fdc:	bd80      	pop	{r7, pc}
 8011fde:	bf00      	nop
 8011fe0:	2000c2fc 	.word	0x2000c2fc
 8011fe4:	2000c300 	.word	0x2000c300
 8011fe8:	08020a64 	.word	0x08020a64
 8011fec:	08020c28 	.word	0x08020c28
 8011ff0:	08020aac 	.word	0x08020aac
 8011ff4:	2000c2f8 	.word	0x2000c2f8
 8011ff8:	08020c3c 	.word	0x08020c3c
 8011ffc:	08020c58 	.word	0x08020c58
 8012000:	08020c88 	.word	0x08020c88
 8012004:	08020cb8 	.word	0x08020cb8

08012008 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8012008:	b480      	push	{r7}
 801200a:	b085      	sub	sp, #20
 801200c:	af00      	add	r7, sp, #0
 801200e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8012010:	687b      	ldr	r3, [r7, #4]
 8012012:	689b      	ldr	r3, [r3, #8]
 8012014:	2200      	movs	r2, #0
 8012016:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8012018:	687b      	ldr	r3, [r7, #4]
 801201a:	685b      	ldr	r3, [r3, #4]
 801201c:	3303      	adds	r3, #3
 801201e:	f023 0303 	bic.w	r3, r3, #3
 8012022:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8012024:	2300      	movs	r3, #0
 8012026:	60fb      	str	r3, [r7, #12]
 8012028:	e011      	b.n	801204e <memp_init_pool+0x46>
    memp->next = *desc->tab;
 801202a:	687b      	ldr	r3, [r7, #4]
 801202c:	689b      	ldr	r3, [r3, #8]
 801202e:	681a      	ldr	r2, [r3, #0]
 8012030:	68bb      	ldr	r3, [r7, #8]
 8012032:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8012034:	687b      	ldr	r3, [r7, #4]
 8012036:	689b      	ldr	r3, [r3, #8]
 8012038:	68ba      	ldr	r2, [r7, #8]
 801203a:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 801203c:	687b      	ldr	r3, [r7, #4]
 801203e:	881b      	ldrh	r3, [r3, #0]
 8012040:	461a      	mov	r2, r3
 8012042:	68bb      	ldr	r3, [r7, #8]
 8012044:	4413      	add	r3, r2
 8012046:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8012048:	68fb      	ldr	r3, [r7, #12]
 801204a:	3301      	adds	r3, #1
 801204c:	60fb      	str	r3, [r7, #12]
 801204e:	687b      	ldr	r3, [r7, #4]
 8012050:	885b      	ldrh	r3, [r3, #2]
 8012052:	461a      	mov	r2, r3
 8012054:	68fb      	ldr	r3, [r7, #12]
 8012056:	4293      	cmp	r3, r2
 8012058:	dbe7      	blt.n	801202a <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 801205a:	bf00      	nop
 801205c:	bf00      	nop
 801205e:	3714      	adds	r7, #20
 8012060:	46bd      	mov	sp, r7
 8012062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012066:	4770      	bx	lr

08012068 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8012068:	b580      	push	{r7, lr}
 801206a:	b082      	sub	sp, #8
 801206c:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801206e:	2300      	movs	r3, #0
 8012070:	80fb      	strh	r3, [r7, #6]
 8012072:	e009      	b.n	8012088 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8012074:	88fb      	ldrh	r3, [r7, #6]
 8012076:	4a08      	ldr	r2, [pc, #32]	@ (8012098 <memp_init+0x30>)
 8012078:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801207c:	4618      	mov	r0, r3
 801207e:	f7ff ffc3 	bl	8012008 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8012082:	88fb      	ldrh	r3, [r7, #6]
 8012084:	3301      	adds	r3, #1
 8012086:	80fb      	strh	r3, [r7, #6]
 8012088:	88fb      	ldrh	r3, [r7, #6]
 801208a:	2b0c      	cmp	r3, #12
 801208c:	d9f2      	bls.n	8012074 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 801208e:	bf00      	nop
 8012090:	bf00      	nop
 8012092:	3708      	adds	r7, #8
 8012094:	46bd      	mov	sp, r7
 8012096:	bd80      	pop	{r7, pc}
 8012098:	08024190 	.word	0x08024190

0801209c <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 801209c:	b580      	push	{r7, lr}
 801209e:	b084      	sub	sp, #16
 80120a0:	af00      	add	r7, sp, #0
 80120a2:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 80120a4:	f00a fdb2 	bl	801cc0c <sys_arch_protect>
 80120a8:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 80120aa:	687b      	ldr	r3, [r7, #4]
 80120ac:	689b      	ldr	r3, [r3, #8]
 80120ae:	681b      	ldr	r3, [r3, #0]
 80120b0:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 80120b2:	68bb      	ldr	r3, [r7, #8]
 80120b4:	2b00      	cmp	r3, #0
 80120b6:	d015      	beq.n	80120e4 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 80120b8:	687b      	ldr	r3, [r7, #4]
 80120ba:	689b      	ldr	r3, [r3, #8]
 80120bc:	68ba      	ldr	r2, [r7, #8]
 80120be:	6812      	ldr	r2, [r2, #0]
 80120c0:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 80120c2:	68bb      	ldr	r3, [r7, #8]
 80120c4:	f003 0303 	and.w	r3, r3, #3
 80120c8:	2b00      	cmp	r3, #0
 80120ca:	d006      	beq.n	80120da <do_memp_malloc_pool+0x3e>
 80120cc:	4b09      	ldr	r3, [pc, #36]	@ (80120f4 <do_memp_malloc_pool+0x58>)
 80120ce:	f44f 728c 	mov.w	r2, #280	@ 0x118
 80120d2:	4909      	ldr	r1, [pc, #36]	@ (80120f8 <do_memp_malloc_pool+0x5c>)
 80120d4:	4809      	ldr	r0, [pc, #36]	@ (80120fc <do_memp_malloc_pool+0x60>)
 80120d6:	f00b fb0f 	bl	801d6f8 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 80120da:	68f8      	ldr	r0, [r7, #12]
 80120dc:	f00a fda4 	bl	801cc28 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 80120e0:	68bb      	ldr	r3, [r7, #8]
 80120e2:	e003      	b.n	80120ec <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 80120e4:	68f8      	ldr	r0, [r7, #12]
 80120e6:	f00a fd9f 	bl	801cc28 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 80120ea:	2300      	movs	r3, #0
}
 80120ec:	4618      	mov	r0, r3
 80120ee:	3710      	adds	r7, #16
 80120f0:	46bd      	mov	sp, r7
 80120f2:	bd80      	pop	{r7, pc}
 80120f4:	08020cdc 	.word	0x08020cdc
 80120f8:	08020d0c 	.word	0x08020d0c
 80120fc:	08020d30 	.word	0x08020d30

08012100 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8012100:	b580      	push	{r7, lr}
 8012102:	b082      	sub	sp, #8
 8012104:	af00      	add	r7, sp, #0
 8012106:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8012108:	687b      	ldr	r3, [r7, #4]
 801210a:	2b00      	cmp	r3, #0
 801210c:	d106      	bne.n	801211c <memp_malloc_pool+0x1c>
 801210e:	4b0a      	ldr	r3, [pc, #40]	@ (8012138 <memp_malloc_pool+0x38>)
 8012110:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 8012114:	4909      	ldr	r1, [pc, #36]	@ (801213c <memp_malloc_pool+0x3c>)
 8012116:	480a      	ldr	r0, [pc, #40]	@ (8012140 <memp_malloc_pool+0x40>)
 8012118:	f00b faee 	bl	801d6f8 <iprintf>
  if (desc == NULL) {
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	2b00      	cmp	r3, #0
 8012120:	d101      	bne.n	8012126 <memp_malloc_pool+0x26>
    return NULL;
 8012122:	2300      	movs	r3, #0
 8012124:	e003      	b.n	801212e <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8012126:	6878      	ldr	r0, [r7, #4]
 8012128:	f7ff ffb8 	bl	801209c <do_memp_malloc_pool>
 801212c:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 801212e:	4618      	mov	r0, r3
 8012130:	3708      	adds	r7, #8
 8012132:	46bd      	mov	sp, r7
 8012134:	bd80      	pop	{r7, pc}
 8012136:	bf00      	nop
 8012138:	08020cdc 	.word	0x08020cdc
 801213c:	08020d58 	.word	0x08020d58
 8012140:	08020d30 	.word	0x08020d30

08012144 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8012144:	b580      	push	{r7, lr}
 8012146:	b084      	sub	sp, #16
 8012148:	af00      	add	r7, sp, #0
 801214a:	4603      	mov	r3, r0
 801214c:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801214e:	79fb      	ldrb	r3, [r7, #7]
 8012150:	2b0c      	cmp	r3, #12
 8012152:	d908      	bls.n	8012166 <memp_malloc+0x22>
 8012154:	4b0a      	ldr	r3, [pc, #40]	@ (8012180 <memp_malloc+0x3c>)
 8012156:	f240 1257 	movw	r2, #343	@ 0x157
 801215a:	490a      	ldr	r1, [pc, #40]	@ (8012184 <memp_malloc+0x40>)
 801215c:	480a      	ldr	r0, [pc, #40]	@ (8012188 <memp_malloc+0x44>)
 801215e:	f00b facb 	bl	801d6f8 <iprintf>
 8012162:	2300      	movs	r3, #0
 8012164:	e008      	b.n	8012178 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8012166:	79fb      	ldrb	r3, [r7, #7]
 8012168:	4a08      	ldr	r2, [pc, #32]	@ (801218c <memp_malloc+0x48>)
 801216a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801216e:	4618      	mov	r0, r3
 8012170:	f7ff ff94 	bl	801209c <do_memp_malloc_pool>
 8012174:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8012176:	68fb      	ldr	r3, [r7, #12]
}
 8012178:	4618      	mov	r0, r3
 801217a:	3710      	adds	r7, #16
 801217c:	46bd      	mov	sp, r7
 801217e:	bd80      	pop	{r7, pc}
 8012180:	08020cdc 	.word	0x08020cdc
 8012184:	08020d6c 	.word	0x08020d6c
 8012188:	08020d30 	.word	0x08020d30
 801218c:	08024190 	.word	0x08024190

08012190 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8012190:	b580      	push	{r7, lr}
 8012192:	b084      	sub	sp, #16
 8012194:	af00      	add	r7, sp, #0
 8012196:	6078      	str	r0, [r7, #4]
 8012198:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 801219a:	683b      	ldr	r3, [r7, #0]
 801219c:	f003 0303 	and.w	r3, r3, #3
 80121a0:	2b00      	cmp	r3, #0
 80121a2:	d006      	beq.n	80121b2 <do_memp_free_pool+0x22>
 80121a4:	4b0d      	ldr	r3, [pc, #52]	@ (80121dc <do_memp_free_pool+0x4c>)
 80121a6:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 80121aa:	490d      	ldr	r1, [pc, #52]	@ (80121e0 <do_memp_free_pool+0x50>)
 80121ac:	480d      	ldr	r0, [pc, #52]	@ (80121e4 <do_memp_free_pool+0x54>)
 80121ae:	f00b faa3 	bl	801d6f8 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 80121b2:	683b      	ldr	r3, [r7, #0]
 80121b4:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 80121b6:	f00a fd29 	bl	801cc0c <sys_arch_protect>
 80121ba:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	689b      	ldr	r3, [r3, #8]
 80121c0:	681a      	ldr	r2, [r3, #0]
 80121c2:	68fb      	ldr	r3, [r7, #12]
 80121c4:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	689b      	ldr	r3, [r3, #8]
 80121ca:	68fa      	ldr	r2, [r7, #12]
 80121cc:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 80121ce:	68b8      	ldr	r0, [r7, #8]
 80121d0:	f00a fd2a 	bl	801cc28 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 80121d4:	bf00      	nop
 80121d6:	3710      	adds	r7, #16
 80121d8:	46bd      	mov	sp, r7
 80121da:	bd80      	pop	{r7, pc}
 80121dc:	08020cdc 	.word	0x08020cdc
 80121e0:	08020d8c 	.word	0x08020d8c
 80121e4:	08020d30 	.word	0x08020d30

080121e8 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 80121e8:	b580      	push	{r7, lr}
 80121ea:	b082      	sub	sp, #8
 80121ec:	af00      	add	r7, sp, #0
 80121ee:	6078      	str	r0, [r7, #4]
 80121f0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	2b00      	cmp	r3, #0
 80121f6:	d106      	bne.n	8012206 <memp_free_pool+0x1e>
 80121f8:	4b0a      	ldr	r3, [pc, #40]	@ (8012224 <memp_free_pool+0x3c>)
 80121fa:	f240 1295 	movw	r2, #405	@ 0x195
 80121fe:	490a      	ldr	r1, [pc, #40]	@ (8012228 <memp_free_pool+0x40>)
 8012200:	480a      	ldr	r0, [pc, #40]	@ (801222c <memp_free_pool+0x44>)
 8012202:	f00b fa79 	bl	801d6f8 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8012206:	687b      	ldr	r3, [r7, #4]
 8012208:	2b00      	cmp	r3, #0
 801220a:	d007      	beq.n	801221c <memp_free_pool+0x34>
 801220c:	683b      	ldr	r3, [r7, #0]
 801220e:	2b00      	cmp	r3, #0
 8012210:	d004      	beq.n	801221c <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8012212:	6839      	ldr	r1, [r7, #0]
 8012214:	6878      	ldr	r0, [r7, #4]
 8012216:	f7ff ffbb 	bl	8012190 <do_memp_free_pool>
 801221a:	e000      	b.n	801221e <memp_free_pool+0x36>
    return;
 801221c:	bf00      	nop
}
 801221e:	3708      	adds	r7, #8
 8012220:	46bd      	mov	sp, r7
 8012222:	bd80      	pop	{r7, pc}
 8012224:	08020cdc 	.word	0x08020cdc
 8012228:	08020d58 	.word	0x08020d58
 801222c:	08020d30 	.word	0x08020d30

08012230 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8012230:	b580      	push	{r7, lr}
 8012232:	b082      	sub	sp, #8
 8012234:	af00      	add	r7, sp, #0
 8012236:	4603      	mov	r3, r0
 8012238:	6039      	str	r1, [r7, #0]
 801223a:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 801223c:	79fb      	ldrb	r3, [r7, #7]
 801223e:	2b0c      	cmp	r3, #12
 8012240:	d907      	bls.n	8012252 <memp_free+0x22>
 8012242:	4b0c      	ldr	r3, [pc, #48]	@ (8012274 <memp_free+0x44>)
 8012244:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 8012248:	490b      	ldr	r1, [pc, #44]	@ (8012278 <memp_free+0x48>)
 801224a:	480c      	ldr	r0, [pc, #48]	@ (801227c <memp_free+0x4c>)
 801224c:	f00b fa54 	bl	801d6f8 <iprintf>
 8012250:	e00c      	b.n	801226c <memp_free+0x3c>

  if (mem == NULL) {
 8012252:	683b      	ldr	r3, [r7, #0]
 8012254:	2b00      	cmp	r3, #0
 8012256:	d008      	beq.n	801226a <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8012258:	79fb      	ldrb	r3, [r7, #7]
 801225a:	4a09      	ldr	r2, [pc, #36]	@ (8012280 <memp_free+0x50>)
 801225c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012260:	6839      	ldr	r1, [r7, #0]
 8012262:	4618      	mov	r0, r3
 8012264:	f7ff ff94 	bl	8012190 <do_memp_free_pool>
 8012268:	e000      	b.n	801226c <memp_free+0x3c>
    return;
 801226a:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 801226c:	3708      	adds	r7, #8
 801226e:	46bd      	mov	sp, r7
 8012270:	bd80      	pop	{r7, pc}
 8012272:	bf00      	nop
 8012274:	08020cdc 	.word	0x08020cdc
 8012278:	08020dac 	.word	0x08020dac
 801227c:	08020d30 	.word	0x08020d30
 8012280:	08024190 	.word	0x08024190

08012284 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8012284:	b480      	push	{r7}
 8012286:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8012288:	bf00      	nop
 801228a:	46bd      	mov	sp, r7
 801228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012290:	4770      	bx	lr
	...

08012294 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8012294:	b580      	push	{r7, lr}
 8012296:	b086      	sub	sp, #24
 8012298:	af00      	add	r7, sp, #0
 801229a:	60f8      	str	r0, [r7, #12]
 801229c:	60b9      	str	r1, [r7, #8]
 801229e:	607a      	str	r2, [r7, #4]
 80122a0:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 80122a2:	68fb      	ldr	r3, [r7, #12]
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d108      	bne.n	80122ba <netif_add+0x26>
 80122a8:	4b57      	ldr	r3, [pc, #348]	@ (8012408 <netif_add+0x174>)
 80122aa:	f240 1227 	movw	r2, #295	@ 0x127
 80122ae:	4957      	ldr	r1, [pc, #348]	@ (801240c <netif_add+0x178>)
 80122b0:	4857      	ldr	r0, [pc, #348]	@ (8012410 <netif_add+0x17c>)
 80122b2:	f00b fa21 	bl	801d6f8 <iprintf>
 80122b6:	2300      	movs	r3, #0
 80122b8:	e0a2      	b.n	8012400 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 80122ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122bc:	2b00      	cmp	r3, #0
 80122be:	d108      	bne.n	80122d2 <netif_add+0x3e>
 80122c0:	4b51      	ldr	r3, [pc, #324]	@ (8012408 <netif_add+0x174>)
 80122c2:	f44f 7294 	mov.w	r2, #296	@ 0x128
 80122c6:	4953      	ldr	r1, [pc, #332]	@ (8012414 <netif_add+0x180>)
 80122c8:	4851      	ldr	r0, [pc, #324]	@ (8012410 <netif_add+0x17c>)
 80122ca:	f00b fa15 	bl	801d6f8 <iprintf>
 80122ce:	2300      	movs	r3, #0
 80122d0:	e096      	b.n	8012400 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 80122d2:	68bb      	ldr	r3, [r7, #8]
 80122d4:	2b00      	cmp	r3, #0
 80122d6:	d101      	bne.n	80122dc <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 80122d8:	4b4f      	ldr	r3, [pc, #316]	@ (8012418 <netif_add+0x184>)
 80122da:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80122dc:	687b      	ldr	r3, [r7, #4]
 80122de:	2b00      	cmp	r3, #0
 80122e0:	d101      	bne.n	80122e6 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 80122e2:	4b4d      	ldr	r3, [pc, #308]	@ (8012418 <netif_add+0x184>)
 80122e4:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 80122e6:	683b      	ldr	r3, [r7, #0]
 80122e8:	2b00      	cmp	r3, #0
 80122ea:	d101      	bne.n	80122f0 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 80122ec:	4b4a      	ldr	r3, [pc, #296]	@ (8012418 <netif_add+0x184>)
 80122ee:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 80122f0:	68fb      	ldr	r3, [r7, #12]
 80122f2:	2200      	movs	r2, #0
 80122f4:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 80122f6:	68fb      	ldr	r3, [r7, #12]
 80122f8:	2200      	movs	r2, #0
 80122fa:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 80122fc:	68fb      	ldr	r3, [r7, #12]
 80122fe:	2200      	movs	r2, #0
 8012300:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8012302:	68fb      	ldr	r3, [r7, #12]
 8012304:	4a45      	ldr	r2, [pc, #276]	@ (801241c <netif_add+0x188>)
 8012306:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8012308:	68fb      	ldr	r3, [r7, #12]
 801230a:	2200      	movs	r2, #0
 801230c:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 801230e:	68fb      	ldr	r3, [r7, #12]
 8012310:	2200      	movs	r2, #0
 8012312:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8012316:	68fb      	ldr	r3, [r7, #12]
 8012318:	2200      	movs	r2, #0
 801231a:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 801231c:	68fb      	ldr	r3, [r7, #12]
 801231e:	6a3a      	ldr	r2, [r7, #32]
 8012320:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8012322:	4b3f      	ldr	r3, [pc, #252]	@ (8012420 <netif_add+0x18c>)
 8012324:	781a      	ldrb	r2, [r3, #0]
 8012326:	68fb      	ldr	r3, [r7, #12]
 8012328:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 801232c:	68fb      	ldr	r3, [r7, #12]
 801232e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012330:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8012332:	683b      	ldr	r3, [r7, #0]
 8012334:	687a      	ldr	r2, [r7, #4]
 8012336:	68b9      	ldr	r1, [r7, #8]
 8012338:	68f8      	ldr	r0, [r7, #12]
 801233a:	f000 f913 	bl	8012564 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 801233e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012340:	68f8      	ldr	r0, [r7, #12]
 8012342:	4798      	blx	r3
 8012344:	4603      	mov	r3, r0
 8012346:	2b00      	cmp	r3, #0
 8012348:	d001      	beq.n	801234e <netif_add+0xba>
    return NULL;
 801234a:	2300      	movs	r3, #0
 801234c:	e058      	b.n	8012400 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 801234e:	68fb      	ldr	r3, [r7, #12]
 8012350:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012354:	2bff      	cmp	r3, #255	@ 0xff
 8012356:	d103      	bne.n	8012360 <netif_add+0xcc>
        netif->num = 0;
 8012358:	68fb      	ldr	r3, [r7, #12]
 801235a:	2200      	movs	r2, #0
 801235c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 8012360:	2300      	movs	r3, #0
 8012362:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8012364:	4b2f      	ldr	r3, [pc, #188]	@ (8012424 <netif_add+0x190>)
 8012366:	681b      	ldr	r3, [r3, #0]
 8012368:	617b      	str	r3, [r7, #20]
 801236a:	e02b      	b.n	80123c4 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 801236c:	697a      	ldr	r2, [r7, #20]
 801236e:	68fb      	ldr	r3, [r7, #12]
 8012370:	429a      	cmp	r2, r3
 8012372:	d106      	bne.n	8012382 <netif_add+0xee>
 8012374:	4b24      	ldr	r3, [pc, #144]	@ (8012408 <netif_add+0x174>)
 8012376:	f240 128b 	movw	r2, #395	@ 0x18b
 801237a:	492b      	ldr	r1, [pc, #172]	@ (8012428 <netif_add+0x194>)
 801237c:	4824      	ldr	r0, [pc, #144]	@ (8012410 <netif_add+0x17c>)
 801237e:	f00b f9bb 	bl	801d6f8 <iprintf>
        num_netifs++;
 8012382:	693b      	ldr	r3, [r7, #16]
 8012384:	3301      	adds	r3, #1
 8012386:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8012388:	693b      	ldr	r3, [r7, #16]
 801238a:	2bff      	cmp	r3, #255	@ 0xff
 801238c:	dd06      	ble.n	801239c <netif_add+0x108>
 801238e:	4b1e      	ldr	r3, [pc, #120]	@ (8012408 <netif_add+0x174>)
 8012390:	f240 128d 	movw	r2, #397	@ 0x18d
 8012394:	4925      	ldr	r1, [pc, #148]	@ (801242c <netif_add+0x198>)
 8012396:	481e      	ldr	r0, [pc, #120]	@ (8012410 <netif_add+0x17c>)
 8012398:	f00b f9ae 	bl	801d6f8 <iprintf>
        if (netif2->num == netif->num) {
 801239c:	697b      	ldr	r3, [r7, #20]
 801239e:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 80123a2:	68fb      	ldr	r3, [r7, #12]
 80123a4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80123a8:	429a      	cmp	r2, r3
 80123aa:	d108      	bne.n	80123be <netif_add+0x12a>
          netif->num++;
 80123ac:	68fb      	ldr	r3, [r7, #12]
 80123ae:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80123b2:	3301      	adds	r3, #1
 80123b4:	b2da      	uxtb	r2, r3
 80123b6:	68fb      	ldr	r3, [r7, #12]
 80123b8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 80123bc:	e005      	b.n	80123ca <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80123be:	697b      	ldr	r3, [r7, #20]
 80123c0:	681b      	ldr	r3, [r3, #0]
 80123c2:	617b      	str	r3, [r7, #20]
 80123c4:	697b      	ldr	r3, [r7, #20]
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	d1d0      	bne.n	801236c <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 80123ca:	697b      	ldr	r3, [r7, #20]
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	d1be      	bne.n	801234e <netif_add+0xba>
  }
  if (netif->num == 254) {
 80123d0:	68fb      	ldr	r3, [r7, #12]
 80123d2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80123d6:	2bfe      	cmp	r3, #254	@ 0xfe
 80123d8:	d103      	bne.n	80123e2 <netif_add+0x14e>
    netif_num = 0;
 80123da:	4b11      	ldr	r3, [pc, #68]	@ (8012420 <netif_add+0x18c>)
 80123dc:	2200      	movs	r2, #0
 80123de:	701a      	strb	r2, [r3, #0]
 80123e0:	e006      	b.n	80123f0 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 80123e2:	68fb      	ldr	r3, [r7, #12]
 80123e4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80123e8:	3301      	adds	r3, #1
 80123ea:	b2da      	uxtb	r2, r3
 80123ec:	4b0c      	ldr	r3, [pc, #48]	@ (8012420 <netif_add+0x18c>)
 80123ee:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 80123f0:	4b0c      	ldr	r3, [pc, #48]	@ (8012424 <netif_add+0x190>)
 80123f2:	681a      	ldr	r2, [r3, #0]
 80123f4:	68fb      	ldr	r3, [r7, #12]
 80123f6:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 80123f8:	4a0a      	ldr	r2, [pc, #40]	@ (8012424 <netif_add+0x190>)
 80123fa:	68fb      	ldr	r3, [r7, #12]
 80123fc:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 80123fe:	68fb      	ldr	r3, [r7, #12]
}
 8012400:	4618      	mov	r0, r3
 8012402:	3718      	adds	r7, #24
 8012404:	46bd      	mov	sp, r7
 8012406:	bd80      	pop	{r7, pc}
 8012408:	08020dc8 	.word	0x08020dc8
 801240c:	08020e5c 	.word	0x08020e5c
 8012410:	08020e18 	.word	0x08020e18
 8012414:	08020e78 	.word	0x08020e78
 8012418:	08024204 	.word	0x08024204
 801241c:	0801283f 	.word	0x0801283f
 8012420:	2000f3d8 	.word	0x2000f3d8
 8012424:	2000f3d0 	.word	0x2000f3d0
 8012428:	08020e9c 	.word	0x08020e9c
 801242c:	08020eb0 	.word	0x08020eb0

08012430 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8012430:	b580      	push	{r7, lr}
 8012432:	b082      	sub	sp, #8
 8012434:	af00      	add	r7, sp, #0
 8012436:	6078      	str	r0, [r7, #4]
 8012438:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 801243a:	6839      	ldr	r1, [r7, #0]
 801243c:	6878      	ldr	r0, [r7, #4]
 801243e:	f002 fe91 	bl	8015164 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8012442:	6839      	ldr	r1, [r7, #0]
 8012444:	6878      	ldr	r0, [r7, #4]
 8012446:	f007 ff27 	bl	801a298 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 801244a:	bf00      	nop
 801244c:	3708      	adds	r7, #8
 801244e:	46bd      	mov	sp, r7
 8012450:	bd80      	pop	{r7, pc}
	...

08012454 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8012454:	b580      	push	{r7, lr}
 8012456:	b086      	sub	sp, #24
 8012458:	af00      	add	r7, sp, #0
 801245a:	60f8      	str	r0, [r7, #12]
 801245c:	60b9      	str	r1, [r7, #8]
 801245e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8012460:	68bb      	ldr	r3, [r7, #8]
 8012462:	2b00      	cmp	r3, #0
 8012464:	d106      	bne.n	8012474 <netif_do_set_ipaddr+0x20>
 8012466:	4b1d      	ldr	r3, [pc, #116]	@ (80124dc <netif_do_set_ipaddr+0x88>)
 8012468:	f240 12cb 	movw	r2, #459	@ 0x1cb
 801246c:	491c      	ldr	r1, [pc, #112]	@ (80124e0 <netif_do_set_ipaddr+0x8c>)
 801246e:	481d      	ldr	r0, [pc, #116]	@ (80124e4 <netif_do_set_ipaddr+0x90>)
 8012470:	f00b f942 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8012474:	687b      	ldr	r3, [r7, #4]
 8012476:	2b00      	cmp	r3, #0
 8012478:	d106      	bne.n	8012488 <netif_do_set_ipaddr+0x34>
 801247a:	4b18      	ldr	r3, [pc, #96]	@ (80124dc <netif_do_set_ipaddr+0x88>)
 801247c:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 8012480:	4917      	ldr	r1, [pc, #92]	@ (80124e0 <netif_do_set_ipaddr+0x8c>)
 8012482:	4818      	ldr	r0, [pc, #96]	@ (80124e4 <netif_do_set_ipaddr+0x90>)
 8012484:	f00b f938 	bl	801d6f8 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8012488:	68bb      	ldr	r3, [r7, #8]
 801248a:	681a      	ldr	r2, [r3, #0]
 801248c:	68fb      	ldr	r3, [r7, #12]
 801248e:	3304      	adds	r3, #4
 8012490:	681b      	ldr	r3, [r3, #0]
 8012492:	429a      	cmp	r2, r3
 8012494:	d01c      	beq.n	80124d0 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8012496:	68bb      	ldr	r3, [r7, #8]
 8012498:	681b      	ldr	r3, [r3, #0]
 801249a:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 801249c:	68fb      	ldr	r3, [r7, #12]
 801249e:	3304      	adds	r3, #4
 80124a0:	681a      	ldr	r2, [r3, #0]
 80124a2:	687b      	ldr	r3, [r7, #4]
 80124a4:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 80124a6:	f107 0314 	add.w	r3, r7, #20
 80124aa:	4619      	mov	r1, r3
 80124ac:	6878      	ldr	r0, [r7, #4]
 80124ae:	f7ff ffbf 	bl	8012430 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 80124b2:	68bb      	ldr	r3, [r7, #8]
 80124b4:	2b00      	cmp	r3, #0
 80124b6:	d002      	beq.n	80124be <netif_do_set_ipaddr+0x6a>
 80124b8:	68bb      	ldr	r3, [r7, #8]
 80124ba:	681b      	ldr	r3, [r3, #0]
 80124bc:	e000      	b.n	80124c0 <netif_do_set_ipaddr+0x6c>
 80124be:	2300      	movs	r3, #0
 80124c0:	68fa      	ldr	r2, [r7, #12]
 80124c2:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 80124c4:	2101      	movs	r1, #1
 80124c6:	68f8      	ldr	r0, [r7, #12]
 80124c8:	f000 f8d2 	bl	8012670 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 80124cc:	2301      	movs	r3, #1
 80124ce:	e000      	b.n	80124d2 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 80124d0:	2300      	movs	r3, #0
}
 80124d2:	4618      	mov	r0, r3
 80124d4:	3718      	adds	r7, #24
 80124d6:	46bd      	mov	sp, r7
 80124d8:	bd80      	pop	{r7, pc}
 80124da:	bf00      	nop
 80124dc:	08020dc8 	.word	0x08020dc8
 80124e0:	08020ee0 	.word	0x08020ee0
 80124e4:	08020e18 	.word	0x08020e18

080124e8 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 80124e8:	b480      	push	{r7}
 80124ea:	b085      	sub	sp, #20
 80124ec:	af00      	add	r7, sp, #0
 80124ee:	60f8      	str	r0, [r7, #12]
 80124f0:	60b9      	str	r1, [r7, #8]
 80124f2:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 80124f4:	68bb      	ldr	r3, [r7, #8]
 80124f6:	681a      	ldr	r2, [r3, #0]
 80124f8:	68fb      	ldr	r3, [r7, #12]
 80124fa:	3308      	adds	r3, #8
 80124fc:	681b      	ldr	r3, [r3, #0]
 80124fe:	429a      	cmp	r2, r3
 8012500:	d00a      	beq.n	8012518 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8012502:	68bb      	ldr	r3, [r7, #8]
 8012504:	2b00      	cmp	r3, #0
 8012506:	d002      	beq.n	801250e <netif_do_set_netmask+0x26>
 8012508:	68bb      	ldr	r3, [r7, #8]
 801250a:	681b      	ldr	r3, [r3, #0]
 801250c:	e000      	b.n	8012510 <netif_do_set_netmask+0x28>
 801250e:	2300      	movs	r3, #0
 8012510:	68fa      	ldr	r2, [r7, #12]
 8012512:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8012514:	2301      	movs	r3, #1
 8012516:	e000      	b.n	801251a <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8012518:	2300      	movs	r3, #0
}
 801251a:	4618      	mov	r0, r3
 801251c:	3714      	adds	r7, #20
 801251e:	46bd      	mov	sp, r7
 8012520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012524:	4770      	bx	lr

08012526 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8012526:	b480      	push	{r7}
 8012528:	b085      	sub	sp, #20
 801252a:	af00      	add	r7, sp, #0
 801252c:	60f8      	str	r0, [r7, #12]
 801252e:	60b9      	str	r1, [r7, #8]
 8012530:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8012532:	68bb      	ldr	r3, [r7, #8]
 8012534:	681a      	ldr	r2, [r3, #0]
 8012536:	68fb      	ldr	r3, [r7, #12]
 8012538:	330c      	adds	r3, #12
 801253a:	681b      	ldr	r3, [r3, #0]
 801253c:	429a      	cmp	r2, r3
 801253e:	d00a      	beq.n	8012556 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8012540:	68bb      	ldr	r3, [r7, #8]
 8012542:	2b00      	cmp	r3, #0
 8012544:	d002      	beq.n	801254c <netif_do_set_gw+0x26>
 8012546:	68bb      	ldr	r3, [r7, #8]
 8012548:	681b      	ldr	r3, [r3, #0]
 801254a:	e000      	b.n	801254e <netif_do_set_gw+0x28>
 801254c:	2300      	movs	r3, #0
 801254e:	68fa      	ldr	r2, [r7, #12]
 8012550:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8012552:	2301      	movs	r3, #1
 8012554:	e000      	b.n	8012558 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8012556:	2300      	movs	r3, #0
}
 8012558:	4618      	mov	r0, r3
 801255a:	3714      	adds	r7, #20
 801255c:	46bd      	mov	sp, r7
 801255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012562:	4770      	bx	lr

08012564 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8012564:	b580      	push	{r7, lr}
 8012566:	b088      	sub	sp, #32
 8012568:	af00      	add	r7, sp, #0
 801256a:	60f8      	str	r0, [r7, #12]
 801256c:	60b9      	str	r1, [r7, #8]
 801256e:	607a      	str	r2, [r7, #4]
 8012570:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8012572:	2300      	movs	r3, #0
 8012574:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8012576:	2300      	movs	r3, #0
 8012578:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801257a:	68bb      	ldr	r3, [r7, #8]
 801257c:	2b00      	cmp	r3, #0
 801257e:	d101      	bne.n	8012584 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8012580:	4b1c      	ldr	r3, [pc, #112]	@ (80125f4 <netif_set_addr+0x90>)
 8012582:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8012584:	687b      	ldr	r3, [r7, #4]
 8012586:	2b00      	cmp	r3, #0
 8012588:	d101      	bne.n	801258e <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 801258a:	4b1a      	ldr	r3, [pc, #104]	@ (80125f4 <netif_set_addr+0x90>)
 801258c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801258e:	683b      	ldr	r3, [r7, #0]
 8012590:	2b00      	cmp	r3, #0
 8012592:	d101      	bne.n	8012598 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8012594:	4b17      	ldr	r3, [pc, #92]	@ (80125f4 <netif_set_addr+0x90>)
 8012596:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8012598:	68bb      	ldr	r3, [r7, #8]
 801259a:	2b00      	cmp	r3, #0
 801259c:	d003      	beq.n	80125a6 <netif_set_addr+0x42>
 801259e:	68bb      	ldr	r3, [r7, #8]
 80125a0:	681b      	ldr	r3, [r3, #0]
 80125a2:	2b00      	cmp	r3, #0
 80125a4:	d101      	bne.n	80125aa <netif_set_addr+0x46>
 80125a6:	2301      	movs	r3, #1
 80125a8:	e000      	b.n	80125ac <netif_set_addr+0x48>
 80125aa:	2300      	movs	r3, #0
 80125ac:	617b      	str	r3, [r7, #20]
  if (remove) {
 80125ae:	697b      	ldr	r3, [r7, #20]
 80125b0:	2b00      	cmp	r3, #0
 80125b2:	d006      	beq.n	80125c2 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80125b4:	f107 0310 	add.w	r3, r7, #16
 80125b8:	461a      	mov	r2, r3
 80125ba:	68b9      	ldr	r1, [r7, #8]
 80125bc:	68f8      	ldr	r0, [r7, #12]
 80125be:	f7ff ff49 	bl	8012454 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 80125c2:	69fa      	ldr	r2, [r7, #28]
 80125c4:	6879      	ldr	r1, [r7, #4]
 80125c6:	68f8      	ldr	r0, [r7, #12]
 80125c8:	f7ff ff8e 	bl	80124e8 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 80125cc:	69ba      	ldr	r2, [r7, #24]
 80125ce:	6839      	ldr	r1, [r7, #0]
 80125d0:	68f8      	ldr	r0, [r7, #12]
 80125d2:	f7ff ffa8 	bl	8012526 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 80125d6:	697b      	ldr	r3, [r7, #20]
 80125d8:	2b00      	cmp	r3, #0
 80125da:	d106      	bne.n	80125ea <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80125dc:	f107 0310 	add.w	r3, r7, #16
 80125e0:	461a      	mov	r2, r3
 80125e2:	68b9      	ldr	r1, [r7, #8]
 80125e4:	68f8      	ldr	r0, [r7, #12]
 80125e6:	f7ff ff35 	bl	8012454 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 80125ea:	bf00      	nop
 80125ec:	3720      	adds	r7, #32
 80125ee:	46bd      	mov	sp, r7
 80125f0:	bd80      	pop	{r7, pc}
 80125f2:	bf00      	nop
 80125f4:	08024204 	.word	0x08024204

080125f8 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 80125f8:	b480      	push	{r7}
 80125fa:	b083      	sub	sp, #12
 80125fc:	af00      	add	r7, sp, #0
 80125fe:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8012600:	4a04      	ldr	r2, [pc, #16]	@ (8012614 <netif_set_default+0x1c>)
 8012602:	687b      	ldr	r3, [r7, #4]
 8012604:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8012606:	bf00      	nop
 8012608:	370c      	adds	r7, #12
 801260a:	46bd      	mov	sp, r7
 801260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012610:	4770      	bx	lr
 8012612:	bf00      	nop
 8012614:	2000f3d4 	.word	0x2000f3d4

08012618 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8012618:	b580      	push	{r7, lr}
 801261a:	b082      	sub	sp, #8
 801261c:	af00      	add	r7, sp, #0
 801261e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	2b00      	cmp	r3, #0
 8012624:	d107      	bne.n	8012636 <netif_set_up+0x1e>
 8012626:	4b0f      	ldr	r3, [pc, #60]	@ (8012664 <netif_set_up+0x4c>)
 8012628:	f44f 7254 	mov.w	r2, #848	@ 0x350
 801262c:	490e      	ldr	r1, [pc, #56]	@ (8012668 <netif_set_up+0x50>)
 801262e:	480f      	ldr	r0, [pc, #60]	@ (801266c <netif_set_up+0x54>)
 8012630:	f00b f862 	bl	801d6f8 <iprintf>
 8012634:	e013      	b.n	801265e <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8012636:	687b      	ldr	r3, [r7, #4]
 8012638:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801263c:	f003 0301 	and.w	r3, r3, #1
 8012640:	2b00      	cmp	r3, #0
 8012642:	d10c      	bne.n	801265e <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8012644:	687b      	ldr	r3, [r7, #4]
 8012646:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801264a:	f043 0301 	orr.w	r3, r3, #1
 801264e:	b2da      	uxtb	r2, r3
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8012656:	2103      	movs	r1, #3
 8012658:	6878      	ldr	r0, [r7, #4]
 801265a:	f000 f809 	bl	8012670 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 801265e:	3708      	adds	r7, #8
 8012660:	46bd      	mov	sp, r7
 8012662:	bd80      	pop	{r7, pc}
 8012664:	08020dc8 	.word	0x08020dc8
 8012668:	08020f50 	.word	0x08020f50
 801266c:	08020e18 	.word	0x08020e18

08012670 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8012670:	b580      	push	{r7, lr}
 8012672:	b082      	sub	sp, #8
 8012674:	af00      	add	r7, sp, #0
 8012676:	6078      	str	r0, [r7, #4]
 8012678:	460b      	mov	r3, r1
 801267a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 801267c:	687b      	ldr	r3, [r7, #4]
 801267e:	2b00      	cmp	r3, #0
 8012680:	d106      	bne.n	8012690 <netif_issue_reports+0x20>
 8012682:	4b18      	ldr	r3, [pc, #96]	@ (80126e4 <netif_issue_reports+0x74>)
 8012684:	f240 326d 	movw	r2, #877	@ 0x36d
 8012688:	4917      	ldr	r1, [pc, #92]	@ (80126e8 <netif_issue_reports+0x78>)
 801268a:	4818      	ldr	r0, [pc, #96]	@ (80126ec <netif_issue_reports+0x7c>)
 801268c:	f00b f834 	bl	801d6f8 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8012690:	687b      	ldr	r3, [r7, #4]
 8012692:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012696:	f003 0304 	and.w	r3, r3, #4
 801269a:	2b00      	cmp	r3, #0
 801269c:	d01e      	beq.n	80126dc <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 801269e:	687b      	ldr	r3, [r7, #4]
 80126a0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80126a4:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80126a8:	2b00      	cmp	r3, #0
 80126aa:	d017      	beq.n	80126dc <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80126ac:	78fb      	ldrb	r3, [r7, #3]
 80126ae:	f003 0301 	and.w	r3, r3, #1
 80126b2:	2b00      	cmp	r3, #0
 80126b4:	d013      	beq.n	80126de <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80126b6:	687b      	ldr	r3, [r7, #4]
 80126b8:	3304      	adds	r3, #4
 80126ba:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80126bc:	2b00      	cmp	r3, #0
 80126be:	d00e      	beq.n	80126de <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 80126c0:	687b      	ldr	r3, [r7, #4]
 80126c2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80126c6:	f003 0308 	and.w	r3, r3, #8
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	d007      	beq.n	80126de <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	3304      	adds	r3, #4
 80126d2:	4619      	mov	r1, r3
 80126d4:	6878      	ldr	r0, [r7, #4]
 80126d6:	f008 fd49 	bl	801b16c <etharp_request>
 80126da:	e000      	b.n	80126de <netif_issue_reports+0x6e>
    return;
 80126dc:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 80126de:	3708      	adds	r7, #8
 80126e0:	46bd      	mov	sp, r7
 80126e2:	bd80      	pop	{r7, pc}
 80126e4:	08020dc8 	.word	0x08020dc8
 80126e8:	08020f6c 	.word	0x08020f6c
 80126ec:	08020e18 	.word	0x08020e18

080126f0 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 80126f0:	b580      	push	{r7, lr}
 80126f2:	b082      	sub	sp, #8
 80126f4:	af00      	add	r7, sp, #0
 80126f6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	2b00      	cmp	r3, #0
 80126fc:	d107      	bne.n	801270e <netif_set_down+0x1e>
 80126fe:	4b12      	ldr	r3, [pc, #72]	@ (8012748 <netif_set_down+0x58>)
 8012700:	f240 329b 	movw	r2, #923	@ 0x39b
 8012704:	4911      	ldr	r1, [pc, #68]	@ (801274c <netif_set_down+0x5c>)
 8012706:	4812      	ldr	r0, [pc, #72]	@ (8012750 <netif_set_down+0x60>)
 8012708:	f00a fff6 	bl	801d6f8 <iprintf>
 801270c:	e019      	b.n	8012742 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 801270e:	687b      	ldr	r3, [r7, #4]
 8012710:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012714:	f003 0301 	and.w	r3, r3, #1
 8012718:	2b00      	cmp	r3, #0
 801271a:	d012      	beq.n	8012742 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012722:	f023 0301 	bic.w	r3, r3, #1
 8012726:	b2da      	uxtb	r2, r3
 8012728:	687b      	ldr	r3, [r7, #4]
 801272a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 801272e:	687b      	ldr	r3, [r7, #4]
 8012730:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012734:	f003 0308 	and.w	r3, r3, #8
 8012738:	2b00      	cmp	r3, #0
 801273a:	d002      	beq.n	8012742 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 801273c:	6878      	ldr	r0, [r7, #4]
 801273e:	f008 f8d3 	bl	801a8e8 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8012742:	3708      	adds	r7, #8
 8012744:	46bd      	mov	sp, r7
 8012746:	bd80      	pop	{r7, pc}
 8012748:	08020dc8 	.word	0x08020dc8
 801274c:	08020f90 	.word	0x08020f90
 8012750:	08020e18 	.word	0x08020e18

08012754 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8012754:	b580      	push	{r7, lr}
 8012756:	b082      	sub	sp, #8
 8012758:	af00      	add	r7, sp, #0
 801275a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 801275c:	687b      	ldr	r3, [r7, #4]
 801275e:	2b00      	cmp	r3, #0
 8012760:	d107      	bne.n	8012772 <netif_set_link_up+0x1e>
 8012762:	4b13      	ldr	r3, [pc, #76]	@ (80127b0 <netif_set_link_up+0x5c>)
 8012764:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8012768:	4912      	ldr	r1, [pc, #72]	@ (80127b4 <netif_set_link_up+0x60>)
 801276a:	4813      	ldr	r0, [pc, #76]	@ (80127b8 <netif_set_link_up+0x64>)
 801276c:	f00a ffc4 	bl	801d6f8 <iprintf>
 8012770:	e01b      	b.n	80127aa <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8012772:	687b      	ldr	r3, [r7, #4]
 8012774:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012778:	f003 0304 	and.w	r3, r3, #4
 801277c:	2b00      	cmp	r3, #0
 801277e:	d114      	bne.n	80127aa <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8012780:	687b      	ldr	r3, [r7, #4]
 8012782:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012786:	f043 0304 	orr.w	r3, r3, #4
 801278a:	b2da      	uxtb	r2, r3
 801278c:	687b      	ldr	r3, [r7, #4]
 801278e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8012792:	2103      	movs	r1, #3
 8012794:	6878      	ldr	r0, [r7, #4]
 8012796:	f7ff ff6b 	bl	8012670 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 801279a:	687b      	ldr	r3, [r7, #4]
 801279c:	69db      	ldr	r3, [r3, #28]
 801279e:	2b00      	cmp	r3, #0
 80127a0:	d003      	beq.n	80127aa <netif_set_link_up+0x56>
 80127a2:	687b      	ldr	r3, [r7, #4]
 80127a4:	69db      	ldr	r3, [r3, #28]
 80127a6:	6878      	ldr	r0, [r7, #4]
 80127a8:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80127aa:	3708      	adds	r7, #8
 80127ac:	46bd      	mov	sp, r7
 80127ae:	bd80      	pop	{r7, pc}
 80127b0:	08020dc8 	.word	0x08020dc8
 80127b4:	08020fb0 	.word	0x08020fb0
 80127b8:	08020e18 	.word	0x08020e18

080127bc <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 80127bc:	b580      	push	{r7, lr}
 80127be:	b082      	sub	sp, #8
 80127c0:	af00      	add	r7, sp, #0
 80127c2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 80127c4:	687b      	ldr	r3, [r7, #4]
 80127c6:	2b00      	cmp	r3, #0
 80127c8:	d107      	bne.n	80127da <netif_set_link_down+0x1e>
 80127ca:	4b11      	ldr	r3, [pc, #68]	@ (8012810 <netif_set_link_down+0x54>)
 80127cc:	f240 4206 	movw	r2, #1030	@ 0x406
 80127d0:	4910      	ldr	r1, [pc, #64]	@ (8012814 <netif_set_link_down+0x58>)
 80127d2:	4811      	ldr	r0, [pc, #68]	@ (8012818 <netif_set_link_down+0x5c>)
 80127d4:	f00a ff90 	bl	801d6f8 <iprintf>
 80127d8:	e017      	b.n	801280a <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 80127da:	687b      	ldr	r3, [r7, #4]
 80127dc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80127e0:	f003 0304 	and.w	r3, r3, #4
 80127e4:	2b00      	cmp	r3, #0
 80127e6:	d010      	beq.n	801280a <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 80127e8:	687b      	ldr	r3, [r7, #4]
 80127ea:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80127ee:	f023 0304 	bic.w	r3, r3, #4
 80127f2:	b2da      	uxtb	r2, r3
 80127f4:	687b      	ldr	r3, [r7, #4]
 80127f6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	69db      	ldr	r3, [r3, #28]
 80127fe:	2b00      	cmp	r3, #0
 8012800:	d003      	beq.n	801280a <netif_set_link_down+0x4e>
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	69db      	ldr	r3, [r3, #28]
 8012806:	6878      	ldr	r0, [r7, #4]
 8012808:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 801280a:	3708      	adds	r7, #8
 801280c:	46bd      	mov	sp, r7
 801280e:	bd80      	pop	{r7, pc}
 8012810:	08020dc8 	.word	0x08020dc8
 8012814:	08020fd4 	.word	0x08020fd4
 8012818:	08020e18 	.word	0x08020e18

0801281c <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 801281c:	b480      	push	{r7}
 801281e:	b083      	sub	sp, #12
 8012820:	af00      	add	r7, sp, #0
 8012822:	6078      	str	r0, [r7, #4]
 8012824:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8012826:	687b      	ldr	r3, [r7, #4]
 8012828:	2b00      	cmp	r3, #0
 801282a:	d002      	beq.n	8012832 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 801282c:	687b      	ldr	r3, [r7, #4]
 801282e:	683a      	ldr	r2, [r7, #0]
 8012830:	61da      	str	r2, [r3, #28]
  }
}
 8012832:	bf00      	nop
 8012834:	370c      	adds	r7, #12
 8012836:	46bd      	mov	sp, r7
 8012838:	f85d 7b04 	ldr.w	r7, [sp], #4
 801283c:	4770      	bx	lr

0801283e <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 801283e:	b480      	push	{r7}
 8012840:	b085      	sub	sp, #20
 8012842:	af00      	add	r7, sp, #0
 8012844:	60f8      	str	r0, [r7, #12]
 8012846:	60b9      	str	r1, [r7, #8]
 8012848:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 801284a:	f06f 030b 	mvn.w	r3, #11
}
 801284e:	4618      	mov	r0, r3
 8012850:	3714      	adds	r7, #20
 8012852:	46bd      	mov	sp, r7
 8012854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012858:	4770      	bx	lr
	...

0801285c <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 801285c:	b480      	push	{r7}
 801285e:	b085      	sub	sp, #20
 8012860:	af00      	add	r7, sp, #0
 8012862:	4603      	mov	r3, r0
 8012864:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8012866:	79fb      	ldrb	r3, [r7, #7]
 8012868:	2b00      	cmp	r3, #0
 801286a:	d013      	beq.n	8012894 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 801286c:	4b0d      	ldr	r3, [pc, #52]	@ (80128a4 <netif_get_by_index+0x48>)
 801286e:	681b      	ldr	r3, [r3, #0]
 8012870:	60fb      	str	r3, [r7, #12]
 8012872:	e00c      	b.n	801288e <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8012874:	68fb      	ldr	r3, [r7, #12]
 8012876:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801287a:	3301      	adds	r3, #1
 801287c:	b2db      	uxtb	r3, r3
 801287e:	79fa      	ldrb	r2, [r7, #7]
 8012880:	429a      	cmp	r2, r3
 8012882:	d101      	bne.n	8012888 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8012884:	68fb      	ldr	r3, [r7, #12]
 8012886:	e006      	b.n	8012896 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8012888:	68fb      	ldr	r3, [r7, #12]
 801288a:	681b      	ldr	r3, [r3, #0]
 801288c:	60fb      	str	r3, [r7, #12]
 801288e:	68fb      	ldr	r3, [r7, #12]
 8012890:	2b00      	cmp	r3, #0
 8012892:	d1ef      	bne.n	8012874 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8012894:	2300      	movs	r3, #0
}
 8012896:	4618      	mov	r0, r3
 8012898:	3714      	adds	r7, #20
 801289a:	46bd      	mov	sp, r7
 801289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128a0:	4770      	bx	lr
 80128a2:	bf00      	nop
 80128a4:	2000f3d0 	.word	0x2000f3d0

080128a8 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 80128a8:	b580      	push	{r7, lr}
 80128aa:	b082      	sub	sp, #8
 80128ac:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 80128ae:	f00a f9ad 	bl	801cc0c <sys_arch_protect>
 80128b2:	6038      	str	r0, [r7, #0]
 80128b4:	4b0d      	ldr	r3, [pc, #52]	@ (80128ec <pbuf_free_ooseq+0x44>)
 80128b6:	2200      	movs	r2, #0
 80128b8:	701a      	strb	r2, [r3, #0]
 80128ba:	6838      	ldr	r0, [r7, #0]
 80128bc:	f00a f9b4 	bl	801cc28 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80128c0:	4b0b      	ldr	r3, [pc, #44]	@ (80128f0 <pbuf_free_ooseq+0x48>)
 80128c2:	681b      	ldr	r3, [r3, #0]
 80128c4:	607b      	str	r3, [r7, #4]
 80128c6:	e00a      	b.n	80128de <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80128cc:	2b00      	cmp	r3, #0
 80128ce:	d003      	beq.n	80128d8 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 80128d0:	6878      	ldr	r0, [r7, #4]
 80128d2:	f002 fc85 	bl	80151e0 <tcp_free_ooseq>
      return;
 80128d6:	e005      	b.n	80128e4 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	68db      	ldr	r3, [r3, #12]
 80128dc:	607b      	str	r3, [r7, #4]
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	2b00      	cmp	r3, #0
 80128e2:	d1f1      	bne.n	80128c8 <pbuf_free_ooseq+0x20>
    }
  }
}
 80128e4:	3708      	adds	r7, #8
 80128e6:	46bd      	mov	sp, r7
 80128e8:	bd80      	pop	{r7, pc}
 80128ea:	bf00      	nop
 80128ec:	2000f3d9 	.word	0x2000f3d9
 80128f0:	2000f3e8 	.word	0x2000f3e8

080128f4 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 80128f4:	b580      	push	{r7, lr}
 80128f6:	b082      	sub	sp, #8
 80128f8:	af00      	add	r7, sp, #0
 80128fa:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 80128fc:	f7ff ffd4 	bl	80128a8 <pbuf_free_ooseq>
}
 8012900:	bf00      	nop
 8012902:	3708      	adds	r7, #8
 8012904:	46bd      	mov	sp, r7
 8012906:	bd80      	pop	{r7, pc}

08012908 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8012908:	b580      	push	{r7, lr}
 801290a:	b082      	sub	sp, #8
 801290c:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 801290e:	f00a f97d 	bl	801cc0c <sys_arch_protect>
 8012912:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8012914:	4b0f      	ldr	r3, [pc, #60]	@ (8012954 <pbuf_pool_is_empty+0x4c>)
 8012916:	781b      	ldrb	r3, [r3, #0]
 8012918:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 801291a:	4b0e      	ldr	r3, [pc, #56]	@ (8012954 <pbuf_pool_is_empty+0x4c>)
 801291c:	2201      	movs	r2, #1
 801291e:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8012920:	6878      	ldr	r0, [r7, #4]
 8012922:	f00a f981 	bl	801cc28 <sys_arch_unprotect>

  if (!queued) {
 8012926:	78fb      	ldrb	r3, [r7, #3]
 8012928:	2b00      	cmp	r3, #0
 801292a:	d10f      	bne.n	801294c <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 801292c:	2100      	movs	r1, #0
 801292e:	480a      	ldr	r0, [pc, #40]	@ (8012958 <pbuf_pool_is_empty+0x50>)
 8012930:	f7fe f840 	bl	80109b4 <tcpip_try_callback>
 8012934:	4603      	mov	r3, r0
 8012936:	2b00      	cmp	r3, #0
 8012938:	d008      	beq.n	801294c <pbuf_pool_is_empty+0x44>
 801293a:	f00a f967 	bl	801cc0c <sys_arch_protect>
 801293e:	6078      	str	r0, [r7, #4]
 8012940:	4b04      	ldr	r3, [pc, #16]	@ (8012954 <pbuf_pool_is_empty+0x4c>)
 8012942:	2200      	movs	r2, #0
 8012944:	701a      	strb	r2, [r3, #0]
 8012946:	6878      	ldr	r0, [r7, #4]
 8012948:	f00a f96e 	bl	801cc28 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 801294c:	bf00      	nop
 801294e:	3708      	adds	r7, #8
 8012950:	46bd      	mov	sp, r7
 8012952:	bd80      	pop	{r7, pc}
 8012954:	2000f3d9 	.word	0x2000f3d9
 8012958:	080128f5 	.word	0x080128f5

0801295c <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 801295c:	b480      	push	{r7}
 801295e:	b085      	sub	sp, #20
 8012960:	af00      	add	r7, sp, #0
 8012962:	60f8      	str	r0, [r7, #12]
 8012964:	60b9      	str	r1, [r7, #8]
 8012966:	4611      	mov	r1, r2
 8012968:	461a      	mov	r2, r3
 801296a:	460b      	mov	r3, r1
 801296c:	80fb      	strh	r3, [r7, #6]
 801296e:	4613      	mov	r3, r2
 8012970:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8012972:	68fb      	ldr	r3, [r7, #12]
 8012974:	2200      	movs	r2, #0
 8012976:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8012978:	68fb      	ldr	r3, [r7, #12]
 801297a:	68ba      	ldr	r2, [r7, #8]
 801297c:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 801297e:	68fb      	ldr	r3, [r7, #12]
 8012980:	88fa      	ldrh	r2, [r7, #6]
 8012982:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8012984:	68fb      	ldr	r3, [r7, #12]
 8012986:	88ba      	ldrh	r2, [r7, #4]
 8012988:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 801298a:	8b3b      	ldrh	r3, [r7, #24]
 801298c:	b2da      	uxtb	r2, r3
 801298e:	68fb      	ldr	r3, [r7, #12]
 8012990:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8012992:	68fb      	ldr	r3, [r7, #12]
 8012994:	7f3a      	ldrb	r2, [r7, #28]
 8012996:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8012998:	68fb      	ldr	r3, [r7, #12]
 801299a:	2201      	movs	r2, #1
 801299c:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 801299e:	68fb      	ldr	r3, [r7, #12]
 80129a0:	2200      	movs	r2, #0
 80129a2:	73da      	strb	r2, [r3, #15]
}
 80129a4:	bf00      	nop
 80129a6:	3714      	adds	r7, #20
 80129a8:	46bd      	mov	sp, r7
 80129aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129ae:	4770      	bx	lr

080129b0 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 80129b0:	b580      	push	{r7, lr}
 80129b2:	b08c      	sub	sp, #48	@ 0x30
 80129b4:	af02      	add	r7, sp, #8
 80129b6:	4603      	mov	r3, r0
 80129b8:	71fb      	strb	r3, [r7, #7]
 80129ba:	460b      	mov	r3, r1
 80129bc:	80bb      	strh	r3, [r7, #4]
 80129be:	4613      	mov	r3, r2
 80129c0:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 80129c2:	79fb      	ldrb	r3, [r7, #7]
 80129c4:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 80129c6:	887b      	ldrh	r3, [r7, #2]
 80129c8:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 80129cc:	d07f      	beq.n	8012ace <pbuf_alloc+0x11e>
 80129ce:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 80129d2:	f300 80c8 	bgt.w	8012b66 <pbuf_alloc+0x1b6>
 80129d6:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 80129da:	d010      	beq.n	80129fe <pbuf_alloc+0x4e>
 80129dc:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 80129e0:	f300 80c1 	bgt.w	8012b66 <pbuf_alloc+0x1b6>
 80129e4:	2b01      	cmp	r3, #1
 80129e6:	d002      	beq.n	80129ee <pbuf_alloc+0x3e>
 80129e8:	2b41      	cmp	r3, #65	@ 0x41
 80129ea:	f040 80bc 	bne.w	8012b66 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 80129ee:	887a      	ldrh	r2, [r7, #2]
 80129f0:	88bb      	ldrh	r3, [r7, #4]
 80129f2:	4619      	mov	r1, r3
 80129f4:	2000      	movs	r0, #0
 80129f6:	f000 f8d1 	bl	8012b9c <pbuf_alloc_reference>
 80129fa:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 80129fc:	e0bd      	b.n	8012b7a <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 80129fe:	2300      	movs	r3, #0
 8012a00:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 8012a02:	2300      	movs	r3, #0
 8012a04:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8012a06:	88bb      	ldrh	r3, [r7, #4]
 8012a08:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8012a0a:	200c      	movs	r0, #12
 8012a0c:	f7ff fb9a 	bl	8012144 <memp_malloc>
 8012a10:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8012a12:	693b      	ldr	r3, [r7, #16]
 8012a14:	2b00      	cmp	r3, #0
 8012a16:	d109      	bne.n	8012a2c <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8012a18:	f7ff ff76 	bl	8012908 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8012a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a1e:	2b00      	cmp	r3, #0
 8012a20:	d002      	beq.n	8012a28 <pbuf_alloc+0x78>
            pbuf_free(p);
 8012a22:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012a24:	f000 faa8 	bl	8012f78 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8012a28:	2300      	movs	r3, #0
 8012a2a:	e0a7      	b.n	8012b7c <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8012a2c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012a2e:	3303      	adds	r3, #3
 8012a30:	b29b      	uxth	r3, r3
 8012a32:	f023 0303 	bic.w	r3, r3, #3
 8012a36:	b29b      	uxth	r3, r3
 8012a38:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 8012a3c:	b29b      	uxth	r3, r3
 8012a3e:	8b7a      	ldrh	r2, [r7, #26]
 8012a40:	4293      	cmp	r3, r2
 8012a42:	bf28      	it	cs
 8012a44:	4613      	movcs	r3, r2
 8012a46:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8012a48:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012a4a:	3310      	adds	r3, #16
 8012a4c:	693a      	ldr	r2, [r7, #16]
 8012a4e:	4413      	add	r3, r2
 8012a50:	3303      	adds	r3, #3
 8012a52:	f023 0303 	bic.w	r3, r3, #3
 8012a56:	4618      	mov	r0, r3
 8012a58:	89f9      	ldrh	r1, [r7, #14]
 8012a5a:	8b7a      	ldrh	r2, [r7, #26]
 8012a5c:	2300      	movs	r3, #0
 8012a5e:	9301      	str	r3, [sp, #4]
 8012a60:	887b      	ldrh	r3, [r7, #2]
 8012a62:	9300      	str	r3, [sp, #0]
 8012a64:	460b      	mov	r3, r1
 8012a66:	4601      	mov	r1, r0
 8012a68:	6938      	ldr	r0, [r7, #16]
 8012a6a:	f7ff ff77 	bl	801295c <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8012a6e:	693b      	ldr	r3, [r7, #16]
 8012a70:	685b      	ldr	r3, [r3, #4]
 8012a72:	f003 0303 	and.w	r3, r3, #3
 8012a76:	2b00      	cmp	r3, #0
 8012a78:	d006      	beq.n	8012a88 <pbuf_alloc+0xd8>
 8012a7a:	4b42      	ldr	r3, [pc, #264]	@ (8012b84 <pbuf_alloc+0x1d4>)
 8012a7c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8012a80:	4941      	ldr	r1, [pc, #260]	@ (8012b88 <pbuf_alloc+0x1d8>)
 8012a82:	4842      	ldr	r0, [pc, #264]	@ (8012b8c <pbuf_alloc+0x1dc>)
 8012a84:	f00a fe38 	bl	801d6f8 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8012a88:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012a8a:	3303      	adds	r3, #3
 8012a8c:	f023 0303 	bic.w	r3, r3, #3
 8012a90:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 8012a94:	d106      	bne.n	8012aa4 <pbuf_alloc+0xf4>
 8012a96:	4b3b      	ldr	r3, [pc, #236]	@ (8012b84 <pbuf_alloc+0x1d4>)
 8012a98:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8012a9c:	493c      	ldr	r1, [pc, #240]	@ (8012b90 <pbuf_alloc+0x1e0>)
 8012a9e:	483b      	ldr	r0, [pc, #236]	@ (8012b8c <pbuf_alloc+0x1dc>)
 8012aa0:	f00a fe2a 	bl	801d6f8 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8012aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012aa6:	2b00      	cmp	r3, #0
 8012aa8:	d102      	bne.n	8012ab0 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8012aaa:	693b      	ldr	r3, [r7, #16]
 8012aac:	627b      	str	r3, [r7, #36]	@ 0x24
 8012aae:	e002      	b.n	8012ab6 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8012ab0:	69fb      	ldr	r3, [r7, #28]
 8012ab2:	693a      	ldr	r2, [r7, #16]
 8012ab4:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8012ab6:	693b      	ldr	r3, [r7, #16]
 8012ab8:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8012aba:	8b7a      	ldrh	r2, [r7, #26]
 8012abc:	89fb      	ldrh	r3, [r7, #14]
 8012abe:	1ad3      	subs	r3, r2, r3
 8012ac0:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8012ac2:	2300      	movs	r3, #0
 8012ac4:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 8012ac6:	8b7b      	ldrh	r3, [r7, #26]
 8012ac8:	2b00      	cmp	r3, #0
 8012aca:	d19e      	bne.n	8012a0a <pbuf_alloc+0x5a>
      break;
 8012acc:	e055      	b.n	8012b7a <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8012ace:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012ad0:	3303      	adds	r3, #3
 8012ad2:	b29b      	uxth	r3, r3
 8012ad4:	f023 0303 	bic.w	r3, r3, #3
 8012ad8:	b29a      	uxth	r2, r3
 8012ada:	88bb      	ldrh	r3, [r7, #4]
 8012adc:	3303      	adds	r3, #3
 8012ade:	b29b      	uxth	r3, r3
 8012ae0:	f023 0303 	bic.w	r3, r3, #3
 8012ae4:	b29b      	uxth	r3, r3
 8012ae6:	4413      	add	r3, r2
 8012ae8:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8012aea:	8b3b      	ldrh	r3, [r7, #24]
 8012aec:	3310      	adds	r3, #16
 8012aee:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8012af0:	8b3a      	ldrh	r2, [r7, #24]
 8012af2:	88bb      	ldrh	r3, [r7, #4]
 8012af4:	3303      	adds	r3, #3
 8012af6:	f023 0303 	bic.w	r3, r3, #3
 8012afa:	429a      	cmp	r2, r3
 8012afc:	d306      	bcc.n	8012b0c <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8012afe:	8afa      	ldrh	r2, [r7, #22]
 8012b00:	88bb      	ldrh	r3, [r7, #4]
 8012b02:	3303      	adds	r3, #3
 8012b04:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8012b08:	429a      	cmp	r2, r3
 8012b0a:	d201      	bcs.n	8012b10 <pbuf_alloc+0x160>
        return NULL;
 8012b0c:	2300      	movs	r3, #0
 8012b0e:	e035      	b.n	8012b7c <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8012b10:	8afb      	ldrh	r3, [r7, #22]
 8012b12:	4618      	mov	r0, r3
 8012b14:	f7ff f972 	bl	8011dfc <mem_malloc>
 8012b18:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 8012b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b1c:	2b00      	cmp	r3, #0
 8012b1e:	d101      	bne.n	8012b24 <pbuf_alloc+0x174>
        return NULL;
 8012b20:	2300      	movs	r3, #0
 8012b22:	e02b      	b.n	8012b7c <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8012b24:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012b26:	3310      	adds	r3, #16
 8012b28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012b2a:	4413      	add	r3, r2
 8012b2c:	3303      	adds	r3, #3
 8012b2e:	f023 0303 	bic.w	r3, r3, #3
 8012b32:	4618      	mov	r0, r3
 8012b34:	88b9      	ldrh	r1, [r7, #4]
 8012b36:	88ba      	ldrh	r2, [r7, #4]
 8012b38:	2300      	movs	r3, #0
 8012b3a:	9301      	str	r3, [sp, #4]
 8012b3c:	887b      	ldrh	r3, [r7, #2]
 8012b3e:	9300      	str	r3, [sp, #0]
 8012b40:	460b      	mov	r3, r1
 8012b42:	4601      	mov	r1, r0
 8012b44:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012b46:	f7ff ff09 	bl	801295c <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8012b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b4c:	685b      	ldr	r3, [r3, #4]
 8012b4e:	f003 0303 	and.w	r3, r3, #3
 8012b52:	2b00      	cmp	r3, #0
 8012b54:	d010      	beq.n	8012b78 <pbuf_alloc+0x1c8>
 8012b56:	4b0b      	ldr	r3, [pc, #44]	@ (8012b84 <pbuf_alloc+0x1d4>)
 8012b58:	f44f 7291 	mov.w	r2, #290	@ 0x122
 8012b5c:	490d      	ldr	r1, [pc, #52]	@ (8012b94 <pbuf_alloc+0x1e4>)
 8012b5e:	480b      	ldr	r0, [pc, #44]	@ (8012b8c <pbuf_alloc+0x1dc>)
 8012b60:	f00a fdca 	bl	801d6f8 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8012b64:	e008      	b.n	8012b78 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8012b66:	4b07      	ldr	r3, [pc, #28]	@ (8012b84 <pbuf_alloc+0x1d4>)
 8012b68:	f240 1227 	movw	r2, #295	@ 0x127
 8012b6c:	490a      	ldr	r1, [pc, #40]	@ (8012b98 <pbuf_alloc+0x1e8>)
 8012b6e:	4807      	ldr	r0, [pc, #28]	@ (8012b8c <pbuf_alloc+0x1dc>)
 8012b70:	f00a fdc2 	bl	801d6f8 <iprintf>
      return NULL;
 8012b74:	2300      	movs	r3, #0
 8012b76:	e001      	b.n	8012b7c <pbuf_alloc+0x1cc>
      break;
 8012b78:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8012b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8012b7c:	4618      	mov	r0, r3
 8012b7e:	3728      	adds	r7, #40	@ 0x28
 8012b80:	46bd      	mov	sp, r7
 8012b82:	bd80      	pop	{r7, pc}
 8012b84:	08020ff8 	.word	0x08020ff8
 8012b88:	08021028 	.word	0x08021028
 8012b8c:	08021058 	.word	0x08021058
 8012b90:	08021080 	.word	0x08021080
 8012b94:	080210b4 	.word	0x080210b4
 8012b98:	080210e0 	.word	0x080210e0

08012b9c <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8012b9c:	b580      	push	{r7, lr}
 8012b9e:	b086      	sub	sp, #24
 8012ba0:	af02      	add	r7, sp, #8
 8012ba2:	6078      	str	r0, [r7, #4]
 8012ba4:	460b      	mov	r3, r1
 8012ba6:	807b      	strh	r3, [r7, #2]
 8012ba8:	4613      	mov	r3, r2
 8012baa:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8012bac:	883b      	ldrh	r3, [r7, #0]
 8012bae:	2b41      	cmp	r3, #65	@ 0x41
 8012bb0:	d009      	beq.n	8012bc6 <pbuf_alloc_reference+0x2a>
 8012bb2:	883b      	ldrh	r3, [r7, #0]
 8012bb4:	2b01      	cmp	r3, #1
 8012bb6:	d006      	beq.n	8012bc6 <pbuf_alloc_reference+0x2a>
 8012bb8:	4b0f      	ldr	r3, [pc, #60]	@ (8012bf8 <pbuf_alloc_reference+0x5c>)
 8012bba:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 8012bbe:	490f      	ldr	r1, [pc, #60]	@ (8012bfc <pbuf_alloc_reference+0x60>)
 8012bc0:	480f      	ldr	r0, [pc, #60]	@ (8012c00 <pbuf_alloc_reference+0x64>)
 8012bc2:	f00a fd99 	bl	801d6f8 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8012bc6:	200b      	movs	r0, #11
 8012bc8:	f7ff fabc 	bl	8012144 <memp_malloc>
 8012bcc:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8012bce:	68fb      	ldr	r3, [r7, #12]
 8012bd0:	2b00      	cmp	r3, #0
 8012bd2:	d101      	bne.n	8012bd8 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8012bd4:	2300      	movs	r3, #0
 8012bd6:	e00b      	b.n	8012bf0 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8012bd8:	8879      	ldrh	r1, [r7, #2]
 8012bda:	887a      	ldrh	r2, [r7, #2]
 8012bdc:	2300      	movs	r3, #0
 8012bde:	9301      	str	r3, [sp, #4]
 8012be0:	883b      	ldrh	r3, [r7, #0]
 8012be2:	9300      	str	r3, [sp, #0]
 8012be4:	460b      	mov	r3, r1
 8012be6:	6879      	ldr	r1, [r7, #4]
 8012be8:	68f8      	ldr	r0, [r7, #12]
 8012bea:	f7ff feb7 	bl	801295c <pbuf_init_alloced_pbuf>
  return p;
 8012bee:	68fb      	ldr	r3, [r7, #12]
}
 8012bf0:	4618      	mov	r0, r3
 8012bf2:	3710      	adds	r7, #16
 8012bf4:	46bd      	mov	sp, r7
 8012bf6:	bd80      	pop	{r7, pc}
 8012bf8:	08020ff8 	.word	0x08020ff8
 8012bfc:	080210fc 	.word	0x080210fc
 8012c00:	08021058 	.word	0x08021058

08012c04 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8012c04:	b580      	push	{r7, lr}
 8012c06:	b088      	sub	sp, #32
 8012c08:	af02      	add	r7, sp, #8
 8012c0a:	607b      	str	r3, [r7, #4]
 8012c0c:	4603      	mov	r3, r0
 8012c0e:	73fb      	strb	r3, [r7, #15]
 8012c10:	460b      	mov	r3, r1
 8012c12:	81bb      	strh	r3, [r7, #12]
 8012c14:	4613      	mov	r3, r2
 8012c16:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8012c18:	7bfb      	ldrb	r3, [r7, #15]
 8012c1a:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8012c1c:	8a7b      	ldrh	r3, [r7, #18]
 8012c1e:	3303      	adds	r3, #3
 8012c20:	f023 0203 	bic.w	r2, r3, #3
 8012c24:	89bb      	ldrh	r3, [r7, #12]
 8012c26:	441a      	add	r2, r3
 8012c28:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012c2a:	429a      	cmp	r2, r3
 8012c2c:	d901      	bls.n	8012c32 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8012c2e:	2300      	movs	r3, #0
 8012c30:	e018      	b.n	8012c64 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8012c32:	6a3b      	ldr	r3, [r7, #32]
 8012c34:	2b00      	cmp	r3, #0
 8012c36:	d007      	beq.n	8012c48 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8012c38:	8a7b      	ldrh	r3, [r7, #18]
 8012c3a:	3303      	adds	r3, #3
 8012c3c:	f023 0303 	bic.w	r3, r3, #3
 8012c40:	6a3a      	ldr	r2, [r7, #32]
 8012c42:	4413      	add	r3, r2
 8012c44:	617b      	str	r3, [r7, #20]
 8012c46:	e001      	b.n	8012c4c <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8012c48:	2300      	movs	r3, #0
 8012c4a:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8012c4c:	6878      	ldr	r0, [r7, #4]
 8012c4e:	89b9      	ldrh	r1, [r7, #12]
 8012c50:	89ba      	ldrh	r2, [r7, #12]
 8012c52:	2302      	movs	r3, #2
 8012c54:	9301      	str	r3, [sp, #4]
 8012c56:	897b      	ldrh	r3, [r7, #10]
 8012c58:	9300      	str	r3, [sp, #0]
 8012c5a:	460b      	mov	r3, r1
 8012c5c:	6979      	ldr	r1, [r7, #20]
 8012c5e:	f7ff fe7d 	bl	801295c <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8012c62:	687b      	ldr	r3, [r7, #4]
}
 8012c64:	4618      	mov	r0, r3
 8012c66:	3718      	adds	r7, #24
 8012c68:	46bd      	mov	sp, r7
 8012c6a:	bd80      	pop	{r7, pc}

08012c6c <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8012c6c:	b580      	push	{r7, lr}
 8012c6e:	b084      	sub	sp, #16
 8012c70:	af00      	add	r7, sp, #0
 8012c72:	6078      	str	r0, [r7, #4]
 8012c74:	460b      	mov	r3, r1
 8012c76:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	2b00      	cmp	r3, #0
 8012c7c:	d106      	bne.n	8012c8c <pbuf_realloc+0x20>
 8012c7e:	4b3a      	ldr	r3, [pc, #232]	@ (8012d68 <pbuf_realloc+0xfc>)
 8012c80:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 8012c84:	4939      	ldr	r1, [pc, #228]	@ (8012d6c <pbuf_realloc+0x100>)
 8012c86:	483a      	ldr	r0, [pc, #232]	@ (8012d70 <pbuf_realloc+0x104>)
 8012c88:	f00a fd36 	bl	801d6f8 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8012c8c:	687b      	ldr	r3, [r7, #4]
 8012c8e:	891b      	ldrh	r3, [r3, #8]
 8012c90:	887a      	ldrh	r2, [r7, #2]
 8012c92:	429a      	cmp	r2, r3
 8012c94:	d263      	bcs.n	8012d5e <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8012c96:	687b      	ldr	r3, [r7, #4]
 8012c98:	891a      	ldrh	r2, [r3, #8]
 8012c9a:	887b      	ldrh	r3, [r7, #2]
 8012c9c:	1ad3      	subs	r3, r2, r3
 8012c9e:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8012ca0:	887b      	ldrh	r3, [r7, #2]
 8012ca2:	817b      	strh	r3, [r7, #10]
  q = p;
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8012ca8:	e018      	b.n	8012cdc <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8012caa:	68fb      	ldr	r3, [r7, #12]
 8012cac:	895b      	ldrh	r3, [r3, #10]
 8012cae:	897a      	ldrh	r2, [r7, #10]
 8012cb0:	1ad3      	subs	r3, r2, r3
 8012cb2:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8012cb4:	68fb      	ldr	r3, [r7, #12]
 8012cb6:	891a      	ldrh	r2, [r3, #8]
 8012cb8:	893b      	ldrh	r3, [r7, #8]
 8012cba:	1ad3      	subs	r3, r2, r3
 8012cbc:	b29a      	uxth	r2, r3
 8012cbe:	68fb      	ldr	r3, [r7, #12]
 8012cc0:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8012cc2:	68fb      	ldr	r3, [r7, #12]
 8012cc4:	681b      	ldr	r3, [r3, #0]
 8012cc6:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8012cc8:	68fb      	ldr	r3, [r7, #12]
 8012cca:	2b00      	cmp	r3, #0
 8012ccc:	d106      	bne.n	8012cdc <pbuf_realloc+0x70>
 8012cce:	4b26      	ldr	r3, [pc, #152]	@ (8012d68 <pbuf_realloc+0xfc>)
 8012cd0:	f240 12af 	movw	r2, #431	@ 0x1af
 8012cd4:	4927      	ldr	r1, [pc, #156]	@ (8012d74 <pbuf_realloc+0x108>)
 8012cd6:	4826      	ldr	r0, [pc, #152]	@ (8012d70 <pbuf_realloc+0x104>)
 8012cd8:	f00a fd0e 	bl	801d6f8 <iprintf>
  while (rem_len > q->len) {
 8012cdc:	68fb      	ldr	r3, [r7, #12]
 8012cde:	895b      	ldrh	r3, [r3, #10]
 8012ce0:	897a      	ldrh	r2, [r7, #10]
 8012ce2:	429a      	cmp	r2, r3
 8012ce4:	d8e1      	bhi.n	8012caa <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8012ce6:	68fb      	ldr	r3, [r7, #12]
 8012ce8:	7b1b      	ldrb	r3, [r3, #12]
 8012cea:	f003 030f 	and.w	r3, r3, #15
 8012cee:	2b00      	cmp	r3, #0
 8012cf0:	d121      	bne.n	8012d36 <pbuf_realloc+0xca>
 8012cf2:	68fb      	ldr	r3, [r7, #12]
 8012cf4:	895b      	ldrh	r3, [r3, #10]
 8012cf6:	897a      	ldrh	r2, [r7, #10]
 8012cf8:	429a      	cmp	r2, r3
 8012cfa:	d01c      	beq.n	8012d36 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8012cfc:	68fb      	ldr	r3, [r7, #12]
 8012cfe:	7b5b      	ldrb	r3, [r3, #13]
 8012d00:	f003 0302 	and.w	r3, r3, #2
 8012d04:	2b00      	cmp	r3, #0
 8012d06:	d116      	bne.n	8012d36 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8012d08:	68fb      	ldr	r3, [r7, #12]
 8012d0a:	685a      	ldr	r2, [r3, #4]
 8012d0c:	68fb      	ldr	r3, [r7, #12]
 8012d0e:	1ad3      	subs	r3, r2, r3
 8012d10:	b29a      	uxth	r2, r3
 8012d12:	897b      	ldrh	r3, [r7, #10]
 8012d14:	4413      	add	r3, r2
 8012d16:	b29b      	uxth	r3, r3
 8012d18:	4619      	mov	r1, r3
 8012d1a:	68f8      	ldr	r0, [r7, #12]
 8012d1c:	f7fe ff64 	bl	8011be8 <mem_trim>
 8012d20:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8012d22:	68fb      	ldr	r3, [r7, #12]
 8012d24:	2b00      	cmp	r3, #0
 8012d26:	d106      	bne.n	8012d36 <pbuf_realloc+0xca>
 8012d28:	4b0f      	ldr	r3, [pc, #60]	@ (8012d68 <pbuf_realloc+0xfc>)
 8012d2a:	f240 12bd 	movw	r2, #445	@ 0x1bd
 8012d2e:	4912      	ldr	r1, [pc, #72]	@ (8012d78 <pbuf_realloc+0x10c>)
 8012d30:	480f      	ldr	r0, [pc, #60]	@ (8012d70 <pbuf_realloc+0x104>)
 8012d32:	f00a fce1 	bl	801d6f8 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8012d36:	68fb      	ldr	r3, [r7, #12]
 8012d38:	897a      	ldrh	r2, [r7, #10]
 8012d3a:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8012d3c:	68fb      	ldr	r3, [r7, #12]
 8012d3e:	895a      	ldrh	r2, [r3, #10]
 8012d40:	68fb      	ldr	r3, [r7, #12]
 8012d42:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8012d44:	68fb      	ldr	r3, [r7, #12]
 8012d46:	681b      	ldr	r3, [r3, #0]
 8012d48:	2b00      	cmp	r3, #0
 8012d4a:	d004      	beq.n	8012d56 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8012d4c:	68fb      	ldr	r3, [r7, #12]
 8012d4e:	681b      	ldr	r3, [r3, #0]
 8012d50:	4618      	mov	r0, r3
 8012d52:	f000 f911 	bl	8012f78 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8012d56:	68fb      	ldr	r3, [r7, #12]
 8012d58:	2200      	movs	r2, #0
 8012d5a:	601a      	str	r2, [r3, #0]
 8012d5c:	e000      	b.n	8012d60 <pbuf_realloc+0xf4>
    return;
 8012d5e:	bf00      	nop

}
 8012d60:	3710      	adds	r7, #16
 8012d62:	46bd      	mov	sp, r7
 8012d64:	bd80      	pop	{r7, pc}
 8012d66:	bf00      	nop
 8012d68:	08020ff8 	.word	0x08020ff8
 8012d6c:	08021110 	.word	0x08021110
 8012d70:	08021058 	.word	0x08021058
 8012d74:	08021128 	.word	0x08021128
 8012d78:	08021140 	.word	0x08021140

08012d7c <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8012d7c:	b580      	push	{r7, lr}
 8012d7e:	b086      	sub	sp, #24
 8012d80:	af00      	add	r7, sp, #0
 8012d82:	60f8      	str	r0, [r7, #12]
 8012d84:	60b9      	str	r1, [r7, #8]
 8012d86:	4613      	mov	r3, r2
 8012d88:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8012d8a:	68fb      	ldr	r3, [r7, #12]
 8012d8c:	2b00      	cmp	r3, #0
 8012d8e:	d106      	bne.n	8012d9e <pbuf_add_header_impl+0x22>
 8012d90:	4b2b      	ldr	r3, [pc, #172]	@ (8012e40 <pbuf_add_header_impl+0xc4>)
 8012d92:	f240 12df 	movw	r2, #479	@ 0x1df
 8012d96:	492b      	ldr	r1, [pc, #172]	@ (8012e44 <pbuf_add_header_impl+0xc8>)
 8012d98:	482b      	ldr	r0, [pc, #172]	@ (8012e48 <pbuf_add_header_impl+0xcc>)
 8012d9a:	f00a fcad 	bl	801d6f8 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8012d9e:	68fb      	ldr	r3, [r7, #12]
 8012da0:	2b00      	cmp	r3, #0
 8012da2:	d003      	beq.n	8012dac <pbuf_add_header_impl+0x30>
 8012da4:	68bb      	ldr	r3, [r7, #8]
 8012da6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012daa:	d301      	bcc.n	8012db0 <pbuf_add_header_impl+0x34>
    return 1;
 8012dac:	2301      	movs	r3, #1
 8012dae:	e043      	b.n	8012e38 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8012db0:	68bb      	ldr	r3, [r7, #8]
 8012db2:	2b00      	cmp	r3, #0
 8012db4:	d101      	bne.n	8012dba <pbuf_add_header_impl+0x3e>
    return 0;
 8012db6:	2300      	movs	r3, #0
 8012db8:	e03e      	b.n	8012e38 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8012dba:	68bb      	ldr	r3, [r7, #8]
 8012dbc:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8012dbe:	68fb      	ldr	r3, [r7, #12]
 8012dc0:	891a      	ldrh	r2, [r3, #8]
 8012dc2:	8a7b      	ldrh	r3, [r7, #18]
 8012dc4:	4413      	add	r3, r2
 8012dc6:	b29b      	uxth	r3, r3
 8012dc8:	8a7a      	ldrh	r2, [r7, #18]
 8012dca:	429a      	cmp	r2, r3
 8012dcc:	d901      	bls.n	8012dd2 <pbuf_add_header_impl+0x56>
    return 1;
 8012dce:	2301      	movs	r3, #1
 8012dd0:	e032      	b.n	8012e38 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8012dd2:	68fb      	ldr	r3, [r7, #12]
 8012dd4:	7b1b      	ldrb	r3, [r3, #12]
 8012dd6:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8012dd8:	8a3b      	ldrh	r3, [r7, #16]
 8012dda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012dde:	2b00      	cmp	r3, #0
 8012de0:	d00c      	beq.n	8012dfc <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8012de2:	68fb      	ldr	r3, [r7, #12]
 8012de4:	685a      	ldr	r2, [r3, #4]
 8012de6:	68bb      	ldr	r3, [r7, #8]
 8012de8:	425b      	negs	r3, r3
 8012dea:	4413      	add	r3, r2
 8012dec:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8012dee:	68fb      	ldr	r3, [r7, #12]
 8012df0:	3310      	adds	r3, #16
 8012df2:	697a      	ldr	r2, [r7, #20]
 8012df4:	429a      	cmp	r2, r3
 8012df6:	d20d      	bcs.n	8012e14 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8012df8:	2301      	movs	r3, #1
 8012dfa:	e01d      	b.n	8012e38 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8012dfc:	79fb      	ldrb	r3, [r7, #7]
 8012dfe:	2b00      	cmp	r3, #0
 8012e00:	d006      	beq.n	8012e10 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8012e02:	68fb      	ldr	r3, [r7, #12]
 8012e04:	685a      	ldr	r2, [r3, #4]
 8012e06:	68bb      	ldr	r3, [r7, #8]
 8012e08:	425b      	negs	r3, r3
 8012e0a:	4413      	add	r3, r2
 8012e0c:	617b      	str	r3, [r7, #20]
 8012e0e:	e001      	b.n	8012e14 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8012e10:	2301      	movs	r3, #1
 8012e12:	e011      	b.n	8012e38 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8012e14:	68fb      	ldr	r3, [r7, #12]
 8012e16:	697a      	ldr	r2, [r7, #20]
 8012e18:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8012e1a:	68fb      	ldr	r3, [r7, #12]
 8012e1c:	895a      	ldrh	r2, [r3, #10]
 8012e1e:	8a7b      	ldrh	r3, [r7, #18]
 8012e20:	4413      	add	r3, r2
 8012e22:	b29a      	uxth	r2, r3
 8012e24:	68fb      	ldr	r3, [r7, #12]
 8012e26:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8012e28:	68fb      	ldr	r3, [r7, #12]
 8012e2a:	891a      	ldrh	r2, [r3, #8]
 8012e2c:	8a7b      	ldrh	r3, [r7, #18]
 8012e2e:	4413      	add	r3, r2
 8012e30:	b29a      	uxth	r2, r3
 8012e32:	68fb      	ldr	r3, [r7, #12]
 8012e34:	811a      	strh	r2, [r3, #8]


  return 0;
 8012e36:	2300      	movs	r3, #0
}
 8012e38:	4618      	mov	r0, r3
 8012e3a:	3718      	adds	r7, #24
 8012e3c:	46bd      	mov	sp, r7
 8012e3e:	bd80      	pop	{r7, pc}
 8012e40:	08020ff8 	.word	0x08020ff8
 8012e44:	0802115c 	.word	0x0802115c
 8012e48:	08021058 	.word	0x08021058

08012e4c <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8012e4c:	b580      	push	{r7, lr}
 8012e4e:	b082      	sub	sp, #8
 8012e50:	af00      	add	r7, sp, #0
 8012e52:	6078      	str	r0, [r7, #4]
 8012e54:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8012e56:	2200      	movs	r2, #0
 8012e58:	6839      	ldr	r1, [r7, #0]
 8012e5a:	6878      	ldr	r0, [r7, #4]
 8012e5c:	f7ff ff8e 	bl	8012d7c <pbuf_add_header_impl>
 8012e60:	4603      	mov	r3, r0
}
 8012e62:	4618      	mov	r0, r3
 8012e64:	3708      	adds	r7, #8
 8012e66:	46bd      	mov	sp, r7
 8012e68:	bd80      	pop	{r7, pc}
	...

08012e6c <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8012e6c:	b580      	push	{r7, lr}
 8012e6e:	b084      	sub	sp, #16
 8012e70:	af00      	add	r7, sp, #0
 8012e72:	6078      	str	r0, [r7, #4]
 8012e74:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8012e76:	687b      	ldr	r3, [r7, #4]
 8012e78:	2b00      	cmp	r3, #0
 8012e7a:	d106      	bne.n	8012e8a <pbuf_remove_header+0x1e>
 8012e7c:	4b20      	ldr	r3, [pc, #128]	@ (8012f00 <pbuf_remove_header+0x94>)
 8012e7e:	f240 224b 	movw	r2, #587	@ 0x24b
 8012e82:	4920      	ldr	r1, [pc, #128]	@ (8012f04 <pbuf_remove_header+0x98>)
 8012e84:	4820      	ldr	r0, [pc, #128]	@ (8012f08 <pbuf_remove_header+0x9c>)
 8012e86:	f00a fc37 	bl	801d6f8 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8012e8a:	687b      	ldr	r3, [r7, #4]
 8012e8c:	2b00      	cmp	r3, #0
 8012e8e:	d003      	beq.n	8012e98 <pbuf_remove_header+0x2c>
 8012e90:	683b      	ldr	r3, [r7, #0]
 8012e92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012e96:	d301      	bcc.n	8012e9c <pbuf_remove_header+0x30>
    return 1;
 8012e98:	2301      	movs	r3, #1
 8012e9a:	e02c      	b.n	8012ef6 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8012e9c:	683b      	ldr	r3, [r7, #0]
 8012e9e:	2b00      	cmp	r3, #0
 8012ea0:	d101      	bne.n	8012ea6 <pbuf_remove_header+0x3a>
    return 0;
 8012ea2:	2300      	movs	r3, #0
 8012ea4:	e027      	b.n	8012ef6 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8012ea6:	683b      	ldr	r3, [r7, #0]
 8012ea8:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8012eaa:	687b      	ldr	r3, [r7, #4]
 8012eac:	895b      	ldrh	r3, [r3, #10]
 8012eae:	89fa      	ldrh	r2, [r7, #14]
 8012eb0:	429a      	cmp	r2, r3
 8012eb2:	d908      	bls.n	8012ec6 <pbuf_remove_header+0x5a>
 8012eb4:	4b12      	ldr	r3, [pc, #72]	@ (8012f00 <pbuf_remove_header+0x94>)
 8012eb6:	f240 2255 	movw	r2, #597	@ 0x255
 8012eba:	4914      	ldr	r1, [pc, #80]	@ (8012f0c <pbuf_remove_header+0xa0>)
 8012ebc:	4812      	ldr	r0, [pc, #72]	@ (8012f08 <pbuf_remove_header+0x9c>)
 8012ebe:	f00a fc1b 	bl	801d6f8 <iprintf>
 8012ec2:	2301      	movs	r3, #1
 8012ec4:	e017      	b.n	8012ef6 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8012ec6:	687b      	ldr	r3, [r7, #4]
 8012ec8:	685b      	ldr	r3, [r3, #4]
 8012eca:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8012ecc:	687b      	ldr	r3, [r7, #4]
 8012ece:	685a      	ldr	r2, [r3, #4]
 8012ed0:	683b      	ldr	r3, [r7, #0]
 8012ed2:	441a      	add	r2, r3
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8012ed8:	687b      	ldr	r3, [r7, #4]
 8012eda:	895a      	ldrh	r2, [r3, #10]
 8012edc:	89fb      	ldrh	r3, [r7, #14]
 8012ede:	1ad3      	subs	r3, r2, r3
 8012ee0:	b29a      	uxth	r2, r3
 8012ee2:	687b      	ldr	r3, [r7, #4]
 8012ee4:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	891a      	ldrh	r2, [r3, #8]
 8012eea:	89fb      	ldrh	r3, [r7, #14]
 8012eec:	1ad3      	subs	r3, r2, r3
 8012eee:	b29a      	uxth	r2, r3
 8012ef0:	687b      	ldr	r3, [r7, #4]
 8012ef2:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8012ef4:	2300      	movs	r3, #0
}
 8012ef6:	4618      	mov	r0, r3
 8012ef8:	3710      	adds	r7, #16
 8012efa:	46bd      	mov	sp, r7
 8012efc:	bd80      	pop	{r7, pc}
 8012efe:	bf00      	nop
 8012f00:	08020ff8 	.word	0x08020ff8
 8012f04:	0802115c 	.word	0x0802115c
 8012f08:	08021058 	.word	0x08021058
 8012f0c:	08021168 	.word	0x08021168

08012f10 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8012f10:	b580      	push	{r7, lr}
 8012f12:	b082      	sub	sp, #8
 8012f14:	af00      	add	r7, sp, #0
 8012f16:	6078      	str	r0, [r7, #4]
 8012f18:	460b      	mov	r3, r1
 8012f1a:	807b      	strh	r3, [r7, #2]
 8012f1c:	4613      	mov	r3, r2
 8012f1e:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8012f20:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8012f24:	2b00      	cmp	r3, #0
 8012f26:	da08      	bge.n	8012f3a <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8012f28:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8012f2c:	425b      	negs	r3, r3
 8012f2e:	4619      	mov	r1, r3
 8012f30:	6878      	ldr	r0, [r7, #4]
 8012f32:	f7ff ff9b 	bl	8012e6c <pbuf_remove_header>
 8012f36:	4603      	mov	r3, r0
 8012f38:	e007      	b.n	8012f4a <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8012f3a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8012f3e:	787a      	ldrb	r2, [r7, #1]
 8012f40:	4619      	mov	r1, r3
 8012f42:	6878      	ldr	r0, [r7, #4]
 8012f44:	f7ff ff1a 	bl	8012d7c <pbuf_add_header_impl>
 8012f48:	4603      	mov	r3, r0
  }
}
 8012f4a:	4618      	mov	r0, r3
 8012f4c:	3708      	adds	r7, #8
 8012f4e:	46bd      	mov	sp, r7
 8012f50:	bd80      	pop	{r7, pc}

08012f52 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8012f52:	b580      	push	{r7, lr}
 8012f54:	b082      	sub	sp, #8
 8012f56:	af00      	add	r7, sp, #0
 8012f58:	6078      	str	r0, [r7, #4]
 8012f5a:	460b      	mov	r3, r1
 8012f5c:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8012f5e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8012f62:	2201      	movs	r2, #1
 8012f64:	4619      	mov	r1, r3
 8012f66:	6878      	ldr	r0, [r7, #4]
 8012f68:	f7ff ffd2 	bl	8012f10 <pbuf_header_impl>
 8012f6c:	4603      	mov	r3, r0
}
 8012f6e:	4618      	mov	r0, r3
 8012f70:	3708      	adds	r7, #8
 8012f72:	46bd      	mov	sp, r7
 8012f74:	bd80      	pop	{r7, pc}
	...

08012f78 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8012f78:	b580      	push	{r7, lr}
 8012f7a:	b088      	sub	sp, #32
 8012f7c:	af00      	add	r7, sp, #0
 8012f7e:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8012f80:	687b      	ldr	r3, [r7, #4]
 8012f82:	2b00      	cmp	r3, #0
 8012f84:	d10b      	bne.n	8012f9e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8012f86:	687b      	ldr	r3, [r7, #4]
 8012f88:	2b00      	cmp	r3, #0
 8012f8a:	d106      	bne.n	8012f9a <pbuf_free+0x22>
 8012f8c:	4b3b      	ldr	r3, [pc, #236]	@ (801307c <pbuf_free+0x104>)
 8012f8e:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 8012f92:	493b      	ldr	r1, [pc, #236]	@ (8013080 <pbuf_free+0x108>)
 8012f94:	483b      	ldr	r0, [pc, #236]	@ (8013084 <pbuf_free+0x10c>)
 8012f96:	f00a fbaf 	bl	801d6f8 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8012f9a:	2300      	movs	r3, #0
 8012f9c:	e069      	b.n	8013072 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8012f9e:	2300      	movs	r3, #0
 8012fa0:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8012fa2:	e062      	b.n	801306a <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8012fa4:	f009 fe32 	bl	801cc0c <sys_arch_protect>
 8012fa8:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8012faa:	687b      	ldr	r3, [r7, #4]
 8012fac:	7b9b      	ldrb	r3, [r3, #14]
 8012fae:	2b00      	cmp	r3, #0
 8012fb0:	d106      	bne.n	8012fc0 <pbuf_free+0x48>
 8012fb2:	4b32      	ldr	r3, [pc, #200]	@ (801307c <pbuf_free+0x104>)
 8012fb4:	f240 22f1 	movw	r2, #753	@ 0x2f1
 8012fb8:	4933      	ldr	r1, [pc, #204]	@ (8013088 <pbuf_free+0x110>)
 8012fba:	4832      	ldr	r0, [pc, #200]	@ (8013084 <pbuf_free+0x10c>)
 8012fbc:	f00a fb9c 	bl	801d6f8 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	7b9b      	ldrb	r3, [r3, #14]
 8012fc4:	3b01      	subs	r3, #1
 8012fc6:	b2da      	uxtb	r2, r3
 8012fc8:	687b      	ldr	r3, [r7, #4]
 8012fca:	739a      	strb	r2, [r3, #14]
 8012fcc:	687b      	ldr	r3, [r7, #4]
 8012fce:	7b9b      	ldrb	r3, [r3, #14]
 8012fd0:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8012fd2:	69b8      	ldr	r0, [r7, #24]
 8012fd4:	f009 fe28 	bl	801cc28 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8012fd8:	7dfb      	ldrb	r3, [r7, #23]
 8012fda:	2b00      	cmp	r3, #0
 8012fdc:	d143      	bne.n	8013066 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8012fde:	687b      	ldr	r3, [r7, #4]
 8012fe0:	681b      	ldr	r3, [r3, #0]
 8012fe2:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8012fe4:	687b      	ldr	r3, [r7, #4]
 8012fe6:	7b1b      	ldrb	r3, [r3, #12]
 8012fe8:	f003 030f 	and.w	r3, r3, #15
 8012fec:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8012fee:	687b      	ldr	r3, [r7, #4]
 8012ff0:	7b5b      	ldrb	r3, [r3, #13]
 8012ff2:	f003 0302 	and.w	r3, r3, #2
 8012ff6:	2b00      	cmp	r3, #0
 8012ff8:	d011      	beq.n	801301e <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8012ffa:	687b      	ldr	r3, [r7, #4]
 8012ffc:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8012ffe:	68bb      	ldr	r3, [r7, #8]
 8013000:	691b      	ldr	r3, [r3, #16]
 8013002:	2b00      	cmp	r3, #0
 8013004:	d106      	bne.n	8013014 <pbuf_free+0x9c>
 8013006:	4b1d      	ldr	r3, [pc, #116]	@ (801307c <pbuf_free+0x104>)
 8013008:	f240 22ff 	movw	r2, #767	@ 0x2ff
 801300c:	491f      	ldr	r1, [pc, #124]	@ (801308c <pbuf_free+0x114>)
 801300e:	481d      	ldr	r0, [pc, #116]	@ (8013084 <pbuf_free+0x10c>)
 8013010:	f00a fb72 	bl	801d6f8 <iprintf>
        pc->custom_free_function(p);
 8013014:	68bb      	ldr	r3, [r7, #8]
 8013016:	691b      	ldr	r3, [r3, #16]
 8013018:	6878      	ldr	r0, [r7, #4]
 801301a:	4798      	blx	r3
 801301c:	e01d      	b.n	801305a <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 801301e:	7bfb      	ldrb	r3, [r7, #15]
 8013020:	2b02      	cmp	r3, #2
 8013022:	d104      	bne.n	801302e <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8013024:	6879      	ldr	r1, [r7, #4]
 8013026:	200c      	movs	r0, #12
 8013028:	f7ff f902 	bl	8012230 <memp_free>
 801302c:	e015      	b.n	801305a <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 801302e:	7bfb      	ldrb	r3, [r7, #15]
 8013030:	2b01      	cmp	r3, #1
 8013032:	d104      	bne.n	801303e <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8013034:	6879      	ldr	r1, [r7, #4]
 8013036:	200b      	movs	r0, #11
 8013038:	f7ff f8fa 	bl	8012230 <memp_free>
 801303c:	e00d      	b.n	801305a <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 801303e:	7bfb      	ldrb	r3, [r7, #15]
 8013040:	2b00      	cmp	r3, #0
 8013042:	d103      	bne.n	801304c <pbuf_free+0xd4>
          mem_free(p);
 8013044:	6878      	ldr	r0, [r7, #4]
 8013046:	f7fe fd3f 	bl	8011ac8 <mem_free>
 801304a:	e006      	b.n	801305a <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 801304c:	4b0b      	ldr	r3, [pc, #44]	@ (801307c <pbuf_free+0x104>)
 801304e:	f240 320f 	movw	r2, #783	@ 0x30f
 8013052:	490f      	ldr	r1, [pc, #60]	@ (8013090 <pbuf_free+0x118>)
 8013054:	480b      	ldr	r0, [pc, #44]	@ (8013084 <pbuf_free+0x10c>)
 8013056:	f00a fb4f 	bl	801d6f8 <iprintf>
        }
      }
      count++;
 801305a:	7ffb      	ldrb	r3, [r7, #31]
 801305c:	3301      	adds	r3, #1
 801305e:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8013060:	693b      	ldr	r3, [r7, #16]
 8013062:	607b      	str	r3, [r7, #4]
 8013064:	e001      	b.n	801306a <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8013066:	2300      	movs	r3, #0
 8013068:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801306a:	687b      	ldr	r3, [r7, #4]
 801306c:	2b00      	cmp	r3, #0
 801306e:	d199      	bne.n	8012fa4 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8013070:	7ffb      	ldrb	r3, [r7, #31]
}
 8013072:	4618      	mov	r0, r3
 8013074:	3720      	adds	r7, #32
 8013076:	46bd      	mov	sp, r7
 8013078:	bd80      	pop	{r7, pc}
 801307a:	bf00      	nop
 801307c:	08020ff8 	.word	0x08020ff8
 8013080:	0802115c 	.word	0x0802115c
 8013084:	08021058 	.word	0x08021058
 8013088:	08021188 	.word	0x08021188
 801308c:	080211a0 	.word	0x080211a0
 8013090:	080211c4 	.word	0x080211c4

08013094 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8013094:	b480      	push	{r7}
 8013096:	b085      	sub	sp, #20
 8013098:	af00      	add	r7, sp, #0
 801309a:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 801309c:	2300      	movs	r3, #0
 801309e:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 80130a0:	e005      	b.n	80130ae <pbuf_clen+0x1a>
    ++len;
 80130a2:	89fb      	ldrh	r3, [r7, #14]
 80130a4:	3301      	adds	r3, #1
 80130a6:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 80130a8:	687b      	ldr	r3, [r7, #4]
 80130aa:	681b      	ldr	r3, [r3, #0]
 80130ac:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80130ae:	687b      	ldr	r3, [r7, #4]
 80130b0:	2b00      	cmp	r3, #0
 80130b2:	d1f6      	bne.n	80130a2 <pbuf_clen+0xe>
  }
  return len;
 80130b4:	89fb      	ldrh	r3, [r7, #14]
}
 80130b6:	4618      	mov	r0, r3
 80130b8:	3714      	adds	r7, #20
 80130ba:	46bd      	mov	sp, r7
 80130bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130c0:	4770      	bx	lr
	...

080130c4 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 80130c4:	b580      	push	{r7, lr}
 80130c6:	b084      	sub	sp, #16
 80130c8:	af00      	add	r7, sp, #0
 80130ca:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	2b00      	cmp	r3, #0
 80130d0:	d016      	beq.n	8013100 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 80130d2:	f009 fd9b 	bl	801cc0c <sys_arch_protect>
 80130d6:	60f8      	str	r0, [r7, #12]
 80130d8:	687b      	ldr	r3, [r7, #4]
 80130da:	7b9b      	ldrb	r3, [r3, #14]
 80130dc:	3301      	adds	r3, #1
 80130de:	b2da      	uxtb	r2, r3
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	739a      	strb	r2, [r3, #14]
 80130e4:	68f8      	ldr	r0, [r7, #12]
 80130e6:	f009 fd9f 	bl	801cc28 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 80130ea:	687b      	ldr	r3, [r7, #4]
 80130ec:	7b9b      	ldrb	r3, [r3, #14]
 80130ee:	2b00      	cmp	r3, #0
 80130f0:	d106      	bne.n	8013100 <pbuf_ref+0x3c>
 80130f2:	4b05      	ldr	r3, [pc, #20]	@ (8013108 <pbuf_ref+0x44>)
 80130f4:	f240 3242 	movw	r2, #834	@ 0x342
 80130f8:	4904      	ldr	r1, [pc, #16]	@ (801310c <pbuf_ref+0x48>)
 80130fa:	4805      	ldr	r0, [pc, #20]	@ (8013110 <pbuf_ref+0x4c>)
 80130fc:	f00a fafc 	bl	801d6f8 <iprintf>
  }
}
 8013100:	bf00      	nop
 8013102:	3710      	adds	r7, #16
 8013104:	46bd      	mov	sp, r7
 8013106:	bd80      	pop	{r7, pc}
 8013108:	08020ff8 	.word	0x08020ff8
 801310c:	080211d8 	.word	0x080211d8
 8013110:	08021058 	.word	0x08021058

08013114 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8013114:	b580      	push	{r7, lr}
 8013116:	b084      	sub	sp, #16
 8013118:	af00      	add	r7, sp, #0
 801311a:	6078      	str	r0, [r7, #4]
 801311c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801311e:	687b      	ldr	r3, [r7, #4]
 8013120:	2b00      	cmp	r3, #0
 8013122:	d002      	beq.n	801312a <pbuf_cat+0x16>
 8013124:	683b      	ldr	r3, [r7, #0]
 8013126:	2b00      	cmp	r3, #0
 8013128:	d107      	bne.n	801313a <pbuf_cat+0x26>
 801312a:	4b20      	ldr	r3, [pc, #128]	@ (80131ac <pbuf_cat+0x98>)
 801312c:	f240 3259 	movw	r2, #857	@ 0x359
 8013130:	491f      	ldr	r1, [pc, #124]	@ (80131b0 <pbuf_cat+0x9c>)
 8013132:	4820      	ldr	r0, [pc, #128]	@ (80131b4 <pbuf_cat+0xa0>)
 8013134:	f00a fae0 	bl	801d6f8 <iprintf>
 8013138:	e034      	b.n	80131a4 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	60fb      	str	r3, [r7, #12]
 801313e:	e00a      	b.n	8013156 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8013140:	68fb      	ldr	r3, [r7, #12]
 8013142:	891a      	ldrh	r2, [r3, #8]
 8013144:	683b      	ldr	r3, [r7, #0]
 8013146:	891b      	ldrh	r3, [r3, #8]
 8013148:	4413      	add	r3, r2
 801314a:	b29a      	uxth	r2, r3
 801314c:	68fb      	ldr	r3, [r7, #12]
 801314e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8013150:	68fb      	ldr	r3, [r7, #12]
 8013152:	681b      	ldr	r3, [r3, #0]
 8013154:	60fb      	str	r3, [r7, #12]
 8013156:	68fb      	ldr	r3, [r7, #12]
 8013158:	681b      	ldr	r3, [r3, #0]
 801315a:	2b00      	cmp	r3, #0
 801315c:	d1f0      	bne.n	8013140 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 801315e:	68fb      	ldr	r3, [r7, #12]
 8013160:	891a      	ldrh	r2, [r3, #8]
 8013162:	68fb      	ldr	r3, [r7, #12]
 8013164:	895b      	ldrh	r3, [r3, #10]
 8013166:	429a      	cmp	r2, r3
 8013168:	d006      	beq.n	8013178 <pbuf_cat+0x64>
 801316a:	4b10      	ldr	r3, [pc, #64]	@ (80131ac <pbuf_cat+0x98>)
 801316c:	f240 3262 	movw	r2, #866	@ 0x362
 8013170:	4911      	ldr	r1, [pc, #68]	@ (80131b8 <pbuf_cat+0xa4>)
 8013172:	4810      	ldr	r0, [pc, #64]	@ (80131b4 <pbuf_cat+0xa0>)
 8013174:	f00a fac0 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8013178:	68fb      	ldr	r3, [r7, #12]
 801317a:	681b      	ldr	r3, [r3, #0]
 801317c:	2b00      	cmp	r3, #0
 801317e:	d006      	beq.n	801318e <pbuf_cat+0x7a>
 8013180:	4b0a      	ldr	r3, [pc, #40]	@ (80131ac <pbuf_cat+0x98>)
 8013182:	f240 3263 	movw	r2, #867	@ 0x363
 8013186:	490d      	ldr	r1, [pc, #52]	@ (80131bc <pbuf_cat+0xa8>)
 8013188:	480a      	ldr	r0, [pc, #40]	@ (80131b4 <pbuf_cat+0xa0>)
 801318a:	f00a fab5 	bl	801d6f8 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801318e:	68fb      	ldr	r3, [r7, #12]
 8013190:	891a      	ldrh	r2, [r3, #8]
 8013192:	683b      	ldr	r3, [r7, #0]
 8013194:	891b      	ldrh	r3, [r3, #8]
 8013196:	4413      	add	r3, r2
 8013198:	b29a      	uxth	r2, r3
 801319a:	68fb      	ldr	r3, [r7, #12]
 801319c:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 801319e:	68fb      	ldr	r3, [r7, #12]
 80131a0:	683a      	ldr	r2, [r7, #0]
 80131a2:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 80131a4:	3710      	adds	r7, #16
 80131a6:	46bd      	mov	sp, r7
 80131a8:	bd80      	pop	{r7, pc}
 80131aa:	bf00      	nop
 80131ac:	08020ff8 	.word	0x08020ff8
 80131b0:	080211ec 	.word	0x080211ec
 80131b4:	08021058 	.word	0x08021058
 80131b8:	08021224 	.word	0x08021224
 80131bc:	08021254 	.word	0x08021254

080131c0 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 80131c0:	b580      	push	{r7, lr}
 80131c2:	b082      	sub	sp, #8
 80131c4:	af00      	add	r7, sp, #0
 80131c6:	6078      	str	r0, [r7, #4]
 80131c8:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 80131ca:	6839      	ldr	r1, [r7, #0]
 80131cc:	6878      	ldr	r0, [r7, #4]
 80131ce:	f7ff ffa1 	bl	8013114 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 80131d2:	6838      	ldr	r0, [r7, #0]
 80131d4:	f7ff ff76 	bl	80130c4 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 80131d8:	bf00      	nop
 80131da:	3708      	adds	r7, #8
 80131dc:	46bd      	mov	sp, r7
 80131de:	bd80      	pop	{r7, pc}

080131e0 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 80131e0:	b580      	push	{r7, lr}
 80131e2:	b086      	sub	sp, #24
 80131e4:	af00      	add	r7, sp, #0
 80131e6:	6078      	str	r0, [r7, #4]
 80131e8:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 80131ea:	2300      	movs	r3, #0
 80131ec:	617b      	str	r3, [r7, #20]
 80131ee:	2300      	movs	r3, #0
 80131f0:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 80131f2:	687b      	ldr	r3, [r7, #4]
 80131f4:	2b00      	cmp	r3, #0
 80131f6:	d008      	beq.n	801320a <pbuf_copy+0x2a>
 80131f8:	683b      	ldr	r3, [r7, #0]
 80131fa:	2b00      	cmp	r3, #0
 80131fc:	d005      	beq.n	801320a <pbuf_copy+0x2a>
 80131fe:	687b      	ldr	r3, [r7, #4]
 8013200:	891a      	ldrh	r2, [r3, #8]
 8013202:	683b      	ldr	r3, [r7, #0]
 8013204:	891b      	ldrh	r3, [r3, #8]
 8013206:	429a      	cmp	r2, r3
 8013208:	d209      	bcs.n	801321e <pbuf_copy+0x3e>
 801320a:	4b57      	ldr	r3, [pc, #348]	@ (8013368 <pbuf_copy+0x188>)
 801320c:	f240 32c9 	movw	r2, #969	@ 0x3c9
 8013210:	4956      	ldr	r1, [pc, #344]	@ (801336c <pbuf_copy+0x18c>)
 8013212:	4857      	ldr	r0, [pc, #348]	@ (8013370 <pbuf_copy+0x190>)
 8013214:	f00a fa70 	bl	801d6f8 <iprintf>
 8013218:	f06f 030f 	mvn.w	r3, #15
 801321c:	e09f      	b.n	801335e <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801321e:	687b      	ldr	r3, [r7, #4]
 8013220:	895b      	ldrh	r3, [r3, #10]
 8013222:	461a      	mov	r2, r3
 8013224:	697b      	ldr	r3, [r7, #20]
 8013226:	1ad2      	subs	r2, r2, r3
 8013228:	683b      	ldr	r3, [r7, #0]
 801322a:	895b      	ldrh	r3, [r3, #10]
 801322c:	4619      	mov	r1, r3
 801322e:	693b      	ldr	r3, [r7, #16]
 8013230:	1acb      	subs	r3, r1, r3
 8013232:	429a      	cmp	r2, r3
 8013234:	d306      	bcc.n	8013244 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8013236:	683b      	ldr	r3, [r7, #0]
 8013238:	895b      	ldrh	r3, [r3, #10]
 801323a:	461a      	mov	r2, r3
 801323c:	693b      	ldr	r3, [r7, #16]
 801323e:	1ad3      	subs	r3, r2, r3
 8013240:	60fb      	str	r3, [r7, #12]
 8013242:	e005      	b.n	8013250 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	895b      	ldrh	r3, [r3, #10]
 8013248:	461a      	mov	r2, r3
 801324a:	697b      	ldr	r3, [r7, #20]
 801324c:	1ad3      	subs	r3, r2, r3
 801324e:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8013250:	687b      	ldr	r3, [r7, #4]
 8013252:	685a      	ldr	r2, [r3, #4]
 8013254:	697b      	ldr	r3, [r7, #20]
 8013256:	18d0      	adds	r0, r2, r3
 8013258:	683b      	ldr	r3, [r7, #0]
 801325a:	685a      	ldr	r2, [r3, #4]
 801325c:	693b      	ldr	r3, [r7, #16]
 801325e:	4413      	add	r3, r2
 8013260:	68fa      	ldr	r2, [r7, #12]
 8013262:	4619      	mov	r1, r3
 8013264:	f00a fbd5 	bl	801da12 <memcpy>
    offset_to += len;
 8013268:	697a      	ldr	r2, [r7, #20]
 801326a:	68fb      	ldr	r3, [r7, #12]
 801326c:	4413      	add	r3, r2
 801326e:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8013270:	693a      	ldr	r2, [r7, #16]
 8013272:	68fb      	ldr	r3, [r7, #12]
 8013274:	4413      	add	r3, r2
 8013276:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8013278:	687b      	ldr	r3, [r7, #4]
 801327a:	895b      	ldrh	r3, [r3, #10]
 801327c:	461a      	mov	r2, r3
 801327e:	697b      	ldr	r3, [r7, #20]
 8013280:	4293      	cmp	r3, r2
 8013282:	d906      	bls.n	8013292 <pbuf_copy+0xb2>
 8013284:	4b38      	ldr	r3, [pc, #224]	@ (8013368 <pbuf_copy+0x188>)
 8013286:	f240 32d9 	movw	r2, #985	@ 0x3d9
 801328a:	493a      	ldr	r1, [pc, #232]	@ (8013374 <pbuf_copy+0x194>)
 801328c:	4838      	ldr	r0, [pc, #224]	@ (8013370 <pbuf_copy+0x190>)
 801328e:	f00a fa33 	bl	801d6f8 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8013292:	683b      	ldr	r3, [r7, #0]
 8013294:	895b      	ldrh	r3, [r3, #10]
 8013296:	461a      	mov	r2, r3
 8013298:	693b      	ldr	r3, [r7, #16]
 801329a:	4293      	cmp	r3, r2
 801329c:	d906      	bls.n	80132ac <pbuf_copy+0xcc>
 801329e:	4b32      	ldr	r3, [pc, #200]	@ (8013368 <pbuf_copy+0x188>)
 80132a0:	f240 32da 	movw	r2, #986	@ 0x3da
 80132a4:	4934      	ldr	r1, [pc, #208]	@ (8013378 <pbuf_copy+0x198>)
 80132a6:	4832      	ldr	r0, [pc, #200]	@ (8013370 <pbuf_copy+0x190>)
 80132a8:	f00a fa26 	bl	801d6f8 <iprintf>
    if (offset_from >= p_from->len) {
 80132ac:	683b      	ldr	r3, [r7, #0]
 80132ae:	895b      	ldrh	r3, [r3, #10]
 80132b0:	461a      	mov	r2, r3
 80132b2:	693b      	ldr	r3, [r7, #16]
 80132b4:	4293      	cmp	r3, r2
 80132b6:	d304      	bcc.n	80132c2 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 80132b8:	2300      	movs	r3, #0
 80132ba:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 80132bc:	683b      	ldr	r3, [r7, #0]
 80132be:	681b      	ldr	r3, [r3, #0]
 80132c0:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 80132c2:	687b      	ldr	r3, [r7, #4]
 80132c4:	895b      	ldrh	r3, [r3, #10]
 80132c6:	461a      	mov	r2, r3
 80132c8:	697b      	ldr	r3, [r7, #20]
 80132ca:	4293      	cmp	r3, r2
 80132cc:	d114      	bne.n	80132f8 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 80132ce:	2300      	movs	r3, #0
 80132d0:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	681b      	ldr	r3, [r3, #0]
 80132d6:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 80132d8:	687b      	ldr	r3, [r7, #4]
 80132da:	2b00      	cmp	r3, #0
 80132dc:	d10c      	bne.n	80132f8 <pbuf_copy+0x118>
 80132de:	683b      	ldr	r3, [r7, #0]
 80132e0:	2b00      	cmp	r3, #0
 80132e2:	d009      	beq.n	80132f8 <pbuf_copy+0x118>
 80132e4:	4b20      	ldr	r3, [pc, #128]	@ (8013368 <pbuf_copy+0x188>)
 80132e6:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 80132ea:	4924      	ldr	r1, [pc, #144]	@ (801337c <pbuf_copy+0x19c>)
 80132ec:	4820      	ldr	r0, [pc, #128]	@ (8013370 <pbuf_copy+0x190>)
 80132ee:	f00a fa03 	bl	801d6f8 <iprintf>
 80132f2:	f06f 030f 	mvn.w	r3, #15
 80132f6:	e032      	b.n	801335e <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 80132f8:	683b      	ldr	r3, [r7, #0]
 80132fa:	2b00      	cmp	r3, #0
 80132fc:	d013      	beq.n	8013326 <pbuf_copy+0x146>
 80132fe:	683b      	ldr	r3, [r7, #0]
 8013300:	895a      	ldrh	r2, [r3, #10]
 8013302:	683b      	ldr	r3, [r7, #0]
 8013304:	891b      	ldrh	r3, [r3, #8]
 8013306:	429a      	cmp	r2, r3
 8013308:	d10d      	bne.n	8013326 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801330a:	683b      	ldr	r3, [r7, #0]
 801330c:	681b      	ldr	r3, [r3, #0]
 801330e:	2b00      	cmp	r3, #0
 8013310:	d009      	beq.n	8013326 <pbuf_copy+0x146>
 8013312:	4b15      	ldr	r3, [pc, #84]	@ (8013368 <pbuf_copy+0x188>)
 8013314:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8013318:	4919      	ldr	r1, [pc, #100]	@ (8013380 <pbuf_copy+0x1a0>)
 801331a:	4815      	ldr	r0, [pc, #84]	@ (8013370 <pbuf_copy+0x190>)
 801331c:	f00a f9ec 	bl	801d6f8 <iprintf>
 8013320:	f06f 0305 	mvn.w	r3, #5
 8013324:	e01b      	b.n	801335e <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	2b00      	cmp	r3, #0
 801332a:	d013      	beq.n	8013354 <pbuf_copy+0x174>
 801332c:	687b      	ldr	r3, [r7, #4]
 801332e:	895a      	ldrh	r2, [r3, #10]
 8013330:	687b      	ldr	r3, [r7, #4]
 8013332:	891b      	ldrh	r3, [r3, #8]
 8013334:	429a      	cmp	r2, r3
 8013336:	d10d      	bne.n	8013354 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8013338:	687b      	ldr	r3, [r7, #4]
 801333a:	681b      	ldr	r3, [r3, #0]
 801333c:	2b00      	cmp	r3, #0
 801333e:	d009      	beq.n	8013354 <pbuf_copy+0x174>
 8013340:	4b09      	ldr	r3, [pc, #36]	@ (8013368 <pbuf_copy+0x188>)
 8013342:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 8013346:	490e      	ldr	r1, [pc, #56]	@ (8013380 <pbuf_copy+0x1a0>)
 8013348:	4809      	ldr	r0, [pc, #36]	@ (8013370 <pbuf_copy+0x190>)
 801334a:	f00a f9d5 	bl	801d6f8 <iprintf>
 801334e:	f06f 0305 	mvn.w	r3, #5
 8013352:	e004      	b.n	801335e <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8013354:	683b      	ldr	r3, [r7, #0]
 8013356:	2b00      	cmp	r3, #0
 8013358:	f47f af61 	bne.w	801321e <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 801335c:	2300      	movs	r3, #0
}
 801335e:	4618      	mov	r0, r3
 8013360:	3718      	adds	r7, #24
 8013362:	46bd      	mov	sp, r7
 8013364:	bd80      	pop	{r7, pc}
 8013366:	bf00      	nop
 8013368:	08020ff8 	.word	0x08020ff8
 801336c:	080212a0 	.word	0x080212a0
 8013370:	08021058 	.word	0x08021058
 8013374:	080212d0 	.word	0x080212d0
 8013378:	080212e8 	.word	0x080212e8
 801337c:	08021304 	.word	0x08021304
 8013380:	08021314 	.word	0x08021314

08013384 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8013384:	b580      	push	{r7, lr}
 8013386:	b088      	sub	sp, #32
 8013388:	af00      	add	r7, sp, #0
 801338a:	60f8      	str	r0, [r7, #12]
 801338c:	60b9      	str	r1, [r7, #8]
 801338e:	4611      	mov	r1, r2
 8013390:	461a      	mov	r2, r3
 8013392:	460b      	mov	r3, r1
 8013394:	80fb      	strh	r3, [r7, #6]
 8013396:	4613      	mov	r3, r2
 8013398:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 801339a:	2300      	movs	r3, #0
 801339c:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 801339e:	2300      	movs	r3, #0
 80133a0:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 80133a2:	68fb      	ldr	r3, [r7, #12]
 80133a4:	2b00      	cmp	r3, #0
 80133a6:	d108      	bne.n	80133ba <pbuf_copy_partial+0x36>
 80133a8:	4b2b      	ldr	r3, [pc, #172]	@ (8013458 <pbuf_copy_partial+0xd4>)
 80133aa:	f240 420a 	movw	r2, #1034	@ 0x40a
 80133ae:	492b      	ldr	r1, [pc, #172]	@ (801345c <pbuf_copy_partial+0xd8>)
 80133b0:	482b      	ldr	r0, [pc, #172]	@ (8013460 <pbuf_copy_partial+0xdc>)
 80133b2:	f00a f9a1 	bl	801d6f8 <iprintf>
 80133b6:	2300      	movs	r3, #0
 80133b8:	e04a      	b.n	8013450 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 80133ba:	68bb      	ldr	r3, [r7, #8]
 80133bc:	2b00      	cmp	r3, #0
 80133be:	d108      	bne.n	80133d2 <pbuf_copy_partial+0x4e>
 80133c0:	4b25      	ldr	r3, [pc, #148]	@ (8013458 <pbuf_copy_partial+0xd4>)
 80133c2:	f240 420b 	movw	r2, #1035	@ 0x40b
 80133c6:	4927      	ldr	r1, [pc, #156]	@ (8013464 <pbuf_copy_partial+0xe0>)
 80133c8:	4825      	ldr	r0, [pc, #148]	@ (8013460 <pbuf_copy_partial+0xdc>)
 80133ca:	f00a f995 	bl	801d6f8 <iprintf>
 80133ce:	2300      	movs	r3, #0
 80133d0:	e03e      	b.n	8013450 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80133d2:	68fb      	ldr	r3, [r7, #12]
 80133d4:	61fb      	str	r3, [r7, #28]
 80133d6:	e034      	b.n	8013442 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 80133d8:	88bb      	ldrh	r3, [r7, #4]
 80133da:	2b00      	cmp	r3, #0
 80133dc:	d00a      	beq.n	80133f4 <pbuf_copy_partial+0x70>
 80133de:	69fb      	ldr	r3, [r7, #28]
 80133e0:	895b      	ldrh	r3, [r3, #10]
 80133e2:	88ba      	ldrh	r2, [r7, #4]
 80133e4:	429a      	cmp	r2, r3
 80133e6:	d305      	bcc.n	80133f4 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 80133e8:	69fb      	ldr	r3, [r7, #28]
 80133ea:	895b      	ldrh	r3, [r3, #10]
 80133ec:	88ba      	ldrh	r2, [r7, #4]
 80133ee:	1ad3      	subs	r3, r2, r3
 80133f0:	80bb      	strh	r3, [r7, #4]
 80133f2:	e023      	b.n	801343c <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 80133f4:	69fb      	ldr	r3, [r7, #28]
 80133f6:	895a      	ldrh	r2, [r3, #10]
 80133f8:	88bb      	ldrh	r3, [r7, #4]
 80133fa:	1ad3      	subs	r3, r2, r3
 80133fc:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 80133fe:	8b3a      	ldrh	r2, [r7, #24]
 8013400:	88fb      	ldrh	r3, [r7, #6]
 8013402:	429a      	cmp	r2, r3
 8013404:	d901      	bls.n	801340a <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8013406:	88fb      	ldrh	r3, [r7, #6]
 8013408:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 801340a:	8b7b      	ldrh	r3, [r7, #26]
 801340c:	68ba      	ldr	r2, [r7, #8]
 801340e:	18d0      	adds	r0, r2, r3
 8013410:	69fb      	ldr	r3, [r7, #28]
 8013412:	685a      	ldr	r2, [r3, #4]
 8013414:	88bb      	ldrh	r3, [r7, #4]
 8013416:	4413      	add	r3, r2
 8013418:	8b3a      	ldrh	r2, [r7, #24]
 801341a:	4619      	mov	r1, r3
 801341c:	f00a faf9 	bl	801da12 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8013420:	8afa      	ldrh	r2, [r7, #22]
 8013422:	8b3b      	ldrh	r3, [r7, #24]
 8013424:	4413      	add	r3, r2
 8013426:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8013428:	8b7a      	ldrh	r2, [r7, #26]
 801342a:	8b3b      	ldrh	r3, [r7, #24]
 801342c:	4413      	add	r3, r2
 801342e:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8013430:	88fa      	ldrh	r2, [r7, #6]
 8013432:	8b3b      	ldrh	r3, [r7, #24]
 8013434:	1ad3      	subs	r3, r2, r3
 8013436:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8013438:	2300      	movs	r3, #0
 801343a:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801343c:	69fb      	ldr	r3, [r7, #28]
 801343e:	681b      	ldr	r3, [r3, #0]
 8013440:	61fb      	str	r3, [r7, #28]
 8013442:	88fb      	ldrh	r3, [r7, #6]
 8013444:	2b00      	cmp	r3, #0
 8013446:	d002      	beq.n	801344e <pbuf_copy_partial+0xca>
 8013448:	69fb      	ldr	r3, [r7, #28]
 801344a:	2b00      	cmp	r3, #0
 801344c:	d1c4      	bne.n	80133d8 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 801344e:	8afb      	ldrh	r3, [r7, #22]
}
 8013450:	4618      	mov	r0, r3
 8013452:	3720      	adds	r7, #32
 8013454:	46bd      	mov	sp, r7
 8013456:	bd80      	pop	{r7, pc}
 8013458:	08020ff8 	.word	0x08020ff8
 801345c:	08021340 	.word	0x08021340
 8013460:	08021058 	.word	0x08021058
 8013464:	08021360 	.word	0x08021360

08013468 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8013468:	b580      	push	{r7, lr}
 801346a:	b084      	sub	sp, #16
 801346c:	af00      	add	r7, sp, #0
 801346e:	4603      	mov	r3, r0
 8013470:	603a      	str	r2, [r7, #0]
 8013472:	71fb      	strb	r3, [r7, #7]
 8013474:	460b      	mov	r3, r1
 8013476:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8013478:	683b      	ldr	r3, [r7, #0]
 801347a:	8919      	ldrh	r1, [r3, #8]
 801347c:	88ba      	ldrh	r2, [r7, #4]
 801347e:	79fb      	ldrb	r3, [r7, #7]
 8013480:	4618      	mov	r0, r3
 8013482:	f7ff fa95 	bl	80129b0 <pbuf_alloc>
 8013486:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8013488:	68fb      	ldr	r3, [r7, #12]
 801348a:	2b00      	cmp	r3, #0
 801348c:	d101      	bne.n	8013492 <pbuf_clone+0x2a>
    return NULL;
 801348e:	2300      	movs	r3, #0
 8013490:	e011      	b.n	80134b6 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8013492:	6839      	ldr	r1, [r7, #0]
 8013494:	68f8      	ldr	r0, [r7, #12]
 8013496:	f7ff fea3 	bl	80131e0 <pbuf_copy>
 801349a:	4603      	mov	r3, r0
 801349c:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 801349e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80134a2:	2b00      	cmp	r3, #0
 80134a4:	d006      	beq.n	80134b4 <pbuf_clone+0x4c>
 80134a6:	4b06      	ldr	r3, [pc, #24]	@ (80134c0 <pbuf_clone+0x58>)
 80134a8:	f240 5224 	movw	r2, #1316	@ 0x524
 80134ac:	4905      	ldr	r1, [pc, #20]	@ (80134c4 <pbuf_clone+0x5c>)
 80134ae:	4806      	ldr	r0, [pc, #24]	@ (80134c8 <pbuf_clone+0x60>)
 80134b0:	f00a f922 	bl	801d6f8 <iprintf>
  return q;
 80134b4:	68fb      	ldr	r3, [r7, #12]
}
 80134b6:	4618      	mov	r0, r3
 80134b8:	3710      	adds	r7, #16
 80134ba:	46bd      	mov	sp, r7
 80134bc:	bd80      	pop	{r7, pc}
 80134be:	bf00      	nop
 80134c0:	08020ff8 	.word	0x08020ff8
 80134c4:	0802146c 	.word	0x0802146c
 80134c8:	08021058 	.word	0x08021058

080134cc <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 80134cc:	b580      	push	{r7, lr}
 80134ce:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80134d0:	f009 fbba 	bl	801cc48 <rand>
 80134d4:	4603      	mov	r3, r0
 80134d6:	b29b      	uxth	r3, r3
 80134d8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80134dc:	b29b      	uxth	r3, r3
 80134de:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 80134e2:	b29a      	uxth	r2, r3
 80134e4:	4b01      	ldr	r3, [pc, #4]	@ (80134ec <tcp_init+0x20>)
 80134e6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80134e8:	bf00      	nop
 80134ea:	bd80      	pop	{r7, pc}
 80134ec:	20000078 	.word	0x20000078

080134f0 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 80134f0:	b580      	push	{r7, lr}
 80134f2:	b082      	sub	sp, #8
 80134f4:	af00      	add	r7, sp, #0
 80134f6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	7d1b      	ldrb	r3, [r3, #20]
 80134fc:	2b01      	cmp	r3, #1
 80134fe:	d105      	bne.n	801350c <tcp_free+0x1c>
 8013500:	4b06      	ldr	r3, [pc, #24]	@ (801351c <tcp_free+0x2c>)
 8013502:	22d4      	movs	r2, #212	@ 0xd4
 8013504:	4906      	ldr	r1, [pc, #24]	@ (8013520 <tcp_free+0x30>)
 8013506:	4807      	ldr	r0, [pc, #28]	@ (8013524 <tcp_free+0x34>)
 8013508:	f00a f8f6 	bl	801d6f8 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 801350c:	6879      	ldr	r1, [r7, #4]
 801350e:	2001      	movs	r0, #1
 8013510:	f7fe fe8e 	bl	8012230 <memp_free>
}
 8013514:	bf00      	nop
 8013516:	3708      	adds	r7, #8
 8013518:	46bd      	mov	sp, r7
 801351a:	bd80      	pop	{r7, pc}
 801351c:	080214f8 	.word	0x080214f8
 8013520:	08021528 	.word	0x08021528
 8013524:	0802153c 	.word	0x0802153c

08013528 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8013528:	b580      	push	{r7, lr}
 801352a:	b082      	sub	sp, #8
 801352c:	af00      	add	r7, sp, #0
 801352e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	7d1b      	ldrb	r3, [r3, #20]
 8013534:	2b01      	cmp	r3, #1
 8013536:	d105      	bne.n	8013544 <tcp_free_listen+0x1c>
 8013538:	4b06      	ldr	r3, [pc, #24]	@ (8013554 <tcp_free_listen+0x2c>)
 801353a:	22df      	movs	r2, #223	@ 0xdf
 801353c:	4906      	ldr	r1, [pc, #24]	@ (8013558 <tcp_free_listen+0x30>)
 801353e:	4807      	ldr	r0, [pc, #28]	@ (801355c <tcp_free_listen+0x34>)
 8013540:	f00a f8da 	bl	801d6f8 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8013544:	6879      	ldr	r1, [r7, #4]
 8013546:	2002      	movs	r0, #2
 8013548:	f7fe fe72 	bl	8012230 <memp_free>
}
 801354c:	bf00      	nop
 801354e:	3708      	adds	r7, #8
 8013550:	46bd      	mov	sp, r7
 8013552:	bd80      	pop	{r7, pc}
 8013554:	080214f8 	.word	0x080214f8
 8013558:	08021564 	.word	0x08021564
 801355c:	0802153c 	.word	0x0802153c

08013560 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8013560:	b580      	push	{r7, lr}
 8013562:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8013564:	f001 f8ba 	bl	80146dc <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8013568:	4b07      	ldr	r3, [pc, #28]	@ (8013588 <tcp_tmr+0x28>)
 801356a:	781b      	ldrb	r3, [r3, #0]
 801356c:	3301      	adds	r3, #1
 801356e:	b2da      	uxtb	r2, r3
 8013570:	4b05      	ldr	r3, [pc, #20]	@ (8013588 <tcp_tmr+0x28>)
 8013572:	701a      	strb	r2, [r3, #0]
 8013574:	4b04      	ldr	r3, [pc, #16]	@ (8013588 <tcp_tmr+0x28>)
 8013576:	781b      	ldrb	r3, [r3, #0]
 8013578:	f003 0301 	and.w	r3, r3, #1
 801357c:	2b00      	cmp	r3, #0
 801357e:	d001      	beq.n	8013584 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8013580:	f000 fd6a 	bl	8014058 <tcp_slowtmr>
  }
}
 8013584:	bf00      	nop
 8013586:	bd80      	pop	{r7, pc}
 8013588:	2000f3f1 	.word	0x2000f3f1

0801358c <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 801358c:	b580      	push	{r7, lr}
 801358e:	b084      	sub	sp, #16
 8013590:	af00      	add	r7, sp, #0
 8013592:	6078      	str	r0, [r7, #4]
 8013594:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8013596:	683b      	ldr	r3, [r7, #0]
 8013598:	2b00      	cmp	r3, #0
 801359a:	d105      	bne.n	80135a8 <tcp_remove_listener+0x1c>
 801359c:	4b0d      	ldr	r3, [pc, #52]	@ (80135d4 <tcp_remove_listener+0x48>)
 801359e:	22ff      	movs	r2, #255	@ 0xff
 80135a0:	490d      	ldr	r1, [pc, #52]	@ (80135d8 <tcp_remove_listener+0x4c>)
 80135a2:	480e      	ldr	r0, [pc, #56]	@ (80135dc <tcp_remove_listener+0x50>)
 80135a4:	f00a f8a8 	bl	801d6f8 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80135a8:	687b      	ldr	r3, [r7, #4]
 80135aa:	60fb      	str	r3, [r7, #12]
 80135ac:	e00a      	b.n	80135c4 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 80135ae:	68fb      	ldr	r3, [r7, #12]
 80135b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80135b2:	683a      	ldr	r2, [r7, #0]
 80135b4:	429a      	cmp	r2, r3
 80135b6:	d102      	bne.n	80135be <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 80135b8:	68fb      	ldr	r3, [r7, #12]
 80135ba:	2200      	movs	r2, #0
 80135bc:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80135be:	68fb      	ldr	r3, [r7, #12]
 80135c0:	68db      	ldr	r3, [r3, #12]
 80135c2:	60fb      	str	r3, [r7, #12]
 80135c4:	68fb      	ldr	r3, [r7, #12]
 80135c6:	2b00      	cmp	r3, #0
 80135c8:	d1f1      	bne.n	80135ae <tcp_remove_listener+0x22>
    }
  }
}
 80135ca:	bf00      	nop
 80135cc:	bf00      	nop
 80135ce:	3710      	adds	r7, #16
 80135d0:	46bd      	mov	sp, r7
 80135d2:	bd80      	pop	{r7, pc}
 80135d4:	080214f8 	.word	0x080214f8
 80135d8:	08021580 	.word	0x08021580
 80135dc:	0802153c 	.word	0x0802153c

080135e0 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 80135e0:	b580      	push	{r7, lr}
 80135e2:	b084      	sub	sp, #16
 80135e4:	af00      	add	r7, sp, #0
 80135e6:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80135e8:	687b      	ldr	r3, [r7, #4]
 80135ea:	2b00      	cmp	r3, #0
 80135ec:	d106      	bne.n	80135fc <tcp_listen_closed+0x1c>
 80135ee:	4b14      	ldr	r3, [pc, #80]	@ (8013640 <tcp_listen_closed+0x60>)
 80135f0:	f240 1211 	movw	r2, #273	@ 0x111
 80135f4:	4913      	ldr	r1, [pc, #76]	@ (8013644 <tcp_listen_closed+0x64>)
 80135f6:	4814      	ldr	r0, [pc, #80]	@ (8013648 <tcp_listen_closed+0x68>)
 80135f8:	f00a f87e 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 80135fc:	687b      	ldr	r3, [r7, #4]
 80135fe:	7d1b      	ldrb	r3, [r3, #20]
 8013600:	2b01      	cmp	r3, #1
 8013602:	d006      	beq.n	8013612 <tcp_listen_closed+0x32>
 8013604:	4b0e      	ldr	r3, [pc, #56]	@ (8013640 <tcp_listen_closed+0x60>)
 8013606:	f44f 7289 	mov.w	r2, #274	@ 0x112
 801360a:	4910      	ldr	r1, [pc, #64]	@ (801364c <tcp_listen_closed+0x6c>)
 801360c:	480e      	ldr	r0, [pc, #56]	@ (8013648 <tcp_listen_closed+0x68>)
 801360e:	f00a f873 	bl	801d6f8 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8013612:	2301      	movs	r3, #1
 8013614:	60fb      	str	r3, [r7, #12]
 8013616:	e00b      	b.n	8013630 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8013618:	4a0d      	ldr	r2, [pc, #52]	@ (8013650 <tcp_listen_closed+0x70>)
 801361a:	68fb      	ldr	r3, [r7, #12]
 801361c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013620:	681b      	ldr	r3, [r3, #0]
 8013622:	6879      	ldr	r1, [r7, #4]
 8013624:	4618      	mov	r0, r3
 8013626:	f7ff ffb1 	bl	801358c <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801362a:	68fb      	ldr	r3, [r7, #12]
 801362c:	3301      	adds	r3, #1
 801362e:	60fb      	str	r3, [r7, #12]
 8013630:	68fb      	ldr	r3, [r7, #12]
 8013632:	2b03      	cmp	r3, #3
 8013634:	d9f0      	bls.n	8013618 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8013636:	bf00      	nop
 8013638:	bf00      	nop
 801363a:	3710      	adds	r7, #16
 801363c:	46bd      	mov	sp, r7
 801363e:	bd80      	pop	{r7, pc}
 8013640:	080214f8 	.word	0x080214f8
 8013644:	080215a8 	.word	0x080215a8
 8013648:	0802153c 	.word	0x0802153c
 801364c:	080215b4 	.word	0x080215b4
 8013650:	080241dc 	.word	0x080241dc

08013654 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8013654:	b5b0      	push	{r4, r5, r7, lr}
 8013656:	b088      	sub	sp, #32
 8013658:	af04      	add	r7, sp, #16
 801365a:	6078      	str	r0, [r7, #4]
 801365c:	460b      	mov	r3, r1
 801365e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8013660:	687b      	ldr	r3, [r7, #4]
 8013662:	2b00      	cmp	r3, #0
 8013664:	d106      	bne.n	8013674 <tcp_close_shutdown+0x20>
 8013666:	4b63      	ldr	r3, [pc, #396]	@ (80137f4 <tcp_close_shutdown+0x1a0>)
 8013668:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 801366c:	4962      	ldr	r1, [pc, #392]	@ (80137f8 <tcp_close_shutdown+0x1a4>)
 801366e:	4863      	ldr	r0, [pc, #396]	@ (80137fc <tcp_close_shutdown+0x1a8>)
 8013670:	f00a f842 	bl	801d6f8 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8013674:	78fb      	ldrb	r3, [r7, #3]
 8013676:	2b00      	cmp	r3, #0
 8013678:	d066      	beq.n	8013748 <tcp_close_shutdown+0xf4>
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	7d1b      	ldrb	r3, [r3, #20]
 801367e:	2b04      	cmp	r3, #4
 8013680:	d003      	beq.n	801368a <tcp_close_shutdown+0x36>
 8013682:	687b      	ldr	r3, [r7, #4]
 8013684:	7d1b      	ldrb	r3, [r3, #20]
 8013686:	2b07      	cmp	r3, #7
 8013688:	d15e      	bne.n	8013748 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801368a:	687b      	ldr	r3, [r7, #4]
 801368c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801368e:	2b00      	cmp	r3, #0
 8013690:	d104      	bne.n	801369c <tcp_close_shutdown+0x48>
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013696:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 801369a:	d055      	beq.n	8013748 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 801369c:	687b      	ldr	r3, [r7, #4]
 801369e:	8b5b      	ldrh	r3, [r3, #26]
 80136a0:	f003 0310 	and.w	r3, r3, #16
 80136a4:	2b00      	cmp	r3, #0
 80136a6:	d106      	bne.n	80136b6 <tcp_close_shutdown+0x62>
 80136a8:	4b52      	ldr	r3, [pc, #328]	@ (80137f4 <tcp_close_shutdown+0x1a0>)
 80136aa:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 80136ae:	4954      	ldr	r1, [pc, #336]	@ (8013800 <tcp_close_shutdown+0x1ac>)
 80136b0:	4852      	ldr	r0, [pc, #328]	@ (80137fc <tcp_close_shutdown+0x1a8>)
 80136b2:	f00a f821 	bl	801d6f8 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80136b6:	687b      	ldr	r3, [r7, #4]
 80136b8:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 80136ba:	687b      	ldr	r3, [r7, #4]
 80136bc:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80136be:	687d      	ldr	r5, [r7, #4]
 80136c0:	687b      	ldr	r3, [r7, #4]
 80136c2:	3304      	adds	r3, #4
 80136c4:	687a      	ldr	r2, [r7, #4]
 80136c6:	8ad2      	ldrh	r2, [r2, #22]
 80136c8:	6879      	ldr	r1, [r7, #4]
 80136ca:	8b09      	ldrh	r1, [r1, #24]
 80136cc:	9102      	str	r1, [sp, #8]
 80136ce:	9201      	str	r2, [sp, #4]
 80136d0:	9300      	str	r3, [sp, #0]
 80136d2:	462b      	mov	r3, r5
 80136d4:	4622      	mov	r2, r4
 80136d6:	4601      	mov	r1, r0
 80136d8:	6878      	ldr	r0, [r7, #4]
 80136da:	f005 fde7 	bl	80192ac <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 80136de:	6878      	ldr	r0, [r7, #4]
 80136e0:	f001 fbca 	bl	8014e78 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 80136e4:	4b47      	ldr	r3, [pc, #284]	@ (8013804 <tcp_close_shutdown+0x1b0>)
 80136e6:	681b      	ldr	r3, [r3, #0]
 80136e8:	687a      	ldr	r2, [r7, #4]
 80136ea:	429a      	cmp	r2, r3
 80136ec:	d105      	bne.n	80136fa <tcp_close_shutdown+0xa6>
 80136ee:	4b45      	ldr	r3, [pc, #276]	@ (8013804 <tcp_close_shutdown+0x1b0>)
 80136f0:	681b      	ldr	r3, [r3, #0]
 80136f2:	68db      	ldr	r3, [r3, #12]
 80136f4:	4a43      	ldr	r2, [pc, #268]	@ (8013804 <tcp_close_shutdown+0x1b0>)
 80136f6:	6013      	str	r3, [r2, #0]
 80136f8:	e013      	b.n	8013722 <tcp_close_shutdown+0xce>
 80136fa:	4b42      	ldr	r3, [pc, #264]	@ (8013804 <tcp_close_shutdown+0x1b0>)
 80136fc:	681b      	ldr	r3, [r3, #0]
 80136fe:	60fb      	str	r3, [r7, #12]
 8013700:	e00c      	b.n	801371c <tcp_close_shutdown+0xc8>
 8013702:	68fb      	ldr	r3, [r7, #12]
 8013704:	68db      	ldr	r3, [r3, #12]
 8013706:	687a      	ldr	r2, [r7, #4]
 8013708:	429a      	cmp	r2, r3
 801370a:	d104      	bne.n	8013716 <tcp_close_shutdown+0xc2>
 801370c:	687b      	ldr	r3, [r7, #4]
 801370e:	68da      	ldr	r2, [r3, #12]
 8013710:	68fb      	ldr	r3, [r7, #12]
 8013712:	60da      	str	r2, [r3, #12]
 8013714:	e005      	b.n	8013722 <tcp_close_shutdown+0xce>
 8013716:	68fb      	ldr	r3, [r7, #12]
 8013718:	68db      	ldr	r3, [r3, #12]
 801371a:	60fb      	str	r3, [r7, #12]
 801371c:	68fb      	ldr	r3, [r7, #12]
 801371e:	2b00      	cmp	r3, #0
 8013720:	d1ef      	bne.n	8013702 <tcp_close_shutdown+0xae>
 8013722:	687b      	ldr	r3, [r7, #4]
 8013724:	2200      	movs	r2, #0
 8013726:	60da      	str	r2, [r3, #12]
 8013728:	4b37      	ldr	r3, [pc, #220]	@ (8013808 <tcp_close_shutdown+0x1b4>)
 801372a:	2201      	movs	r2, #1
 801372c:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 801372e:	4b37      	ldr	r3, [pc, #220]	@ (801380c <tcp_close_shutdown+0x1b8>)
 8013730:	681b      	ldr	r3, [r3, #0]
 8013732:	687a      	ldr	r2, [r7, #4]
 8013734:	429a      	cmp	r2, r3
 8013736:	d102      	bne.n	801373e <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8013738:	f004 f85e 	bl	80177f8 <tcp_trigger_input_pcb_close>
 801373c:	e002      	b.n	8013744 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 801373e:	6878      	ldr	r0, [r7, #4]
 8013740:	f7ff fed6 	bl	80134f0 <tcp_free>
      }
      return ERR_OK;
 8013744:	2300      	movs	r3, #0
 8013746:	e050      	b.n	80137ea <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8013748:	687b      	ldr	r3, [r7, #4]
 801374a:	7d1b      	ldrb	r3, [r3, #20]
 801374c:	2b02      	cmp	r3, #2
 801374e:	d03b      	beq.n	80137c8 <tcp_close_shutdown+0x174>
 8013750:	2b02      	cmp	r3, #2
 8013752:	dc44      	bgt.n	80137de <tcp_close_shutdown+0x18a>
 8013754:	2b00      	cmp	r3, #0
 8013756:	d002      	beq.n	801375e <tcp_close_shutdown+0x10a>
 8013758:	2b01      	cmp	r3, #1
 801375a:	d02a      	beq.n	80137b2 <tcp_close_shutdown+0x15e>
 801375c:	e03f      	b.n	80137de <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 801375e:	687b      	ldr	r3, [r7, #4]
 8013760:	8adb      	ldrh	r3, [r3, #22]
 8013762:	2b00      	cmp	r3, #0
 8013764:	d021      	beq.n	80137aa <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8013766:	4b2a      	ldr	r3, [pc, #168]	@ (8013810 <tcp_close_shutdown+0x1bc>)
 8013768:	681b      	ldr	r3, [r3, #0]
 801376a:	687a      	ldr	r2, [r7, #4]
 801376c:	429a      	cmp	r2, r3
 801376e:	d105      	bne.n	801377c <tcp_close_shutdown+0x128>
 8013770:	4b27      	ldr	r3, [pc, #156]	@ (8013810 <tcp_close_shutdown+0x1bc>)
 8013772:	681b      	ldr	r3, [r3, #0]
 8013774:	68db      	ldr	r3, [r3, #12]
 8013776:	4a26      	ldr	r2, [pc, #152]	@ (8013810 <tcp_close_shutdown+0x1bc>)
 8013778:	6013      	str	r3, [r2, #0]
 801377a:	e013      	b.n	80137a4 <tcp_close_shutdown+0x150>
 801377c:	4b24      	ldr	r3, [pc, #144]	@ (8013810 <tcp_close_shutdown+0x1bc>)
 801377e:	681b      	ldr	r3, [r3, #0]
 8013780:	60bb      	str	r3, [r7, #8]
 8013782:	e00c      	b.n	801379e <tcp_close_shutdown+0x14a>
 8013784:	68bb      	ldr	r3, [r7, #8]
 8013786:	68db      	ldr	r3, [r3, #12]
 8013788:	687a      	ldr	r2, [r7, #4]
 801378a:	429a      	cmp	r2, r3
 801378c:	d104      	bne.n	8013798 <tcp_close_shutdown+0x144>
 801378e:	687b      	ldr	r3, [r7, #4]
 8013790:	68da      	ldr	r2, [r3, #12]
 8013792:	68bb      	ldr	r3, [r7, #8]
 8013794:	60da      	str	r2, [r3, #12]
 8013796:	e005      	b.n	80137a4 <tcp_close_shutdown+0x150>
 8013798:	68bb      	ldr	r3, [r7, #8]
 801379a:	68db      	ldr	r3, [r3, #12]
 801379c:	60bb      	str	r3, [r7, #8]
 801379e:	68bb      	ldr	r3, [r7, #8]
 80137a0:	2b00      	cmp	r3, #0
 80137a2:	d1ef      	bne.n	8013784 <tcp_close_shutdown+0x130>
 80137a4:	687b      	ldr	r3, [r7, #4]
 80137a6:	2200      	movs	r2, #0
 80137a8:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 80137aa:	6878      	ldr	r0, [r7, #4]
 80137ac:	f7ff fea0 	bl	80134f0 <tcp_free>
      break;
 80137b0:	e01a      	b.n	80137e8 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 80137b2:	6878      	ldr	r0, [r7, #4]
 80137b4:	f7ff ff14 	bl	80135e0 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 80137b8:	6879      	ldr	r1, [r7, #4]
 80137ba:	4816      	ldr	r0, [pc, #88]	@ (8013814 <tcp_close_shutdown+0x1c0>)
 80137bc:	f001 fbac 	bl	8014f18 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 80137c0:	6878      	ldr	r0, [r7, #4]
 80137c2:	f7ff feb1 	bl	8013528 <tcp_free_listen>
      break;
 80137c6:	e00f      	b.n	80137e8 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80137c8:	6879      	ldr	r1, [r7, #4]
 80137ca:	480e      	ldr	r0, [pc, #56]	@ (8013804 <tcp_close_shutdown+0x1b0>)
 80137cc:	f001 fba4 	bl	8014f18 <tcp_pcb_remove>
 80137d0:	4b0d      	ldr	r3, [pc, #52]	@ (8013808 <tcp_close_shutdown+0x1b4>)
 80137d2:	2201      	movs	r2, #1
 80137d4:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 80137d6:	6878      	ldr	r0, [r7, #4]
 80137d8:	f7ff fe8a 	bl	80134f0 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 80137dc:	e004      	b.n	80137e8 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 80137de:	6878      	ldr	r0, [r7, #4]
 80137e0:	f000 f81a 	bl	8013818 <tcp_close_shutdown_fin>
 80137e4:	4603      	mov	r3, r0
 80137e6:	e000      	b.n	80137ea <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 80137e8:	2300      	movs	r3, #0
}
 80137ea:	4618      	mov	r0, r3
 80137ec:	3710      	adds	r7, #16
 80137ee:	46bd      	mov	sp, r7
 80137f0:	bdb0      	pop	{r4, r5, r7, pc}
 80137f2:	bf00      	nop
 80137f4:	080214f8 	.word	0x080214f8
 80137f8:	080215cc 	.word	0x080215cc
 80137fc:	0802153c 	.word	0x0802153c
 8013800:	080215ec 	.word	0x080215ec
 8013804:	2000f3e8 	.word	0x2000f3e8
 8013808:	2000f3f0 	.word	0x2000f3f0
 801380c:	2000f428 	.word	0x2000f428
 8013810:	2000f3e0 	.word	0x2000f3e0
 8013814:	2000f3e4 	.word	0x2000f3e4

08013818 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8013818:	b580      	push	{r7, lr}
 801381a:	b084      	sub	sp, #16
 801381c:	af00      	add	r7, sp, #0
 801381e:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8013820:	687b      	ldr	r3, [r7, #4]
 8013822:	2b00      	cmp	r3, #0
 8013824:	d106      	bne.n	8013834 <tcp_close_shutdown_fin+0x1c>
 8013826:	4b2e      	ldr	r3, [pc, #184]	@ (80138e0 <tcp_close_shutdown_fin+0xc8>)
 8013828:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 801382c:	492d      	ldr	r1, [pc, #180]	@ (80138e4 <tcp_close_shutdown_fin+0xcc>)
 801382e:	482e      	ldr	r0, [pc, #184]	@ (80138e8 <tcp_close_shutdown_fin+0xd0>)
 8013830:	f009 ff62 	bl	801d6f8 <iprintf>

  switch (pcb->state) {
 8013834:	687b      	ldr	r3, [r7, #4]
 8013836:	7d1b      	ldrb	r3, [r3, #20]
 8013838:	2b07      	cmp	r3, #7
 801383a:	d020      	beq.n	801387e <tcp_close_shutdown_fin+0x66>
 801383c:	2b07      	cmp	r3, #7
 801383e:	dc2b      	bgt.n	8013898 <tcp_close_shutdown_fin+0x80>
 8013840:	2b03      	cmp	r3, #3
 8013842:	d002      	beq.n	801384a <tcp_close_shutdown_fin+0x32>
 8013844:	2b04      	cmp	r3, #4
 8013846:	d00d      	beq.n	8013864 <tcp_close_shutdown_fin+0x4c>
 8013848:	e026      	b.n	8013898 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 801384a:	6878      	ldr	r0, [r7, #4]
 801384c:	f004 fe3c 	bl	80184c8 <tcp_send_fin>
 8013850:	4603      	mov	r3, r0
 8013852:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013854:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013858:	2b00      	cmp	r3, #0
 801385a:	d11f      	bne.n	801389c <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 801385c:	687b      	ldr	r3, [r7, #4]
 801385e:	2205      	movs	r2, #5
 8013860:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013862:	e01b      	b.n	801389c <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8013864:	6878      	ldr	r0, [r7, #4]
 8013866:	f004 fe2f 	bl	80184c8 <tcp_send_fin>
 801386a:	4603      	mov	r3, r0
 801386c:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 801386e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013872:	2b00      	cmp	r3, #0
 8013874:	d114      	bne.n	80138a0 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8013876:	687b      	ldr	r3, [r7, #4]
 8013878:	2205      	movs	r2, #5
 801387a:	751a      	strb	r2, [r3, #20]
      }
      break;
 801387c:	e010      	b.n	80138a0 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 801387e:	6878      	ldr	r0, [r7, #4]
 8013880:	f004 fe22 	bl	80184c8 <tcp_send_fin>
 8013884:	4603      	mov	r3, r0
 8013886:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013888:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801388c:	2b00      	cmp	r3, #0
 801388e:	d109      	bne.n	80138a4 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8013890:	687b      	ldr	r3, [r7, #4]
 8013892:	2209      	movs	r2, #9
 8013894:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013896:	e005      	b.n	80138a4 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8013898:	2300      	movs	r3, #0
 801389a:	e01c      	b.n	80138d6 <tcp_close_shutdown_fin+0xbe>
      break;
 801389c:	bf00      	nop
 801389e:	e002      	b.n	80138a6 <tcp_close_shutdown_fin+0x8e>
      break;
 80138a0:	bf00      	nop
 80138a2:	e000      	b.n	80138a6 <tcp_close_shutdown_fin+0x8e>
      break;
 80138a4:	bf00      	nop
  }

  if (err == ERR_OK) {
 80138a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80138aa:	2b00      	cmp	r3, #0
 80138ac:	d103      	bne.n	80138b6 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 80138ae:	6878      	ldr	r0, [r7, #4]
 80138b0:	f004 ff48 	bl	8018744 <tcp_output>
 80138b4:	e00d      	b.n	80138d2 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 80138b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80138ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80138be:	d108      	bne.n	80138d2 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 80138c0:	687b      	ldr	r3, [r7, #4]
 80138c2:	8b5b      	ldrh	r3, [r3, #26]
 80138c4:	f043 0308 	orr.w	r3, r3, #8
 80138c8:	b29a      	uxth	r2, r3
 80138ca:	687b      	ldr	r3, [r7, #4]
 80138cc:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 80138ce:	2300      	movs	r3, #0
 80138d0:	e001      	b.n	80138d6 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 80138d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80138d6:	4618      	mov	r0, r3
 80138d8:	3710      	adds	r7, #16
 80138da:	46bd      	mov	sp, r7
 80138dc:	bd80      	pop	{r7, pc}
 80138de:	bf00      	nop
 80138e0:	080214f8 	.word	0x080214f8
 80138e4:	080215a8 	.word	0x080215a8
 80138e8:	0802153c 	.word	0x0802153c

080138ec <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 80138ec:	b580      	push	{r7, lr}
 80138ee:	b082      	sub	sp, #8
 80138f0:	af00      	add	r7, sp, #0
 80138f2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 80138f4:	687b      	ldr	r3, [r7, #4]
 80138f6:	2b00      	cmp	r3, #0
 80138f8:	d109      	bne.n	801390e <tcp_close+0x22>
 80138fa:	4b0f      	ldr	r3, [pc, #60]	@ (8013938 <tcp_close+0x4c>)
 80138fc:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8013900:	490e      	ldr	r1, [pc, #56]	@ (801393c <tcp_close+0x50>)
 8013902:	480f      	ldr	r0, [pc, #60]	@ (8013940 <tcp_close+0x54>)
 8013904:	f009 fef8 	bl	801d6f8 <iprintf>
 8013908:	f06f 030f 	mvn.w	r3, #15
 801390c:	e00f      	b.n	801392e <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 801390e:	687b      	ldr	r3, [r7, #4]
 8013910:	7d1b      	ldrb	r3, [r3, #20]
 8013912:	2b01      	cmp	r3, #1
 8013914:	d006      	beq.n	8013924 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	8b5b      	ldrh	r3, [r3, #26]
 801391a:	f043 0310 	orr.w	r3, r3, #16
 801391e:	b29a      	uxth	r2, r3
 8013920:	687b      	ldr	r3, [r7, #4]
 8013922:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8013924:	2101      	movs	r1, #1
 8013926:	6878      	ldr	r0, [r7, #4]
 8013928:	f7ff fe94 	bl	8013654 <tcp_close_shutdown>
 801392c:	4603      	mov	r3, r0
}
 801392e:	4618      	mov	r0, r3
 8013930:	3708      	adds	r7, #8
 8013932:	46bd      	mov	sp, r7
 8013934:	bd80      	pop	{r7, pc}
 8013936:	bf00      	nop
 8013938:	080214f8 	.word	0x080214f8
 801393c:	08021608 	.word	0x08021608
 8013940:	0802153c 	.word	0x0802153c

08013944 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 8013944:	b580      	push	{r7, lr}
 8013946:	b084      	sub	sp, #16
 8013948:	af00      	add	r7, sp, #0
 801394a:	60f8      	str	r0, [r7, #12]
 801394c:	60b9      	str	r1, [r7, #8]
 801394e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 8013950:	68fb      	ldr	r3, [r7, #12]
 8013952:	2b00      	cmp	r3, #0
 8013954:	d109      	bne.n	801396a <tcp_shutdown+0x26>
 8013956:	4b26      	ldr	r3, [pc, #152]	@ (80139f0 <tcp_shutdown+0xac>)
 8013958:	f240 2207 	movw	r2, #519	@ 0x207
 801395c:	4925      	ldr	r1, [pc, #148]	@ (80139f4 <tcp_shutdown+0xb0>)
 801395e:	4826      	ldr	r0, [pc, #152]	@ (80139f8 <tcp_shutdown+0xb4>)
 8013960:	f009 feca 	bl	801d6f8 <iprintf>
 8013964:	f06f 030f 	mvn.w	r3, #15
 8013968:	e03d      	b.n	80139e6 <tcp_shutdown+0xa2>

  if (pcb->state == LISTEN) {
 801396a:	68fb      	ldr	r3, [r7, #12]
 801396c:	7d1b      	ldrb	r3, [r3, #20]
 801396e:	2b01      	cmp	r3, #1
 8013970:	d102      	bne.n	8013978 <tcp_shutdown+0x34>
    return ERR_CONN;
 8013972:	f06f 030a 	mvn.w	r3, #10
 8013976:	e036      	b.n	80139e6 <tcp_shutdown+0xa2>
  }
  if (shut_rx) {
 8013978:	68bb      	ldr	r3, [r7, #8]
 801397a:	2b00      	cmp	r3, #0
 801397c:	d01b      	beq.n	80139b6 <tcp_shutdown+0x72>
    /* shut down the receive side: set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 801397e:	68fb      	ldr	r3, [r7, #12]
 8013980:	8b5b      	ldrh	r3, [r3, #26]
 8013982:	f043 0310 	orr.w	r3, r3, #16
 8013986:	b29a      	uxth	r2, r3
 8013988:	68fb      	ldr	r3, [r7, #12]
 801398a:	835a      	strh	r2, [r3, #26]
    if (shut_tx) {
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	2b00      	cmp	r3, #0
 8013990:	d005      	beq.n	801399e <tcp_shutdown+0x5a>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 8013992:	2101      	movs	r1, #1
 8013994:	68f8      	ldr	r0, [r7, #12]
 8013996:	f7ff fe5d 	bl	8013654 <tcp_close_shutdown>
 801399a:	4603      	mov	r3, r0
 801399c:	e023      	b.n	80139e6 <tcp_shutdown+0xa2>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 801399e:	68fb      	ldr	r3, [r7, #12]
 80139a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80139a2:	2b00      	cmp	r3, #0
 80139a4:	d007      	beq.n	80139b6 <tcp_shutdown+0x72>
      pbuf_free(pcb->refused_data);
 80139a6:	68fb      	ldr	r3, [r7, #12]
 80139a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80139aa:	4618      	mov	r0, r3
 80139ac:	f7ff fae4 	bl	8012f78 <pbuf_free>
      pcb->refused_data = NULL;
 80139b0:	68fb      	ldr	r3, [r7, #12]
 80139b2:	2200      	movs	r2, #0
 80139b4:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }
  if (shut_tx) {
 80139b6:	687b      	ldr	r3, [r7, #4]
 80139b8:	2b00      	cmp	r3, #0
 80139ba:	d013      	beq.n	80139e4 <tcp_shutdown+0xa0>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 80139bc:	68fb      	ldr	r3, [r7, #12]
 80139be:	7d1b      	ldrb	r3, [r3, #20]
 80139c0:	2b04      	cmp	r3, #4
 80139c2:	dc02      	bgt.n	80139ca <tcp_shutdown+0x86>
 80139c4:	2b03      	cmp	r3, #3
 80139c6:	da02      	bge.n	80139ce <tcp_shutdown+0x8a>
 80139c8:	e009      	b.n	80139de <tcp_shutdown+0x9a>
 80139ca:	2b07      	cmp	r3, #7
 80139cc:	d107      	bne.n	80139de <tcp_shutdown+0x9a>
      case SYN_RCVD:
      case ESTABLISHED:
      case CLOSE_WAIT:
        return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 80139ce:	68bb      	ldr	r3, [r7, #8]
 80139d0:	b2db      	uxtb	r3, r3
 80139d2:	4619      	mov	r1, r3
 80139d4:	68f8      	ldr	r0, [r7, #12]
 80139d6:	f7ff fe3d 	bl	8013654 <tcp_close_shutdown>
 80139da:	4603      	mov	r3, r0
 80139dc:	e003      	b.n	80139e6 <tcp_shutdown+0xa2>
      default:
        /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
          into CLOSED state, where the PCB is deallocated. */
        return ERR_CONN;
 80139de:	f06f 030a 	mvn.w	r3, #10
 80139e2:	e000      	b.n	80139e6 <tcp_shutdown+0xa2>
    }
  }
  return ERR_OK;
 80139e4:	2300      	movs	r3, #0
}
 80139e6:	4618      	mov	r0, r3
 80139e8:	3710      	adds	r7, #16
 80139ea:	46bd      	mov	sp, r7
 80139ec:	bd80      	pop	{r7, pc}
 80139ee:	bf00      	nop
 80139f0:	080214f8 	.word	0x080214f8
 80139f4:	08021620 	.word	0x08021620
 80139f8:	0802153c 	.word	0x0802153c

080139fc <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 80139fc:	b580      	push	{r7, lr}
 80139fe:	b08e      	sub	sp, #56	@ 0x38
 8013a00:	af04      	add	r7, sp, #16
 8013a02:	6078      	str	r0, [r7, #4]
 8013a04:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8013a06:	687b      	ldr	r3, [r7, #4]
 8013a08:	2b00      	cmp	r3, #0
 8013a0a:	d107      	bne.n	8013a1c <tcp_abandon+0x20>
 8013a0c:	4b52      	ldr	r3, [pc, #328]	@ (8013b58 <tcp_abandon+0x15c>)
 8013a0e:	f240 223d 	movw	r2, #573	@ 0x23d
 8013a12:	4952      	ldr	r1, [pc, #328]	@ (8013b5c <tcp_abandon+0x160>)
 8013a14:	4852      	ldr	r0, [pc, #328]	@ (8013b60 <tcp_abandon+0x164>)
 8013a16:	f009 fe6f 	bl	801d6f8 <iprintf>
 8013a1a:	e099      	b.n	8013b50 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8013a1c:	687b      	ldr	r3, [r7, #4]
 8013a1e:	7d1b      	ldrb	r3, [r3, #20]
 8013a20:	2b01      	cmp	r3, #1
 8013a22:	d106      	bne.n	8013a32 <tcp_abandon+0x36>
 8013a24:	4b4c      	ldr	r3, [pc, #304]	@ (8013b58 <tcp_abandon+0x15c>)
 8013a26:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8013a2a:	494e      	ldr	r1, [pc, #312]	@ (8013b64 <tcp_abandon+0x168>)
 8013a2c:	484c      	ldr	r0, [pc, #304]	@ (8013b60 <tcp_abandon+0x164>)
 8013a2e:	f009 fe63 	bl	801d6f8 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8013a32:	687b      	ldr	r3, [r7, #4]
 8013a34:	7d1b      	ldrb	r3, [r3, #20]
 8013a36:	2b0a      	cmp	r3, #10
 8013a38:	d107      	bne.n	8013a4a <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8013a3a:	6879      	ldr	r1, [r7, #4]
 8013a3c:	484a      	ldr	r0, [pc, #296]	@ (8013b68 <tcp_abandon+0x16c>)
 8013a3e:	f001 fa6b 	bl	8014f18 <tcp_pcb_remove>
    tcp_free(pcb);
 8013a42:	6878      	ldr	r0, [r7, #4]
 8013a44:	f7ff fd54 	bl	80134f0 <tcp_free>
 8013a48:	e082      	b.n	8013b50 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8013a4a:	2300      	movs	r3, #0
 8013a4c:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 8013a4e:	2300      	movs	r3, #0
 8013a50:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8013a52:	687b      	ldr	r3, [r7, #4]
 8013a54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013a56:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8013a58:	687b      	ldr	r3, [r7, #4]
 8013a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013a5c:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013a64:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8013a66:	687b      	ldr	r3, [r7, #4]
 8013a68:	691b      	ldr	r3, [r3, #16]
 8013a6a:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8013a6c:	687b      	ldr	r3, [r7, #4]
 8013a6e:	7d1b      	ldrb	r3, [r3, #20]
 8013a70:	2b00      	cmp	r3, #0
 8013a72:	d126      	bne.n	8013ac2 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8013a74:	687b      	ldr	r3, [r7, #4]
 8013a76:	8adb      	ldrh	r3, [r3, #22]
 8013a78:	2b00      	cmp	r3, #0
 8013a7a:	d02e      	beq.n	8013ada <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8013a7c:	4b3b      	ldr	r3, [pc, #236]	@ (8013b6c <tcp_abandon+0x170>)
 8013a7e:	681b      	ldr	r3, [r3, #0]
 8013a80:	687a      	ldr	r2, [r7, #4]
 8013a82:	429a      	cmp	r2, r3
 8013a84:	d105      	bne.n	8013a92 <tcp_abandon+0x96>
 8013a86:	4b39      	ldr	r3, [pc, #228]	@ (8013b6c <tcp_abandon+0x170>)
 8013a88:	681b      	ldr	r3, [r3, #0]
 8013a8a:	68db      	ldr	r3, [r3, #12]
 8013a8c:	4a37      	ldr	r2, [pc, #220]	@ (8013b6c <tcp_abandon+0x170>)
 8013a8e:	6013      	str	r3, [r2, #0]
 8013a90:	e013      	b.n	8013aba <tcp_abandon+0xbe>
 8013a92:	4b36      	ldr	r3, [pc, #216]	@ (8013b6c <tcp_abandon+0x170>)
 8013a94:	681b      	ldr	r3, [r3, #0]
 8013a96:	61fb      	str	r3, [r7, #28]
 8013a98:	e00c      	b.n	8013ab4 <tcp_abandon+0xb8>
 8013a9a:	69fb      	ldr	r3, [r7, #28]
 8013a9c:	68db      	ldr	r3, [r3, #12]
 8013a9e:	687a      	ldr	r2, [r7, #4]
 8013aa0:	429a      	cmp	r2, r3
 8013aa2:	d104      	bne.n	8013aae <tcp_abandon+0xb2>
 8013aa4:	687b      	ldr	r3, [r7, #4]
 8013aa6:	68da      	ldr	r2, [r3, #12]
 8013aa8:	69fb      	ldr	r3, [r7, #28]
 8013aaa:	60da      	str	r2, [r3, #12]
 8013aac:	e005      	b.n	8013aba <tcp_abandon+0xbe>
 8013aae:	69fb      	ldr	r3, [r7, #28]
 8013ab0:	68db      	ldr	r3, [r3, #12]
 8013ab2:	61fb      	str	r3, [r7, #28]
 8013ab4:	69fb      	ldr	r3, [r7, #28]
 8013ab6:	2b00      	cmp	r3, #0
 8013ab8:	d1ef      	bne.n	8013a9a <tcp_abandon+0x9e>
 8013aba:	687b      	ldr	r3, [r7, #4]
 8013abc:	2200      	movs	r2, #0
 8013abe:	60da      	str	r2, [r3, #12]
 8013ac0:	e00b      	b.n	8013ada <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8013ac2:	683b      	ldr	r3, [r7, #0]
 8013ac4:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 8013ac6:	687b      	ldr	r3, [r7, #4]
 8013ac8:	8adb      	ldrh	r3, [r3, #22]
 8013aca:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8013acc:	6879      	ldr	r1, [r7, #4]
 8013ace:	4828      	ldr	r0, [pc, #160]	@ (8013b70 <tcp_abandon+0x174>)
 8013ad0:	f001 fa22 	bl	8014f18 <tcp_pcb_remove>
 8013ad4:	4b27      	ldr	r3, [pc, #156]	@ (8013b74 <tcp_abandon+0x178>)
 8013ad6:	2201      	movs	r2, #1
 8013ad8:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8013ada:	687b      	ldr	r3, [r7, #4]
 8013adc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013ade:	2b00      	cmp	r3, #0
 8013ae0:	d004      	beq.n	8013aec <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8013ae2:	687b      	ldr	r3, [r7, #4]
 8013ae4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013ae6:	4618      	mov	r0, r3
 8013ae8:	f000 fed8 	bl	801489c <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8013aec:	687b      	ldr	r3, [r7, #4]
 8013aee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013af0:	2b00      	cmp	r3, #0
 8013af2:	d004      	beq.n	8013afe <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8013af4:	687b      	ldr	r3, [r7, #4]
 8013af6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013af8:	4618      	mov	r0, r3
 8013afa:	f000 fecf 	bl	801489c <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8013afe:	687b      	ldr	r3, [r7, #4]
 8013b00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013b02:	2b00      	cmp	r3, #0
 8013b04:	d004      	beq.n	8013b10 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8013b06:	687b      	ldr	r3, [r7, #4]
 8013b08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013b0a:	4618      	mov	r0, r3
 8013b0c:	f000 fec6 	bl	801489c <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8013b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b12:	2b00      	cmp	r3, #0
 8013b14:	d00e      	beq.n	8013b34 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8013b16:	6879      	ldr	r1, [r7, #4]
 8013b18:	687b      	ldr	r3, [r7, #4]
 8013b1a:	3304      	adds	r3, #4
 8013b1c:	687a      	ldr	r2, [r7, #4]
 8013b1e:	8b12      	ldrh	r2, [r2, #24]
 8013b20:	9202      	str	r2, [sp, #8]
 8013b22:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8013b24:	9201      	str	r2, [sp, #4]
 8013b26:	9300      	str	r3, [sp, #0]
 8013b28:	460b      	mov	r3, r1
 8013b2a:	697a      	ldr	r2, [r7, #20]
 8013b2c:	69b9      	ldr	r1, [r7, #24]
 8013b2e:	6878      	ldr	r0, [r7, #4]
 8013b30:	f005 fbbc 	bl	80192ac <tcp_rst>
    }
    last_state = pcb->state;
 8013b34:	687b      	ldr	r3, [r7, #4]
 8013b36:	7d1b      	ldrb	r3, [r3, #20]
 8013b38:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8013b3a:	6878      	ldr	r0, [r7, #4]
 8013b3c:	f7ff fcd8 	bl	80134f0 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8013b40:	693b      	ldr	r3, [r7, #16]
 8013b42:	2b00      	cmp	r3, #0
 8013b44:	d004      	beq.n	8013b50 <tcp_abandon+0x154>
 8013b46:	693b      	ldr	r3, [r7, #16]
 8013b48:	f06f 010c 	mvn.w	r1, #12
 8013b4c:	68f8      	ldr	r0, [r7, #12]
 8013b4e:	4798      	blx	r3
  }
}
 8013b50:	3728      	adds	r7, #40	@ 0x28
 8013b52:	46bd      	mov	sp, r7
 8013b54:	bd80      	pop	{r7, pc}
 8013b56:	bf00      	nop
 8013b58:	080214f8 	.word	0x080214f8
 8013b5c:	0802163c 	.word	0x0802163c
 8013b60:	0802153c 	.word	0x0802153c
 8013b64:	08021658 	.word	0x08021658
 8013b68:	2000f3ec 	.word	0x2000f3ec
 8013b6c:	2000f3e0 	.word	0x2000f3e0
 8013b70:	2000f3e8 	.word	0x2000f3e8
 8013b74:	2000f3f0 	.word	0x2000f3f0

08013b78 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8013b78:	b580      	push	{r7, lr}
 8013b7a:	b082      	sub	sp, #8
 8013b7c:	af00      	add	r7, sp, #0
 8013b7e:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8013b80:	2101      	movs	r1, #1
 8013b82:	6878      	ldr	r0, [r7, #4]
 8013b84:	f7ff ff3a 	bl	80139fc <tcp_abandon>
}
 8013b88:	bf00      	nop
 8013b8a:	3708      	adds	r7, #8
 8013b8c:	46bd      	mov	sp, r7
 8013b8e:	bd80      	pop	{r7, pc}

08013b90 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8013b90:	b580      	push	{r7, lr}
 8013b92:	b088      	sub	sp, #32
 8013b94:	af00      	add	r7, sp, #0
 8013b96:	60f8      	str	r0, [r7, #12]
 8013b98:	60b9      	str	r1, [r7, #8]
 8013b9a:	4613      	mov	r3, r2
 8013b9c:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 8013b9e:	2304      	movs	r3, #4
 8013ba0:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8013ba2:	68bb      	ldr	r3, [r7, #8]
 8013ba4:	2b00      	cmp	r3, #0
 8013ba6:	d101      	bne.n	8013bac <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 8013ba8:	4b3e      	ldr	r3, [pc, #248]	@ (8013ca4 <tcp_bind+0x114>)
 8013baa:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8013bac:	68fb      	ldr	r3, [r7, #12]
 8013bae:	2b00      	cmp	r3, #0
 8013bb0:	d109      	bne.n	8013bc6 <tcp_bind+0x36>
 8013bb2:	4b3d      	ldr	r3, [pc, #244]	@ (8013ca8 <tcp_bind+0x118>)
 8013bb4:	f240 22a9 	movw	r2, #681	@ 0x2a9
 8013bb8:	493c      	ldr	r1, [pc, #240]	@ (8013cac <tcp_bind+0x11c>)
 8013bba:	483d      	ldr	r0, [pc, #244]	@ (8013cb0 <tcp_bind+0x120>)
 8013bbc:	f009 fd9c 	bl	801d6f8 <iprintf>
 8013bc0:	f06f 030f 	mvn.w	r3, #15
 8013bc4:	e06a      	b.n	8013c9c <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 8013bc6:	68fb      	ldr	r3, [r7, #12]
 8013bc8:	7d1b      	ldrb	r3, [r3, #20]
 8013bca:	2b00      	cmp	r3, #0
 8013bcc:	d009      	beq.n	8013be2 <tcp_bind+0x52>
 8013bce:	4b36      	ldr	r3, [pc, #216]	@ (8013ca8 <tcp_bind+0x118>)
 8013bd0:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8013bd4:	4937      	ldr	r1, [pc, #220]	@ (8013cb4 <tcp_bind+0x124>)
 8013bd6:	4836      	ldr	r0, [pc, #216]	@ (8013cb0 <tcp_bind+0x120>)
 8013bd8:	f009 fd8e 	bl	801d6f8 <iprintf>
 8013bdc:	f06f 0305 	mvn.w	r3, #5
 8013be0:	e05c      	b.n	8013c9c <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 8013be2:	88fb      	ldrh	r3, [r7, #6]
 8013be4:	2b00      	cmp	r3, #0
 8013be6:	d109      	bne.n	8013bfc <tcp_bind+0x6c>
    port = tcp_new_port();
 8013be8:	f000 f9f0 	bl	8013fcc <tcp_new_port>
 8013bec:	4603      	mov	r3, r0
 8013bee:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8013bf0:	88fb      	ldrh	r3, [r7, #6]
 8013bf2:	2b00      	cmp	r3, #0
 8013bf4:	d135      	bne.n	8013c62 <tcp_bind+0xd2>
      return ERR_BUF;
 8013bf6:	f06f 0301 	mvn.w	r3, #1
 8013bfa:	e04f      	b.n	8013c9c <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 8013bfc:	2300      	movs	r3, #0
 8013bfe:	61fb      	str	r3, [r7, #28]
 8013c00:	e02b      	b.n	8013c5a <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8013c02:	4a2d      	ldr	r2, [pc, #180]	@ (8013cb8 <tcp_bind+0x128>)
 8013c04:	69fb      	ldr	r3, [r7, #28]
 8013c06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013c0a:	681b      	ldr	r3, [r3, #0]
 8013c0c:	61bb      	str	r3, [r7, #24]
 8013c0e:	e01e      	b.n	8013c4e <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 8013c10:	69bb      	ldr	r3, [r7, #24]
 8013c12:	8adb      	ldrh	r3, [r3, #22]
 8013c14:	88fa      	ldrh	r2, [r7, #6]
 8013c16:	429a      	cmp	r2, r3
 8013c18:	d116      	bne.n	8013c48 <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 8013c1a:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8013c1c:	2b00      	cmp	r3, #0
 8013c1e:	d010      	beq.n	8013c42 <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 8013c20:	69bb      	ldr	r3, [r7, #24]
 8013c22:	681b      	ldr	r3, [r3, #0]
 8013c24:	2b00      	cmp	r3, #0
 8013c26:	d00c      	beq.n	8013c42 <tcp_bind+0xb2>
 8013c28:	68bb      	ldr	r3, [r7, #8]
 8013c2a:	2b00      	cmp	r3, #0
 8013c2c:	d009      	beq.n	8013c42 <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 8013c2e:	68bb      	ldr	r3, [r7, #8]
 8013c30:	681b      	ldr	r3, [r3, #0]
 8013c32:	2b00      	cmp	r3, #0
 8013c34:	d005      	beq.n	8013c42 <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 8013c36:	69bb      	ldr	r3, [r7, #24]
 8013c38:	681a      	ldr	r2, [r3, #0]
 8013c3a:	68bb      	ldr	r3, [r7, #8]
 8013c3c:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8013c3e:	429a      	cmp	r2, r3
 8013c40:	d102      	bne.n	8013c48 <tcp_bind+0xb8>
              return ERR_USE;
 8013c42:	f06f 0307 	mvn.w	r3, #7
 8013c46:	e029      	b.n	8013c9c <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8013c48:	69bb      	ldr	r3, [r7, #24]
 8013c4a:	68db      	ldr	r3, [r3, #12]
 8013c4c:	61bb      	str	r3, [r7, #24]
 8013c4e:	69bb      	ldr	r3, [r7, #24]
 8013c50:	2b00      	cmp	r3, #0
 8013c52:	d1dd      	bne.n	8013c10 <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 8013c54:	69fb      	ldr	r3, [r7, #28]
 8013c56:	3301      	adds	r3, #1
 8013c58:	61fb      	str	r3, [r7, #28]
 8013c5a:	69fa      	ldr	r2, [r7, #28]
 8013c5c:	697b      	ldr	r3, [r7, #20]
 8013c5e:	429a      	cmp	r2, r3
 8013c60:	dbcf      	blt.n	8013c02 <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 8013c62:	68bb      	ldr	r3, [r7, #8]
 8013c64:	2b00      	cmp	r3, #0
 8013c66:	d00c      	beq.n	8013c82 <tcp_bind+0xf2>
 8013c68:	68bb      	ldr	r3, [r7, #8]
 8013c6a:	681b      	ldr	r3, [r3, #0]
 8013c6c:	2b00      	cmp	r3, #0
 8013c6e:	d008      	beq.n	8013c82 <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 8013c70:	68bb      	ldr	r3, [r7, #8]
 8013c72:	2b00      	cmp	r3, #0
 8013c74:	d002      	beq.n	8013c7c <tcp_bind+0xec>
 8013c76:	68bb      	ldr	r3, [r7, #8]
 8013c78:	681b      	ldr	r3, [r3, #0]
 8013c7a:	e000      	b.n	8013c7e <tcp_bind+0xee>
 8013c7c:	2300      	movs	r3, #0
 8013c7e:	68fa      	ldr	r2, [r7, #12]
 8013c80:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 8013c82:	68fb      	ldr	r3, [r7, #12]
 8013c84:	88fa      	ldrh	r2, [r7, #6]
 8013c86:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8013c88:	4b0c      	ldr	r3, [pc, #48]	@ (8013cbc <tcp_bind+0x12c>)
 8013c8a:	681a      	ldr	r2, [r3, #0]
 8013c8c:	68fb      	ldr	r3, [r7, #12]
 8013c8e:	60da      	str	r2, [r3, #12]
 8013c90:	4a0a      	ldr	r2, [pc, #40]	@ (8013cbc <tcp_bind+0x12c>)
 8013c92:	68fb      	ldr	r3, [r7, #12]
 8013c94:	6013      	str	r3, [r2, #0]
 8013c96:	f005 fccb 	bl	8019630 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 8013c9a:	2300      	movs	r3, #0
}
 8013c9c:	4618      	mov	r0, r3
 8013c9e:	3720      	adds	r7, #32
 8013ca0:	46bd      	mov	sp, r7
 8013ca2:	bd80      	pop	{r7, pc}
 8013ca4:	08024204 	.word	0x08024204
 8013ca8:	080214f8 	.word	0x080214f8
 8013cac:	0802168c 	.word	0x0802168c
 8013cb0:	0802153c 	.word	0x0802153c
 8013cb4:	080216a4 	.word	0x080216a4
 8013cb8:	080241dc 	.word	0x080241dc
 8013cbc:	2000f3e0 	.word	0x2000f3e0

08013cc0 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 8013cc0:	b580      	push	{r7, lr}
 8013cc2:	b084      	sub	sp, #16
 8013cc4:	af00      	add	r7, sp, #0
 8013cc6:	60f8      	str	r0, [r7, #12]
 8013cc8:	60b9      	str	r1, [r7, #8]
 8013cca:	4613      	mov	r3, r2
 8013ccc:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 8013cce:	68bb      	ldr	r3, [r7, #8]
 8013cd0:	2b00      	cmp	r3, #0
 8013cd2:	d106      	bne.n	8013ce2 <tcp_accept_null+0x22>
 8013cd4:	4b07      	ldr	r3, [pc, #28]	@ (8013cf4 <tcp_accept_null+0x34>)
 8013cd6:	f240 320f 	movw	r2, #783	@ 0x30f
 8013cda:	4907      	ldr	r1, [pc, #28]	@ (8013cf8 <tcp_accept_null+0x38>)
 8013cdc:	4807      	ldr	r0, [pc, #28]	@ (8013cfc <tcp_accept_null+0x3c>)
 8013cde:	f009 fd0b 	bl	801d6f8 <iprintf>

  tcp_abort(pcb);
 8013ce2:	68b8      	ldr	r0, [r7, #8]
 8013ce4:	f7ff ff48 	bl	8013b78 <tcp_abort>

  return ERR_ABRT;
 8013ce8:	f06f 030c 	mvn.w	r3, #12
}
 8013cec:	4618      	mov	r0, r3
 8013cee:	3710      	adds	r7, #16
 8013cf0:	46bd      	mov	sp, r7
 8013cf2:	bd80      	pop	{r7, pc}
 8013cf4:	080214f8 	.word	0x080214f8
 8013cf8:	080216cc 	.word	0x080216cc
 8013cfc:	0802153c 	.word	0x0802153c

08013d00 <tcp_listen_with_backlog>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog(tpcb, backlog);
 */
struct tcp_pcb *
tcp_listen_with_backlog(struct tcp_pcb *pcb, u8_t backlog)
{
 8013d00:	b580      	push	{r7, lr}
 8013d02:	b082      	sub	sp, #8
 8013d04:	af00      	add	r7, sp, #0
 8013d06:	6078      	str	r0, [r7, #4]
 8013d08:	460b      	mov	r3, r1
 8013d0a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT_CORE_LOCKED();
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 8013d0c:	78fb      	ldrb	r3, [r7, #3]
 8013d0e:	2200      	movs	r2, #0
 8013d10:	4619      	mov	r1, r3
 8013d12:	6878      	ldr	r0, [r7, #4]
 8013d14:	f000 f806 	bl	8013d24 <tcp_listen_with_backlog_and_err>
 8013d18:	4603      	mov	r3, r0
}
 8013d1a:	4618      	mov	r0, r3
 8013d1c:	3708      	adds	r7, #8
 8013d1e:	46bd      	mov	sp, r7
 8013d20:	bd80      	pop	{r7, pc}
	...

08013d24 <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 8013d24:	b580      	push	{r7, lr}
 8013d26:	b088      	sub	sp, #32
 8013d28:	af00      	add	r7, sp, #0
 8013d2a:	60f8      	str	r0, [r7, #12]
 8013d2c:	460b      	mov	r3, r1
 8013d2e:	607a      	str	r2, [r7, #4]
 8013d30:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 8013d32:	2300      	movs	r3, #0
 8013d34:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(backlog);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8013d36:	68fb      	ldr	r3, [r7, #12]
 8013d38:	2b00      	cmp	r3, #0
 8013d3a:	d109      	bne.n	8013d50 <tcp_listen_with_backlog_and_err+0x2c>
 8013d3c:	4b47      	ldr	r3, [pc, #284]	@ (8013e5c <tcp_listen_with_backlog_and_err+0x138>)
 8013d3e:	f240 3259 	movw	r2, #857	@ 0x359
 8013d42:	4947      	ldr	r1, [pc, #284]	@ (8013e60 <tcp_listen_with_backlog_and_err+0x13c>)
 8013d44:	4847      	ldr	r0, [pc, #284]	@ (8013e64 <tcp_listen_with_backlog_and_err+0x140>)
 8013d46:	f009 fcd7 	bl	801d6f8 <iprintf>
 8013d4a:	23f0      	movs	r3, #240	@ 0xf0
 8013d4c:	76fb      	strb	r3, [r7, #27]
 8013d4e:	e079      	b.n	8013e44 <tcp_listen_with_backlog_and_err+0x120>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8013d50:	68fb      	ldr	r3, [r7, #12]
 8013d52:	7d1b      	ldrb	r3, [r3, #20]
 8013d54:	2b00      	cmp	r3, #0
 8013d56:	d009      	beq.n	8013d6c <tcp_listen_with_backlog_and_err+0x48>
 8013d58:	4b40      	ldr	r3, [pc, #256]	@ (8013e5c <tcp_listen_with_backlog_and_err+0x138>)
 8013d5a:	f240 325a 	movw	r2, #858	@ 0x35a
 8013d5e:	4942      	ldr	r1, [pc, #264]	@ (8013e68 <tcp_listen_with_backlog_and_err+0x144>)
 8013d60:	4840      	ldr	r0, [pc, #256]	@ (8013e64 <tcp_listen_with_backlog_and_err+0x140>)
 8013d62:	f009 fcc9 	bl	801d6f8 <iprintf>
 8013d66:	23f1      	movs	r3, #241	@ 0xf1
 8013d68:	76fb      	strb	r3, [r7, #27]
 8013d6a:	e06b      	b.n	8013e44 <tcp_listen_with_backlog_and_err+0x120>

  /* already listening? */
  if (pcb->state == LISTEN) {
 8013d6c:	68fb      	ldr	r3, [r7, #12]
 8013d6e:	7d1b      	ldrb	r3, [r3, #20]
 8013d70:	2b01      	cmp	r3, #1
 8013d72:	d104      	bne.n	8013d7e <tcp_listen_with_backlog_and_err+0x5a>
    lpcb = (struct tcp_pcb_listen *)pcb;
 8013d74:	68fb      	ldr	r3, [r7, #12]
 8013d76:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 8013d78:	23f7      	movs	r3, #247	@ 0xf7
 8013d7a:	76fb      	strb	r3, [r7, #27]
    goto done;
 8013d7c:	e062      	b.n	8013e44 <tcp_listen_with_backlog_and_err+0x120>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 8013d7e:	2002      	movs	r0, #2
 8013d80:	f7fe f9e0 	bl	8012144 <memp_malloc>
 8013d84:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 8013d86:	69fb      	ldr	r3, [r7, #28]
 8013d88:	2b00      	cmp	r3, #0
 8013d8a:	d102      	bne.n	8013d92 <tcp_listen_with_backlog_and_err+0x6e>
    res = ERR_MEM;
 8013d8c:	23ff      	movs	r3, #255	@ 0xff
 8013d8e:	76fb      	strb	r3, [r7, #27]
    goto done;
 8013d90:	e058      	b.n	8013e44 <tcp_listen_with_backlog_and_err+0x120>
  }
  lpcb->callback_arg = pcb->callback_arg;
 8013d92:	68fb      	ldr	r3, [r7, #12]
 8013d94:	691a      	ldr	r2, [r3, #16]
 8013d96:	69fb      	ldr	r3, [r7, #28]
 8013d98:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 8013d9a:	68fb      	ldr	r3, [r7, #12]
 8013d9c:	8ada      	ldrh	r2, [r3, #22]
 8013d9e:	69fb      	ldr	r3, [r7, #28]
 8013da0:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 8013da2:	69fb      	ldr	r3, [r7, #28]
 8013da4:	2201      	movs	r2, #1
 8013da6:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 8013da8:	68fb      	ldr	r3, [r7, #12]
 8013daa:	7d5a      	ldrb	r2, [r3, #21]
 8013dac:	69fb      	ldr	r3, [r7, #28]
 8013dae:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 8013db0:	68fb      	ldr	r3, [r7, #12]
 8013db2:	7a5a      	ldrb	r2, [r3, #9]
 8013db4:	69fb      	ldr	r3, [r7, #28]
 8013db6:	725a      	strb	r2, [r3, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 8013db8:	69fb      	ldr	r3, [r7, #28]
 8013dba:	2200      	movs	r2, #0
 8013dbc:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 8013dbe:	68fb      	ldr	r3, [r7, #12]
 8013dc0:	7ada      	ldrb	r2, [r3, #11]
 8013dc2:	69fb      	ldr	r3, [r7, #28]
 8013dc4:	72da      	strb	r2, [r3, #11]
  lpcb->tos = pcb->tos;
 8013dc6:	68fb      	ldr	r3, [r7, #12]
 8013dc8:	7a9a      	ldrb	r2, [r3, #10]
 8013dca:	69fb      	ldr	r3, [r7, #28]
 8013dcc:	729a      	strb	r2, [r3, #10]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 8013dce:	68fb      	ldr	r3, [r7, #12]
 8013dd0:	681a      	ldr	r2, [r3, #0]
 8013dd2:	69fb      	ldr	r3, [r7, #28]
 8013dd4:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 8013dd6:	68fb      	ldr	r3, [r7, #12]
 8013dd8:	8adb      	ldrh	r3, [r3, #22]
 8013dda:	2b00      	cmp	r3, #0
 8013ddc:	d021      	beq.n	8013e22 <tcp_listen_with_backlog_and_err+0xfe>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 8013dde:	4b23      	ldr	r3, [pc, #140]	@ (8013e6c <tcp_listen_with_backlog_and_err+0x148>)
 8013de0:	681b      	ldr	r3, [r3, #0]
 8013de2:	68fa      	ldr	r2, [r7, #12]
 8013de4:	429a      	cmp	r2, r3
 8013de6:	d105      	bne.n	8013df4 <tcp_listen_with_backlog_and_err+0xd0>
 8013de8:	4b20      	ldr	r3, [pc, #128]	@ (8013e6c <tcp_listen_with_backlog_and_err+0x148>)
 8013dea:	681b      	ldr	r3, [r3, #0]
 8013dec:	68db      	ldr	r3, [r3, #12]
 8013dee:	4a1f      	ldr	r2, [pc, #124]	@ (8013e6c <tcp_listen_with_backlog_and_err+0x148>)
 8013df0:	6013      	str	r3, [r2, #0]
 8013df2:	e013      	b.n	8013e1c <tcp_listen_with_backlog_and_err+0xf8>
 8013df4:	4b1d      	ldr	r3, [pc, #116]	@ (8013e6c <tcp_listen_with_backlog_and_err+0x148>)
 8013df6:	681b      	ldr	r3, [r3, #0]
 8013df8:	617b      	str	r3, [r7, #20]
 8013dfa:	e00c      	b.n	8013e16 <tcp_listen_with_backlog_and_err+0xf2>
 8013dfc:	697b      	ldr	r3, [r7, #20]
 8013dfe:	68db      	ldr	r3, [r3, #12]
 8013e00:	68fa      	ldr	r2, [r7, #12]
 8013e02:	429a      	cmp	r2, r3
 8013e04:	d104      	bne.n	8013e10 <tcp_listen_with_backlog_and_err+0xec>
 8013e06:	68fb      	ldr	r3, [r7, #12]
 8013e08:	68da      	ldr	r2, [r3, #12]
 8013e0a:	697b      	ldr	r3, [r7, #20]
 8013e0c:	60da      	str	r2, [r3, #12]
 8013e0e:	e005      	b.n	8013e1c <tcp_listen_with_backlog_and_err+0xf8>
 8013e10:	697b      	ldr	r3, [r7, #20]
 8013e12:	68db      	ldr	r3, [r3, #12]
 8013e14:	617b      	str	r3, [r7, #20]
 8013e16:	697b      	ldr	r3, [r7, #20]
 8013e18:	2b00      	cmp	r3, #0
 8013e1a:	d1ef      	bne.n	8013dfc <tcp_listen_with_backlog_and_err+0xd8>
 8013e1c:	68fb      	ldr	r3, [r7, #12]
 8013e1e:	2200      	movs	r2, #0
 8013e20:	60da      	str	r2, [r3, #12]
  }
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  /* copy over ext_args to listening pcb  */
  memcpy(&lpcb->ext_args, &pcb->ext_args, sizeof(pcb->ext_args));
#endif
  tcp_free(pcb);
 8013e22:	68f8      	ldr	r0, [r7, #12]
 8013e24:	f7ff fb64 	bl	80134f0 <tcp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 8013e28:	69fb      	ldr	r3, [r7, #28]
 8013e2a:	4a11      	ldr	r2, [pc, #68]	@ (8013e70 <tcp_listen_with_backlog_and_err+0x14c>)
 8013e2c:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8013e2e:	4b11      	ldr	r3, [pc, #68]	@ (8013e74 <tcp_listen_with_backlog_and_err+0x150>)
 8013e30:	681a      	ldr	r2, [r3, #0]
 8013e32:	69fb      	ldr	r3, [r7, #28]
 8013e34:	60da      	str	r2, [r3, #12]
 8013e36:	4a0f      	ldr	r2, [pc, #60]	@ (8013e74 <tcp_listen_with_backlog_and_err+0x150>)
 8013e38:	69fb      	ldr	r3, [r7, #28]
 8013e3a:	6013      	str	r3, [r2, #0]
 8013e3c:	f005 fbf8 	bl	8019630 <tcp_timer_needed>
  res = ERR_OK;
 8013e40:	2300      	movs	r3, #0
 8013e42:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 8013e44:	687b      	ldr	r3, [r7, #4]
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	d002      	beq.n	8013e50 <tcp_listen_with_backlog_and_err+0x12c>
    *err = res;
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	7efa      	ldrb	r2, [r7, #27]
 8013e4e:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 8013e50:	69fb      	ldr	r3, [r7, #28]
}
 8013e52:	4618      	mov	r0, r3
 8013e54:	3720      	adds	r7, #32
 8013e56:	46bd      	mov	sp, r7
 8013e58:	bd80      	pop	{r7, pc}
 8013e5a:	bf00      	nop
 8013e5c:	080214f8 	.word	0x080214f8
 8013e60:	080216ec 	.word	0x080216ec
 8013e64:	0802153c 	.word	0x0802153c
 8013e68:	0802171c 	.word	0x0802171c
 8013e6c:	2000f3e0 	.word	0x2000f3e0
 8013e70:	08013cc1 	.word	0x08013cc1
 8013e74:	2000f3e4 	.word	0x2000f3e4

08013e78 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8013e78:	b580      	push	{r7, lr}
 8013e7a:	b084      	sub	sp, #16
 8013e7c:	af00      	add	r7, sp, #0
 8013e7e:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8013e80:	687b      	ldr	r3, [r7, #4]
 8013e82:	2b00      	cmp	r3, #0
 8013e84:	d106      	bne.n	8013e94 <tcp_update_rcv_ann_wnd+0x1c>
 8013e86:	4b25      	ldr	r3, [pc, #148]	@ (8013f1c <tcp_update_rcv_ann_wnd+0xa4>)
 8013e88:	f240 32a6 	movw	r2, #934	@ 0x3a6
 8013e8c:	4924      	ldr	r1, [pc, #144]	@ (8013f20 <tcp_update_rcv_ann_wnd+0xa8>)
 8013e8e:	4825      	ldr	r0, [pc, #148]	@ (8013f24 <tcp_update_rcv_ann_wnd+0xac>)
 8013e90:	f009 fc32 	bl	801d6f8 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013e98:	687a      	ldr	r2, [r7, #4]
 8013e9a:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8013e9c:	4413      	add	r3, r2
 8013e9e:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8013ea0:	687b      	ldr	r3, [r7, #4]
 8013ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013ea4:	687a      	ldr	r2, [r7, #4]
 8013ea6:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 8013ea8:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 8013eac:	bf28      	it	cs
 8013eae:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 8013eb2:	b292      	uxth	r2, r2
 8013eb4:	4413      	add	r3, r2
 8013eb6:	68fa      	ldr	r2, [r7, #12]
 8013eb8:	1ad3      	subs	r3, r2, r3
 8013eba:	2b00      	cmp	r3, #0
 8013ebc:	db08      	blt.n	8013ed0 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8013ebe:	687b      	ldr	r3, [r7, #4]
 8013ec0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8013ec2:	687b      	ldr	r3, [r7, #4]
 8013ec4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8013ec6:	687b      	ldr	r3, [r7, #4]
 8013ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013eca:	68fa      	ldr	r2, [r7, #12]
 8013ecc:	1ad3      	subs	r3, r2, r3
 8013ece:	e020      	b.n	8013f12 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8013ed0:	687b      	ldr	r3, [r7, #4]
 8013ed2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013ed8:	1ad3      	subs	r3, r2, r3
 8013eda:	2b00      	cmp	r3, #0
 8013edc:	dd03      	ble.n	8013ee6 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8013ede:	687b      	ldr	r3, [r7, #4]
 8013ee0:	2200      	movs	r2, #0
 8013ee2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8013ee4:	e014      	b.n	8013f10 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8013ee6:	687b      	ldr	r3, [r7, #4]
 8013ee8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013eea:	687b      	ldr	r3, [r7, #4]
 8013eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013eee:	1ad3      	subs	r3, r2, r3
 8013ef0:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8013ef2:	68bb      	ldr	r3, [r7, #8]
 8013ef4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013ef8:	d306      	bcc.n	8013f08 <tcp_update_rcv_ann_wnd+0x90>
 8013efa:	4b08      	ldr	r3, [pc, #32]	@ (8013f1c <tcp_update_rcv_ann_wnd+0xa4>)
 8013efc:	f240 32b6 	movw	r2, #950	@ 0x3b6
 8013f00:	4909      	ldr	r1, [pc, #36]	@ (8013f28 <tcp_update_rcv_ann_wnd+0xb0>)
 8013f02:	4808      	ldr	r0, [pc, #32]	@ (8013f24 <tcp_update_rcv_ann_wnd+0xac>)
 8013f04:	f009 fbf8 	bl	801d6f8 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8013f08:	68bb      	ldr	r3, [r7, #8]
 8013f0a:	b29a      	uxth	r2, r3
 8013f0c:	687b      	ldr	r3, [r7, #4]
 8013f0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 8013f10:	2300      	movs	r3, #0
  }
}
 8013f12:	4618      	mov	r0, r3
 8013f14:	3710      	adds	r7, #16
 8013f16:	46bd      	mov	sp, r7
 8013f18:	bd80      	pop	{r7, pc}
 8013f1a:	bf00      	nop
 8013f1c:	080214f8 	.word	0x080214f8
 8013f20:	08021754 	.word	0x08021754
 8013f24:	0802153c 	.word	0x0802153c
 8013f28:	08021778 	.word	0x08021778

08013f2c <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8013f2c:	b580      	push	{r7, lr}
 8013f2e:	b084      	sub	sp, #16
 8013f30:	af00      	add	r7, sp, #0
 8013f32:	6078      	str	r0, [r7, #4]
 8013f34:	460b      	mov	r3, r1
 8013f36:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8013f38:	687b      	ldr	r3, [r7, #4]
 8013f3a:	2b00      	cmp	r3, #0
 8013f3c:	d107      	bne.n	8013f4e <tcp_recved+0x22>
 8013f3e:	4b1f      	ldr	r3, [pc, #124]	@ (8013fbc <tcp_recved+0x90>)
 8013f40:	f240 32cf 	movw	r2, #975	@ 0x3cf
 8013f44:	491e      	ldr	r1, [pc, #120]	@ (8013fc0 <tcp_recved+0x94>)
 8013f46:	481f      	ldr	r0, [pc, #124]	@ (8013fc4 <tcp_recved+0x98>)
 8013f48:	f009 fbd6 	bl	801d6f8 <iprintf>
 8013f4c:	e032      	b.n	8013fb4 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8013f4e:	687b      	ldr	r3, [r7, #4]
 8013f50:	7d1b      	ldrb	r3, [r3, #20]
 8013f52:	2b01      	cmp	r3, #1
 8013f54:	d106      	bne.n	8013f64 <tcp_recved+0x38>
 8013f56:	4b19      	ldr	r3, [pc, #100]	@ (8013fbc <tcp_recved+0x90>)
 8013f58:	f240 32d2 	movw	r2, #978	@ 0x3d2
 8013f5c:	491a      	ldr	r1, [pc, #104]	@ (8013fc8 <tcp_recved+0x9c>)
 8013f5e:	4819      	ldr	r0, [pc, #100]	@ (8013fc4 <tcp_recved+0x98>)
 8013f60:	f009 fbca 	bl	801d6f8 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8013f64:	687b      	ldr	r3, [r7, #4]
 8013f66:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8013f68:	887b      	ldrh	r3, [r7, #2]
 8013f6a:	4413      	add	r3, r2
 8013f6c:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8013f6e:	89fb      	ldrh	r3, [r7, #14]
 8013f70:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8013f74:	d804      	bhi.n	8013f80 <tcp_recved+0x54>
 8013f76:	687b      	ldr	r3, [r7, #4]
 8013f78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013f7a:	89fa      	ldrh	r2, [r7, #14]
 8013f7c:	429a      	cmp	r2, r3
 8013f7e:	d204      	bcs.n	8013f8a <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8013f80:	687b      	ldr	r3, [r7, #4]
 8013f82:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8013f86:	851a      	strh	r2, [r3, #40]	@ 0x28
 8013f88:	e002      	b.n	8013f90 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8013f8a:	687b      	ldr	r3, [r7, #4]
 8013f8c:	89fa      	ldrh	r2, [r7, #14]
 8013f8e:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8013f90:	6878      	ldr	r0, [r7, #4]
 8013f92:	f7ff ff71 	bl	8013e78 <tcp_update_rcv_ann_wnd>
 8013f96:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8013f98:	68bb      	ldr	r3, [r7, #8]
 8013f9a:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8013f9e:	d309      	bcc.n	8013fb4 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8013fa0:	687b      	ldr	r3, [r7, #4]
 8013fa2:	8b5b      	ldrh	r3, [r3, #26]
 8013fa4:	f043 0302 	orr.w	r3, r3, #2
 8013fa8:	b29a      	uxth	r2, r3
 8013faa:	687b      	ldr	r3, [r7, #4]
 8013fac:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8013fae:	6878      	ldr	r0, [r7, #4]
 8013fb0:	f004 fbc8 	bl	8018744 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8013fb4:	3710      	adds	r7, #16
 8013fb6:	46bd      	mov	sp, r7
 8013fb8:	bd80      	pop	{r7, pc}
 8013fba:	bf00      	nop
 8013fbc:	080214f8 	.word	0x080214f8
 8013fc0:	08021794 	.word	0x08021794
 8013fc4:	0802153c 	.word	0x0802153c
 8013fc8:	080217ac 	.word	0x080217ac

08013fcc <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8013fcc:	b480      	push	{r7}
 8013fce:	b083      	sub	sp, #12
 8013fd0:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8013fd2:	2300      	movs	r3, #0
 8013fd4:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8013fd6:	4b1e      	ldr	r3, [pc, #120]	@ (8014050 <tcp_new_port+0x84>)
 8013fd8:	881b      	ldrh	r3, [r3, #0]
 8013fda:	3301      	adds	r3, #1
 8013fdc:	b29a      	uxth	r2, r3
 8013fde:	4b1c      	ldr	r3, [pc, #112]	@ (8014050 <tcp_new_port+0x84>)
 8013fe0:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8013fe2:	4b1b      	ldr	r3, [pc, #108]	@ (8014050 <tcp_new_port+0x84>)
 8013fe4:	881b      	ldrh	r3, [r3, #0]
 8013fe6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8013fea:	4293      	cmp	r3, r2
 8013fec:	d103      	bne.n	8013ff6 <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8013fee:	4b18      	ldr	r3, [pc, #96]	@ (8014050 <tcp_new_port+0x84>)
 8013ff0:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8013ff4:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8013ff6:	2300      	movs	r3, #0
 8013ff8:	71fb      	strb	r3, [r7, #7]
 8013ffa:	e01e      	b.n	801403a <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8013ffc:	79fb      	ldrb	r3, [r7, #7]
 8013ffe:	4a15      	ldr	r2, [pc, #84]	@ (8014054 <tcp_new_port+0x88>)
 8014000:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014004:	681b      	ldr	r3, [r3, #0]
 8014006:	603b      	str	r3, [r7, #0]
 8014008:	e011      	b.n	801402e <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 801400a:	683b      	ldr	r3, [r7, #0]
 801400c:	8ada      	ldrh	r2, [r3, #22]
 801400e:	4b10      	ldr	r3, [pc, #64]	@ (8014050 <tcp_new_port+0x84>)
 8014010:	881b      	ldrh	r3, [r3, #0]
 8014012:	429a      	cmp	r2, r3
 8014014:	d108      	bne.n	8014028 <tcp_new_port+0x5c>
        n++;
 8014016:	88bb      	ldrh	r3, [r7, #4]
 8014018:	3301      	adds	r3, #1
 801401a:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 801401c:	88bb      	ldrh	r3, [r7, #4]
 801401e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8014022:	d3d8      	bcc.n	8013fd6 <tcp_new_port+0xa>
          return 0;
 8014024:	2300      	movs	r3, #0
 8014026:	e00d      	b.n	8014044 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8014028:	683b      	ldr	r3, [r7, #0]
 801402a:	68db      	ldr	r3, [r3, #12]
 801402c:	603b      	str	r3, [r7, #0]
 801402e:	683b      	ldr	r3, [r7, #0]
 8014030:	2b00      	cmp	r3, #0
 8014032:	d1ea      	bne.n	801400a <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8014034:	79fb      	ldrb	r3, [r7, #7]
 8014036:	3301      	adds	r3, #1
 8014038:	71fb      	strb	r3, [r7, #7]
 801403a:	79fb      	ldrb	r3, [r7, #7]
 801403c:	2b03      	cmp	r3, #3
 801403e:	d9dd      	bls.n	8013ffc <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8014040:	4b03      	ldr	r3, [pc, #12]	@ (8014050 <tcp_new_port+0x84>)
 8014042:	881b      	ldrh	r3, [r3, #0]
}
 8014044:	4618      	mov	r0, r3
 8014046:	370c      	adds	r7, #12
 8014048:	46bd      	mov	sp, r7
 801404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801404e:	4770      	bx	lr
 8014050:	20000078 	.word	0x20000078
 8014054:	080241dc 	.word	0x080241dc

08014058 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8014058:	b5b0      	push	{r4, r5, r7, lr}
 801405a:	b090      	sub	sp, #64	@ 0x40
 801405c:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 801405e:	2300      	movs	r3, #0
 8014060:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 8014064:	4b95      	ldr	r3, [pc, #596]	@ (80142bc <tcp_slowtmr+0x264>)
 8014066:	681b      	ldr	r3, [r3, #0]
 8014068:	3301      	adds	r3, #1
 801406a:	4a94      	ldr	r2, [pc, #592]	@ (80142bc <tcp_slowtmr+0x264>)
 801406c:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 801406e:	4b94      	ldr	r3, [pc, #592]	@ (80142c0 <tcp_slowtmr+0x268>)
 8014070:	781b      	ldrb	r3, [r3, #0]
 8014072:	3301      	adds	r3, #1
 8014074:	b2da      	uxtb	r2, r3
 8014076:	4b92      	ldr	r3, [pc, #584]	@ (80142c0 <tcp_slowtmr+0x268>)
 8014078:	701a      	strb	r2, [r3, #0]
 801407a:	e000      	b.n	801407e <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 801407c:	bf00      	nop
  prev = NULL;
 801407e:	2300      	movs	r3, #0
 8014080:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 8014082:	4b90      	ldr	r3, [pc, #576]	@ (80142c4 <tcp_slowtmr+0x26c>)
 8014084:	681b      	ldr	r3, [r3, #0]
 8014086:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8014088:	e29d      	b.n	80145c6 <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801408a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801408c:	7d1b      	ldrb	r3, [r3, #20]
 801408e:	2b00      	cmp	r3, #0
 8014090:	d106      	bne.n	80140a0 <tcp_slowtmr+0x48>
 8014092:	4b8d      	ldr	r3, [pc, #564]	@ (80142c8 <tcp_slowtmr+0x270>)
 8014094:	f240 42be 	movw	r2, #1214	@ 0x4be
 8014098:	498c      	ldr	r1, [pc, #560]	@ (80142cc <tcp_slowtmr+0x274>)
 801409a:	488d      	ldr	r0, [pc, #564]	@ (80142d0 <tcp_slowtmr+0x278>)
 801409c:	f009 fb2c 	bl	801d6f8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80140a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80140a2:	7d1b      	ldrb	r3, [r3, #20]
 80140a4:	2b01      	cmp	r3, #1
 80140a6:	d106      	bne.n	80140b6 <tcp_slowtmr+0x5e>
 80140a8:	4b87      	ldr	r3, [pc, #540]	@ (80142c8 <tcp_slowtmr+0x270>)
 80140aa:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 80140ae:	4989      	ldr	r1, [pc, #548]	@ (80142d4 <tcp_slowtmr+0x27c>)
 80140b0:	4887      	ldr	r0, [pc, #540]	@ (80142d0 <tcp_slowtmr+0x278>)
 80140b2:	f009 fb21 	bl	801d6f8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 80140b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80140b8:	7d1b      	ldrb	r3, [r3, #20]
 80140ba:	2b0a      	cmp	r3, #10
 80140bc:	d106      	bne.n	80140cc <tcp_slowtmr+0x74>
 80140be:	4b82      	ldr	r3, [pc, #520]	@ (80142c8 <tcp_slowtmr+0x270>)
 80140c0:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 80140c4:	4984      	ldr	r1, [pc, #528]	@ (80142d8 <tcp_slowtmr+0x280>)
 80140c6:	4882      	ldr	r0, [pc, #520]	@ (80142d0 <tcp_slowtmr+0x278>)
 80140c8:	f009 fb16 	bl	801d6f8 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 80140cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80140ce:	7f9a      	ldrb	r2, [r3, #30]
 80140d0:	4b7b      	ldr	r3, [pc, #492]	@ (80142c0 <tcp_slowtmr+0x268>)
 80140d2:	781b      	ldrb	r3, [r3, #0]
 80140d4:	429a      	cmp	r2, r3
 80140d6:	d105      	bne.n	80140e4 <tcp_slowtmr+0x8c>
      prev = pcb;
 80140d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80140da:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80140dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80140de:	68db      	ldr	r3, [r3, #12]
 80140e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 80140e2:	e270      	b.n	80145c6 <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 80140e4:	4b76      	ldr	r3, [pc, #472]	@ (80142c0 <tcp_slowtmr+0x268>)
 80140e6:	781a      	ldrb	r2, [r3, #0]
 80140e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80140ea:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 80140ec:	2300      	movs	r3, #0
 80140ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 80140f2:	2300      	movs	r3, #0
 80140f4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 80140f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80140fa:	7d1b      	ldrb	r3, [r3, #20]
 80140fc:	2b02      	cmp	r3, #2
 80140fe:	d10a      	bne.n	8014116 <tcp_slowtmr+0xbe>
 8014100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014102:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8014106:	2b05      	cmp	r3, #5
 8014108:	d905      	bls.n	8014116 <tcp_slowtmr+0xbe>
      ++pcb_remove;
 801410a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801410e:	3301      	adds	r3, #1
 8014110:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014114:	e11e      	b.n	8014354 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8014116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014118:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801411c:	2b0b      	cmp	r3, #11
 801411e:	d905      	bls.n	801412c <tcp_slowtmr+0xd4>
      ++pcb_remove;
 8014120:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014124:	3301      	adds	r3, #1
 8014126:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801412a:	e113      	b.n	8014354 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 801412c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801412e:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8014132:	2b00      	cmp	r3, #0
 8014134:	d075      	beq.n	8014222 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8014136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014138:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801413a:	2b00      	cmp	r3, #0
 801413c:	d006      	beq.n	801414c <tcp_slowtmr+0xf4>
 801413e:	4b62      	ldr	r3, [pc, #392]	@ (80142c8 <tcp_slowtmr+0x270>)
 8014140:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 8014144:	4965      	ldr	r1, [pc, #404]	@ (80142dc <tcp_slowtmr+0x284>)
 8014146:	4862      	ldr	r0, [pc, #392]	@ (80142d0 <tcp_slowtmr+0x278>)
 8014148:	f009 fad6 	bl	801d6f8 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 801414c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801414e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014150:	2b00      	cmp	r3, #0
 8014152:	d106      	bne.n	8014162 <tcp_slowtmr+0x10a>
 8014154:	4b5c      	ldr	r3, [pc, #368]	@ (80142c8 <tcp_slowtmr+0x270>)
 8014156:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 801415a:	4961      	ldr	r1, [pc, #388]	@ (80142e0 <tcp_slowtmr+0x288>)
 801415c:	485c      	ldr	r0, [pc, #368]	@ (80142d0 <tcp_slowtmr+0x278>)
 801415e:	f009 facb 	bl	801d6f8 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8014162:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014164:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8014168:	2b0b      	cmp	r3, #11
 801416a:	d905      	bls.n	8014178 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 801416c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014170:	3301      	adds	r3, #1
 8014172:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014176:	e0ed      	b.n	8014354 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8014178:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801417a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801417e:	3b01      	subs	r3, #1
 8014180:	4a58      	ldr	r2, [pc, #352]	@ (80142e4 <tcp_slowtmr+0x28c>)
 8014182:	5cd3      	ldrb	r3, [r2, r3]
 8014184:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8014186:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014188:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 801418c:	7c7a      	ldrb	r2, [r7, #17]
 801418e:	429a      	cmp	r2, r3
 8014190:	d907      	bls.n	80141a2 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 8014192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014194:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8014198:	3301      	adds	r3, #1
 801419a:	b2da      	uxtb	r2, r3
 801419c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801419e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 80141a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141a4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80141a8:	7c7a      	ldrb	r2, [r7, #17]
 80141aa:	429a      	cmp	r2, r3
 80141ac:	f200 80d2 	bhi.w	8014354 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 80141b0:	2301      	movs	r3, #1
 80141b2:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 80141b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141b6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80141ba:	2b00      	cmp	r3, #0
 80141bc:	d108      	bne.n	80141d0 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 80141be:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80141c0:	f005 f968 	bl	8019494 <tcp_zero_window_probe>
 80141c4:	4603      	mov	r3, r0
 80141c6:	2b00      	cmp	r3, #0
 80141c8:	d014      	beq.n	80141f4 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 80141ca:	2300      	movs	r3, #0
 80141cc:	623b      	str	r3, [r7, #32]
 80141ce:	e011      	b.n	80141f4 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 80141d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141d2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80141d6:	4619      	mov	r1, r3
 80141d8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80141da:	f004 f82d 	bl	8018238 <tcp_split_unsent_seg>
 80141de:	4603      	mov	r3, r0
 80141e0:	2b00      	cmp	r3, #0
 80141e2:	d107      	bne.n	80141f4 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 80141e4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80141e6:	f004 faad 	bl	8018744 <tcp_output>
 80141ea:	4603      	mov	r3, r0
 80141ec:	2b00      	cmp	r3, #0
 80141ee:	d101      	bne.n	80141f4 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 80141f0:	2300      	movs	r3, #0
 80141f2:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 80141f4:	6a3b      	ldr	r3, [r7, #32]
 80141f6:	2b00      	cmp	r3, #0
 80141f8:	f000 80ac 	beq.w	8014354 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 80141fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141fe:	2200      	movs	r2, #0
 8014200:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8014204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014206:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801420a:	2b06      	cmp	r3, #6
 801420c:	f200 80a2 	bhi.w	8014354 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 8014210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014212:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8014216:	3301      	adds	r3, #1
 8014218:	b2da      	uxtb	r2, r3
 801421a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801421c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 8014220:	e098      	b.n	8014354 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8014222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014224:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8014228:	2b00      	cmp	r3, #0
 801422a:	db0f      	blt.n	801424c <tcp_slowtmr+0x1f4>
 801422c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801422e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8014232:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8014236:	4293      	cmp	r3, r2
 8014238:	d008      	beq.n	801424c <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 801423a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801423c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8014240:	b29b      	uxth	r3, r3
 8014242:	3301      	adds	r3, #1
 8014244:	b29b      	uxth	r3, r3
 8014246:	b21a      	sxth	r2, r3
 8014248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801424a:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 801424c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801424e:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 8014252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014254:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8014258:	429a      	cmp	r2, r3
 801425a:	db7b      	blt.n	8014354 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 801425c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801425e:	f004 fd65 	bl	8018d2c <tcp_rexmit_rto_prepare>
 8014262:	4603      	mov	r3, r0
 8014264:	2b00      	cmp	r3, #0
 8014266:	d007      	beq.n	8014278 <tcp_slowtmr+0x220>
 8014268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801426a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801426c:	2b00      	cmp	r3, #0
 801426e:	d171      	bne.n	8014354 <tcp_slowtmr+0x2fc>
 8014270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014272:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014274:	2b00      	cmp	r3, #0
 8014276:	d06d      	beq.n	8014354 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 8014278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801427a:	7d1b      	ldrb	r3, [r3, #20]
 801427c:	2b02      	cmp	r3, #2
 801427e:	d03a      	beq.n	80142f6 <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8014280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014282:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8014286:	2b0c      	cmp	r3, #12
 8014288:	bf28      	it	cs
 801428a:	230c      	movcs	r3, #12
 801428c:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 801428e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014290:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8014294:	10db      	asrs	r3, r3, #3
 8014296:	b21b      	sxth	r3, r3
 8014298:	461a      	mov	r2, r3
 801429a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801429c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80142a0:	4413      	add	r3, r2
 80142a2:	7efa      	ldrb	r2, [r7, #27]
 80142a4:	4910      	ldr	r1, [pc, #64]	@ (80142e8 <tcp_slowtmr+0x290>)
 80142a6:	5c8a      	ldrb	r2, [r1, r2]
 80142a8:	4093      	lsls	r3, r2
 80142aa:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 80142ac:	697b      	ldr	r3, [r7, #20]
 80142ae:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 80142b2:	4293      	cmp	r3, r2
 80142b4:	dc1a      	bgt.n	80142ec <tcp_slowtmr+0x294>
 80142b6:	697b      	ldr	r3, [r7, #20]
 80142b8:	b21a      	sxth	r2, r3
 80142ba:	e019      	b.n	80142f0 <tcp_slowtmr+0x298>
 80142bc:	2000f3dc 	.word	0x2000f3dc
 80142c0:	2000f3f2 	.word	0x2000f3f2
 80142c4:	2000f3e8 	.word	0x2000f3e8
 80142c8:	080214f8 	.word	0x080214f8
 80142cc:	0802183c 	.word	0x0802183c
 80142d0:	0802153c 	.word	0x0802153c
 80142d4:	08021868 	.word	0x08021868
 80142d8:	08021894 	.word	0x08021894
 80142dc:	080218c4 	.word	0x080218c4
 80142e0:	080218f8 	.word	0x080218f8
 80142e4:	080241d4 	.word	0x080241d4
 80142e8:	080241c4 	.word	0x080241c4
 80142ec:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80142f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80142f2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 80142f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80142f8:	2200      	movs	r2, #0
 80142fa:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80142fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80142fe:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8014302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014304:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8014308:	4293      	cmp	r3, r2
 801430a:	bf28      	it	cs
 801430c:	4613      	movcs	r3, r2
 801430e:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8014310:	8a7b      	ldrh	r3, [r7, #18]
 8014312:	085b      	lsrs	r3, r3, #1
 8014314:	b29a      	uxth	r2, r3
 8014316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014318:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 801431c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801431e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8014322:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014324:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014326:	005b      	lsls	r3, r3, #1
 8014328:	b29b      	uxth	r3, r3
 801432a:	429a      	cmp	r2, r3
 801432c:	d206      	bcs.n	801433c <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 801432e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014330:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014332:	005b      	lsls	r3, r3, #1
 8014334:	b29a      	uxth	r2, r3
 8014336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014338:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 801433c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801433e:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8014340:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014342:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 8014346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014348:	2200      	movs	r2, #0
 801434a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 801434e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014350:	f004 fd5c 	bl	8018e0c <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 8014354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014356:	7d1b      	ldrb	r3, [r3, #20]
 8014358:	2b06      	cmp	r3, #6
 801435a:	d111      	bne.n	8014380 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 801435c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801435e:	8b5b      	ldrh	r3, [r3, #26]
 8014360:	f003 0310 	and.w	r3, r3, #16
 8014364:	2b00      	cmp	r3, #0
 8014366:	d00b      	beq.n	8014380 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014368:	4b9c      	ldr	r3, [pc, #624]	@ (80145dc <tcp_slowtmr+0x584>)
 801436a:	681a      	ldr	r2, [r3, #0]
 801436c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801436e:	6a1b      	ldr	r3, [r3, #32]
 8014370:	1ad3      	subs	r3, r2, r3
 8014372:	2b28      	cmp	r3, #40	@ 0x28
 8014374:	d904      	bls.n	8014380 <tcp_slowtmr+0x328>
          ++pcb_remove;
 8014376:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801437a:	3301      	adds	r3, #1
 801437c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8014380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014382:	7a5b      	ldrb	r3, [r3, #9]
 8014384:	f003 0308 	and.w	r3, r3, #8
 8014388:	2b00      	cmp	r3, #0
 801438a:	d04a      	beq.n	8014422 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 801438c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801438e:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8014390:	2b04      	cmp	r3, #4
 8014392:	d003      	beq.n	801439c <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 8014394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014396:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8014398:	2b07      	cmp	r3, #7
 801439a:	d142      	bne.n	8014422 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801439c:	4b8f      	ldr	r3, [pc, #572]	@ (80145dc <tcp_slowtmr+0x584>)
 801439e:	681a      	ldr	r2, [r3, #0]
 80143a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80143a2:	6a1b      	ldr	r3, [r3, #32]
 80143a4:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 80143a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80143a8:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 80143ac:	4b8c      	ldr	r3, [pc, #560]	@ (80145e0 <tcp_slowtmr+0x588>)
 80143ae:	440b      	add	r3, r1
 80143b0:	498c      	ldr	r1, [pc, #560]	@ (80145e4 <tcp_slowtmr+0x58c>)
 80143b2:	fba1 1303 	umull	r1, r3, r1, r3
 80143b6:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80143b8:	429a      	cmp	r2, r3
 80143ba:	d90a      	bls.n	80143d2 <tcp_slowtmr+0x37a>
        ++pcb_remove;
 80143bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80143c0:	3301      	adds	r3, #1
 80143c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 80143c6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80143ca:	3301      	adds	r3, #1
 80143cc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80143d0:	e027      	b.n	8014422 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80143d2:	4b82      	ldr	r3, [pc, #520]	@ (80145dc <tcp_slowtmr+0x584>)
 80143d4:	681a      	ldr	r2, [r3, #0]
 80143d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80143d8:	6a1b      	ldr	r3, [r3, #32]
 80143da:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 80143dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80143de:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 80143e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80143e4:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 80143e8:	4618      	mov	r0, r3
 80143ea:	4b7f      	ldr	r3, [pc, #508]	@ (80145e8 <tcp_slowtmr+0x590>)
 80143ec:	fb00 f303 	mul.w	r3, r0, r3
 80143f0:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 80143f2:	497c      	ldr	r1, [pc, #496]	@ (80145e4 <tcp_slowtmr+0x58c>)
 80143f4:	fba1 1303 	umull	r1, r3, r1, r3
 80143f8:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80143fa:	429a      	cmp	r2, r3
 80143fc:	d911      	bls.n	8014422 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 80143fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014400:	f005 f808 	bl	8019414 <tcp_keepalive>
 8014404:	4603      	mov	r3, r0
 8014406:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 801440a:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 801440e:	2b00      	cmp	r3, #0
 8014410:	d107      	bne.n	8014422 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 8014412:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014414:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8014418:	3301      	adds	r3, #1
 801441a:	b2da      	uxtb	r2, r3
 801441c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801441e:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 8014422:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014424:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014426:	2b00      	cmp	r3, #0
 8014428:	d011      	beq.n	801444e <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 801442a:	4b6c      	ldr	r3, [pc, #432]	@ (80145dc <tcp_slowtmr+0x584>)
 801442c:	681a      	ldr	r2, [r3, #0]
 801442e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014430:	6a1b      	ldr	r3, [r3, #32]
 8014432:	1ad2      	subs	r2, r2, r3
 8014434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014436:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 801443a:	4619      	mov	r1, r3
 801443c:	460b      	mov	r3, r1
 801443e:	005b      	lsls	r3, r3, #1
 8014440:	440b      	add	r3, r1
 8014442:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8014444:	429a      	cmp	r2, r3
 8014446:	d302      	bcc.n	801444e <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 8014448:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801444a:	f000 fec9 	bl	80151e0 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 801444e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014450:	7d1b      	ldrb	r3, [r3, #20]
 8014452:	2b03      	cmp	r3, #3
 8014454:	d10b      	bne.n	801446e <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014456:	4b61      	ldr	r3, [pc, #388]	@ (80145dc <tcp_slowtmr+0x584>)
 8014458:	681a      	ldr	r2, [r3, #0]
 801445a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801445c:	6a1b      	ldr	r3, [r3, #32]
 801445e:	1ad3      	subs	r3, r2, r3
 8014460:	2b28      	cmp	r3, #40	@ 0x28
 8014462:	d904      	bls.n	801446e <tcp_slowtmr+0x416>
        ++pcb_remove;
 8014464:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014468:	3301      	adds	r3, #1
 801446a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 801446e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014470:	7d1b      	ldrb	r3, [r3, #20]
 8014472:	2b09      	cmp	r3, #9
 8014474:	d10b      	bne.n	801448e <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8014476:	4b59      	ldr	r3, [pc, #356]	@ (80145dc <tcp_slowtmr+0x584>)
 8014478:	681a      	ldr	r2, [r3, #0]
 801447a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801447c:	6a1b      	ldr	r3, [r3, #32]
 801447e:	1ad3      	subs	r3, r2, r3
 8014480:	2bf0      	cmp	r3, #240	@ 0xf0
 8014482:	d904      	bls.n	801448e <tcp_slowtmr+0x436>
        ++pcb_remove;
 8014484:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014488:	3301      	adds	r3, #1
 801448a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 801448e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014492:	2b00      	cmp	r3, #0
 8014494:	d060      	beq.n	8014558 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 8014496:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014498:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801449c:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 801449e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80144a0:	f000 fcea 	bl	8014e78 <tcp_pcb_purge>
      if (prev != NULL) {
 80144a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144a6:	2b00      	cmp	r3, #0
 80144a8:	d010      	beq.n	80144cc <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80144aa:	4b50      	ldr	r3, [pc, #320]	@ (80145ec <tcp_slowtmr+0x594>)
 80144ac:	681b      	ldr	r3, [r3, #0]
 80144ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80144b0:	429a      	cmp	r2, r3
 80144b2:	d106      	bne.n	80144c2 <tcp_slowtmr+0x46a>
 80144b4:	4b4e      	ldr	r3, [pc, #312]	@ (80145f0 <tcp_slowtmr+0x598>)
 80144b6:	f240 526d 	movw	r2, #1389	@ 0x56d
 80144ba:	494e      	ldr	r1, [pc, #312]	@ (80145f4 <tcp_slowtmr+0x59c>)
 80144bc:	484e      	ldr	r0, [pc, #312]	@ (80145f8 <tcp_slowtmr+0x5a0>)
 80144be:	f009 f91b 	bl	801d6f8 <iprintf>
        prev->next = pcb->next;
 80144c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144c4:	68da      	ldr	r2, [r3, #12]
 80144c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144c8:	60da      	str	r2, [r3, #12]
 80144ca:	e00f      	b.n	80144ec <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 80144cc:	4b47      	ldr	r3, [pc, #284]	@ (80145ec <tcp_slowtmr+0x594>)
 80144ce:	681b      	ldr	r3, [r3, #0]
 80144d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80144d2:	429a      	cmp	r2, r3
 80144d4:	d006      	beq.n	80144e4 <tcp_slowtmr+0x48c>
 80144d6:	4b46      	ldr	r3, [pc, #280]	@ (80145f0 <tcp_slowtmr+0x598>)
 80144d8:	f240 5271 	movw	r2, #1393	@ 0x571
 80144dc:	4947      	ldr	r1, [pc, #284]	@ (80145fc <tcp_slowtmr+0x5a4>)
 80144de:	4846      	ldr	r0, [pc, #280]	@ (80145f8 <tcp_slowtmr+0x5a0>)
 80144e0:	f009 f90a 	bl	801d6f8 <iprintf>
        tcp_active_pcbs = pcb->next;
 80144e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144e6:	68db      	ldr	r3, [r3, #12]
 80144e8:	4a40      	ldr	r2, [pc, #256]	@ (80145ec <tcp_slowtmr+0x594>)
 80144ea:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 80144ec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80144f0:	2b00      	cmp	r3, #0
 80144f2:	d013      	beq.n	801451c <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80144f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144f6:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 80144f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144fa:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80144fc:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 80144fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014500:	3304      	adds	r3, #4
 8014502:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014504:	8ad2      	ldrh	r2, [r2, #22]
 8014506:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014508:	8b09      	ldrh	r1, [r1, #24]
 801450a:	9102      	str	r1, [sp, #8]
 801450c:	9201      	str	r2, [sp, #4]
 801450e:	9300      	str	r3, [sp, #0]
 8014510:	462b      	mov	r3, r5
 8014512:	4622      	mov	r2, r4
 8014514:	4601      	mov	r1, r0
 8014516:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014518:	f004 fec8 	bl	80192ac <tcp_rst>
      err_arg = pcb->callback_arg;
 801451c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801451e:	691b      	ldr	r3, [r3, #16]
 8014520:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8014522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014524:	7d1b      	ldrb	r3, [r3, #20]
 8014526:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8014528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801452a:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 801452c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801452e:	68db      	ldr	r3, [r3, #12]
 8014530:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8014532:	6838      	ldr	r0, [r7, #0]
 8014534:	f7fe ffdc 	bl	80134f0 <tcp_free>
      tcp_active_pcbs_changed = 0;
 8014538:	4b31      	ldr	r3, [pc, #196]	@ (8014600 <tcp_slowtmr+0x5a8>)
 801453a:	2200      	movs	r2, #0
 801453c:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 801453e:	68fb      	ldr	r3, [r7, #12]
 8014540:	2b00      	cmp	r3, #0
 8014542:	d004      	beq.n	801454e <tcp_slowtmr+0x4f6>
 8014544:	68fb      	ldr	r3, [r7, #12]
 8014546:	f06f 010c 	mvn.w	r1, #12
 801454a:	68b8      	ldr	r0, [r7, #8]
 801454c:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 801454e:	4b2c      	ldr	r3, [pc, #176]	@ (8014600 <tcp_slowtmr+0x5a8>)
 8014550:	781b      	ldrb	r3, [r3, #0]
 8014552:	2b00      	cmp	r3, #0
 8014554:	d037      	beq.n	80145c6 <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 8014556:	e592      	b.n	801407e <tcp_slowtmr+0x26>
      prev = pcb;
 8014558:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801455a:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 801455c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801455e:	68db      	ldr	r3, [r3, #12]
 8014560:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 8014562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014564:	7f1b      	ldrb	r3, [r3, #28]
 8014566:	3301      	adds	r3, #1
 8014568:	b2da      	uxtb	r2, r3
 801456a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801456c:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 801456e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014570:	7f1a      	ldrb	r2, [r3, #28]
 8014572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014574:	7f5b      	ldrb	r3, [r3, #29]
 8014576:	429a      	cmp	r2, r3
 8014578:	d325      	bcc.n	80145c6 <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 801457a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801457c:	2200      	movs	r2, #0
 801457e:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 8014580:	4b1f      	ldr	r3, [pc, #124]	@ (8014600 <tcp_slowtmr+0x5a8>)
 8014582:	2200      	movs	r2, #0
 8014584:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8014586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014588:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801458c:	2b00      	cmp	r3, #0
 801458e:	d00b      	beq.n	80145a8 <tcp_slowtmr+0x550>
 8014590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014592:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014596:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014598:	6912      	ldr	r2, [r2, #16]
 801459a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801459c:	4610      	mov	r0, r2
 801459e:	4798      	blx	r3
 80145a0:	4603      	mov	r3, r0
 80145a2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80145a6:	e002      	b.n	80145ae <tcp_slowtmr+0x556>
 80145a8:	2300      	movs	r3, #0
 80145aa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 80145ae:	4b14      	ldr	r3, [pc, #80]	@ (8014600 <tcp_slowtmr+0x5a8>)
 80145b0:	781b      	ldrb	r3, [r3, #0]
 80145b2:	2b00      	cmp	r3, #0
 80145b4:	f47f ad62 	bne.w	801407c <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 80145b8:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 80145bc:	2b00      	cmp	r3, #0
 80145be:	d102      	bne.n	80145c6 <tcp_slowtmr+0x56e>
          tcp_output(prev);
 80145c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80145c2:	f004 f8bf 	bl	8018744 <tcp_output>
  while (pcb != NULL) {
 80145c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80145c8:	2b00      	cmp	r3, #0
 80145ca:	f47f ad5e 	bne.w	801408a <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 80145ce:	2300      	movs	r3, #0
 80145d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 80145d2:	4b0c      	ldr	r3, [pc, #48]	@ (8014604 <tcp_slowtmr+0x5ac>)
 80145d4:	681b      	ldr	r3, [r3, #0]
 80145d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 80145d8:	e069      	b.n	80146ae <tcp_slowtmr+0x656>
 80145da:	bf00      	nop
 80145dc:	2000f3dc 	.word	0x2000f3dc
 80145e0:	000a4cb8 	.word	0x000a4cb8
 80145e4:	10624dd3 	.word	0x10624dd3
 80145e8:	000124f8 	.word	0x000124f8
 80145ec:	2000f3e8 	.word	0x2000f3e8
 80145f0:	080214f8 	.word	0x080214f8
 80145f4:	08021930 	.word	0x08021930
 80145f8:	0802153c 	.word	0x0802153c
 80145fc:	0802195c 	.word	0x0802195c
 8014600:	2000f3f0 	.word	0x2000f3f0
 8014604:	2000f3ec 	.word	0x2000f3ec
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8014608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801460a:	7d1b      	ldrb	r3, [r3, #20]
 801460c:	2b0a      	cmp	r3, #10
 801460e:	d006      	beq.n	801461e <tcp_slowtmr+0x5c6>
 8014610:	4b2b      	ldr	r3, [pc, #172]	@ (80146c0 <tcp_slowtmr+0x668>)
 8014612:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 8014616:	492b      	ldr	r1, [pc, #172]	@ (80146c4 <tcp_slowtmr+0x66c>)
 8014618:	482b      	ldr	r0, [pc, #172]	@ (80146c8 <tcp_slowtmr+0x670>)
 801461a:	f009 f86d 	bl	801d6f8 <iprintf>
    pcb_remove = 0;
 801461e:	2300      	movs	r3, #0
 8014620:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8014624:	4b29      	ldr	r3, [pc, #164]	@ (80146cc <tcp_slowtmr+0x674>)
 8014626:	681a      	ldr	r2, [r3, #0]
 8014628:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801462a:	6a1b      	ldr	r3, [r3, #32]
 801462c:	1ad3      	subs	r3, r2, r3
 801462e:	2bf0      	cmp	r3, #240	@ 0xf0
 8014630:	d904      	bls.n	801463c <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 8014632:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014636:	3301      	adds	r3, #1
 8014638:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 801463c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014640:	2b00      	cmp	r3, #0
 8014642:	d02f      	beq.n	80146a4 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8014644:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014646:	f000 fc17 	bl	8014e78 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801464a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801464c:	2b00      	cmp	r3, #0
 801464e:	d010      	beq.n	8014672 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8014650:	4b1f      	ldr	r3, [pc, #124]	@ (80146d0 <tcp_slowtmr+0x678>)
 8014652:	681b      	ldr	r3, [r3, #0]
 8014654:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014656:	429a      	cmp	r2, r3
 8014658:	d106      	bne.n	8014668 <tcp_slowtmr+0x610>
 801465a:	4b19      	ldr	r3, [pc, #100]	@ (80146c0 <tcp_slowtmr+0x668>)
 801465c:	f240 52af 	movw	r2, #1455	@ 0x5af
 8014660:	491c      	ldr	r1, [pc, #112]	@ (80146d4 <tcp_slowtmr+0x67c>)
 8014662:	4819      	ldr	r0, [pc, #100]	@ (80146c8 <tcp_slowtmr+0x670>)
 8014664:	f009 f848 	bl	801d6f8 <iprintf>
        prev->next = pcb->next;
 8014668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801466a:	68da      	ldr	r2, [r3, #12]
 801466c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801466e:	60da      	str	r2, [r3, #12]
 8014670:	e00f      	b.n	8014692 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8014672:	4b17      	ldr	r3, [pc, #92]	@ (80146d0 <tcp_slowtmr+0x678>)
 8014674:	681b      	ldr	r3, [r3, #0]
 8014676:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014678:	429a      	cmp	r2, r3
 801467a:	d006      	beq.n	801468a <tcp_slowtmr+0x632>
 801467c:	4b10      	ldr	r3, [pc, #64]	@ (80146c0 <tcp_slowtmr+0x668>)
 801467e:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 8014682:	4915      	ldr	r1, [pc, #84]	@ (80146d8 <tcp_slowtmr+0x680>)
 8014684:	4810      	ldr	r0, [pc, #64]	@ (80146c8 <tcp_slowtmr+0x670>)
 8014686:	f009 f837 	bl	801d6f8 <iprintf>
        tcp_tw_pcbs = pcb->next;
 801468a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801468c:	68db      	ldr	r3, [r3, #12]
 801468e:	4a10      	ldr	r2, [pc, #64]	@ (80146d0 <tcp_slowtmr+0x678>)
 8014690:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8014692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014694:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8014696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014698:	68db      	ldr	r3, [r3, #12]
 801469a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 801469c:	69f8      	ldr	r0, [r7, #28]
 801469e:	f7fe ff27 	bl	80134f0 <tcp_free>
 80146a2:	e004      	b.n	80146ae <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 80146a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80146a6:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80146a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80146aa:	68db      	ldr	r3, [r3, #12]
 80146ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 80146ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80146b0:	2b00      	cmp	r3, #0
 80146b2:	d1a9      	bne.n	8014608 <tcp_slowtmr+0x5b0>
    }
  }
}
 80146b4:	bf00      	nop
 80146b6:	bf00      	nop
 80146b8:	3730      	adds	r7, #48	@ 0x30
 80146ba:	46bd      	mov	sp, r7
 80146bc:	bdb0      	pop	{r4, r5, r7, pc}
 80146be:	bf00      	nop
 80146c0:	080214f8 	.word	0x080214f8
 80146c4:	08021988 	.word	0x08021988
 80146c8:	0802153c 	.word	0x0802153c
 80146cc:	2000f3dc 	.word	0x2000f3dc
 80146d0:	2000f3ec 	.word	0x2000f3ec
 80146d4:	080219b8 	.word	0x080219b8
 80146d8:	080219e0 	.word	0x080219e0

080146dc <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 80146dc:	b580      	push	{r7, lr}
 80146de:	b082      	sub	sp, #8
 80146e0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 80146e2:	4b2d      	ldr	r3, [pc, #180]	@ (8014798 <tcp_fasttmr+0xbc>)
 80146e4:	781b      	ldrb	r3, [r3, #0]
 80146e6:	3301      	adds	r3, #1
 80146e8:	b2da      	uxtb	r2, r3
 80146ea:	4b2b      	ldr	r3, [pc, #172]	@ (8014798 <tcp_fasttmr+0xbc>)
 80146ec:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 80146ee:	4b2b      	ldr	r3, [pc, #172]	@ (801479c <tcp_fasttmr+0xc0>)
 80146f0:	681b      	ldr	r3, [r3, #0]
 80146f2:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80146f4:	e048      	b.n	8014788 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 80146f6:	687b      	ldr	r3, [r7, #4]
 80146f8:	7f9a      	ldrb	r2, [r3, #30]
 80146fa:	4b27      	ldr	r3, [pc, #156]	@ (8014798 <tcp_fasttmr+0xbc>)
 80146fc:	781b      	ldrb	r3, [r3, #0]
 80146fe:	429a      	cmp	r2, r3
 8014700:	d03f      	beq.n	8014782 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8014702:	4b25      	ldr	r3, [pc, #148]	@ (8014798 <tcp_fasttmr+0xbc>)
 8014704:	781a      	ldrb	r2, [r3, #0]
 8014706:	687b      	ldr	r3, [r7, #4]
 8014708:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 801470a:	687b      	ldr	r3, [r7, #4]
 801470c:	8b5b      	ldrh	r3, [r3, #26]
 801470e:	f003 0301 	and.w	r3, r3, #1
 8014712:	2b00      	cmp	r3, #0
 8014714:	d010      	beq.n	8014738 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8014716:	687b      	ldr	r3, [r7, #4]
 8014718:	8b5b      	ldrh	r3, [r3, #26]
 801471a:	f043 0302 	orr.w	r3, r3, #2
 801471e:	b29a      	uxth	r2, r3
 8014720:	687b      	ldr	r3, [r7, #4]
 8014722:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8014724:	6878      	ldr	r0, [r7, #4]
 8014726:	f004 f80d 	bl	8018744 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801472a:	687b      	ldr	r3, [r7, #4]
 801472c:	8b5b      	ldrh	r3, [r3, #26]
 801472e:	f023 0303 	bic.w	r3, r3, #3
 8014732:	b29a      	uxth	r2, r3
 8014734:	687b      	ldr	r3, [r7, #4]
 8014736:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8014738:	687b      	ldr	r3, [r7, #4]
 801473a:	8b5b      	ldrh	r3, [r3, #26]
 801473c:	f003 0308 	and.w	r3, r3, #8
 8014740:	2b00      	cmp	r3, #0
 8014742:	d009      	beq.n	8014758 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8014744:	687b      	ldr	r3, [r7, #4]
 8014746:	8b5b      	ldrh	r3, [r3, #26]
 8014748:	f023 0308 	bic.w	r3, r3, #8
 801474c:	b29a      	uxth	r2, r3
 801474e:	687b      	ldr	r3, [r7, #4]
 8014750:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8014752:	6878      	ldr	r0, [r7, #4]
 8014754:	f7ff f860 	bl	8013818 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8014758:	687b      	ldr	r3, [r7, #4]
 801475a:	68db      	ldr	r3, [r3, #12]
 801475c:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 801475e:	687b      	ldr	r3, [r7, #4]
 8014760:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014762:	2b00      	cmp	r3, #0
 8014764:	d00a      	beq.n	801477c <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8014766:	4b0e      	ldr	r3, [pc, #56]	@ (80147a0 <tcp_fasttmr+0xc4>)
 8014768:	2200      	movs	r2, #0
 801476a:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 801476c:	6878      	ldr	r0, [r7, #4]
 801476e:	f000 f819 	bl	80147a4 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8014772:	4b0b      	ldr	r3, [pc, #44]	@ (80147a0 <tcp_fasttmr+0xc4>)
 8014774:	781b      	ldrb	r3, [r3, #0]
 8014776:	2b00      	cmp	r3, #0
 8014778:	d000      	beq.n	801477c <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 801477a:	e7b8      	b.n	80146ee <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 801477c:	683b      	ldr	r3, [r7, #0]
 801477e:	607b      	str	r3, [r7, #4]
 8014780:	e002      	b.n	8014788 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8014782:	687b      	ldr	r3, [r7, #4]
 8014784:	68db      	ldr	r3, [r3, #12]
 8014786:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8014788:	687b      	ldr	r3, [r7, #4]
 801478a:	2b00      	cmp	r3, #0
 801478c:	d1b3      	bne.n	80146f6 <tcp_fasttmr+0x1a>
    }
  }
}
 801478e:	bf00      	nop
 8014790:	bf00      	nop
 8014792:	3708      	adds	r7, #8
 8014794:	46bd      	mov	sp, r7
 8014796:	bd80      	pop	{r7, pc}
 8014798:	2000f3f2 	.word	0x2000f3f2
 801479c:	2000f3e8 	.word	0x2000f3e8
 80147a0:	2000f3f0 	.word	0x2000f3f0

080147a4 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 80147a4:	b590      	push	{r4, r7, lr}
 80147a6:	b085      	sub	sp, #20
 80147a8:	af00      	add	r7, sp, #0
 80147aa:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 80147ac:	687b      	ldr	r3, [r7, #4]
 80147ae:	2b00      	cmp	r3, #0
 80147b0:	d109      	bne.n	80147c6 <tcp_process_refused_data+0x22>
 80147b2:	4b37      	ldr	r3, [pc, #220]	@ (8014890 <tcp_process_refused_data+0xec>)
 80147b4:	f240 6209 	movw	r2, #1545	@ 0x609
 80147b8:	4936      	ldr	r1, [pc, #216]	@ (8014894 <tcp_process_refused_data+0xf0>)
 80147ba:	4837      	ldr	r0, [pc, #220]	@ (8014898 <tcp_process_refused_data+0xf4>)
 80147bc:	f008 ff9c 	bl	801d6f8 <iprintf>
 80147c0:	f06f 030f 	mvn.w	r3, #15
 80147c4:	e060      	b.n	8014888 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 80147c6:	687b      	ldr	r3, [r7, #4]
 80147c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80147ca:	7b5b      	ldrb	r3, [r3, #13]
 80147cc:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 80147ce:	687b      	ldr	r3, [r7, #4]
 80147d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80147d2:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 80147d4:	687b      	ldr	r3, [r7, #4]
 80147d6:	2200      	movs	r2, #0
 80147d8:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 80147da:	687b      	ldr	r3, [r7, #4]
 80147dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80147e0:	2b00      	cmp	r3, #0
 80147e2:	d00b      	beq.n	80147fc <tcp_process_refused_data+0x58>
 80147e4:	687b      	ldr	r3, [r7, #4]
 80147e6:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 80147ea:	687b      	ldr	r3, [r7, #4]
 80147ec:	6918      	ldr	r0, [r3, #16]
 80147ee:	2300      	movs	r3, #0
 80147f0:	68ba      	ldr	r2, [r7, #8]
 80147f2:	6879      	ldr	r1, [r7, #4]
 80147f4:	47a0      	blx	r4
 80147f6:	4603      	mov	r3, r0
 80147f8:	73fb      	strb	r3, [r7, #15]
 80147fa:	e007      	b.n	801480c <tcp_process_refused_data+0x68>
 80147fc:	2300      	movs	r3, #0
 80147fe:	68ba      	ldr	r2, [r7, #8]
 8014800:	6879      	ldr	r1, [r7, #4]
 8014802:	2000      	movs	r0, #0
 8014804:	f000 f8c2 	bl	801498c <tcp_recv_null>
 8014808:	4603      	mov	r3, r0
 801480a:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801480c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014810:	2b00      	cmp	r3, #0
 8014812:	d12a      	bne.n	801486a <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8014814:	7bbb      	ldrb	r3, [r7, #14]
 8014816:	f003 0320 	and.w	r3, r3, #32
 801481a:	2b00      	cmp	r3, #0
 801481c:	d033      	beq.n	8014886 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801481e:	687b      	ldr	r3, [r7, #4]
 8014820:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014822:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8014826:	d005      	beq.n	8014834 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8014828:	687b      	ldr	r3, [r7, #4]
 801482a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801482c:	3301      	adds	r3, #1
 801482e:	b29a      	uxth	r2, r3
 8014830:	687b      	ldr	r3, [r7, #4]
 8014832:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8014834:	687b      	ldr	r3, [r7, #4]
 8014836:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801483a:	2b00      	cmp	r3, #0
 801483c:	d00b      	beq.n	8014856 <tcp_process_refused_data+0xb2>
 801483e:	687b      	ldr	r3, [r7, #4]
 8014840:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8014844:	687b      	ldr	r3, [r7, #4]
 8014846:	6918      	ldr	r0, [r3, #16]
 8014848:	2300      	movs	r3, #0
 801484a:	2200      	movs	r2, #0
 801484c:	6879      	ldr	r1, [r7, #4]
 801484e:	47a0      	blx	r4
 8014850:	4603      	mov	r3, r0
 8014852:	73fb      	strb	r3, [r7, #15]
 8014854:	e001      	b.n	801485a <tcp_process_refused_data+0xb6>
 8014856:	2300      	movs	r3, #0
 8014858:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 801485a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801485e:	f113 0f0d 	cmn.w	r3, #13
 8014862:	d110      	bne.n	8014886 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8014864:	f06f 030c 	mvn.w	r3, #12
 8014868:	e00e      	b.n	8014888 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 801486a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801486e:	f113 0f0d 	cmn.w	r3, #13
 8014872:	d102      	bne.n	801487a <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8014874:	f06f 030c 	mvn.w	r3, #12
 8014878:	e006      	b.n	8014888 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 801487a:	687b      	ldr	r3, [r7, #4]
 801487c:	68ba      	ldr	r2, [r7, #8]
 801487e:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 8014880:	f06f 0304 	mvn.w	r3, #4
 8014884:	e000      	b.n	8014888 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8014886:	2300      	movs	r3, #0
}
 8014888:	4618      	mov	r0, r3
 801488a:	3714      	adds	r7, #20
 801488c:	46bd      	mov	sp, r7
 801488e:	bd90      	pop	{r4, r7, pc}
 8014890:	080214f8 	.word	0x080214f8
 8014894:	08021a08 	.word	0x08021a08
 8014898:	0802153c 	.word	0x0802153c

0801489c <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 801489c:	b580      	push	{r7, lr}
 801489e:	b084      	sub	sp, #16
 80148a0:	af00      	add	r7, sp, #0
 80148a2:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 80148a4:	e007      	b.n	80148b6 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 80148a6:	687b      	ldr	r3, [r7, #4]
 80148a8:	681b      	ldr	r3, [r3, #0]
 80148aa:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 80148ac:	6878      	ldr	r0, [r7, #4]
 80148ae:	f000 f80a 	bl	80148c6 <tcp_seg_free>
    seg = next;
 80148b2:	68fb      	ldr	r3, [r7, #12]
 80148b4:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 80148b6:	687b      	ldr	r3, [r7, #4]
 80148b8:	2b00      	cmp	r3, #0
 80148ba:	d1f4      	bne.n	80148a6 <tcp_segs_free+0xa>
  }
}
 80148bc:	bf00      	nop
 80148be:	bf00      	nop
 80148c0:	3710      	adds	r7, #16
 80148c2:	46bd      	mov	sp, r7
 80148c4:	bd80      	pop	{r7, pc}

080148c6 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 80148c6:	b580      	push	{r7, lr}
 80148c8:	b082      	sub	sp, #8
 80148ca:	af00      	add	r7, sp, #0
 80148cc:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 80148ce:	687b      	ldr	r3, [r7, #4]
 80148d0:	2b00      	cmp	r3, #0
 80148d2:	d00c      	beq.n	80148ee <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 80148d4:	687b      	ldr	r3, [r7, #4]
 80148d6:	685b      	ldr	r3, [r3, #4]
 80148d8:	2b00      	cmp	r3, #0
 80148da:	d004      	beq.n	80148e6 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 80148dc:	687b      	ldr	r3, [r7, #4]
 80148de:	685b      	ldr	r3, [r3, #4]
 80148e0:	4618      	mov	r0, r3
 80148e2:	f7fe fb49 	bl	8012f78 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 80148e6:	6879      	ldr	r1, [r7, #4]
 80148e8:	2003      	movs	r0, #3
 80148ea:	f7fd fca1 	bl	8012230 <memp_free>
  }
}
 80148ee:	bf00      	nop
 80148f0:	3708      	adds	r7, #8
 80148f2:	46bd      	mov	sp, r7
 80148f4:	bd80      	pop	{r7, pc}
	...

080148f8 <tcp_setprio>:
 * @param pcb the tcp_pcb to manipulate
 * @param prio new priority
 */
void
tcp_setprio(struct tcp_pcb *pcb, u8_t prio)
{
 80148f8:	b580      	push	{r7, lr}
 80148fa:	b082      	sub	sp, #8
 80148fc:	af00      	add	r7, sp, #0
 80148fe:	6078      	str	r0, [r7, #4]
 8014900:	460b      	mov	r3, r1
 8014902:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 8014904:	687b      	ldr	r3, [r7, #4]
 8014906:	2b00      	cmp	r3, #0
 8014908:	d107      	bne.n	801491a <tcp_setprio+0x22>
 801490a:	4b07      	ldr	r3, [pc, #28]	@ (8014928 <tcp_setprio+0x30>)
 801490c:	f44f 62ce 	mov.w	r2, #1648	@ 0x670
 8014910:	4906      	ldr	r1, [pc, #24]	@ (801492c <tcp_setprio+0x34>)
 8014912:	4807      	ldr	r0, [pc, #28]	@ (8014930 <tcp_setprio+0x38>)
 8014914:	f008 fef0 	bl	801d6f8 <iprintf>
 8014918:	e002      	b.n	8014920 <tcp_setprio+0x28>

  pcb->prio = prio;
 801491a:	687b      	ldr	r3, [r7, #4]
 801491c:	78fa      	ldrb	r2, [r7, #3]
 801491e:	755a      	strb	r2, [r3, #21]
}
 8014920:	3708      	adds	r7, #8
 8014922:	46bd      	mov	sp, r7
 8014924:	bd80      	pop	{r7, pc}
 8014926:	bf00      	nop
 8014928:	080214f8 	.word	0x080214f8
 801492c:	08021a30 	.word	0x08021a30
 8014930:	0802153c 	.word	0x0802153c

08014934 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8014934:	b580      	push	{r7, lr}
 8014936:	b084      	sub	sp, #16
 8014938:	af00      	add	r7, sp, #0
 801493a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 801493c:	687b      	ldr	r3, [r7, #4]
 801493e:	2b00      	cmp	r3, #0
 8014940:	d106      	bne.n	8014950 <tcp_seg_copy+0x1c>
 8014942:	4b0f      	ldr	r3, [pc, #60]	@ (8014980 <tcp_seg_copy+0x4c>)
 8014944:	f240 6282 	movw	r2, #1666	@ 0x682
 8014948:	490e      	ldr	r1, [pc, #56]	@ (8014984 <tcp_seg_copy+0x50>)
 801494a:	480f      	ldr	r0, [pc, #60]	@ (8014988 <tcp_seg_copy+0x54>)
 801494c:	f008 fed4 	bl	801d6f8 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8014950:	2003      	movs	r0, #3
 8014952:	f7fd fbf7 	bl	8012144 <memp_malloc>
 8014956:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8014958:	68fb      	ldr	r3, [r7, #12]
 801495a:	2b00      	cmp	r3, #0
 801495c:	d101      	bne.n	8014962 <tcp_seg_copy+0x2e>
    return NULL;
 801495e:	2300      	movs	r3, #0
 8014960:	e00a      	b.n	8014978 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8014962:	2210      	movs	r2, #16
 8014964:	6879      	ldr	r1, [r7, #4]
 8014966:	68f8      	ldr	r0, [r7, #12]
 8014968:	f009 f853 	bl	801da12 <memcpy>
  pbuf_ref(cseg->p);
 801496c:	68fb      	ldr	r3, [r7, #12]
 801496e:	685b      	ldr	r3, [r3, #4]
 8014970:	4618      	mov	r0, r3
 8014972:	f7fe fba7 	bl	80130c4 <pbuf_ref>
  return cseg;
 8014976:	68fb      	ldr	r3, [r7, #12]
}
 8014978:	4618      	mov	r0, r3
 801497a:	3710      	adds	r7, #16
 801497c:	46bd      	mov	sp, r7
 801497e:	bd80      	pop	{r7, pc}
 8014980:	080214f8 	.word	0x080214f8
 8014984:	08021a4c 	.word	0x08021a4c
 8014988:	0802153c 	.word	0x0802153c

0801498c <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 801498c:	b580      	push	{r7, lr}
 801498e:	b084      	sub	sp, #16
 8014990:	af00      	add	r7, sp, #0
 8014992:	60f8      	str	r0, [r7, #12]
 8014994:	60b9      	str	r1, [r7, #8]
 8014996:	607a      	str	r2, [r7, #4]
 8014998:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801499a:	68bb      	ldr	r3, [r7, #8]
 801499c:	2b00      	cmp	r3, #0
 801499e:	d109      	bne.n	80149b4 <tcp_recv_null+0x28>
 80149a0:	4b12      	ldr	r3, [pc, #72]	@ (80149ec <tcp_recv_null+0x60>)
 80149a2:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 80149a6:	4912      	ldr	r1, [pc, #72]	@ (80149f0 <tcp_recv_null+0x64>)
 80149a8:	4812      	ldr	r0, [pc, #72]	@ (80149f4 <tcp_recv_null+0x68>)
 80149aa:	f008 fea5 	bl	801d6f8 <iprintf>
 80149ae:	f06f 030f 	mvn.w	r3, #15
 80149b2:	e016      	b.n	80149e2 <tcp_recv_null+0x56>

  if (p != NULL) {
 80149b4:	687b      	ldr	r3, [r7, #4]
 80149b6:	2b00      	cmp	r3, #0
 80149b8:	d009      	beq.n	80149ce <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 80149ba:	687b      	ldr	r3, [r7, #4]
 80149bc:	891b      	ldrh	r3, [r3, #8]
 80149be:	4619      	mov	r1, r3
 80149c0:	68b8      	ldr	r0, [r7, #8]
 80149c2:	f7ff fab3 	bl	8013f2c <tcp_recved>
    pbuf_free(p);
 80149c6:	6878      	ldr	r0, [r7, #4]
 80149c8:	f7fe fad6 	bl	8012f78 <pbuf_free>
 80149cc:	e008      	b.n	80149e0 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 80149ce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80149d2:	2b00      	cmp	r3, #0
 80149d4:	d104      	bne.n	80149e0 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 80149d6:	68b8      	ldr	r0, [r7, #8]
 80149d8:	f7fe ff88 	bl	80138ec <tcp_close>
 80149dc:	4603      	mov	r3, r0
 80149de:	e000      	b.n	80149e2 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 80149e0:	2300      	movs	r3, #0
}
 80149e2:	4618      	mov	r0, r3
 80149e4:	3710      	adds	r7, #16
 80149e6:	46bd      	mov	sp, r7
 80149e8:	bd80      	pop	{r7, pc}
 80149ea:	bf00      	nop
 80149ec:	080214f8 	.word	0x080214f8
 80149f0:	08021a68 	.word	0x08021a68
 80149f4:	0802153c 	.word	0x0802153c

080149f8 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 80149f8:	b580      	push	{r7, lr}
 80149fa:	b086      	sub	sp, #24
 80149fc:	af00      	add	r7, sp, #0
 80149fe:	4603      	mov	r3, r0
 8014a00:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8014a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014a06:	2b00      	cmp	r3, #0
 8014a08:	db01      	blt.n	8014a0e <tcp_kill_prio+0x16>
 8014a0a:	79fb      	ldrb	r3, [r7, #7]
 8014a0c:	e000      	b.n	8014a10 <tcp_kill_prio+0x18>
 8014a0e:	237f      	movs	r3, #127	@ 0x7f
 8014a10:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8014a12:	7afb      	ldrb	r3, [r7, #11]
 8014a14:	2b00      	cmp	r3, #0
 8014a16:	d034      	beq.n	8014a82 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8014a18:	7afb      	ldrb	r3, [r7, #11]
 8014a1a:	3b01      	subs	r3, #1
 8014a1c:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8014a1e:	2300      	movs	r3, #0
 8014a20:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8014a22:	2300      	movs	r3, #0
 8014a24:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014a26:	4b19      	ldr	r3, [pc, #100]	@ (8014a8c <tcp_kill_prio+0x94>)
 8014a28:	681b      	ldr	r3, [r3, #0]
 8014a2a:	617b      	str	r3, [r7, #20]
 8014a2c:	e01f      	b.n	8014a6e <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8014a2e:	697b      	ldr	r3, [r7, #20]
 8014a30:	7d5b      	ldrb	r3, [r3, #21]
 8014a32:	7afa      	ldrb	r2, [r7, #11]
 8014a34:	429a      	cmp	r2, r3
 8014a36:	d80c      	bhi.n	8014a52 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8014a38:	697b      	ldr	r3, [r7, #20]
 8014a3a:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8014a3c:	7afa      	ldrb	r2, [r7, #11]
 8014a3e:	429a      	cmp	r2, r3
 8014a40:	d112      	bne.n	8014a68 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8014a42:	4b13      	ldr	r3, [pc, #76]	@ (8014a90 <tcp_kill_prio+0x98>)
 8014a44:	681a      	ldr	r2, [r3, #0]
 8014a46:	697b      	ldr	r3, [r7, #20]
 8014a48:	6a1b      	ldr	r3, [r3, #32]
 8014a4a:	1ad3      	subs	r3, r2, r3
 8014a4c:	68fa      	ldr	r2, [r7, #12]
 8014a4e:	429a      	cmp	r2, r3
 8014a50:	d80a      	bhi.n	8014a68 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8014a52:	4b0f      	ldr	r3, [pc, #60]	@ (8014a90 <tcp_kill_prio+0x98>)
 8014a54:	681a      	ldr	r2, [r3, #0]
 8014a56:	697b      	ldr	r3, [r7, #20]
 8014a58:	6a1b      	ldr	r3, [r3, #32]
 8014a5a:	1ad3      	subs	r3, r2, r3
 8014a5c:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8014a5e:	697b      	ldr	r3, [r7, #20]
 8014a60:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8014a62:	697b      	ldr	r3, [r7, #20]
 8014a64:	7d5b      	ldrb	r3, [r3, #21]
 8014a66:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014a68:	697b      	ldr	r3, [r7, #20]
 8014a6a:	68db      	ldr	r3, [r3, #12]
 8014a6c:	617b      	str	r3, [r7, #20]
 8014a6e:	697b      	ldr	r3, [r7, #20]
 8014a70:	2b00      	cmp	r3, #0
 8014a72:	d1dc      	bne.n	8014a2e <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8014a74:	693b      	ldr	r3, [r7, #16]
 8014a76:	2b00      	cmp	r3, #0
 8014a78:	d004      	beq.n	8014a84 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8014a7a:	6938      	ldr	r0, [r7, #16]
 8014a7c:	f7ff f87c 	bl	8013b78 <tcp_abort>
 8014a80:	e000      	b.n	8014a84 <tcp_kill_prio+0x8c>
    return;
 8014a82:	bf00      	nop
  }
}
 8014a84:	3718      	adds	r7, #24
 8014a86:	46bd      	mov	sp, r7
 8014a88:	bd80      	pop	{r7, pc}
 8014a8a:	bf00      	nop
 8014a8c:	2000f3e8 	.word	0x2000f3e8
 8014a90:	2000f3dc 	.word	0x2000f3dc

08014a94 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8014a94:	b580      	push	{r7, lr}
 8014a96:	b086      	sub	sp, #24
 8014a98:	af00      	add	r7, sp, #0
 8014a9a:	4603      	mov	r3, r0
 8014a9c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8014a9e:	79fb      	ldrb	r3, [r7, #7]
 8014aa0:	2b08      	cmp	r3, #8
 8014aa2:	d009      	beq.n	8014ab8 <tcp_kill_state+0x24>
 8014aa4:	79fb      	ldrb	r3, [r7, #7]
 8014aa6:	2b09      	cmp	r3, #9
 8014aa8:	d006      	beq.n	8014ab8 <tcp_kill_state+0x24>
 8014aaa:	4b1a      	ldr	r3, [pc, #104]	@ (8014b14 <tcp_kill_state+0x80>)
 8014aac:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 8014ab0:	4919      	ldr	r1, [pc, #100]	@ (8014b18 <tcp_kill_state+0x84>)
 8014ab2:	481a      	ldr	r0, [pc, #104]	@ (8014b1c <tcp_kill_state+0x88>)
 8014ab4:	f008 fe20 	bl	801d6f8 <iprintf>

  inactivity = 0;
 8014ab8:	2300      	movs	r3, #0
 8014aba:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8014abc:	2300      	movs	r3, #0
 8014abe:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014ac0:	4b17      	ldr	r3, [pc, #92]	@ (8014b20 <tcp_kill_state+0x8c>)
 8014ac2:	681b      	ldr	r3, [r3, #0]
 8014ac4:	617b      	str	r3, [r7, #20]
 8014ac6:	e017      	b.n	8014af8 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8014ac8:	697b      	ldr	r3, [r7, #20]
 8014aca:	7d1b      	ldrb	r3, [r3, #20]
 8014acc:	79fa      	ldrb	r2, [r7, #7]
 8014ace:	429a      	cmp	r2, r3
 8014ad0:	d10f      	bne.n	8014af2 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8014ad2:	4b14      	ldr	r3, [pc, #80]	@ (8014b24 <tcp_kill_state+0x90>)
 8014ad4:	681a      	ldr	r2, [r3, #0]
 8014ad6:	697b      	ldr	r3, [r7, #20]
 8014ad8:	6a1b      	ldr	r3, [r3, #32]
 8014ada:	1ad3      	subs	r3, r2, r3
 8014adc:	68fa      	ldr	r2, [r7, #12]
 8014ade:	429a      	cmp	r2, r3
 8014ae0:	d807      	bhi.n	8014af2 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8014ae2:	4b10      	ldr	r3, [pc, #64]	@ (8014b24 <tcp_kill_state+0x90>)
 8014ae4:	681a      	ldr	r2, [r3, #0]
 8014ae6:	697b      	ldr	r3, [r7, #20]
 8014ae8:	6a1b      	ldr	r3, [r3, #32]
 8014aea:	1ad3      	subs	r3, r2, r3
 8014aec:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8014aee:	697b      	ldr	r3, [r7, #20]
 8014af0:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014af2:	697b      	ldr	r3, [r7, #20]
 8014af4:	68db      	ldr	r3, [r3, #12]
 8014af6:	617b      	str	r3, [r7, #20]
 8014af8:	697b      	ldr	r3, [r7, #20]
 8014afa:	2b00      	cmp	r3, #0
 8014afc:	d1e4      	bne.n	8014ac8 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8014afe:	693b      	ldr	r3, [r7, #16]
 8014b00:	2b00      	cmp	r3, #0
 8014b02:	d003      	beq.n	8014b0c <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8014b04:	2100      	movs	r1, #0
 8014b06:	6938      	ldr	r0, [r7, #16]
 8014b08:	f7fe ff78 	bl	80139fc <tcp_abandon>
  }
}
 8014b0c:	bf00      	nop
 8014b0e:	3718      	adds	r7, #24
 8014b10:	46bd      	mov	sp, r7
 8014b12:	bd80      	pop	{r7, pc}
 8014b14:	080214f8 	.word	0x080214f8
 8014b18:	08021a84 	.word	0x08021a84
 8014b1c:	0802153c 	.word	0x0802153c
 8014b20:	2000f3e8 	.word	0x2000f3e8
 8014b24:	2000f3dc 	.word	0x2000f3dc

08014b28 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8014b28:	b580      	push	{r7, lr}
 8014b2a:	b084      	sub	sp, #16
 8014b2c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8014b2e:	2300      	movs	r3, #0
 8014b30:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8014b32:	2300      	movs	r3, #0
 8014b34:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8014b36:	4b12      	ldr	r3, [pc, #72]	@ (8014b80 <tcp_kill_timewait+0x58>)
 8014b38:	681b      	ldr	r3, [r3, #0]
 8014b3a:	60fb      	str	r3, [r7, #12]
 8014b3c:	e012      	b.n	8014b64 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8014b3e:	4b11      	ldr	r3, [pc, #68]	@ (8014b84 <tcp_kill_timewait+0x5c>)
 8014b40:	681a      	ldr	r2, [r3, #0]
 8014b42:	68fb      	ldr	r3, [r7, #12]
 8014b44:	6a1b      	ldr	r3, [r3, #32]
 8014b46:	1ad3      	subs	r3, r2, r3
 8014b48:	687a      	ldr	r2, [r7, #4]
 8014b4a:	429a      	cmp	r2, r3
 8014b4c:	d807      	bhi.n	8014b5e <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8014b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8014b84 <tcp_kill_timewait+0x5c>)
 8014b50:	681a      	ldr	r2, [r3, #0]
 8014b52:	68fb      	ldr	r3, [r7, #12]
 8014b54:	6a1b      	ldr	r3, [r3, #32]
 8014b56:	1ad3      	subs	r3, r2, r3
 8014b58:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8014b5a:	68fb      	ldr	r3, [r7, #12]
 8014b5c:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8014b5e:	68fb      	ldr	r3, [r7, #12]
 8014b60:	68db      	ldr	r3, [r3, #12]
 8014b62:	60fb      	str	r3, [r7, #12]
 8014b64:	68fb      	ldr	r3, [r7, #12]
 8014b66:	2b00      	cmp	r3, #0
 8014b68:	d1e9      	bne.n	8014b3e <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8014b6a:	68bb      	ldr	r3, [r7, #8]
 8014b6c:	2b00      	cmp	r3, #0
 8014b6e:	d002      	beq.n	8014b76 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8014b70:	68b8      	ldr	r0, [r7, #8]
 8014b72:	f7ff f801 	bl	8013b78 <tcp_abort>
  }
}
 8014b76:	bf00      	nop
 8014b78:	3710      	adds	r7, #16
 8014b7a:	46bd      	mov	sp, r7
 8014b7c:	bd80      	pop	{r7, pc}
 8014b7e:	bf00      	nop
 8014b80:	2000f3ec 	.word	0x2000f3ec
 8014b84:	2000f3dc 	.word	0x2000f3dc

08014b88 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8014b88:	b580      	push	{r7, lr}
 8014b8a:	b082      	sub	sp, #8
 8014b8c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8014b8e:	4b10      	ldr	r3, [pc, #64]	@ (8014bd0 <tcp_handle_closepend+0x48>)
 8014b90:	681b      	ldr	r3, [r3, #0]
 8014b92:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8014b94:	e014      	b.n	8014bc0 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8014b96:	687b      	ldr	r3, [r7, #4]
 8014b98:	68db      	ldr	r3, [r3, #12]
 8014b9a:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8014b9c:	687b      	ldr	r3, [r7, #4]
 8014b9e:	8b5b      	ldrh	r3, [r3, #26]
 8014ba0:	f003 0308 	and.w	r3, r3, #8
 8014ba4:	2b00      	cmp	r3, #0
 8014ba6:	d009      	beq.n	8014bbc <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8014ba8:	687b      	ldr	r3, [r7, #4]
 8014baa:	8b5b      	ldrh	r3, [r3, #26]
 8014bac:	f023 0308 	bic.w	r3, r3, #8
 8014bb0:	b29a      	uxth	r2, r3
 8014bb2:	687b      	ldr	r3, [r7, #4]
 8014bb4:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8014bb6:	6878      	ldr	r0, [r7, #4]
 8014bb8:	f7fe fe2e 	bl	8013818 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8014bbc:	683b      	ldr	r3, [r7, #0]
 8014bbe:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8014bc0:	687b      	ldr	r3, [r7, #4]
 8014bc2:	2b00      	cmp	r3, #0
 8014bc4:	d1e7      	bne.n	8014b96 <tcp_handle_closepend+0xe>
  }
}
 8014bc6:	bf00      	nop
 8014bc8:	bf00      	nop
 8014bca:	3708      	adds	r7, #8
 8014bcc:	46bd      	mov	sp, r7
 8014bce:	bd80      	pop	{r7, pc}
 8014bd0:	2000f3e8 	.word	0x2000f3e8

08014bd4 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8014bd4:	b580      	push	{r7, lr}
 8014bd6:	b084      	sub	sp, #16
 8014bd8:	af00      	add	r7, sp, #0
 8014bda:	4603      	mov	r3, r0
 8014bdc:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014bde:	2001      	movs	r0, #1
 8014be0:	f7fd fab0 	bl	8012144 <memp_malloc>
 8014be4:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8014be6:	68fb      	ldr	r3, [r7, #12]
 8014be8:	2b00      	cmp	r3, #0
 8014bea:	d126      	bne.n	8014c3a <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8014bec:	f7ff ffcc 	bl	8014b88 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8014bf0:	f7ff ff9a 	bl	8014b28 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014bf4:	2001      	movs	r0, #1
 8014bf6:	f7fd faa5 	bl	8012144 <memp_malloc>
 8014bfa:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8014bfc:	68fb      	ldr	r3, [r7, #12]
 8014bfe:	2b00      	cmp	r3, #0
 8014c00:	d11b      	bne.n	8014c3a <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8014c02:	2009      	movs	r0, #9
 8014c04:	f7ff ff46 	bl	8014a94 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014c08:	2001      	movs	r0, #1
 8014c0a:	f7fd fa9b 	bl	8012144 <memp_malloc>
 8014c0e:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8014c10:	68fb      	ldr	r3, [r7, #12]
 8014c12:	2b00      	cmp	r3, #0
 8014c14:	d111      	bne.n	8014c3a <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8014c16:	2008      	movs	r0, #8
 8014c18:	f7ff ff3c 	bl	8014a94 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014c1c:	2001      	movs	r0, #1
 8014c1e:	f7fd fa91 	bl	8012144 <memp_malloc>
 8014c22:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8014c24:	68fb      	ldr	r3, [r7, #12]
 8014c26:	2b00      	cmp	r3, #0
 8014c28:	d107      	bne.n	8014c3a <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8014c2a:	79fb      	ldrb	r3, [r7, #7]
 8014c2c:	4618      	mov	r0, r3
 8014c2e:	f7ff fee3 	bl	80149f8 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014c32:	2001      	movs	r0, #1
 8014c34:	f7fd fa86 	bl	8012144 <memp_malloc>
 8014c38:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8014c3a:	68fb      	ldr	r3, [r7, #12]
 8014c3c:	2b00      	cmp	r3, #0
 8014c3e:	d03f      	beq.n	8014cc0 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8014c40:	229c      	movs	r2, #156	@ 0x9c
 8014c42:	2100      	movs	r1, #0
 8014c44:	68f8      	ldr	r0, [r7, #12]
 8014c46:	f008 fdf6 	bl	801d836 <memset>
    pcb->prio = prio;
 8014c4a:	68fb      	ldr	r3, [r7, #12]
 8014c4c:	79fa      	ldrb	r2, [r7, #7]
 8014c4e:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8014c50:	68fb      	ldr	r3, [r7, #12]
 8014c52:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8014c56:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8014c5a:	68fb      	ldr	r3, [r7, #12]
 8014c5c:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8014c60:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8014c62:	68fb      	ldr	r3, [r7, #12]
 8014c64:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8014c66:	68fb      	ldr	r3, [r7, #12]
 8014c68:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 8014c6a:	68fb      	ldr	r3, [r7, #12]
 8014c6c:	22ff      	movs	r2, #255	@ 0xff
 8014c6e:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8014c70:	68fb      	ldr	r3, [r7, #12]
 8014c72:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8014c76:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8014c78:	68fb      	ldr	r3, [r7, #12]
 8014c7a:	2206      	movs	r2, #6
 8014c7c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8014c80:	68fb      	ldr	r3, [r7, #12]
 8014c82:	2206      	movs	r2, #6
 8014c84:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 8014c86:	68fb      	ldr	r3, [r7, #12]
 8014c88:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014c8c:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 8014c8e:	68fb      	ldr	r3, [r7, #12]
 8014c90:	2201      	movs	r2, #1
 8014c92:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 8014c96:	4b0d      	ldr	r3, [pc, #52]	@ (8014ccc <tcp_alloc+0xf8>)
 8014c98:	681a      	ldr	r2, [r3, #0]
 8014c9a:	68fb      	ldr	r3, [r7, #12]
 8014c9c:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8014c9e:	4b0c      	ldr	r3, [pc, #48]	@ (8014cd0 <tcp_alloc+0xfc>)
 8014ca0:	781a      	ldrb	r2, [r3, #0]
 8014ca2:	68fb      	ldr	r3, [r7, #12]
 8014ca4:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8014ca6:	68fb      	ldr	r3, [r7, #12]
 8014ca8:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8014cac:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8014cb0:	68fb      	ldr	r3, [r7, #12]
 8014cb2:	4a08      	ldr	r2, [pc, #32]	@ (8014cd4 <tcp_alloc+0x100>)
 8014cb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8014cb8:	68fb      	ldr	r3, [r7, #12]
 8014cba:	4a07      	ldr	r2, [pc, #28]	@ (8014cd8 <tcp_alloc+0x104>)
 8014cbc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8014cc0:	68fb      	ldr	r3, [r7, #12]
}
 8014cc2:	4618      	mov	r0, r3
 8014cc4:	3710      	adds	r7, #16
 8014cc6:	46bd      	mov	sp, r7
 8014cc8:	bd80      	pop	{r7, pc}
 8014cca:	bf00      	nop
 8014ccc:	2000f3dc 	.word	0x2000f3dc
 8014cd0:	2000f3f2 	.word	0x2000f3f2
 8014cd4:	0801498d 	.word	0x0801498d
 8014cd8:	006ddd00 	.word	0x006ddd00

08014cdc <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 8014cdc:	b580      	push	{r7, lr}
 8014cde:	b084      	sub	sp, #16
 8014ce0:	af00      	add	r7, sp, #0
 8014ce2:	4603      	mov	r3, r0
 8014ce4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 8014ce6:	2040      	movs	r0, #64	@ 0x40
 8014ce8:	f7ff ff74 	bl	8014bd4 <tcp_alloc>
 8014cec:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8014cee:	68fb      	ldr	r3, [r7, #12]
}
 8014cf0:	4618      	mov	r0, r3
 8014cf2:	3710      	adds	r7, #16
 8014cf4:	46bd      	mov	sp, r7
 8014cf6:	bd80      	pop	{r7, pc}

08014cf8 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8014cf8:	b480      	push	{r7}
 8014cfa:	b083      	sub	sp, #12
 8014cfc:	af00      	add	r7, sp, #0
 8014cfe:	6078      	str	r0, [r7, #4]
 8014d00:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 8014d02:	687b      	ldr	r3, [r7, #4]
 8014d04:	2b00      	cmp	r3, #0
 8014d06:	d002      	beq.n	8014d0e <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8014d08:	687b      	ldr	r3, [r7, #4]
 8014d0a:	683a      	ldr	r2, [r7, #0]
 8014d0c:	611a      	str	r2, [r3, #16]
  }
}
 8014d0e:	bf00      	nop
 8014d10:	370c      	adds	r7, #12
 8014d12:	46bd      	mov	sp, r7
 8014d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d18:	4770      	bx	lr
	...

08014d1c <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8014d1c:	b580      	push	{r7, lr}
 8014d1e:	b082      	sub	sp, #8
 8014d20:	af00      	add	r7, sp, #0
 8014d22:	6078      	str	r0, [r7, #4]
 8014d24:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8014d26:	687b      	ldr	r3, [r7, #4]
 8014d28:	2b00      	cmp	r3, #0
 8014d2a:	d00e      	beq.n	8014d4a <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8014d2c:	687b      	ldr	r3, [r7, #4]
 8014d2e:	7d1b      	ldrb	r3, [r3, #20]
 8014d30:	2b01      	cmp	r3, #1
 8014d32:	d106      	bne.n	8014d42 <tcp_recv+0x26>
 8014d34:	4b07      	ldr	r3, [pc, #28]	@ (8014d54 <tcp_recv+0x38>)
 8014d36:	f240 72df 	movw	r2, #2015	@ 0x7df
 8014d3a:	4907      	ldr	r1, [pc, #28]	@ (8014d58 <tcp_recv+0x3c>)
 8014d3c:	4807      	ldr	r0, [pc, #28]	@ (8014d5c <tcp_recv+0x40>)
 8014d3e:	f008 fcdb 	bl	801d6f8 <iprintf>
    pcb->recv = recv;
 8014d42:	687b      	ldr	r3, [r7, #4]
 8014d44:	683a      	ldr	r2, [r7, #0]
 8014d46:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }
}
 8014d4a:	bf00      	nop
 8014d4c:	3708      	adds	r7, #8
 8014d4e:	46bd      	mov	sp, r7
 8014d50:	bd80      	pop	{r7, pc}
 8014d52:	bf00      	nop
 8014d54:	080214f8 	.word	0x080214f8
 8014d58:	08021a94 	.word	0x08021a94
 8014d5c:	0802153c 	.word	0x0802153c

08014d60 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8014d60:	b580      	push	{r7, lr}
 8014d62:	b082      	sub	sp, #8
 8014d64:	af00      	add	r7, sp, #0
 8014d66:	6078      	str	r0, [r7, #4]
 8014d68:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8014d6a:	687b      	ldr	r3, [r7, #4]
 8014d6c:	2b00      	cmp	r3, #0
 8014d6e:	d00e      	beq.n	8014d8e <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8014d70:	687b      	ldr	r3, [r7, #4]
 8014d72:	7d1b      	ldrb	r3, [r3, #20]
 8014d74:	2b01      	cmp	r3, #1
 8014d76:	d106      	bne.n	8014d86 <tcp_sent+0x26>
 8014d78:	4b07      	ldr	r3, [pc, #28]	@ (8014d98 <tcp_sent+0x38>)
 8014d7a:	f240 72f3 	movw	r2, #2035	@ 0x7f3
 8014d7e:	4907      	ldr	r1, [pc, #28]	@ (8014d9c <tcp_sent+0x3c>)
 8014d80:	4807      	ldr	r0, [pc, #28]	@ (8014da0 <tcp_sent+0x40>)
 8014d82:	f008 fcb9 	bl	801d6f8 <iprintf>
    pcb->sent = sent;
 8014d86:	687b      	ldr	r3, [r7, #4]
 8014d88:	683a      	ldr	r2, [r7, #0]
 8014d8a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }
}
 8014d8e:	bf00      	nop
 8014d90:	3708      	adds	r7, #8
 8014d92:	46bd      	mov	sp, r7
 8014d94:	bd80      	pop	{r7, pc}
 8014d96:	bf00      	nop
 8014d98:	080214f8 	.word	0x080214f8
 8014d9c:	08021abc 	.word	0x08021abc
 8014da0:	0802153c 	.word	0x0802153c

08014da4 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8014da4:	b580      	push	{r7, lr}
 8014da6:	b082      	sub	sp, #8
 8014da8:	af00      	add	r7, sp, #0
 8014daa:	6078      	str	r0, [r7, #4]
 8014dac:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8014dae:	687b      	ldr	r3, [r7, #4]
 8014db0:	2b00      	cmp	r3, #0
 8014db2:	d00e      	beq.n	8014dd2 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8014db4:	687b      	ldr	r3, [r7, #4]
 8014db6:	7d1b      	ldrb	r3, [r3, #20]
 8014db8:	2b01      	cmp	r3, #1
 8014dba:	d106      	bne.n	8014dca <tcp_err+0x26>
 8014dbc:	4b07      	ldr	r3, [pc, #28]	@ (8014ddc <tcp_err+0x38>)
 8014dbe:	f640 020d 	movw	r2, #2061	@ 0x80d
 8014dc2:	4907      	ldr	r1, [pc, #28]	@ (8014de0 <tcp_err+0x3c>)
 8014dc4:	4807      	ldr	r0, [pc, #28]	@ (8014de4 <tcp_err+0x40>)
 8014dc6:	f008 fc97 	bl	801d6f8 <iprintf>
    pcb->errf = err;
 8014dca:	687b      	ldr	r3, [r7, #4]
 8014dcc:	683a      	ldr	r2, [r7, #0]
 8014dce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }
}
 8014dd2:	bf00      	nop
 8014dd4:	3708      	adds	r7, #8
 8014dd6:	46bd      	mov	sp, r7
 8014dd8:	bd80      	pop	{r7, pc}
 8014dda:	bf00      	nop
 8014ddc:	080214f8 	.word	0x080214f8
 8014de0:	08021ae4 	.word	0x08021ae4
 8014de4:	0802153c 	.word	0x0802153c

08014de8 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 8014de8:	b480      	push	{r7}
 8014dea:	b085      	sub	sp, #20
 8014dec:	af00      	add	r7, sp, #0
 8014dee:	6078      	str	r0, [r7, #4]
 8014df0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 8014df2:	687b      	ldr	r3, [r7, #4]
 8014df4:	2b00      	cmp	r3, #0
 8014df6:	d008      	beq.n	8014e0a <tcp_accept+0x22>
 8014df8:	687b      	ldr	r3, [r7, #4]
 8014dfa:	7d1b      	ldrb	r3, [r3, #20]
 8014dfc:	2b01      	cmp	r3, #1
 8014dfe:	d104      	bne.n	8014e0a <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 8014e00:	687b      	ldr	r3, [r7, #4]
 8014e02:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 8014e04:	68fb      	ldr	r3, [r7, #12]
 8014e06:	683a      	ldr	r2, [r7, #0]
 8014e08:	619a      	str	r2, [r3, #24]
  }
}
 8014e0a:	bf00      	nop
 8014e0c:	3714      	adds	r7, #20
 8014e0e:	46bd      	mov	sp, r7
 8014e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e14:	4770      	bx	lr
	...

08014e18 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8014e18:	b580      	push	{r7, lr}
 8014e1a:	b084      	sub	sp, #16
 8014e1c:	af00      	add	r7, sp, #0
 8014e1e:	60f8      	str	r0, [r7, #12]
 8014e20:	60b9      	str	r1, [r7, #8]
 8014e22:	4613      	mov	r3, r2
 8014e24:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8014e26:	68fb      	ldr	r3, [r7, #12]
 8014e28:	2b00      	cmp	r3, #0
 8014e2a:	d107      	bne.n	8014e3c <tcp_poll+0x24>
 8014e2c:	4b0e      	ldr	r3, [pc, #56]	@ (8014e68 <tcp_poll+0x50>)
 8014e2e:	f640 023d 	movw	r2, #2109	@ 0x83d
 8014e32:	490e      	ldr	r1, [pc, #56]	@ (8014e6c <tcp_poll+0x54>)
 8014e34:	480e      	ldr	r0, [pc, #56]	@ (8014e70 <tcp_poll+0x58>)
 8014e36:	f008 fc5f 	bl	801d6f8 <iprintf>
 8014e3a:	e011      	b.n	8014e60 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8014e3c:	68fb      	ldr	r3, [r7, #12]
 8014e3e:	7d1b      	ldrb	r3, [r3, #20]
 8014e40:	2b01      	cmp	r3, #1
 8014e42:	d106      	bne.n	8014e52 <tcp_poll+0x3a>
 8014e44:	4b08      	ldr	r3, [pc, #32]	@ (8014e68 <tcp_poll+0x50>)
 8014e46:	f640 023e 	movw	r2, #2110	@ 0x83e
 8014e4a:	490a      	ldr	r1, [pc, #40]	@ (8014e74 <tcp_poll+0x5c>)
 8014e4c:	4808      	ldr	r0, [pc, #32]	@ (8014e70 <tcp_poll+0x58>)
 8014e4e:	f008 fc53 	bl	801d6f8 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8014e52:	68fb      	ldr	r3, [r7, #12]
 8014e54:	68ba      	ldr	r2, [r7, #8]
 8014e56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8014e5a:	68fb      	ldr	r3, [r7, #12]
 8014e5c:	79fa      	ldrb	r2, [r7, #7]
 8014e5e:	775a      	strb	r2, [r3, #29]
}
 8014e60:	3710      	adds	r7, #16
 8014e62:	46bd      	mov	sp, r7
 8014e64:	bd80      	pop	{r7, pc}
 8014e66:	bf00      	nop
 8014e68:	080214f8 	.word	0x080214f8
 8014e6c:	08021b0c 	.word	0x08021b0c
 8014e70:	0802153c 	.word	0x0802153c
 8014e74:	08021b24 	.word	0x08021b24

08014e78 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8014e78:	b580      	push	{r7, lr}
 8014e7a:	b082      	sub	sp, #8
 8014e7c:	af00      	add	r7, sp, #0
 8014e7e:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8014e80:	687b      	ldr	r3, [r7, #4]
 8014e82:	2b00      	cmp	r3, #0
 8014e84:	d107      	bne.n	8014e96 <tcp_pcb_purge+0x1e>
 8014e86:	4b21      	ldr	r3, [pc, #132]	@ (8014f0c <tcp_pcb_purge+0x94>)
 8014e88:	f640 0251 	movw	r2, #2129	@ 0x851
 8014e8c:	4920      	ldr	r1, [pc, #128]	@ (8014f10 <tcp_pcb_purge+0x98>)
 8014e8e:	4821      	ldr	r0, [pc, #132]	@ (8014f14 <tcp_pcb_purge+0x9c>)
 8014e90:	f008 fc32 	bl	801d6f8 <iprintf>
 8014e94:	e037      	b.n	8014f06 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8014e96:	687b      	ldr	r3, [r7, #4]
 8014e98:	7d1b      	ldrb	r3, [r3, #20]
 8014e9a:	2b00      	cmp	r3, #0
 8014e9c:	d033      	beq.n	8014f06 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8014e9e:	687b      	ldr	r3, [r7, #4]
 8014ea0:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8014ea2:	2b0a      	cmp	r3, #10
 8014ea4:	d02f      	beq.n	8014f06 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8014ea6:	687b      	ldr	r3, [r7, #4]
 8014ea8:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8014eaa:	2b01      	cmp	r3, #1
 8014eac:	d02b      	beq.n	8014f06 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8014eae:	687b      	ldr	r3, [r7, #4]
 8014eb0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014eb2:	2b00      	cmp	r3, #0
 8014eb4:	d007      	beq.n	8014ec6 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8014eb6:	687b      	ldr	r3, [r7, #4]
 8014eb8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014eba:	4618      	mov	r0, r3
 8014ebc:	f7fe f85c 	bl	8012f78 <pbuf_free>
      pcb->refused_data = NULL;
 8014ec0:	687b      	ldr	r3, [r7, #4]
 8014ec2:	2200      	movs	r2, #0
 8014ec4:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8014ec6:	687b      	ldr	r3, [r7, #4]
 8014ec8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014eca:	2b00      	cmp	r3, #0
 8014ecc:	d002      	beq.n	8014ed4 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8014ece:	6878      	ldr	r0, [r7, #4]
 8014ed0:	f000 f986 	bl	80151e0 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8014ed4:	687b      	ldr	r3, [r7, #4]
 8014ed6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014eda:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 8014edc:	687b      	ldr	r3, [r7, #4]
 8014ede:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014ee0:	4618      	mov	r0, r3
 8014ee2:	f7ff fcdb 	bl	801489c <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8014ee6:	687b      	ldr	r3, [r7, #4]
 8014ee8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014eea:	4618      	mov	r0, r3
 8014eec:	f7ff fcd6 	bl	801489c <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8014ef0:	687b      	ldr	r3, [r7, #4]
 8014ef2:	2200      	movs	r2, #0
 8014ef4:	66da      	str	r2, [r3, #108]	@ 0x6c
 8014ef6:	687b      	ldr	r3, [r7, #4]
 8014ef8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8014efa:	687b      	ldr	r3, [r7, #4]
 8014efc:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8014efe:	687b      	ldr	r3, [r7, #4]
 8014f00:	2200      	movs	r2, #0
 8014f02:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8014f06:	3708      	adds	r7, #8
 8014f08:	46bd      	mov	sp, r7
 8014f0a:	bd80      	pop	{r7, pc}
 8014f0c:	080214f8 	.word	0x080214f8
 8014f10:	08021b44 	.word	0x08021b44
 8014f14:	0802153c 	.word	0x0802153c

08014f18 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8014f18:	b580      	push	{r7, lr}
 8014f1a:	b084      	sub	sp, #16
 8014f1c:	af00      	add	r7, sp, #0
 8014f1e:	6078      	str	r0, [r7, #4]
 8014f20:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8014f22:	683b      	ldr	r3, [r7, #0]
 8014f24:	2b00      	cmp	r3, #0
 8014f26:	d106      	bne.n	8014f36 <tcp_pcb_remove+0x1e>
 8014f28:	4b3e      	ldr	r3, [pc, #248]	@ (8015024 <tcp_pcb_remove+0x10c>)
 8014f2a:	f640 0283 	movw	r2, #2179	@ 0x883
 8014f2e:	493e      	ldr	r1, [pc, #248]	@ (8015028 <tcp_pcb_remove+0x110>)
 8014f30:	483e      	ldr	r0, [pc, #248]	@ (801502c <tcp_pcb_remove+0x114>)
 8014f32:	f008 fbe1 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8014f36:	687b      	ldr	r3, [r7, #4]
 8014f38:	2b00      	cmp	r3, #0
 8014f3a:	d106      	bne.n	8014f4a <tcp_pcb_remove+0x32>
 8014f3c:	4b39      	ldr	r3, [pc, #228]	@ (8015024 <tcp_pcb_remove+0x10c>)
 8014f3e:	f640 0284 	movw	r2, #2180	@ 0x884
 8014f42:	493b      	ldr	r1, [pc, #236]	@ (8015030 <tcp_pcb_remove+0x118>)
 8014f44:	4839      	ldr	r0, [pc, #228]	@ (801502c <tcp_pcb_remove+0x114>)
 8014f46:	f008 fbd7 	bl	801d6f8 <iprintf>

  TCP_RMV(pcblist, pcb);
 8014f4a:	687b      	ldr	r3, [r7, #4]
 8014f4c:	681b      	ldr	r3, [r3, #0]
 8014f4e:	683a      	ldr	r2, [r7, #0]
 8014f50:	429a      	cmp	r2, r3
 8014f52:	d105      	bne.n	8014f60 <tcp_pcb_remove+0x48>
 8014f54:	687b      	ldr	r3, [r7, #4]
 8014f56:	681b      	ldr	r3, [r3, #0]
 8014f58:	68da      	ldr	r2, [r3, #12]
 8014f5a:	687b      	ldr	r3, [r7, #4]
 8014f5c:	601a      	str	r2, [r3, #0]
 8014f5e:	e013      	b.n	8014f88 <tcp_pcb_remove+0x70>
 8014f60:	687b      	ldr	r3, [r7, #4]
 8014f62:	681b      	ldr	r3, [r3, #0]
 8014f64:	60fb      	str	r3, [r7, #12]
 8014f66:	e00c      	b.n	8014f82 <tcp_pcb_remove+0x6a>
 8014f68:	68fb      	ldr	r3, [r7, #12]
 8014f6a:	68db      	ldr	r3, [r3, #12]
 8014f6c:	683a      	ldr	r2, [r7, #0]
 8014f6e:	429a      	cmp	r2, r3
 8014f70:	d104      	bne.n	8014f7c <tcp_pcb_remove+0x64>
 8014f72:	683b      	ldr	r3, [r7, #0]
 8014f74:	68da      	ldr	r2, [r3, #12]
 8014f76:	68fb      	ldr	r3, [r7, #12]
 8014f78:	60da      	str	r2, [r3, #12]
 8014f7a:	e005      	b.n	8014f88 <tcp_pcb_remove+0x70>
 8014f7c:	68fb      	ldr	r3, [r7, #12]
 8014f7e:	68db      	ldr	r3, [r3, #12]
 8014f80:	60fb      	str	r3, [r7, #12]
 8014f82:	68fb      	ldr	r3, [r7, #12]
 8014f84:	2b00      	cmp	r3, #0
 8014f86:	d1ef      	bne.n	8014f68 <tcp_pcb_remove+0x50>
 8014f88:	683b      	ldr	r3, [r7, #0]
 8014f8a:	2200      	movs	r2, #0
 8014f8c:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8014f8e:	6838      	ldr	r0, [r7, #0]
 8014f90:	f7ff ff72 	bl	8014e78 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8014f94:	683b      	ldr	r3, [r7, #0]
 8014f96:	7d1b      	ldrb	r3, [r3, #20]
 8014f98:	2b0a      	cmp	r3, #10
 8014f9a:	d013      	beq.n	8014fc4 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8014f9c:	683b      	ldr	r3, [r7, #0]
 8014f9e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8014fa0:	2b01      	cmp	r3, #1
 8014fa2:	d00f      	beq.n	8014fc4 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8014fa4:	683b      	ldr	r3, [r7, #0]
 8014fa6:	8b5b      	ldrh	r3, [r3, #26]
 8014fa8:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8014fac:	2b00      	cmp	r3, #0
 8014fae:	d009      	beq.n	8014fc4 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8014fb0:	683b      	ldr	r3, [r7, #0]
 8014fb2:	8b5b      	ldrh	r3, [r3, #26]
 8014fb4:	f043 0302 	orr.w	r3, r3, #2
 8014fb8:	b29a      	uxth	r2, r3
 8014fba:	683b      	ldr	r3, [r7, #0]
 8014fbc:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8014fbe:	6838      	ldr	r0, [r7, #0]
 8014fc0:	f003 fbc0 	bl	8018744 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8014fc4:	683b      	ldr	r3, [r7, #0]
 8014fc6:	7d1b      	ldrb	r3, [r3, #20]
 8014fc8:	2b01      	cmp	r3, #1
 8014fca:	d020      	beq.n	801500e <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8014fcc:	683b      	ldr	r3, [r7, #0]
 8014fce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014fd0:	2b00      	cmp	r3, #0
 8014fd2:	d006      	beq.n	8014fe2 <tcp_pcb_remove+0xca>
 8014fd4:	4b13      	ldr	r3, [pc, #76]	@ (8015024 <tcp_pcb_remove+0x10c>)
 8014fd6:	f640 0293 	movw	r2, #2195	@ 0x893
 8014fda:	4916      	ldr	r1, [pc, #88]	@ (8015034 <tcp_pcb_remove+0x11c>)
 8014fdc:	4813      	ldr	r0, [pc, #76]	@ (801502c <tcp_pcb_remove+0x114>)
 8014fde:	f008 fb8b 	bl	801d6f8 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8014fe2:	683b      	ldr	r3, [r7, #0]
 8014fe4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014fe6:	2b00      	cmp	r3, #0
 8014fe8:	d006      	beq.n	8014ff8 <tcp_pcb_remove+0xe0>
 8014fea:	4b0e      	ldr	r3, [pc, #56]	@ (8015024 <tcp_pcb_remove+0x10c>)
 8014fec:	f640 0294 	movw	r2, #2196	@ 0x894
 8014ff0:	4911      	ldr	r1, [pc, #68]	@ (8015038 <tcp_pcb_remove+0x120>)
 8014ff2:	480e      	ldr	r0, [pc, #56]	@ (801502c <tcp_pcb_remove+0x114>)
 8014ff4:	f008 fb80 	bl	801d6f8 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8014ff8:	683b      	ldr	r3, [r7, #0]
 8014ffa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014ffc:	2b00      	cmp	r3, #0
 8014ffe:	d006      	beq.n	801500e <tcp_pcb_remove+0xf6>
 8015000:	4b08      	ldr	r3, [pc, #32]	@ (8015024 <tcp_pcb_remove+0x10c>)
 8015002:	f640 0296 	movw	r2, #2198	@ 0x896
 8015006:	490d      	ldr	r1, [pc, #52]	@ (801503c <tcp_pcb_remove+0x124>)
 8015008:	4808      	ldr	r0, [pc, #32]	@ (801502c <tcp_pcb_remove+0x114>)
 801500a:	f008 fb75 	bl	801d6f8 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 801500e:	683b      	ldr	r3, [r7, #0]
 8015010:	2200      	movs	r2, #0
 8015012:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8015014:	683b      	ldr	r3, [r7, #0]
 8015016:	2200      	movs	r2, #0
 8015018:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 801501a:	bf00      	nop
 801501c:	3710      	adds	r7, #16
 801501e:	46bd      	mov	sp, r7
 8015020:	bd80      	pop	{r7, pc}
 8015022:	bf00      	nop
 8015024:	080214f8 	.word	0x080214f8
 8015028:	08021b60 	.word	0x08021b60
 801502c:	0802153c 	.word	0x0802153c
 8015030:	08021b7c 	.word	0x08021b7c
 8015034:	08021b9c 	.word	0x08021b9c
 8015038:	08021bb4 	.word	0x08021bb4
 801503c:	08021bd0 	.word	0x08021bd0

08015040 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8015040:	b580      	push	{r7, lr}
 8015042:	b082      	sub	sp, #8
 8015044:	af00      	add	r7, sp, #0
 8015046:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8015048:	687b      	ldr	r3, [r7, #4]
 801504a:	2b00      	cmp	r3, #0
 801504c:	d106      	bne.n	801505c <tcp_next_iss+0x1c>
 801504e:	4b0a      	ldr	r3, [pc, #40]	@ (8015078 <tcp_next_iss+0x38>)
 8015050:	f640 02af 	movw	r2, #2223	@ 0x8af
 8015054:	4909      	ldr	r1, [pc, #36]	@ (801507c <tcp_next_iss+0x3c>)
 8015056:	480a      	ldr	r0, [pc, #40]	@ (8015080 <tcp_next_iss+0x40>)
 8015058:	f008 fb4e 	bl	801d6f8 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 801505c:	4b09      	ldr	r3, [pc, #36]	@ (8015084 <tcp_next_iss+0x44>)
 801505e:	681a      	ldr	r2, [r3, #0]
 8015060:	4b09      	ldr	r3, [pc, #36]	@ (8015088 <tcp_next_iss+0x48>)
 8015062:	681b      	ldr	r3, [r3, #0]
 8015064:	4413      	add	r3, r2
 8015066:	4a07      	ldr	r2, [pc, #28]	@ (8015084 <tcp_next_iss+0x44>)
 8015068:	6013      	str	r3, [r2, #0]
  return iss;
 801506a:	4b06      	ldr	r3, [pc, #24]	@ (8015084 <tcp_next_iss+0x44>)
 801506c:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 801506e:	4618      	mov	r0, r3
 8015070:	3708      	adds	r7, #8
 8015072:	46bd      	mov	sp, r7
 8015074:	bd80      	pop	{r7, pc}
 8015076:	bf00      	nop
 8015078:	080214f8 	.word	0x080214f8
 801507c:	08021be8 	.word	0x08021be8
 8015080:	0802153c 	.word	0x0802153c
 8015084:	2000007c 	.word	0x2000007c
 8015088:	2000f3dc 	.word	0x2000f3dc

0801508c <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 801508c:	b580      	push	{r7, lr}
 801508e:	b086      	sub	sp, #24
 8015090:	af00      	add	r7, sp, #0
 8015092:	4603      	mov	r3, r0
 8015094:	60b9      	str	r1, [r7, #8]
 8015096:	607a      	str	r2, [r7, #4]
 8015098:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 801509a:	687b      	ldr	r3, [r7, #4]
 801509c:	2b00      	cmp	r3, #0
 801509e:	d106      	bne.n	80150ae <tcp_eff_send_mss_netif+0x22>
 80150a0:	4b14      	ldr	r3, [pc, #80]	@ (80150f4 <tcp_eff_send_mss_netif+0x68>)
 80150a2:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 80150a6:	4914      	ldr	r1, [pc, #80]	@ (80150f8 <tcp_eff_send_mss_netif+0x6c>)
 80150a8:	4814      	ldr	r0, [pc, #80]	@ (80150fc <tcp_eff_send_mss_netif+0x70>)
 80150aa:	f008 fb25 	bl	801d6f8 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 80150ae:	68bb      	ldr	r3, [r7, #8]
 80150b0:	2b00      	cmp	r3, #0
 80150b2:	d101      	bne.n	80150b8 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 80150b4:	89fb      	ldrh	r3, [r7, #14]
 80150b6:	e019      	b.n	80150ec <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 80150b8:	68bb      	ldr	r3, [r7, #8]
 80150ba:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80150bc:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 80150be:	8afb      	ldrh	r3, [r7, #22]
 80150c0:	2b00      	cmp	r3, #0
 80150c2:	d012      	beq.n	80150ea <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 80150c4:	2328      	movs	r3, #40	@ 0x28
 80150c6:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 80150c8:	8afa      	ldrh	r2, [r7, #22]
 80150ca:	8abb      	ldrh	r3, [r7, #20]
 80150cc:	429a      	cmp	r2, r3
 80150ce:	d904      	bls.n	80150da <tcp_eff_send_mss_netif+0x4e>
 80150d0:	8afa      	ldrh	r2, [r7, #22]
 80150d2:	8abb      	ldrh	r3, [r7, #20]
 80150d4:	1ad3      	subs	r3, r2, r3
 80150d6:	b29b      	uxth	r3, r3
 80150d8:	e000      	b.n	80150dc <tcp_eff_send_mss_netif+0x50>
 80150da:	2300      	movs	r3, #0
 80150dc:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 80150de:	8a7a      	ldrh	r2, [r7, #18]
 80150e0:	89fb      	ldrh	r3, [r7, #14]
 80150e2:	4293      	cmp	r3, r2
 80150e4:	bf28      	it	cs
 80150e6:	4613      	movcs	r3, r2
 80150e8:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 80150ea:	89fb      	ldrh	r3, [r7, #14]
}
 80150ec:	4618      	mov	r0, r3
 80150ee:	3718      	adds	r7, #24
 80150f0:	46bd      	mov	sp, r7
 80150f2:	bd80      	pop	{r7, pc}
 80150f4:	080214f8 	.word	0x080214f8
 80150f8:	08021c04 	.word	0x08021c04
 80150fc:	0802153c 	.word	0x0802153c

08015100 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8015100:	b580      	push	{r7, lr}
 8015102:	b084      	sub	sp, #16
 8015104:	af00      	add	r7, sp, #0
 8015106:	6078      	str	r0, [r7, #4]
 8015108:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 801510a:	683b      	ldr	r3, [r7, #0]
 801510c:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801510e:	687b      	ldr	r3, [r7, #4]
 8015110:	2b00      	cmp	r3, #0
 8015112:	d119      	bne.n	8015148 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8015114:	4b10      	ldr	r3, [pc, #64]	@ (8015158 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8015116:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 801511a:	4910      	ldr	r1, [pc, #64]	@ (801515c <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 801511c:	4810      	ldr	r0, [pc, #64]	@ (8015160 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 801511e:	f008 faeb 	bl	801d6f8 <iprintf>

  while (pcb != NULL) {
 8015122:	e011      	b.n	8015148 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8015124:	68fb      	ldr	r3, [r7, #12]
 8015126:	681a      	ldr	r2, [r3, #0]
 8015128:	687b      	ldr	r3, [r7, #4]
 801512a:	681b      	ldr	r3, [r3, #0]
 801512c:	429a      	cmp	r2, r3
 801512e:	d108      	bne.n	8015142 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8015130:	68fb      	ldr	r3, [r7, #12]
 8015132:	68db      	ldr	r3, [r3, #12]
 8015134:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8015136:	68f8      	ldr	r0, [r7, #12]
 8015138:	f7fe fd1e 	bl	8013b78 <tcp_abort>
      pcb = next;
 801513c:	68bb      	ldr	r3, [r7, #8]
 801513e:	60fb      	str	r3, [r7, #12]
 8015140:	e002      	b.n	8015148 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8015142:	68fb      	ldr	r3, [r7, #12]
 8015144:	68db      	ldr	r3, [r3, #12]
 8015146:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8015148:	68fb      	ldr	r3, [r7, #12]
 801514a:	2b00      	cmp	r3, #0
 801514c:	d1ea      	bne.n	8015124 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 801514e:	bf00      	nop
 8015150:	bf00      	nop
 8015152:	3710      	adds	r7, #16
 8015154:	46bd      	mov	sp, r7
 8015156:	bd80      	pop	{r7, pc}
 8015158:	080214f8 	.word	0x080214f8
 801515c:	08021c2c 	.word	0x08021c2c
 8015160:	0802153c 	.word	0x0802153c

08015164 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8015164:	b580      	push	{r7, lr}
 8015166:	b084      	sub	sp, #16
 8015168:	af00      	add	r7, sp, #0
 801516a:	6078      	str	r0, [r7, #4]
 801516c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 801516e:	687b      	ldr	r3, [r7, #4]
 8015170:	2b00      	cmp	r3, #0
 8015172:	d02a      	beq.n	80151ca <tcp_netif_ip_addr_changed+0x66>
 8015174:	687b      	ldr	r3, [r7, #4]
 8015176:	681b      	ldr	r3, [r3, #0]
 8015178:	2b00      	cmp	r3, #0
 801517a:	d026      	beq.n	80151ca <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 801517c:	4b15      	ldr	r3, [pc, #84]	@ (80151d4 <tcp_netif_ip_addr_changed+0x70>)
 801517e:	681b      	ldr	r3, [r3, #0]
 8015180:	4619      	mov	r1, r3
 8015182:	6878      	ldr	r0, [r7, #4]
 8015184:	f7ff ffbc 	bl	8015100 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8015188:	4b13      	ldr	r3, [pc, #76]	@ (80151d8 <tcp_netif_ip_addr_changed+0x74>)
 801518a:	681b      	ldr	r3, [r3, #0]
 801518c:	4619      	mov	r1, r3
 801518e:	6878      	ldr	r0, [r7, #4]
 8015190:	f7ff ffb6 	bl	8015100 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8015194:	683b      	ldr	r3, [r7, #0]
 8015196:	2b00      	cmp	r3, #0
 8015198:	d017      	beq.n	80151ca <tcp_netif_ip_addr_changed+0x66>
 801519a:	683b      	ldr	r3, [r7, #0]
 801519c:	681b      	ldr	r3, [r3, #0]
 801519e:	2b00      	cmp	r3, #0
 80151a0:	d013      	beq.n	80151ca <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80151a2:	4b0e      	ldr	r3, [pc, #56]	@ (80151dc <tcp_netif_ip_addr_changed+0x78>)
 80151a4:	681b      	ldr	r3, [r3, #0]
 80151a6:	60fb      	str	r3, [r7, #12]
 80151a8:	e00c      	b.n	80151c4 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 80151aa:	68fb      	ldr	r3, [r7, #12]
 80151ac:	681a      	ldr	r2, [r3, #0]
 80151ae:	687b      	ldr	r3, [r7, #4]
 80151b0:	681b      	ldr	r3, [r3, #0]
 80151b2:	429a      	cmp	r2, r3
 80151b4:	d103      	bne.n	80151be <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 80151b6:	683b      	ldr	r3, [r7, #0]
 80151b8:	681a      	ldr	r2, [r3, #0]
 80151ba:	68fb      	ldr	r3, [r7, #12]
 80151bc:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80151be:	68fb      	ldr	r3, [r7, #12]
 80151c0:	68db      	ldr	r3, [r3, #12]
 80151c2:	60fb      	str	r3, [r7, #12]
 80151c4:	68fb      	ldr	r3, [r7, #12]
 80151c6:	2b00      	cmp	r3, #0
 80151c8:	d1ef      	bne.n	80151aa <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 80151ca:	bf00      	nop
 80151cc:	3710      	adds	r7, #16
 80151ce:	46bd      	mov	sp, r7
 80151d0:	bd80      	pop	{r7, pc}
 80151d2:	bf00      	nop
 80151d4:	2000f3e8 	.word	0x2000f3e8
 80151d8:	2000f3e0 	.word	0x2000f3e0
 80151dc:	2000f3e4 	.word	0x2000f3e4

080151e0 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 80151e0:	b580      	push	{r7, lr}
 80151e2:	b082      	sub	sp, #8
 80151e4:	af00      	add	r7, sp, #0
 80151e6:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 80151e8:	687b      	ldr	r3, [r7, #4]
 80151ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80151ec:	2b00      	cmp	r3, #0
 80151ee:	d007      	beq.n	8015200 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 80151f0:	687b      	ldr	r3, [r7, #4]
 80151f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80151f4:	4618      	mov	r0, r3
 80151f6:	f7ff fb51 	bl	801489c <tcp_segs_free>
    pcb->ooseq = NULL;
 80151fa:	687b      	ldr	r3, [r7, #4]
 80151fc:	2200      	movs	r2, #0
 80151fe:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8015200:	bf00      	nop
 8015202:	3708      	adds	r7, #8
 8015204:	46bd      	mov	sp, r7
 8015206:	bd80      	pop	{r7, pc}

08015208 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8015208:	b590      	push	{r4, r7, lr}
 801520a:	b08d      	sub	sp, #52	@ 0x34
 801520c:	af04      	add	r7, sp, #16
 801520e:	6078      	str	r0, [r7, #4]
 8015210:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8015212:	687b      	ldr	r3, [r7, #4]
 8015214:	2b00      	cmp	r3, #0
 8015216:	d105      	bne.n	8015224 <tcp_input+0x1c>
 8015218:	4b9b      	ldr	r3, [pc, #620]	@ (8015488 <tcp_input+0x280>)
 801521a:	2283      	movs	r2, #131	@ 0x83
 801521c:	499b      	ldr	r1, [pc, #620]	@ (801548c <tcp_input+0x284>)
 801521e:	489c      	ldr	r0, [pc, #624]	@ (8015490 <tcp_input+0x288>)
 8015220:	f008 fa6a 	bl	801d6f8 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8015224:	687b      	ldr	r3, [r7, #4]
 8015226:	685b      	ldr	r3, [r3, #4]
 8015228:	4a9a      	ldr	r2, [pc, #616]	@ (8015494 <tcp_input+0x28c>)
 801522a:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 801522c:	687b      	ldr	r3, [r7, #4]
 801522e:	895b      	ldrh	r3, [r3, #10]
 8015230:	2b13      	cmp	r3, #19
 8015232:	f240 83d1 	bls.w	80159d8 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8015236:	4b98      	ldr	r3, [pc, #608]	@ (8015498 <tcp_input+0x290>)
 8015238:	695b      	ldr	r3, [r3, #20]
 801523a:	4a97      	ldr	r2, [pc, #604]	@ (8015498 <tcp_input+0x290>)
 801523c:	6812      	ldr	r2, [r2, #0]
 801523e:	4611      	mov	r1, r2
 8015240:	4618      	mov	r0, r3
 8015242:	f006 fbc9 	bl	801b9d8 <ip4_addr_isbroadcast_u32>
 8015246:	4603      	mov	r3, r0
 8015248:	2b00      	cmp	r3, #0
 801524a:	f040 83c7 	bne.w	80159dc <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 801524e:	4b92      	ldr	r3, [pc, #584]	@ (8015498 <tcp_input+0x290>)
 8015250:	695b      	ldr	r3, [r3, #20]
 8015252:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8015256:	2be0      	cmp	r3, #224	@ 0xe0
 8015258:	f000 83c0 	beq.w	80159dc <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 801525c:	4b8d      	ldr	r3, [pc, #564]	@ (8015494 <tcp_input+0x28c>)
 801525e:	681b      	ldr	r3, [r3, #0]
 8015260:	899b      	ldrh	r3, [r3, #12]
 8015262:	b29b      	uxth	r3, r3
 8015264:	4618      	mov	r0, r3
 8015266:	f7fc fa5f 	bl	8011728 <lwip_htons>
 801526a:	4603      	mov	r3, r0
 801526c:	0b1b      	lsrs	r3, r3, #12
 801526e:	b29b      	uxth	r3, r3
 8015270:	b2db      	uxtb	r3, r3
 8015272:	009b      	lsls	r3, r3, #2
 8015274:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8015276:	7cbb      	ldrb	r3, [r7, #18]
 8015278:	2b13      	cmp	r3, #19
 801527a:	f240 83b1 	bls.w	80159e0 <tcp_input+0x7d8>
 801527e:	7cbb      	ldrb	r3, [r7, #18]
 8015280:	b29a      	uxth	r2, r3
 8015282:	687b      	ldr	r3, [r7, #4]
 8015284:	891b      	ldrh	r3, [r3, #8]
 8015286:	429a      	cmp	r2, r3
 8015288:	f200 83aa 	bhi.w	80159e0 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801528c:	7cbb      	ldrb	r3, [r7, #18]
 801528e:	b29b      	uxth	r3, r3
 8015290:	3b14      	subs	r3, #20
 8015292:	b29a      	uxth	r2, r3
 8015294:	4b81      	ldr	r3, [pc, #516]	@ (801549c <tcp_input+0x294>)
 8015296:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8015298:	4b81      	ldr	r3, [pc, #516]	@ (80154a0 <tcp_input+0x298>)
 801529a:	2200      	movs	r2, #0
 801529c:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 801529e:	687b      	ldr	r3, [r7, #4]
 80152a0:	895a      	ldrh	r2, [r3, #10]
 80152a2:	7cbb      	ldrb	r3, [r7, #18]
 80152a4:	b29b      	uxth	r3, r3
 80152a6:	429a      	cmp	r2, r3
 80152a8:	d309      	bcc.n	80152be <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 80152aa:	4b7c      	ldr	r3, [pc, #496]	@ (801549c <tcp_input+0x294>)
 80152ac:	881a      	ldrh	r2, [r3, #0]
 80152ae:	4b7d      	ldr	r3, [pc, #500]	@ (80154a4 <tcp_input+0x29c>)
 80152b0:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 80152b2:	7cbb      	ldrb	r3, [r7, #18]
 80152b4:	4619      	mov	r1, r3
 80152b6:	6878      	ldr	r0, [r7, #4]
 80152b8:	f7fd fdd8 	bl	8012e6c <pbuf_remove_header>
 80152bc:	e04e      	b.n	801535c <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 80152be:	687b      	ldr	r3, [r7, #4]
 80152c0:	681b      	ldr	r3, [r3, #0]
 80152c2:	2b00      	cmp	r3, #0
 80152c4:	d105      	bne.n	80152d2 <tcp_input+0xca>
 80152c6:	4b70      	ldr	r3, [pc, #448]	@ (8015488 <tcp_input+0x280>)
 80152c8:	22c2      	movs	r2, #194	@ 0xc2
 80152ca:	4977      	ldr	r1, [pc, #476]	@ (80154a8 <tcp_input+0x2a0>)
 80152cc:	4870      	ldr	r0, [pc, #448]	@ (8015490 <tcp_input+0x288>)
 80152ce:	f008 fa13 	bl	801d6f8 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 80152d2:	2114      	movs	r1, #20
 80152d4:	6878      	ldr	r0, [r7, #4]
 80152d6:	f7fd fdc9 	bl	8012e6c <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 80152da:	687b      	ldr	r3, [r7, #4]
 80152dc:	895a      	ldrh	r2, [r3, #10]
 80152de:	4b71      	ldr	r3, [pc, #452]	@ (80154a4 <tcp_input+0x29c>)
 80152e0:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 80152e2:	4b6e      	ldr	r3, [pc, #440]	@ (801549c <tcp_input+0x294>)
 80152e4:	881a      	ldrh	r2, [r3, #0]
 80152e6:	4b6f      	ldr	r3, [pc, #444]	@ (80154a4 <tcp_input+0x29c>)
 80152e8:	881b      	ldrh	r3, [r3, #0]
 80152ea:	1ad3      	subs	r3, r2, r3
 80152ec:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 80152ee:	4b6d      	ldr	r3, [pc, #436]	@ (80154a4 <tcp_input+0x29c>)
 80152f0:	881b      	ldrh	r3, [r3, #0]
 80152f2:	4619      	mov	r1, r3
 80152f4:	6878      	ldr	r0, [r7, #4]
 80152f6:	f7fd fdb9 	bl	8012e6c <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 80152fa:	687b      	ldr	r3, [r7, #4]
 80152fc:	681b      	ldr	r3, [r3, #0]
 80152fe:	895b      	ldrh	r3, [r3, #10]
 8015300:	8a3a      	ldrh	r2, [r7, #16]
 8015302:	429a      	cmp	r2, r3
 8015304:	f200 836e 	bhi.w	80159e4 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8015308:	687b      	ldr	r3, [r7, #4]
 801530a:	681b      	ldr	r3, [r3, #0]
 801530c:	685b      	ldr	r3, [r3, #4]
 801530e:	4a64      	ldr	r2, [pc, #400]	@ (80154a0 <tcp_input+0x298>)
 8015310:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8015312:	687b      	ldr	r3, [r7, #4]
 8015314:	681b      	ldr	r3, [r3, #0]
 8015316:	8a3a      	ldrh	r2, [r7, #16]
 8015318:	4611      	mov	r1, r2
 801531a:	4618      	mov	r0, r3
 801531c:	f7fd fda6 	bl	8012e6c <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8015320:	687b      	ldr	r3, [r7, #4]
 8015322:	891a      	ldrh	r2, [r3, #8]
 8015324:	8a3b      	ldrh	r3, [r7, #16]
 8015326:	1ad3      	subs	r3, r2, r3
 8015328:	b29a      	uxth	r2, r3
 801532a:	687b      	ldr	r3, [r7, #4]
 801532c:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 801532e:	687b      	ldr	r3, [r7, #4]
 8015330:	895b      	ldrh	r3, [r3, #10]
 8015332:	2b00      	cmp	r3, #0
 8015334:	d005      	beq.n	8015342 <tcp_input+0x13a>
 8015336:	4b54      	ldr	r3, [pc, #336]	@ (8015488 <tcp_input+0x280>)
 8015338:	22df      	movs	r2, #223	@ 0xdf
 801533a:	495c      	ldr	r1, [pc, #368]	@ (80154ac <tcp_input+0x2a4>)
 801533c:	4854      	ldr	r0, [pc, #336]	@ (8015490 <tcp_input+0x288>)
 801533e:	f008 f9db 	bl	801d6f8 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8015342:	687b      	ldr	r3, [r7, #4]
 8015344:	891a      	ldrh	r2, [r3, #8]
 8015346:	687b      	ldr	r3, [r7, #4]
 8015348:	681b      	ldr	r3, [r3, #0]
 801534a:	891b      	ldrh	r3, [r3, #8]
 801534c:	429a      	cmp	r2, r3
 801534e:	d005      	beq.n	801535c <tcp_input+0x154>
 8015350:	4b4d      	ldr	r3, [pc, #308]	@ (8015488 <tcp_input+0x280>)
 8015352:	22e0      	movs	r2, #224	@ 0xe0
 8015354:	4956      	ldr	r1, [pc, #344]	@ (80154b0 <tcp_input+0x2a8>)
 8015356:	484e      	ldr	r0, [pc, #312]	@ (8015490 <tcp_input+0x288>)
 8015358:	f008 f9ce 	bl	801d6f8 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 801535c:	4b4d      	ldr	r3, [pc, #308]	@ (8015494 <tcp_input+0x28c>)
 801535e:	681b      	ldr	r3, [r3, #0]
 8015360:	881b      	ldrh	r3, [r3, #0]
 8015362:	b29b      	uxth	r3, r3
 8015364:	4a4b      	ldr	r2, [pc, #300]	@ (8015494 <tcp_input+0x28c>)
 8015366:	6814      	ldr	r4, [r2, #0]
 8015368:	4618      	mov	r0, r3
 801536a:	f7fc f9dd 	bl	8011728 <lwip_htons>
 801536e:	4603      	mov	r3, r0
 8015370:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8015372:	4b48      	ldr	r3, [pc, #288]	@ (8015494 <tcp_input+0x28c>)
 8015374:	681b      	ldr	r3, [r3, #0]
 8015376:	885b      	ldrh	r3, [r3, #2]
 8015378:	b29b      	uxth	r3, r3
 801537a:	4a46      	ldr	r2, [pc, #280]	@ (8015494 <tcp_input+0x28c>)
 801537c:	6814      	ldr	r4, [r2, #0]
 801537e:	4618      	mov	r0, r3
 8015380:	f7fc f9d2 	bl	8011728 <lwip_htons>
 8015384:	4603      	mov	r3, r0
 8015386:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8015388:	4b42      	ldr	r3, [pc, #264]	@ (8015494 <tcp_input+0x28c>)
 801538a:	681b      	ldr	r3, [r3, #0]
 801538c:	685b      	ldr	r3, [r3, #4]
 801538e:	4a41      	ldr	r2, [pc, #260]	@ (8015494 <tcp_input+0x28c>)
 8015390:	6814      	ldr	r4, [r2, #0]
 8015392:	4618      	mov	r0, r3
 8015394:	f7fc f9dd 	bl	8011752 <lwip_htonl>
 8015398:	4603      	mov	r3, r0
 801539a:	6063      	str	r3, [r4, #4]
 801539c:	6863      	ldr	r3, [r4, #4]
 801539e:	4a45      	ldr	r2, [pc, #276]	@ (80154b4 <tcp_input+0x2ac>)
 80153a0:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 80153a2:	4b3c      	ldr	r3, [pc, #240]	@ (8015494 <tcp_input+0x28c>)
 80153a4:	681b      	ldr	r3, [r3, #0]
 80153a6:	689b      	ldr	r3, [r3, #8]
 80153a8:	4a3a      	ldr	r2, [pc, #232]	@ (8015494 <tcp_input+0x28c>)
 80153aa:	6814      	ldr	r4, [r2, #0]
 80153ac:	4618      	mov	r0, r3
 80153ae:	f7fc f9d0 	bl	8011752 <lwip_htonl>
 80153b2:	4603      	mov	r3, r0
 80153b4:	60a3      	str	r3, [r4, #8]
 80153b6:	68a3      	ldr	r3, [r4, #8]
 80153b8:	4a3f      	ldr	r2, [pc, #252]	@ (80154b8 <tcp_input+0x2b0>)
 80153ba:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 80153bc:	4b35      	ldr	r3, [pc, #212]	@ (8015494 <tcp_input+0x28c>)
 80153be:	681b      	ldr	r3, [r3, #0]
 80153c0:	89db      	ldrh	r3, [r3, #14]
 80153c2:	b29b      	uxth	r3, r3
 80153c4:	4a33      	ldr	r2, [pc, #204]	@ (8015494 <tcp_input+0x28c>)
 80153c6:	6814      	ldr	r4, [r2, #0]
 80153c8:	4618      	mov	r0, r3
 80153ca:	f7fc f9ad 	bl	8011728 <lwip_htons>
 80153ce:	4603      	mov	r3, r0
 80153d0:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 80153d2:	4b30      	ldr	r3, [pc, #192]	@ (8015494 <tcp_input+0x28c>)
 80153d4:	681b      	ldr	r3, [r3, #0]
 80153d6:	899b      	ldrh	r3, [r3, #12]
 80153d8:	b29b      	uxth	r3, r3
 80153da:	4618      	mov	r0, r3
 80153dc:	f7fc f9a4 	bl	8011728 <lwip_htons>
 80153e0:	4603      	mov	r3, r0
 80153e2:	b2db      	uxtb	r3, r3
 80153e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80153e8:	b2da      	uxtb	r2, r3
 80153ea:	4b34      	ldr	r3, [pc, #208]	@ (80154bc <tcp_input+0x2b4>)
 80153ec:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 80153ee:	687b      	ldr	r3, [r7, #4]
 80153f0:	891a      	ldrh	r2, [r3, #8]
 80153f2:	4b33      	ldr	r3, [pc, #204]	@ (80154c0 <tcp_input+0x2b8>)
 80153f4:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 80153f6:	4b31      	ldr	r3, [pc, #196]	@ (80154bc <tcp_input+0x2b4>)
 80153f8:	781b      	ldrb	r3, [r3, #0]
 80153fa:	f003 0303 	and.w	r3, r3, #3
 80153fe:	2b00      	cmp	r3, #0
 8015400:	d00c      	beq.n	801541c <tcp_input+0x214>
    tcplen++;
 8015402:	4b2f      	ldr	r3, [pc, #188]	@ (80154c0 <tcp_input+0x2b8>)
 8015404:	881b      	ldrh	r3, [r3, #0]
 8015406:	3301      	adds	r3, #1
 8015408:	b29a      	uxth	r2, r3
 801540a:	4b2d      	ldr	r3, [pc, #180]	@ (80154c0 <tcp_input+0x2b8>)
 801540c:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 801540e:	687b      	ldr	r3, [r7, #4]
 8015410:	891a      	ldrh	r2, [r3, #8]
 8015412:	4b2b      	ldr	r3, [pc, #172]	@ (80154c0 <tcp_input+0x2b8>)
 8015414:	881b      	ldrh	r3, [r3, #0]
 8015416:	429a      	cmp	r2, r3
 8015418:	f200 82e6 	bhi.w	80159e8 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 801541c:	2300      	movs	r3, #0
 801541e:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015420:	4b28      	ldr	r3, [pc, #160]	@ (80154c4 <tcp_input+0x2bc>)
 8015422:	681b      	ldr	r3, [r3, #0]
 8015424:	61fb      	str	r3, [r7, #28]
 8015426:	e09d      	b.n	8015564 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8015428:	69fb      	ldr	r3, [r7, #28]
 801542a:	7d1b      	ldrb	r3, [r3, #20]
 801542c:	2b00      	cmp	r3, #0
 801542e:	d105      	bne.n	801543c <tcp_input+0x234>
 8015430:	4b15      	ldr	r3, [pc, #84]	@ (8015488 <tcp_input+0x280>)
 8015432:	22fb      	movs	r2, #251	@ 0xfb
 8015434:	4924      	ldr	r1, [pc, #144]	@ (80154c8 <tcp_input+0x2c0>)
 8015436:	4816      	ldr	r0, [pc, #88]	@ (8015490 <tcp_input+0x288>)
 8015438:	f008 f95e 	bl	801d6f8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 801543c:	69fb      	ldr	r3, [r7, #28]
 801543e:	7d1b      	ldrb	r3, [r3, #20]
 8015440:	2b0a      	cmp	r3, #10
 8015442:	d105      	bne.n	8015450 <tcp_input+0x248>
 8015444:	4b10      	ldr	r3, [pc, #64]	@ (8015488 <tcp_input+0x280>)
 8015446:	22fc      	movs	r2, #252	@ 0xfc
 8015448:	4920      	ldr	r1, [pc, #128]	@ (80154cc <tcp_input+0x2c4>)
 801544a:	4811      	ldr	r0, [pc, #68]	@ (8015490 <tcp_input+0x288>)
 801544c:	f008 f954 	bl	801d6f8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8015450:	69fb      	ldr	r3, [r7, #28]
 8015452:	7d1b      	ldrb	r3, [r3, #20]
 8015454:	2b01      	cmp	r3, #1
 8015456:	d105      	bne.n	8015464 <tcp_input+0x25c>
 8015458:	4b0b      	ldr	r3, [pc, #44]	@ (8015488 <tcp_input+0x280>)
 801545a:	22fd      	movs	r2, #253	@ 0xfd
 801545c:	491c      	ldr	r1, [pc, #112]	@ (80154d0 <tcp_input+0x2c8>)
 801545e:	480c      	ldr	r0, [pc, #48]	@ (8015490 <tcp_input+0x288>)
 8015460:	f008 f94a 	bl	801d6f8 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015464:	69fb      	ldr	r3, [r7, #28]
 8015466:	7a1b      	ldrb	r3, [r3, #8]
 8015468:	2b00      	cmp	r3, #0
 801546a:	d033      	beq.n	80154d4 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801546c:	69fb      	ldr	r3, [r7, #28]
 801546e:	7a1a      	ldrb	r2, [r3, #8]
 8015470:	4b09      	ldr	r3, [pc, #36]	@ (8015498 <tcp_input+0x290>)
 8015472:	685b      	ldr	r3, [r3, #4]
 8015474:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015478:	3301      	adds	r3, #1
 801547a:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801547c:	429a      	cmp	r2, r3
 801547e:	d029      	beq.n	80154d4 <tcp_input+0x2cc>
      prev = pcb;
 8015480:	69fb      	ldr	r3, [r7, #28]
 8015482:	61bb      	str	r3, [r7, #24]
      continue;
 8015484:	e06b      	b.n	801555e <tcp_input+0x356>
 8015486:	bf00      	nop
 8015488:	08021c60 	.word	0x08021c60
 801548c:	08021c94 	.word	0x08021c94
 8015490:	08021cac 	.word	0x08021cac
 8015494:	2000f404 	.word	0x2000f404
 8015498:	2000bc88 	.word	0x2000bc88
 801549c:	2000f408 	.word	0x2000f408
 80154a0:	2000f40c 	.word	0x2000f40c
 80154a4:	2000f40a 	.word	0x2000f40a
 80154a8:	08021cd4 	.word	0x08021cd4
 80154ac:	08021ce4 	.word	0x08021ce4
 80154b0:	08021cf0 	.word	0x08021cf0
 80154b4:	2000f414 	.word	0x2000f414
 80154b8:	2000f418 	.word	0x2000f418
 80154bc:	2000f420 	.word	0x2000f420
 80154c0:	2000f41e 	.word	0x2000f41e
 80154c4:	2000f3e8 	.word	0x2000f3e8
 80154c8:	08021d10 	.word	0x08021d10
 80154cc:	08021d38 	.word	0x08021d38
 80154d0:	08021d64 	.word	0x08021d64
    }

    if (pcb->remote_port == tcphdr->src &&
 80154d4:	69fb      	ldr	r3, [r7, #28]
 80154d6:	8b1a      	ldrh	r2, [r3, #24]
 80154d8:	4b72      	ldr	r3, [pc, #456]	@ (80156a4 <tcp_input+0x49c>)
 80154da:	681b      	ldr	r3, [r3, #0]
 80154dc:	881b      	ldrh	r3, [r3, #0]
 80154de:	b29b      	uxth	r3, r3
 80154e0:	429a      	cmp	r2, r3
 80154e2:	d13a      	bne.n	801555a <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 80154e4:	69fb      	ldr	r3, [r7, #28]
 80154e6:	8ada      	ldrh	r2, [r3, #22]
 80154e8:	4b6e      	ldr	r3, [pc, #440]	@ (80156a4 <tcp_input+0x49c>)
 80154ea:	681b      	ldr	r3, [r3, #0]
 80154ec:	885b      	ldrh	r3, [r3, #2]
 80154ee:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 80154f0:	429a      	cmp	r2, r3
 80154f2:	d132      	bne.n	801555a <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80154f4:	69fb      	ldr	r3, [r7, #28]
 80154f6:	685a      	ldr	r2, [r3, #4]
 80154f8:	4b6b      	ldr	r3, [pc, #428]	@ (80156a8 <tcp_input+0x4a0>)
 80154fa:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 80154fc:	429a      	cmp	r2, r3
 80154fe:	d12c      	bne.n	801555a <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8015500:	69fb      	ldr	r3, [r7, #28]
 8015502:	681a      	ldr	r2, [r3, #0]
 8015504:	4b68      	ldr	r3, [pc, #416]	@ (80156a8 <tcp_input+0x4a0>)
 8015506:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8015508:	429a      	cmp	r2, r3
 801550a:	d126      	bne.n	801555a <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 801550c:	69fb      	ldr	r3, [r7, #28]
 801550e:	68db      	ldr	r3, [r3, #12]
 8015510:	69fa      	ldr	r2, [r7, #28]
 8015512:	429a      	cmp	r2, r3
 8015514:	d106      	bne.n	8015524 <tcp_input+0x31c>
 8015516:	4b65      	ldr	r3, [pc, #404]	@ (80156ac <tcp_input+0x4a4>)
 8015518:	f240 120d 	movw	r2, #269	@ 0x10d
 801551c:	4964      	ldr	r1, [pc, #400]	@ (80156b0 <tcp_input+0x4a8>)
 801551e:	4865      	ldr	r0, [pc, #404]	@ (80156b4 <tcp_input+0x4ac>)
 8015520:	f008 f8ea 	bl	801d6f8 <iprintf>
      if (prev != NULL) {
 8015524:	69bb      	ldr	r3, [r7, #24]
 8015526:	2b00      	cmp	r3, #0
 8015528:	d00a      	beq.n	8015540 <tcp_input+0x338>
        prev->next = pcb->next;
 801552a:	69fb      	ldr	r3, [r7, #28]
 801552c:	68da      	ldr	r2, [r3, #12]
 801552e:	69bb      	ldr	r3, [r7, #24]
 8015530:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8015532:	4b61      	ldr	r3, [pc, #388]	@ (80156b8 <tcp_input+0x4b0>)
 8015534:	681a      	ldr	r2, [r3, #0]
 8015536:	69fb      	ldr	r3, [r7, #28]
 8015538:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 801553a:	4a5f      	ldr	r2, [pc, #380]	@ (80156b8 <tcp_input+0x4b0>)
 801553c:	69fb      	ldr	r3, [r7, #28]
 801553e:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8015540:	69fb      	ldr	r3, [r7, #28]
 8015542:	68db      	ldr	r3, [r3, #12]
 8015544:	69fa      	ldr	r2, [r7, #28]
 8015546:	429a      	cmp	r2, r3
 8015548:	d111      	bne.n	801556e <tcp_input+0x366>
 801554a:	4b58      	ldr	r3, [pc, #352]	@ (80156ac <tcp_input+0x4a4>)
 801554c:	f240 1215 	movw	r2, #277	@ 0x115
 8015550:	495a      	ldr	r1, [pc, #360]	@ (80156bc <tcp_input+0x4b4>)
 8015552:	4858      	ldr	r0, [pc, #352]	@ (80156b4 <tcp_input+0x4ac>)
 8015554:	f008 f8d0 	bl	801d6f8 <iprintf>
      break;
 8015558:	e009      	b.n	801556e <tcp_input+0x366>
    }
    prev = pcb;
 801555a:	69fb      	ldr	r3, [r7, #28]
 801555c:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801555e:	69fb      	ldr	r3, [r7, #28]
 8015560:	68db      	ldr	r3, [r3, #12]
 8015562:	61fb      	str	r3, [r7, #28]
 8015564:	69fb      	ldr	r3, [r7, #28]
 8015566:	2b00      	cmp	r3, #0
 8015568:	f47f af5e 	bne.w	8015428 <tcp_input+0x220>
 801556c:	e000      	b.n	8015570 <tcp_input+0x368>
      break;
 801556e:	bf00      	nop
  }

  if (pcb == NULL) {
 8015570:	69fb      	ldr	r3, [r7, #28]
 8015572:	2b00      	cmp	r3, #0
 8015574:	f040 80aa 	bne.w	80156cc <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015578:	4b51      	ldr	r3, [pc, #324]	@ (80156c0 <tcp_input+0x4b8>)
 801557a:	681b      	ldr	r3, [r3, #0]
 801557c:	61fb      	str	r3, [r7, #28]
 801557e:	e03f      	b.n	8015600 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8015580:	69fb      	ldr	r3, [r7, #28]
 8015582:	7d1b      	ldrb	r3, [r3, #20]
 8015584:	2b0a      	cmp	r3, #10
 8015586:	d006      	beq.n	8015596 <tcp_input+0x38e>
 8015588:	4b48      	ldr	r3, [pc, #288]	@ (80156ac <tcp_input+0x4a4>)
 801558a:	f240 121f 	movw	r2, #287	@ 0x11f
 801558e:	494d      	ldr	r1, [pc, #308]	@ (80156c4 <tcp_input+0x4bc>)
 8015590:	4848      	ldr	r0, [pc, #288]	@ (80156b4 <tcp_input+0x4ac>)
 8015592:	f008 f8b1 	bl	801d6f8 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015596:	69fb      	ldr	r3, [r7, #28]
 8015598:	7a1b      	ldrb	r3, [r3, #8]
 801559a:	2b00      	cmp	r3, #0
 801559c:	d009      	beq.n	80155b2 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801559e:	69fb      	ldr	r3, [r7, #28]
 80155a0:	7a1a      	ldrb	r2, [r3, #8]
 80155a2:	4b41      	ldr	r3, [pc, #260]	@ (80156a8 <tcp_input+0x4a0>)
 80155a4:	685b      	ldr	r3, [r3, #4]
 80155a6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80155aa:	3301      	adds	r3, #1
 80155ac:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80155ae:	429a      	cmp	r2, r3
 80155b0:	d122      	bne.n	80155f8 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 80155b2:	69fb      	ldr	r3, [r7, #28]
 80155b4:	8b1a      	ldrh	r2, [r3, #24]
 80155b6:	4b3b      	ldr	r3, [pc, #236]	@ (80156a4 <tcp_input+0x49c>)
 80155b8:	681b      	ldr	r3, [r3, #0]
 80155ba:	881b      	ldrh	r3, [r3, #0]
 80155bc:	b29b      	uxth	r3, r3
 80155be:	429a      	cmp	r2, r3
 80155c0:	d11b      	bne.n	80155fa <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 80155c2:	69fb      	ldr	r3, [r7, #28]
 80155c4:	8ada      	ldrh	r2, [r3, #22]
 80155c6:	4b37      	ldr	r3, [pc, #220]	@ (80156a4 <tcp_input+0x49c>)
 80155c8:	681b      	ldr	r3, [r3, #0]
 80155ca:	885b      	ldrh	r3, [r3, #2]
 80155cc:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 80155ce:	429a      	cmp	r2, r3
 80155d0:	d113      	bne.n	80155fa <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80155d2:	69fb      	ldr	r3, [r7, #28]
 80155d4:	685a      	ldr	r2, [r3, #4]
 80155d6:	4b34      	ldr	r3, [pc, #208]	@ (80156a8 <tcp_input+0x4a0>)
 80155d8:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 80155da:	429a      	cmp	r2, r3
 80155dc:	d10d      	bne.n	80155fa <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80155de:	69fb      	ldr	r3, [r7, #28]
 80155e0:	681a      	ldr	r2, [r3, #0]
 80155e2:	4b31      	ldr	r3, [pc, #196]	@ (80156a8 <tcp_input+0x4a0>)
 80155e4:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80155e6:	429a      	cmp	r2, r3
 80155e8:	d107      	bne.n	80155fa <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 80155ea:	69f8      	ldr	r0, [r7, #28]
 80155ec:	f000 fb56 	bl	8015c9c <tcp_timewait_input>
        }
        pbuf_free(p);
 80155f0:	6878      	ldr	r0, [r7, #4]
 80155f2:	f7fd fcc1 	bl	8012f78 <pbuf_free>
        return;
 80155f6:	e1fd      	b.n	80159f4 <tcp_input+0x7ec>
        continue;
 80155f8:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80155fa:	69fb      	ldr	r3, [r7, #28]
 80155fc:	68db      	ldr	r3, [r3, #12]
 80155fe:	61fb      	str	r3, [r7, #28]
 8015600:	69fb      	ldr	r3, [r7, #28]
 8015602:	2b00      	cmp	r3, #0
 8015604:	d1bc      	bne.n	8015580 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8015606:	2300      	movs	r3, #0
 8015608:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801560a:	4b2f      	ldr	r3, [pc, #188]	@ (80156c8 <tcp_input+0x4c0>)
 801560c:	681b      	ldr	r3, [r3, #0]
 801560e:	617b      	str	r3, [r7, #20]
 8015610:	e02a      	b.n	8015668 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8015612:	697b      	ldr	r3, [r7, #20]
 8015614:	7a1b      	ldrb	r3, [r3, #8]
 8015616:	2b00      	cmp	r3, #0
 8015618:	d00c      	beq.n	8015634 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801561a:	697b      	ldr	r3, [r7, #20]
 801561c:	7a1a      	ldrb	r2, [r3, #8]
 801561e:	4b22      	ldr	r3, [pc, #136]	@ (80156a8 <tcp_input+0x4a0>)
 8015620:	685b      	ldr	r3, [r3, #4]
 8015622:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015626:	3301      	adds	r3, #1
 8015628:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801562a:	429a      	cmp	r2, r3
 801562c:	d002      	beq.n	8015634 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 801562e:	697b      	ldr	r3, [r7, #20]
 8015630:	61bb      	str	r3, [r7, #24]
        continue;
 8015632:	e016      	b.n	8015662 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8015634:	697b      	ldr	r3, [r7, #20]
 8015636:	8ada      	ldrh	r2, [r3, #22]
 8015638:	4b1a      	ldr	r3, [pc, #104]	@ (80156a4 <tcp_input+0x49c>)
 801563a:	681b      	ldr	r3, [r3, #0]
 801563c:	885b      	ldrh	r3, [r3, #2]
 801563e:	b29b      	uxth	r3, r3
 8015640:	429a      	cmp	r2, r3
 8015642:	d10c      	bne.n	801565e <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8015644:	697b      	ldr	r3, [r7, #20]
 8015646:	681a      	ldr	r2, [r3, #0]
 8015648:	4b17      	ldr	r3, [pc, #92]	@ (80156a8 <tcp_input+0x4a0>)
 801564a:	695b      	ldr	r3, [r3, #20]
 801564c:	429a      	cmp	r2, r3
 801564e:	d00f      	beq.n	8015670 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8015650:	697b      	ldr	r3, [r7, #20]
 8015652:	2b00      	cmp	r3, #0
 8015654:	d00d      	beq.n	8015672 <tcp_input+0x46a>
 8015656:	697b      	ldr	r3, [r7, #20]
 8015658:	681b      	ldr	r3, [r3, #0]
 801565a:	2b00      	cmp	r3, #0
 801565c:	d009      	beq.n	8015672 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 801565e:	697b      	ldr	r3, [r7, #20]
 8015660:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8015662:	697b      	ldr	r3, [r7, #20]
 8015664:	68db      	ldr	r3, [r3, #12]
 8015666:	617b      	str	r3, [r7, #20]
 8015668:	697b      	ldr	r3, [r7, #20]
 801566a:	2b00      	cmp	r3, #0
 801566c:	d1d1      	bne.n	8015612 <tcp_input+0x40a>
 801566e:	e000      	b.n	8015672 <tcp_input+0x46a>
            break;
 8015670:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8015672:	697b      	ldr	r3, [r7, #20]
 8015674:	2b00      	cmp	r3, #0
 8015676:	d029      	beq.n	80156cc <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8015678:	69bb      	ldr	r3, [r7, #24]
 801567a:	2b00      	cmp	r3, #0
 801567c:	d00a      	beq.n	8015694 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801567e:	697b      	ldr	r3, [r7, #20]
 8015680:	68da      	ldr	r2, [r3, #12]
 8015682:	69bb      	ldr	r3, [r7, #24]
 8015684:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8015686:	4b10      	ldr	r3, [pc, #64]	@ (80156c8 <tcp_input+0x4c0>)
 8015688:	681a      	ldr	r2, [r3, #0]
 801568a:	697b      	ldr	r3, [r7, #20]
 801568c:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801568e:	4a0e      	ldr	r2, [pc, #56]	@ (80156c8 <tcp_input+0x4c0>)
 8015690:	697b      	ldr	r3, [r7, #20]
 8015692:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8015694:	6978      	ldr	r0, [r7, #20]
 8015696:	f000 fa03 	bl	8015aa0 <tcp_listen_input>
      }
      pbuf_free(p);
 801569a:	6878      	ldr	r0, [r7, #4]
 801569c:	f7fd fc6c 	bl	8012f78 <pbuf_free>
      return;
 80156a0:	e1a8      	b.n	80159f4 <tcp_input+0x7ec>
 80156a2:	bf00      	nop
 80156a4:	2000f404 	.word	0x2000f404
 80156a8:	2000bc88 	.word	0x2000bc88
 80156ac:	08021c60 	.word	0x08021c60
 80156b0:	08021d8c 	.word	0x08021d8c
 80156b4:	08021cac 	.word	0x08021cac
 80156b8:	2000f3e8 	.word	0x2000f3e8
 80156bc:	08021db8 	.word	0x08021db8
 80156c0:	2000f3ec 	.word	0x2000f3ec
 80156c4:	08021de4 	.word	0x08021de4
 80156c8:	2000f3e4 	.word	0x2000f3e4
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 80156cc:	69fb      	ldr	r3, [r7, #28]
 80156ce:	2b00      	cmp	r3, #0
 80156d0:	f000 8158 	beq.w	8015984 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 80156d4:	4b95      	ldr	r3, [pc, #596]	@ (801592c <tcp_input+0x724>)
 80156d6:	2200      	movs	r2, #0
 80156d8:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 80156da:	687b      	ldr	r3, [r7, #4]
 80156dc:	891a      	ldrh	r2, [r3, #8]
 80156de:	4b93      	ldr	r3, [pc, #588]	@ (801592c <tcp_input+0x724>)
 80156e0:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 80156e2:	4a92      	ldr	r2, [pc, #584]	@ (801592c <tcp_input+0x724>)
 80156e4:	687b      	ldr	r3, [r7, #4]
 80156e6:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 80156e8:	4b91      	ldr	r3, [pc, #580]	@ (8015930 <tcp_input+0x728>)
 80156ea:	681b      	ldr	r3, [r3, #0]
 80156ec:	4a8f      	ldr	r2, [pc, #572]	@ (801592c <tcp_input+0x724>)
 80156ee:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 80156f0:	4b90      	ldr	r3, [pc, #576]	@ (8015934 <tcp_input+0x72c>)
 80156f2:	2200      	movs	r2, #0
 80156f4:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 80156f6:	4b90      	ldr	r3, [pc, #576]	@ (8015938 <tcp_input+0x730>)
 80156f8:	2200      	movs	r2, #0
 80156fa:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 80156fc:	4b8f      	ldr	r3, [pc, #572]	@ (801593c <tcp_input+0x734>)
 80156fe:	2200      	movs	r2, #0
 8015700:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8015702:	4b8f      	ldr	r3, [pc, #572]	@ (8015940 <tcp_input+0x738>)
 8015704:	781b      	ldrb	r3, [r3, #0]
 8015706:	f003 0308 	and.w	r3, r3, #8
 801570a:	2b00      	cmp	r3, #0
 801570c:	d006      	beq.n	801571c <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 801570e:	687b      	ldr	r3, [r7, #4]
 8015710:	7b5b      	ldrb	r3, [r3, #13]
 8015712:	f043 0301 	orr.w	r3, r3, #1
 8015716:	b2da      	uxtb	r2, r3
 8015718:	687b      	ldr	r3, [r7, #4]
 801571a:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 801571c:	69fb      	ldr	r3, [r7, #28]
 801571e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015720:	2b00      	cmp	r3, #0
 8015722:	d017      	beq.n	8015754 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8015724:	69f8      	ldr	r0, [r7, #28]
 8015726:	f7ff f83d 	bl	80147a4 <tcp_process_refused_data>
 801572a:	4603      	mov	r3, r0
 801572c:	f113 0f0d 	cmn.w	r3, #13
 8015730:	d007      	beq.n	8015742 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8015732:	69fb      	ldr	r3, [r7, #28]
 8015734:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8015736:	2b00      	cmp	r3, #0
 8015738:	d00c      	beq.n	8015754 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801573a:	4b82      	ldr	r3, [pc, #520]	@ (8015944 <tcp_input+0x73c>)
 801573c:	881b      	ldrh	r3, [r3, #0]
 801573e:	2b00      	cmp	r3, #0
 8015740:	d008      	beq.n	8015754 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8015742:	69fb      	ldr	r3, [r7, #28]
 8015744:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8015746:	2b00      	cmp	r3, #0
 8015748:	f040 80e3 	bne.w	8015912 <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 801574c:	69f8      	ldr	r0, [r7, #28]
 801574e:	f003 fdff 	bl	8019350 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8015752:	e0de      	b.n	8015912 <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 8015754:	4a7c      	ldr	r2, [pc, #496]	@ (8015948 <tcp_input+0x740>)
 8015756:	69fb      	ldr	r3, [r7, #28]
 8015758:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 801575a:	69f8      	ldr	r0, [r7, #28]
 801575c:	f000 fb18 	bl	8015d90 <tcp_process>
 8015760:	4603      	mov	r3, r0
 8015762:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8015764:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015768:	f113 0f0d 	cmn.w	r3, #13
 801576c:	f000 80d3 	beq.w	8015916 <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 8015770:	4b71      	ldr	r3, [pc, #452]	@ (8015938 <tcp_input+0x730>)
 8015772:	781b      	ldrb	r3, [r3, #0]
 8015774:	f003 0308 	and.w	r3, r3, #8
 8015778:	2b00      	cmp	r3, #0
 801577a:	d015      	beq.n	80157a8 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 801577c:	69fb      	ldr	r3, [r7, #28]
 801577e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015782:	2b00      	cmp	r3, #0
 8015784:	d008      	beq.n	8015798 <tcp_input+0x590>
 8015786:	69fb      	ldr	r3, [r7, #28]
 8015788:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801578c:	69fa      	ldr	r2, [r7, #28]
 801578e:	6912      	ldr	r2, [r2, #16]
 8015790:	f06f 010d 	mvn.w	r1, #13
 8015794:	4610      	mov	r0, r2
 8015796:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8015798:	69f9      	ldr	r1, [r7, #28]
 801579a:	486c      	ldr	r0, [pc, #432]	@ (801594c <tcp_input+0x744>)
 801579c:	f7ff fbbc 	bl	8014f18 <tcp_pcb_remove>
        tcp_free(pcb);
 80157a0:	69f8      	ldr	r0, [r7, #28]
 80157a2:	f7fd fea5 	bl	80134f0 <tcp_free>
 80157a6:	e0da      	b.n	801595e <tcp_input+0x756>
      } else {
        err = ERR_OK;
 80157a8:	2300      	movs	r3, #0
 80157aa:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 80157ac:	4b63      	ldr	r3, [pc, #396]	@ (801593c <tcp_input+0x734>)
 80157ae:	881b      	ldrh	r3, [r3, #0]
 80157b0:	2b00      	cmp	r3, #0
 80157b2:	d01d      	beq.n	80157f0 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 80157b4:	4b61      	ldr	r3, [pc, #388]	@ (801593c <tcp_input+0x734>)
 80157b6:	881b      	ldrh	r3, [r3, #0]
 80157b8:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 80157ba:	69fb      	ldr	r3, [r7, #28]
 80157bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80157c0:	2b00      	cmp	r3, #0
 80157c2:	d00a      	beq.n	80157da <tcp_input+0x5d2>
 80157c4:	69fb      	ldr	r3, [r7, #28]
 80157c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80157ca:	69fa      	ldr	r2, [r7, #28]
 80157cc:	6910      	ldr	r0, [r2, #16]
 80157ce:	89fa      	ldrh	r2, [r7, #14]
 80157d0:	69f9      	ldr	r1, [r7, #28]
 80157d2:	4798      	blx	r3
 80157d4:	4603      	mov	r3, r0
 80157d6:	74fb      	strb	r3, [r7, #19]
 80157d8:	e001      	b.n	80157de <tcp_input+0x5d6>
 80157da:	2300      	movs	r3, #0
 80157dc:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80157de:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80157e2:	f113 0f0d 	cmn.w	r3, #13
 80157e6:	f000 8098 	beq.w	801591a <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 80157ea:	4b54      	ldr	r3, [pc, #336]	@ (801593c <tcp_input+0x734>)
 80157ec:	2200      	movs	r2, #0
 80157ee:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 80157f0:	69f8      	ldr	r0, [r7, #28]
 80157f2:	f000 f915 	bl	8015a20 <tcp_input_delayed_close>
 80157f6:	4603      	mov	r3, r0
 80157f8:	2b00      	cmp	r3, #0
 80157fa:	f040 8090 	bne.w	801591e <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 80157fe:	4b4d      	ldr	r3, [pc, #308]	@ (8015934 <tcp_input+0x72c>)
 8015800:	681b      	ldr	r3, [r3, #0]
 8015802:	2b00      	cmp	r3, #0
 8015804:	d041      	beq.n	801588a <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8015806:	69fb      	ldr	r3, [r7, #28]
 8015808:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801580a:	2b00      	cmp	r3, #0
 801580c:	d006      	beq.n	801581c <tcp_input+0x614>
 801580e:	4b50      	ldr	r3, [pc, #320]	@ (8015950 <tcp_input+0x748>)
 8015810:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8015814:	494f      	ldr	r1, [pc, #316]	@ (8015954 <tcp_input+0x74c>)
 8015816:	4850      	ldr	r0, [pc, #320]	@ (8015958 <tcp_input+0x750>)
 8015818:	f007 ff6e 	bl	801d6f8 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 801581c:	69fb      	ldr	r3, [r7, #28]
 801581e:	8b5b      	ldrh	r3, [r3, #26]
 8015820:	f003 0310 	and.w	r3, r3, #16
 8015824:	2b00      	cmp	r3, #0
 8015826:	d008      	beq.n	801583a <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8015828:	4b42      	ldr	r3, [pc, #264]	@ (8015934 <tcp_input+0x72c>)
 801582a:	681b      	ldr	r3, [r3, #0]
 801582c:	4618      	mov	r0, r3
 801582e:	f7fd fba3 	bl	8012f78 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8015832:	69f8      	ldr	r0, [r7, #28]
 8015834:	f7fe f9a0 	bl	8013b78 <tcp_abort>
            goto aborted;
 8015838:	e091      	b.n	801595e <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801583a:	69fb      	ldr	r3, [r7, #28]
 801583c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015840:	2b00      	cmp	r3, #0
 8015842:	d00c      	beq.n	801585e <tcp_input+0x656>
 8015844:	69fb      	ldr	r3, [r7, #28]
 8015846:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 801584a:	69fb      	ldr	r3, [r7, #28]
 801584c:	6918      	ldr	r0, [r3, #16]
 801584e:	4b39      	ldr	r3, [pc, #228]	@ (8015934 <tcp_input+0x72c>)
 8015850:	681a      	ldr	r2, [r3, #0]
 8015852:	2300      	movs	r3, #0
 8015854:	69f9      	ldr	r1, [r7, #28]
 8015856:	47a0      	blx	r4
 8015858:	4603      	mov	r3, r0
 801585a:	74fb      	strb	r3, [r7, #19]
 801585c:	e008      	b.n	8015870 <tcp_input+0x668>
 801585e:	4b35      	ldr	r3, [pc, #212]	@ (8015934 <tcp_input+0x72c>)
 8015860:	681a      	ldr	r2, [r3, #0]
 8015862:	2300      	movs	r3, #0
 8015864:	69f9      	ldr	r1, [r7, #28]
 8015866:	2000      	movs	r0, #0
 8015868:	f7ff f890 	bl	801498c <tcp_recv_null>
 801586c:	4603      	mov	r3, r0
 801586e:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8015870:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015874:	f113 0f0d 	cmn.w	r3, #13
 8015878:	d053      	beq.n	8015922 <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 801587a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801587e:	2b00      	cmp	r3, #0
 8015880:	d003      	beq.n	801588a <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8015882:	4b2c      	ldr	r3, [pc, #176]	@ (8015934 <tcp_input+0x72c>)
 8015884:	681a      	ldr	r2, [r3, #0]
 8015886:	69fb      	ldr	r3, [r7, #28]
 8015888:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 801588a:	4b2b      	ldr	r3, [pc, #172]	@ (8015938 <tcp_input+0x730>)
 801588c:	781b      	ldrb	r3, [r3, #0]
 801588e:	f003 0320 	and.w	r3, r3, #32
 8015892:	2b00      	cmp	r3, #0
 8015894:	d030      	beq.n	80158f8 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 8015896:	69fb      	ldr	r3, [r7, #28]
 8015898:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801589a:	2b00      	cmp	r3, #0
 801589c:	d009      	beq.n	80158b2 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 801589e:	69fb      	ldr	r3, [r7, #28]
 80158a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80158a2:	7b5a      	ldrb	r2, [r3, #13]
 80158a4:	69fb      	ldr	r3, [r7, #28]
 80158a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80158a8:	f042 0220 	orr.w	r2, r2, #32
 80158ac:	b2d2      	uxtb	r2, r2
 80158ae:	735a      	strb	r2, [r3, #13]
 80158b0:	e022      	b.n	80158f8 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80158b2:	69fb      	ldr	r3, [r7, #28]
 80158b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80158b6:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 80158ba:	d005      	beq.n	80158c8 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 80158bc:	69fb      	ldr	r3, [r7, #28]
 80158be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80158c0:	3301      	adds	r3, #1
 80158c2:	b29a      	uxth	r2, r3
 80158c4:	69fb      	ldr	r3, [r7, #28]
 80158c6:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 80158c8:	69fb      	ldr	r3, [r7, #28]
 80158ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80158ce:	2b00      	cmp	r3, #0
 80158d0:	d00b      	beq.n	80158ea <tcp_input+0x6e2>
 80158d2:	69fb      	ldr	r3, [r7, #28]
 80158d4:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 80158d8:	69fb      	ldr	r3, [r7, #28]
 80158da:	6918      	ldr	r0, [r3, #16]
 80158dc:	2300      	movs	r3, #0
 80158de:	2200      	movs	r2, #0
 80158e0:	69f9      	ldr	r1, [r7, #28]
 80158e2:	47a0      	blx	r4
 80158e4:	4603      	mov	r3, r0
 80158e6:	74fb      	strb	r3, [r7, #19]
 80158e8:	e001      	b.n	80158ee <tcp_input+0x6e6>
 80158ea:	2300      	movs	r3, #0
 80158ec:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80158ee:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80158f2:	f113 0f0d 	cmn.w	r3, #13
 80158f6:	d016      	beq.n	8015926 <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 80158f8:	4b13      	ldr	r3, [pc, #76]	@ (8015948 <tcp_input+0x740>)
 80158fa:	2200      	movs	r2, #0
 80158fc:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 80158fe:	69f8      	ldr	r0, [r7, #28]
 8015900:	f000 f88e 	bl	8015a20 <tcp_input_delayed_close>
 8015904:	4603      	mov	r3, r0
 8015906:	2b00      	cmp	r3, #0
 8015908:	d128      	bne.n	801595c <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 801590a:	69f8      	ldr	r0, [r7, #28]
 801590c:	f002 ff1a 	bl	8018744 <tcp_output>
 8015910:	e025      	b.n	801595e <tcp_input+0x756>
        goto aborted;
 8015912:	bf00      	nop
 8015914:	e023      	b.n	801595e <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8015916:	bf00      	nop
 8015918:	e021      	b.n	801595e <tcp_input+0x756>
              goto aborted;
 801591a:	bf00      	nop
 801591c:	e01f      	b.n	801595e <tcp_input+0x756>
          goto aborted;
 801591e:	bf00      	nop
 8015920:	e01d      	b.n	801595e <tcp_input+0x756>
            goto aborted;
 8015922:	bf00      	nop
 8015924:	e01b      	b.n	801595e <tcp_input+0x756>
              goto aborted;
 8015926:	bf00      	nop
 8015928:	e019      	b.n	801595e <tcp_input+0x756>
 801592a:	bf00      	nop
 801592c:	2000f3f4 	.word	0x2000f3f4
 8015930:	2000f404 	.word	0x2000f404
 8015934:	2000f424 	.word	0x2000f424
 8015938:	2000f421 	.word	0x2000f421
 801593c:	2000f41c 	.word	0x2000f41c
 8015940:	2000f420 	.word	0x2000f420
 8015944:	2000f41e 	.word	0x2000f41e
 8015948:	2000f428 	.word	0x2000f428
 801594c:	2000f3e8 	.word	0x2000f3e8
 8015950:	08021c60 	.word	0x08021c60
 8015954:	08021e14 	.word	0x08021e14
 8015958:	08021cac 	.word	0x08021cac
          goto aborted;
 801595c:	bf00      	nop
    tcp_input_pcb = NULL;
 801595e:	4b27      	ldr	r3, [pc, #156]	@ (80159fc <tcp_input+0x7f4>)
 8015960:	2200      	movs	r2, #0
 8015962:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8015964:	4b26      	ldr	r3, [pc, #152]	@ (8015a00 <tcp_input+0x7f8>)
 8015966:	2200      	movs	r2, #0
 8015968:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 801596a:	4b26      	ldr	r3, [pc, #152]	@ (8015a04 <tcp_input+0x7fc>)
 801596c:	685b      	ldr	r3, [r3, #4]
 801596e:	2b00      	cmp	r3, #0
 8015970:	d03f      	beq.n	80159f2 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 8015972:	4b24      	ldr	r3, [pc, #144]	@ (8015a04 <tcp_input+0x7fc>)
 8015974:	685b      	ldr	r3, [r3, #4]
 8015976:	4618      	mov	r0, r3
 8015978:	f7fd fafe 	bl	8012f78 <pbuf_free>
      inseg.p = NULL;
 801597c:	4b21      	ldr	r3, [pc, #132]	@ (8015a04 <tcp_input+0x7fc>)
 801597e:	2200      	movs	r2, #0
 8015980:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8015982:	e036      	b.n	80159f2 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8015984:	4b20      	ldr	r3, [pc, #128]	@ (8015a08 <tcp_input+0x800>)
 8015986:	681b      	ldr	r3, [r3, #0]
 8015988:	899b      	ldrh	r3, [r3, #12]
 801598a:	b29b      	uxth	r3, r3
 801598c:	4618      	mov	r0, r3
 801598e:	f7fb fecb 	bl	8011728 <lwip_htons>
 8015992:	4603      	mov	r3, r0
 8015994:	b2db      	uxtb	r3, r3
 8015996:	f003 0304 	and.w	r3, r3, #4
 801599a:	2b00      	cmp	r3, #0
 801599c:	d118      	bne.n	80159d0 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801599e:	4b1b      	ldr	r3, [pc, #108]	@ (8015a0c <tcp_input+0x804>)
 80159a0:	6819      	ldr	r1, [r3, #0]
 80159a2:	4b1b      	ldr	r3, [pc, #108]	@ (8015a10 <tcp_input+0x808>)
 80159a4:	881b      	ldrh	r3, [r3, #0]
 80159a6:	461a      	mov	r2, r3
 80159a8:	4b1a      	ldr	r3, [pc, #104]	@ (8015a14 <tcp_input+0x80c>)
 80159aa:	681b      	ldr	r3, [r3, #0]
 80159ac:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80159ae:	4b16      	ldr	r3, [pc, #88]	@ (8015a08 <tcp_input+0x800>)
 80159b0:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80159b2:	885b      	ldrh	r3, [r3, #2]
 80159b4:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80159b6:	4a14      	ldr	r2, [pc, #80]	@ (8015a08 <tcp_input+0x800>)
 80159b8:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80159ba:	8812      	ldrh	r2, [r2, #0]
 80159bc:	b292      	uxth	r2, r2
 80159be:	9202      	str	r2, [sp, #8]
 80159c0:	9301      	str	r3, [sp, #4]
 80159c2:	4b15      	ldr	r3, [pc, #84]	@ (8015a18 <tcp_input+0x810>)
 80159c4:	9300      	str	r3, [sp, #0]
 80159c6:	4b15      	ldr	r3, [pc, #84]	@ (8015a1c <tcp_input+0x814>)
 80159c8:	4602      	mov	r2, r0
 80159ca:	2000      	movs	r0, #0
 80159cc:	f003 fc6e 	bl	80192ac <tcp_rst>
    pbuf_free(p);
 80159d0:	6878      	ldr	r0, [r7, #4]
 80159d2:	f7fd fad1 	bl	8012f78 <pbuf_free>
  return;
 80159d6:	e00c      	b.n	80159f2 <tcp_input+0x7ea>
    goto dropped;
 80159d8:	bf00      	nop
 80159da:	e006      	b.n	80159ea <tcp_input+0x7e2>
    goto dropped;
 80159dc:	bf00      	nop
 80159de:	e004      	b.n	80159ea <tcp_input+0x7e2>
    goto dropped;
 80159e0:	bf00      	nop
 80159e2:	e002      	b.n	80159ea <tcp_input+0x7e2>
      goto dropped;
 80159e4:	bf00      	nop
 80159e6:	e000      	b.n	80159ea <tcp_input+0x7e2>
      goto dropped;
 80159e8:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 80159ea:	6878      	ldr	r0, [r7, #4]
 80159ec:	f7fd fac4 	bl	8012f78 <pbuf_free>
 80159f0:	e000      	b.n	80159f4 <tcp_input+0x7ec>
  return;
 80159f2:	bf00      	nop
}
 80159f4:	3724      	adds	r7, #36	@ 0x24
 80159f6:	46bd      	mov	sp, r7
 80159f8:	bd90      	pop	{r4, r7, pc}
 80159fa:	bf00      	nop
 80159fc:	2000f428 	.word	0x2000f428
 8015a00:	2000f424 	.word	0x2000f424
 8015a04:	2000f3f4 	.word	0x2000f3f4
 8015a08:	2000f404 	.word	0x2000f404
 8015a0c:	2000f418 	.word	0x2000f418
 8015a10:	2000f41e 	.word	0x2000f41e
 8015a14:	2000f414 	.word	0x2000f414
 8015a18:	2000bc98 	.word	0x2000bc98
 8015a1c:	2000bc9c 	.word	0x2000bc9c

08015a20 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8015a20:	b580      	push	{r7, lr}
 8015a22:	b082      	sub	sp, #8
 8015a24:	af00      	add	r7, sp, #0
 8015a26:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8015a28:	687b      	ldr	r3, [r7, #4]
 8015a2a:	2b00      	cmp	r3, #0
 8015a2c:	d106      	bne.n	8015a3c <tcp_input_delayed_close+0x1c>
 8015a2e:	4b17      	ldr	r3, [pc, #92]	@ (8015a8c <tcp_input_delayed_close+0x6c>)
 8015a30:	f240 225a 	movw	r2, #602	@ 0x25a
 8015a34:	4916      	ldr	r1, [pc, #88]	@ (8015a90 <tcp_input_delayed_close+0x70>)
 8015a36:	4817      	ldr	r0, [pc, #92]	@ (8015a94 <tcp_input_delayed_close+0x74>)
 8015a38:	f007 fe5e 	bl	801d6f8 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8015a3c:	4b16      	ldr	r3, [pc, #88]	@ (8015a98 <tcp_input_delayed_close+0x78>)
 8015a3e:	781b      	ldrb	r3, [r3, #0]
 8015a40:	f003 0310 	and.w	r3, r3, #16
 8015a44:	2b00      	cmp	r3, #0
 8015a46:	d01c      	beq.n	8015a82 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8015a48:	687b      	ldr	r3, [r7, #4]
 8015a4a:	8b5b      	ldrh	r3, [r3, #26]
 8015a4c:	f003 0310 	and.w	r3, r3, #16
 8015a50:	2b00      	cmp	r3, #0
 8015a52:	d10d      	bne.n	8015a70 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8015a54:	687b      	ldr	r3, [r7, #4]
 8015a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015a5a:	2b00      	cmp	r3, #0
 8015a5c:	d008      	beq.n	8015a70 <tcp_input_delayed_close+0x50>
 8015a5e:	687b      	ldr	r3, [r7, #4]
 8015a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015a64:	687a      	ldr	r2, [r7, #4]
 8015a66:	6912      	ldr	r2, [r2, #16]
 8015a68:	f06f 010e 	mvn.w	r1, #14
 8015a6c:	4610      	mov	r0, r2
 8015a6e:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8015a70:	6879      	ldr	r1, [r7, #4]
 8015a72:	480a      	ldr	r0, [pc, #40]	@ (8015a9c <tcp_input_delayed_close+0x7c>)
 8015a74:	f7ff fa50 	bl	8014f18 <tcp_pcb_remove>
    tcp_free(pcb);
 8015a78:	6878      	ldr	r0, [r7, #4]
 8015a7a:	f7fd fd39 	bl	80134f0 <tcp_free>
    return 1;
 8015a7e:	2301      	movs	r3, #1
 8015a80:	e000      	b.n	8015a84 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8015a82:	2300      	movs	r3, #0
}
 8015a84:	4618      	mov	r0, r3
 8015a86:	3708      	adds	r7, #8
 8015a88:	46bd      	mov	sp, r7
 8015a8a:	bd80      	pop	{r7, pc}
 8015a8c:	08021c60 	.word	0x08021c60
 8015a90:	08021e30 	.word	0x08021e30
 8015a94:	08021cac 	.word	0x08021cac
 8015a98:	2000f421 	.word	0x2000f421
 8015a9c:	2000f3e8 	.word	0x2000f3e8

08015aa0 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8015aa0:	b590      	push	{r4, r7, lr}
 8015aa2:	b08b      	sub	sp, #44	@ 0x2c
 8015aa4:	af04      	add	r7, sp, #16
 8015aa6:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8015aa8:	4b6f      	ldr	r3, [pc, #444]	@ (8015c68 <tcp_listen_input+0x1c8>)
 8015aaa:	781b      	ldrb	r3, [r3, #0]
 8015aac:	f003 0304 	and.w	r3, r3, #4
 8015ab0:	2b00      	cmp	r3, #0
 8015ab2:	f040 80d2 	bne.w	8015c5a <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8015ab6:	687b      	ldr	r3, [r7, #4]
 8015ab8:	2b00      	cmp	r3, #0
 8015aba:	d106      	bne.n	8015aca <tcp_listen_input+0x2a>
 8015abc:	4b6b      	ldr	r3, [pc, #428]	@ (8015c6c <tcp_listen_input+0x1cc>)
 8015abe:	f240 2281 	movw	r2, #641	@ 0x281
 8015ac2:	496b      	ldr	r1, [pc, #428]	@ (8015c70 <tcp_listen_input+0x1d0>)
 8015ac4:	486b      	ldr	r0, [pc, #428]	@ (8015c74 <tcp_listen_input+0x1d4>)
 8015ac6:	f007 fe17 	bl	801d6f8 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8015aca:	4b67      	ldr	r3, [pc, #412]	@ (8015c68 <tcp_listen_input+0x1c8>)
 8015acc:	781b      	ldrb	r3, [r3, #0]
 8015ace:	f003 0310 	and.w	r3, r3, #16
 8015ad2:	2b00      	cmp	r3, #0
 8015ad4:	d019      	beq.n	8015b0a <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015ad6:	4b68      	ldr	r3, [pc, #416]	@ (8015c78 <tcp_listen_input+0x1d8>)
 8015ad8:	6819      	ldr	r1, [r3, #0]
 8015ada:	4b68      	ldr	r3, [pc, #416]	@ (8015c7c <tcp_listen_input+0x1dc>)
 8015adc:	881b      	ldrh	r3, [r3, #0]
 8015ade:	461a      	mov	r2, r3
 8015ae0:	4b67      	ldr	r3, [pc, #412]	@ (8015c80 <tcp_listen_input+0x1e0>)
 8015ae2:	681b      	ldr	r3, [r3, #0]
 8015ae4:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015ae6:	4b67      	ldr	r3, [pc, #412]	@ (8015c84 <tcp_listen_input+0x1e4>)
 8015ae8:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015aea:	885b      	ldrh	r3, [r3, #2]
 8015aec:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015aee:	4a65      	ldr	r2, [pc, #404]	@ (8015c84 <tcp_listen_input+0x1e4>)
 8015af0:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015af2:	8812      	ldrh	r2, [r2, #0]
 8015af4:	b292      	uxth	r2, r2
 8015af6:	9202      	str	r2, [sp, #8]
 8015af8:	9301      	str	r3, [sp, #4]
 8015afa:	4b63      	ldr	r3, [pc, #396]	@ (8015c88 <tcp_listen_input+0x1e8>)
 8015afc:	9300      	str	r3, [sp, #0]
 8015afe:	4b63      	ldr	r3, [pc, #396]	@ (8015c8c <tcp_listen_input+0x1ec>)
 8015b00:	4602      	mov	r2, r0
 8015b02:	6878      	ldr	r0, [r7, #4]
 8015b04:	f003 fbd2 	bl	80192ac <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8015b08:	e0a9      	b.n	8015c5e <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8015b0a:	4b57      	ldr	r3, [pc, #348]	@ (8015c68 <tcp_listen_input+0x1c8>)
 8015b0c:	781b      	ldrb	r3, [r3, #0]
 8015b0e:	f003 0302 	and.w	r3, r3, #2
 8015b12:	2b00      	cmp	r3, #0
 8015b14:	f000 80a3 	beq.w	8015c5e <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8015b18:	687b      	ldr	r3, [r7, #4]
 8015b1a:	7d5b      	ldrb	r3, [r3, #21]
 8015b1c:	4618      	mov	r0, r3
 8015b1e:	f7ff f859 	bl	8014bd4 <tcp_alloc>
 8015b22:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8015b24:	697b      	ldr	r3, [r7, #20]
 8015b26:	2b00      	cmp	r3, #0
 8015b28:	d111      	bne.n	8015b4e <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8015b2a:	687b      	ldr	r3, [r7, #4]
 8015b2c:	699b      	ldr	r3, [r3, #24]
 8015b2e:	2b00      	cmp	r3, #0
 8015b30:	d00a      	beq.n	8015b48 <tcp_listen_input+0xa8>
 8015b32:	687b      	ldr	r3, [r7, #4]
 8015b34:	699b      	ldr	r3, [r3, #24]
 8015b36:	687a      	ldr	r2, [r7, #4]
 8015b38:	6910      	ldr	r0, [r2, #16]
 8015b3a:	f04f 32ff 	mov.w	r2, #4294967295
 8015b3e:	2100      	movs	r1, #0
 8015b40:	4798      	blx	r3
 8015b42:	4603      	mov	r3, r0
 8015b44:	73bb      	strb	r3, [r7, #14]
      return;
 8015b46:	e08b      	b.n	8015c60 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8015b48:	23f0      	movs	r3, #240	@ 0xf0
 8015b4a:	73bb      	strb	r3, [r7, #14]
      return;
 8015b4c:	e088      	b.n	8015c60 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8015b4e:	4b50      	ldr	r3, [pc, #320]	@ (8015c90 <tcp_listen_input+0x1f0>)
 8015b50:	695a      	ldr	r2, [r3, #20]
 8015b52:	697b      	ldr	r3, [r7, #20]
 8015b54:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8015b56:	4b4e      	ldr	r3, [pc, #312]	@ (8015c90 <tcp_listen_input+0x1f0>)
 8015b58:	691a      	ldr	r2, [r3, #16]
 8015b5a:	697b      	ldr	r3, [r7, #20]
 8015b5c:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8015b5e:	687b      	ldr	r3, [r7, #4]
 8015b60:	8ada      	ldrh	r2, [r3, #22]
 8015b62:	697b      	ldr	r3, [r7, #20]
 8015b64:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8015b66:	4b47      	ldr	r3, [pc, #284]	@ (8015c84 <tcp_listen_input+0x1e4>)
 8015b68:	681b      	ldr	r3, [r3, #0]
 8015b6a:	881b      	ldrh	r3, [r3, #0]
 8015b6c:	b29a      	uxth	r2, r3
 8015b6e:	697b      	ldr	r3, [r7, #20]
 8015b70:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8015b72:	697b      	ldr	r3, [r7, #20]
 8015b74:	2203      	movs	r2, #3
 8015b76:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8015b78:	4b41      	ldr	r3, [pc, #260]	@ (8015c80 <tcp_listen_input+0x1e0>)
 8015b7a:	681b      	ldr	r3, [r3, #0]
 8015b7c:	1c5a      	adds	r2, r3, #1
 8015b7e:	697b      	ldr	r3, [r7, #20]
 8015b80:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8015b82:	697b      	ldr	r3, [r7, #20]
 8015b84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015b86:	697b      	ldr	r3, [r7, #20]
 8015b88:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 8015b8a:	6978      	ldr	r0, [r7, #20]
 8015b8c:	f7ff fa58 	bl	8015040 <tcp_next_iss>
 8015b90:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8015b92:	697b      	ldr	r3, [r7, #20]
 8015b94:	693a      	ldr	r2, [r7, #16]
 8015b96:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 8015b98:	697b      	ldr	r3, [r7, #20]
 8015b9a:	693a      	ldr	r2, [r7, #16]
 8015b9c:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 8015b9e:	697b      	ldr	r3, [r7, #20]
 8015ba0:	693a      	ldr	r2, [r7, #16]
 8015ba2:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 8015ba4:	697b      	ldr	r3, [r7, #20]
 8015ba6:	693a      	ldr	r2, [r7, #16]
 8015ba8:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8015baa:	4b35      	ldr	r3, [pc, #212]	@ (8015c80 <tcp_listen_input+0x1e0>)
 8015bac:	681b      	ldr	r3, [r3, #0]
 8015bae:	1e5a      	subs	r2, r3, #1
 8015bb0:	697b      	ldr	r3, [r7, #20]
 8015bb2:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 8015bb4:	687b      	ldr	r3, [r7, #4]
 8015bb6:	691a      	ldr	r2, [r3, #16]
 8015bb8:	697b      	ldr	r3, [r7, #20]
 8015bba:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8015bbc:	697b      	ldr	r3, [r7, #20]
 8015bbe:	687a      	ldr	r2, [r7, #4]
 8015bc0:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8015bc2:	687b      	ldr	r3, [r7, #4]
 8015bc4:	7a5b      	ldrb	r3, [r3, #9]
 8015bc6:	f003 030c 	and.w	r3, r3, #12
 8015bca:	b2da      	uxtb	r2, r3
 8015bcc:	697b      	ldr	r3, [r7, #20]
 8015bce:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8015bd0:	687b      	ldr	r3, [r7, #4]
 8015bd2:	7a1a      	ldrb	r2, [r3, #8]
 8015bd4:	697b      	ldr	r3, [r7, #20]
 8015bd6:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8015bd8:	4b2e      	ldr	r3, [pc, #184]	@ (8015c94 <tcp_listen_input+0x1f4>)
 8015bda:	681a      	ldr	r2, [r3, #0]
 8015bdc:	697b      	ldr	r3, [r7, #20]
 8015bde:	60da      	str	r2, [r3, #12]
 8015be0:	4a2c      	ldr	r2, [pc, #176]	@ (8015c94 <tcp_listen_input+0x1f4>)
 8015be2:	697b      	ldr	r3, [r7, #20]
 8015be4:	6013      	str	r3, [r2, #0]
 8015be6:	f003 fd23 	bl	8019630 <tcp_timer_needed>
 8015bea:	4b2b      	ldr	r3, [pc, #172]	@ (8015c98 <tcp_listen_input+0x1f8>)
 8015bec:	2201      	movs	r2, #1
 8015bee:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8015bf0:	6978      	ldr	r0, [r7, #20]
 8015bf2:	f001 fd8b 	bl	801770c <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8015bf6:	4b23      	ldr	r3, [pc, #140]	@ (8015c84 <tcp_listen_input+0x1e4>)
 8015bf8:	681b      	ldr	r3, [r3, #0]
 8015bfa:	89db      	ldrh	r3, [r3, #14]
 8015bfc:	b29a      	uxth	r2, r3
 8015bfe:	697b      	ldr	r3, [r7, #20]
 8015c00:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8015c04:	697b      	ldr	r3, [r7, #20]
 8015c06:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8015c0a:	697b      	ldr	r3, [r7, #20]
 8015c0c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8015c10:	697b      	ldr	r3, [r7, #20]
 8015c12:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8015c14:	697b      	ldr	r3, [r7, #20]
 8015c16:	3304      	adds	r3, #4
 8015c18:	4618      	mov	r0, r3
 8015c1a:	f005 fc47 	bl	801b4ac <ip4_route>
 8015c1e:	4601      	mov	r1, r0
 8015c20:	697b      	ldr	r3, [r7, #20]
 8015c22:	3304      	adds	r3, #4
 8015c24:	461a      	mov	r2, r3
 8015c26:	4620      	mov	r0, r4
 8015c28:	f7ff fa30 	bl	801508c <tcp_eff_send_mss_netif>
 8015c2c:	4603      	mov	r3, r0
 8015c2e:	461a      	mov	r2, r3
 8015c30:	697b      	ldr	r3, [r7, #20]
 8015c32:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8015c34:	2112      	movs	r1, #18
 8015c36:	6978      	ldr	r0, [r7, #20]
 8015c38:	f002 fc96 	bl	8018568 <tcp_enqueue_flags>
 8015c3c:	4603      	mov	r3, r0
 8015c3e:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8015c40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015c44:	2b00      	cmp	r3, #0
 8015c46:	d004      	beq.n	8015c52 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8015c48:	2100      	movs	r1, #0
 8015c4a:	6978      	ldr	r0, [r7, #20]
 8015c4c:	f7fd fed6 	bl	80139fc <tcp_abandon>
      return;
 8015c50:	e006      	b.n	8015c60 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8015c52:	6978      	ldr	r0, [r7, #20]
 8015c54:	f002 fd76 	bl	8018744 <tcp_output>
  return;
 8015c58:	e001      	b.n	8015c5e <tcp_listen_input+0x1be>
    return;
 8015c5a:	bf00      	nop
 8015c5c:	e000      	b.n	8015c60 <tcp_listen_input+0x1c0>
  return;
 8015c5e:	bf00      	nop
}
 8015c60:	371c      	adds	r7, #28
 8015c62:	46bd      	mov	sp, r7
 8015c64:	bd90      	pop	{r4, r7, pc}
 8015c66:	bf00      	nop
 8015c68:	2000f420 	.word	0x2000f420
 8015c6c:	08021c60 	.word	0x08021c60
 8015c70:	08021e58 	.word	0x08021e58
 8015c74:	08021cac 	.word	0x08021cac
 8015c78:	2000f418 	.word	0x2000f418
 8015c7c:	2000f41e 	.word	0x2000f41e
 8015c80:	2000f414 	.word	0x2000f414
 8015c84:	2000f404 	.word	0x2000f404
 8015c88:	2000bc98 	.word	0x2000bc98
 8015c8c:	2000bc9c 	.word	0x2000bc9c
 8015c90:	2000bc88 	.word	0x2000bc88
 8015c94:	2000f3e8 	.word	0x2000f3e8
 8015c98:	2000f3f0 	.word	0x2000f3f0

08015c9c <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8015c9c:	b580      	push	{r7, lr}
 8015c9e:	b086      	sub	sp, #24
 8015ca0:	af04      	add	r7, sp, #16
 8015ca2:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8015ca4:	4b2f      	ldr	r3, [pc, #188]	@ (8015d64 <tcp_timewait_input+0xc8>)
 8015ca6:	781b      	ldrb	r3, [r3, #0]
 8015ca8:	f003 0304 	and.w	r3, r3, #4
 8015cac:	2b00      	cmp	r3, #0
 8015cae:	d153      	bne.n	8015d58 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8015cb0:	687b      	ldr	r3, [r7, #4]
 8015cb2:	2b00      	cmp	r3, #0
 8015cb4:	d106      	bne.n	8015cc4 <tcp_timewait_input+0x28>
 8015cb6:	4b2c      	ldr	r3, [pc, #176]	@ (8015d68 <tcp_timewait_input+0xcc>)
 8015cb8:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8015cbc:	492b      	ldr	r1, [pc, #172]	@ (8015d6c <tcp_timewait_input+0xd0>)
 8015cbe:	482c      	ldr	r0, [pc, #176]	@ (8015d70 <tcp_timewait_input+0xd4>)
 8015cc0:	f007 fd1a 	bl	801d6f8 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8015cc4:	4b27      	ldr	r3, [pc, #156]	@ (8015d64 <tcp_timewait_input+0xc8>)
 8015cc6:	781b      	ldrb	r3, [r3, #0]
 8015cc8:	f003 0302 	and.w	r3, r3, #2
 8015ccc:	2b00      	cmp	r3, #0
 8015cce:	d02a      	beq.n	8015d26 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8015cd0:	4b28      	ldr	r3, [pc, #160]	@ (8015d74 <tcp_timewait_input+0xd8>)
 8015cd2:	681a      	ldr	r2, [r3, #0]
 8015cd4:	687b      	ldr	r3, [r7, #4]
 8015cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015cd8:	1ad3      	subs	r3, r2, r3
 8015cda:	2b00      	cmp	r3, #0
 8015cdc:	db2d      	blt.n	8015d3a <tcp_timewait_input+0x9e>
 8015cde:	4b25      	ldr	r3, [pc, #148]	@ (8015d74 <tcp_timewait_input+0xd8>)
 8015ce0:	681a      	ldr	r2, [r3, #0]
 8015ce2:	687b      	ldr	r3, [r7, #4]
 8015ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015ce6:	6879      	ldr	r1, [r7, #4]
 8015ce8:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8015cea:	440b      	add	r3, r1
 8015cec:	1ad3      	subs	r3, r2, r3
 8015cee:	2b00      	cmp	r3, #0
 8015cf0:	dc23      	bgt.n	8015d3a <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015cf2:	4b21      	ldr	r3, [pc, #132]	@ (8015d78 <tcp_timewait_input+0xdc>)
 8015cf4:	6819      	ldr	r1, [r3, #0]
 8015cf6:	4b21      	ldr	r3, [pc, #132]	@ (8015d7c <tcp_timewait_input+0xe0>)
 8015cf8:	881b      	ldrh	r3, [r3, #0]
 8015cfa:	461a      	mov	r2, r3
 8015cfc:	4b1d      	ldr	r3, [pc, #116]	@ (8015d74 <tcp_timewait_input+0xd8>)
 8015cfe:	681b      	ldr	r3, [r3, #0]
 8015d00:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015d02:	4b1f      	ldr	r3, [pc, #124]	@ (8015d80 <tcp_timewait_input+0xe4>)
 8015d04:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015d06:	885b      	ldrh	r3, [r3, #2]
 8015d08:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015d0a:	4a1d      	ldr	r2, [pc, #116]	@ (8015d80 <tcp_timewait_input+0xe4>)
 8015d0c:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015d0e:	8812      	ldrh	r2, [r2, #0]
 8015d10:	b292      	uxth	r2, r2
 8015d12:	9202      	str	r2, [sp, #8]
 8015d14:	9301      	str	r3, [sp, #4]
 8015d16:	4b1b      	ldr	r3, [pc, #108]	@ (8015d84 <tcp_timewait_input+0xe8>)
 8015d18:	9300      	str	r3, [sp, #0]
 8015d1a:	4b1b      	ldr	r3, [pc, #108]	@ (8015d88 <tcp_timewait_input+0xec>)
 8015d1c:	4602      	mov	r2, r0
 8015d1e:	6878      	ldr	r0, [r7, #4]
 8015d20:	f003 fac4 	bl	80192ac <tcp_rst>
      return;
 8015d24:	e01b      	b.n	8015d5e <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8015d26:	4b0f      	ldr	r3, [pc, #60]	@ (8015d64 <tcp_timewait_input+0xc8>)
 8015d28:	781b      	ldrb	r3, [r3, #0]
 8015d2a:	f003 0301 	and.w	r3, r3, #1
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	d003      	beq.n	8015d3a <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8015d32:	4b16      	ldr	r3, [pc, #88]	@ (8015d8c <tcp_timewait_input+0xf0>)
 8015d34:	681a      	ldr	r2, [r3, #0]
 8015d36:	687b      	ldr	r3, [r7, #4]
 8015d38:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8015d3a:	4b10      	ldr	r3, [pc, #64]	@ (8015d7c <tcp_timewait_input+0xe0>)
 8015d3c:	881b      	ldrh	r3, [r3, #0]
 8015d3e:	2b00      	cmp	r3, #0
 8015d40:	d00c      	beq.n	8015d5c <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8015d42:	687b      	ldr	r3, [r7, #4]
 8015d44:	8b5b      	ldrh	r3, [r3, #26]
 8015d46:	f043 0302 	orr.w	r3, r3, #2
 8015d4a:	b29a      	uxth	r2, r3
 8015d4c:	687b      	ldr	r3, [r7, #4]
 8015d4e:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8015d50:	6878      	ldr	r0, [r7, #4]
 8015d52:	f002 fcf7 	bl	8018744 <tcp_output>
  }
  return;
 8015d56:	e001      	b.n	8015d5c <tcp_timewait_input+0xc0>
    return;
 8015d58:	bf00      	nop
 8015d5a:	e000      	b.n	8015d5e <tcp_timewait_input+0xc2>
  return;
 8015d5c:	bf00      	nop
}
 8015d5e:	3708      	adds	r7, #8
 8015d60:	46bd      	mov	sp, r7
 8015d62:	bd80      	pop	{r7, pc}
 8015d64:	2000f420 	.word	0x2000f420
 8015d68:	08021c60 	.word	0x08021c60
 8015d6c:	08021e78 	.word	0x08021e78
 8015d70:	08021cac 	.word	0x08021cac
 8015d74:	2000f414 	.word	0x2000f414
 8015d78:	2000f418 	.word	0x2000f418
 8015d7c:	2000f41e 	.word	0x2000f41e
 8015d80:	2000f404 	.word	0x2000f404
 8015d84:	2000bc98 	.word	0x2000bc98
 8015d88:	2000bc9c 	.word	0x2000bc9c
 8015d8c:	2000f3dc 	.word	0x2000f3dc

08015d90 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8015d90:	b590      	push	{r4, r7, lr}
 8015d92:	b08d      	sub	sp, #52	@ 0x34
 8015d94:	af04      	add	r7, sp, #16
 8015d96:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8015d98:	2300      	movs	r3, #0
 8015d9a:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8015d9c:	2300      	movs	r3, #0
 8015d9e:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8015da0:	687b      	ldr	r3, [r7, #4]
 8015da2:	2b00      	cmp	r3, #0
 8015da4:	d106      	bne.n	8015db4 <tcp_process+0x24>
 8015da6:	4b9d      	ldr	r3, [pc, #628]	@ (801601c <tcp_process+0x28c>)
 8015da8:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 8015dac:	499c      	ldr	r1, [pc, #624]	@ (8016020 <tcp_process+0x290>)
 8015dae:	489d      	ldr	r0, [pc, #628]	@ (8016024 <tcp_process+0x294>)
 8015db0:	f007 fca2 	bl	801d6f8 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8015db4:	4b9c      	ldr	r3, [pc, #624]	@ (8016028 <tcp_process+0x298>)
 8015db6:	781b      	ldrb	r3, [r3, #0]
 8015db8:	f003 0304 	and.w	r3, r3, #4
 8015dbc:	2b00      	cmp	r3, #0
 8015dbe:	d04e      	beq.n	8015e5e <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8015dc0:	687b      	ldr	r3, [r7, #4]
 8015dc2:	7d1b      	ldrb	r3, [r3, #20]
 8015dc4:	2b02      	cmp	r3, #2
 8015dc6:	d108      	bne.n	8015dda <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8015dc8:	687b      	ldr	r3, [r7, #4]
 8015dca:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8015dcc:	4b97      	ldr	r3, [pc, #604]	@ (801602c <tcp_process+0x29c>)
 8015dce:	681b      	ldr	r3, [r3, #0]
 8015dd0:	429a      	cmp	r2, r3
 8015dd2:	d123      	bne.n	8015e1c <tcp_process+0x8c>
        acceptable = 1;
 8015dd4:	2301      	movs	r3, #1
 8015dd6:	76fb      	strb	r3, [r7, #27]
 8015dd8:	e020      	b.n	8015e1c <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8015dda:	687b      	ldr	r3, [r7, #4]
 8015ddc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015dde:	4b94      	ldr	r3, [pc, #592]	@ (8016030 <tcp_process+0x2a0>)
 8015de0:	681b      	ldr	r3, [r3, #0]
 8015de2:	429a      	cmp	r2, r3
 8015de4:	d102      	bne.n	8015dec <tcp_process+0x5c>
        acceptable = 1;
 8015de6:	2301      	movs	r3, #1
 8015de8:	76fb      	strb	r3, [r7, #27]
 8015dea:	e017      	b.n	8015e1c <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8015dec:	4b90      	ldr	r3, [pc, #576]	@ (8016030 <tcp_process+0x2a0>)
 8015dee:	681a      	ldr	r2, [r3, #0]
 8015df0:	687b      	ldr	r3, [r7, #4]
 8015df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015df4:	1ad3      	subs	r3, r2, r3
 8015df6:	2b00      	cmp	r3, #0
 8015df8:	db10      	blt.n	8015e1c <tcp_process+0x8c>
 8015dfa:	4b8d      	ldr	r3, [pc, #564]	@ (8016030 <tcp_process+0x2a0>)
 8015dfc:	681a      	ldr	r2, [r3, #0]
 8015dfe:	687b      	ldr	r3, [r7, #4]
 8015e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015e02:	6879      	ldr	r1, [r7, #4]
 8015e04:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8015e06:	440b      	add	r3, r1
 8015e08:	1ad3      	subs	r3, r2, r3
 8015e0a:	2b00      	cmp	r3, #0
 8015e0c:	dc06      	bgt.n	8015e1c <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8015e0e:	687b      	ldr	r3, [r7, #4]
 8015e10:	8b5b      	ldrh	r3, [r3, #26]
 8015e12:	f043 0302 	orr.w	r3, r3, #2
 8015e16:	b29a      	uxth	r2, r3
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8015e1c:	7efb      	ldrb	r3, [r7, #27]
 8015e1e:	2b00      	cmp	r3, #0
 8015e20:	d01b      	beq.n	8015e5a <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8015e22:	687b      	ldr	r3, [r7, #4]
 8015e24:	7d1b      	ldrb	r3, [r3, #20]
 8015e26:	2b00      	cmp	r3, #0
 8015e28:	d106      	bne.n	8015e38 <tcp_process+0xa8>
 8015e2a:	4b7c      	ldr	r3, [pc, #496]	@ (801601c <tcp_process+0x28c>)
 8015e2c:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8015e30:	4980      	ldr	r1, [pc, #512]	@ (8016034 <tcp_process+0x2a4>)
 8015e32:	487c      	ldr	r0, [pc, #496]	@ (8016024 <tcp_process+0x294>)
 8015e34:	f007 fc60 	bl	801d6f8 <iprintf>
      recv_flags |= TF_RESET;
 8015e38:	4b7f      	ldr	r3, [pc, #508]	@ (8016038 <tcp_process+0x2a8>)
 8015e3a:	781b      	ldrb	r3, [r3, #0]
 8015e3c:	f043 0308 	orr.w	r3, r3, #8
 8015e40:	b2da      	uxtb	r2, r3
 8015e42:	4b7d      	ldr	r3, [pc, #500]	@ (8016038 <tcp_process+0x2a8>)
 8015e44:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8015e46:	687b      	ldr	r3, [r7, #4]
 8015e48:	8b5b      	ldrh	r3, [r3, #26]
 8015e4a:	f023 0301 	bic.w	r3, r3, #1
 8015e4e:	b29a      	uxth	r2, r3
 8015e50:	687b      	ldr	r3, [r7, #4]
 8015e52:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8015e54:	f06f 030d 	mvn.w	r3, #13
 8015e58:	e37a      	b.n	8016550 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8015e5a:	2300      	movs	r3, #0
 8015e5c:	e378      	b.n	8016550 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8015e5e:	4b72      	ldr	r3, [pc, #456]	@ (8016028 <tcp_process+0x298>)
 8015e60:	781b      	ldrb	r3, [r3, #0]
 8015e62:	f003 0302 	and.w	r3, r3, #2
 8015e66:	2b00      	cmp	r3, #0
 8015e68:	d010      	beq.n	8015e8c <tcp_process+0xfc>
 8015e6a:	687b      	ldr	r3, [r7, #4]
 8015e6c:	7d1b      	ldrb	r3, [r3, #20]
 8015e6e:	2b02      	cmp	r3, #2
 8015e70:	d00c      	beq.n	8015e8c <tcp_process+0xfc>
 8015e72:	687b      	ldr	r3, [r7, #4]
 8015e74:	7d1b      	ldrb	r3, [r3, #20]
 8015e76:	2b03      	cmp	r3, #3
 8015e78:	d008      	beq.n	8015e8c <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8015e7a:	687b      	ldr	r3, [r7, #4]
 8015e7c:	8b5b      	ldrh	r3, [r3, #26]
 8015e7e:	f043 0302 	orr.w	r3, r3, #2
 8015e82:	b29a      	uxth	r2, r3
 8015e84:	687b      	ldr	r3, [r7, #4]
 8015e86:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8015e88:	2300      	movs	r3, #0
 8015e8a:	e361      	b.n	8016550 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8015e8c:	687b      	ldr	r3, [r7, #4]
 8015e8e:	8b5b      	ldrh	r3, [r3, #26]
 8015e90:	f003 0310 	and.w	r3, r3, #16
 8015e94:	2b00      	cmp	r3, #0
 8015e96:	d103      	bne.n	8015ea0 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8015e98:	4b68      	ldr	r3, [pc, #416]	@ (801603c <tcp_process+0x2ac>)
 8015e9a:	681a      	ldr	r2, [r3, #0]
 8015e9c:	687b      	ldr	r3, [r7, #4]
 8015e9e:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8015ea0:	687b      	ldr	r3, [r7, #4]
 8015ea2:	2200      	movs	r2, #0
 8015ea4:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	2200      	movs	r2, #0
 8015eac:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 8015eb0:	6878      	ldr	r0, [r7, #4]
 8015eb2:	f001 fc2b 	bl	801770c <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8015eb6:	687b      	ldr	r3, [r7, #4]
 8015eb8:	7d1b      	ldrb	r3, [r3, #20]
 8015eba:	3b02      	subs	r3, #2
 8015ebc:	2b07      	cmp	r3, #7
 8015ebe:	f200 8337 	bhi.w	8016530 <tcp_process+0x7a0>
 8015ec2:	a201      	add	r2, pc, #4	@ (adr r2, 8015ec8 <tcp_process+0x138>)
 8015ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015ec8:	08015ee9 	.word	0x08015ee9
 8015ecc:	08016119 	.word	0x08016119
 8015ed0:	08016291 	.word	0x08016291
 8015ed4:	080162bb 	.word	0x080162bb
 8015ed8:	080163df 	.word	0x080163df
 8015edc:	08016291 	.word	0x08016291
 8015ee0:	0801646b 	.word	0x0801646b
 8015ee4:	080164fb 	.word	0x080164fb
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8015ee8:	4b4f      	ldr	r3, [pc, #316]	@ (8016028 <tcp_process+0x298>)
 8015eea:	781b      	ldrb	r3, [r3, #0]
 8015eec:	f003 0310 	and.w	r3, r3, #16
 8015ef0:	2b00      	cmp	r3, #0
 8015ef2:	f000 80e4 	beq.w	80160be <tcp_process+0x32e>
 8015ef6:	4b4c      	ldr	r3, [pc, #304]	@ (8016028 <tcp_process+0x298>)
 8015ef8:	781b      	ldrb	r3, [r3, #0]
 8015efa:	f003 0302 	and.w	r3, r3, #2
 8015efe:	2b00      	cmp	r3, #0
 8015f00:	f000 80dd 	beq.w	80160be <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8015f04:	687b      	ldr	r3, [r7, #4]
 8015f06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015f08:	1c5a      	adds	r2, r3, #1
 8015f0a:	4b48      	ldr	r3, [pc, #288]	@ (801602c <tcp_process+0x29c>)
 8015f0c:	681b      	ldr	r3, [r3, #0]
 8015f0e:	429a      	cmp	r2, r3
 8015f10:	f040 80d5 	bne.w	80160be <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8015f14:	4b46      	ldr	r3, [pc, #280]	@ (8016030 <tcp_process+0x2a0>)
 8015f16:	681b      	ldr	r3, [r3, #0]
 8015f18:	1c5a      	adds	r2, r3, #1
 8015f1a:	687b      	ldr	r3, [r7, #4]
 8015f1c:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8015f1e:	687b      	ldr	r3, [r7, #4]
 8015f20:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015f22:	687b      	ldr	r3, [r7, #4]
 8015f24:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 8015f26:	4b41      	ldr	r3, [pc, #260]	@ (801602c <tcp_process+0x29c>)
 8015f28:	681a      	ldr	r2, [r3, #0]
 8015f2a:	687b      	ldr	r3, [r7, #4]
 8015f2c:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8015f2e:	4b44      	ldr	r3, [pc, #272]	@ (8016040 <tcp_process+0x2b0>)
 8015f30:	681b      	ldr	r3, [r3, #0]
 8015f32:	89db      	ldrh	r3, [r3, #14]
 8015f34:	b29a      	uxth	r2, r3
 8015f36:	687b      	ldr	r3, [r7, #4]
 8015f38:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8015f3c:	687b      	ldr	r3, [r7, #4]
 8015f3e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8015f42:	687b      	ldr	r3, [r7, #4]
 8015f44:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8015f48:	4b39      	ldr	r3, [pc, #228]	@ (8016030 <tcp_process+0x2a0>)
 8015f4a:	681b      	ldr	r3, [r3, #0]
 8015f4c:	1e5a      	subs	r2, r3, #1
 8015f4e:	687b      	ldr	r3, [r7, #4]
 8015f50:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 8015f52:	687b      	ldr	r3, [r7, #4]
 8015f54:	2204      	movs	r2, #4
 8015f56:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8015f58:	687b      	ldr	r3, [r7, #4]
 8015f5a:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8015f5c:	687b      	ldr	r3, [r7, #4]
 8015f5e:	3304      	adds	r3, #4
 8015f60:	4618      	mov	r0, r3
 8015f62:	f005 faa3 	bl	801b4ac <ip4_route>
 8015f66:	4601      	mov	r1, r0
 8015f68:	687b      	ldr	r3, [r7, #4]
 8015f6a:	3304      	adds	r3, #4
 8015f6c:	461a      	mov	r2, r3
 8015f6e:	4620      	mov	r0, r4
 8015f70:	f7ff f88c 	bl	801508c <tcp_eff_send_mss_netif>
 8015f74:	4603      	mov	r3, r0
 8015f76:	461a      	mov	r2, r3
 8015f78:	687b      	ldr	r3, [r7, #4]
 8015f7a:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8015f7c:	687b      	ldr	r3, [r7, #4]
 8015f7e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015f80:	009a      	lsls	r2, r3, #2
 8015f82:	687b      	ldr	r3, [r7, #4]
 8015f84:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015f86:	005b      	lsls	r3, r3, #1
 8015f88:	f241 111c 	movw	r1, #4380	@ 0x111c
 8015f8c:	428b      	cmp	r3, r1
 8015f8e:	bf38      	it	cc
 8015f90:	460b      	movcc	r3, r1
 8015f92:	429a      	cmp	r2, r3
 8015f94:	d204      	bcs.n	8015fa0 <tcp_process+0x210>
 8015f96:	687b      	ldr	r3, [r7, #4]
 8015f98:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015f9a:	009b      	lsls	r3, r3, #2
 8015f9c:	b29b      	uxth	r3, r3
 8015f9e:	e00d      	b.n	8015fbc <tcp_process+0x22c>
 8015fa0:	687b      	ldr	r3, [r7, #4]
 8015fa2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015fa4:	005b      	lsls	r3, r3, #1
 8015fa6:	f241 121c 	movw	r2, #4380	@ 0x111c
 8015faa:	4293      	cmp	r3, r2
 8015fac:	d904      	bls.n	8015fb8 <tcp_process+0x228>
 8015fae:	687b      	ldr	r3, [r7, #4]
 8015fb0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015fb2:	005b      	lsls	r3, r3, #1
 8015fb4:	b29b      	uxth	r3, r3
 8015fb6:	e001      	b.n	8015fbc <tcp_process+0x22c>
 8015fb8:	f241 131c 	movw	r3, #4380	@ 0x111c
 8015fbc:	687a      	ldr	r2, [r7, #4]
 8015fbe:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8015fc2:	687b      	ldr	r3, [r7, #4]
 8015fc4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015fc8:	2b00      	cmp	r3, #0
 8015fca:	d106      	bne.n	8015fda <tcp_process+0x24a>
 8015fcc:	4b13      	ldr	r3, [pc, #76]	@ (801601c <tcp_process+0x28c>)
 8015fce:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 8015fd2:	491c      	ldr	r1, [pc, #112]	@ (8016044 <tcp_process+0x2b4>)
 8015fd4:	4813      	ldr	r0, [pc, #76]	@ (8016024 <tcp_process+0x294>)
 8015fd6:	f007 fb8f 	bl	801d6f8 <iprintf>
        --pcb->snd_queuelen;
 8015fda:	687b      	ldr	r3, [r7, #4]
 8015fdc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015fe0:	3b01      	subs	r3, #1
 8015fe2:	b29a      	uxth	r2, r3
 8015fe4:	687b      	ldr	r3, [r7, #4]
 8015fe6:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8015fea:	687b      	ldr	r3, [r7, #4]
 8015fec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015fee:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8015ff0:	69fb      	ldr	r3, [r7, #28]
 8015ff2:	2b00      	cmp	r3, #0
 8015ff4:	d12a      	bne.n	801604c <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8015ff6:	687b      	ldr	r3, [r7, #4]
 8015ff8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015ffa:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8015ffc:	69fb      	ldr	r3, [r7, #28]
 8015ffe:	2b00      	cmp	r3, #0
 8016000:	d106      	bne.n	8016010 <tcp_process+0x280>
 8016002:	4b06      	ldr	r3, [pc, #24]	@ (801601c <tcp_process+0x28c>)
 8016004:	f44f 725d 	mov.w	r2, #884	@ 0x374
 8016008:	490f      	ldr	r1, [pc, #60]	@ (8016048 <tcp_process+0x2b8>)
 801600a:	4806      	ldr	r0, [pc, #24]	@ (8016024 <tcp_process+0x294>)
 801600c:	f007 fb74 	bl	801d6f8 <iprintf>
          pcb->unsent = rseg->next;
 8016010:	69fb      	ldr	r3, [r7, #28]
 8016012:	681a      	ldr	r2, [r3, #0]
 8016014:	687b      	ldr	r3, [r7, #4]
 8016016:	66da      	str	r2, [r3, #108]	@ 0x6c
 8016018:	e01c      	b.n	8016054 <tcp_process+0x2c4>
 801601a:	bf00      	nop
 801601c:	08021c60 	.word	0x08021c60
 8016020:	08021e98 	.word	0x08021e98
 8016024:	08021cac 	.word	0x08021cac
 8016028:	2000f420 	.word	0x2000f420
 801602c:	2000f418 	.word	0x2000f418
 8016030:	2000f414 	.word	0x2000f414
 8016034:	08021eb4 	.word	0x08021eb4
 8016038:	2000f421 	.word	0x2000f421
 801603c:	2000f3dc 	.word	0x2000f3dc
 8016040:	2000f404 	.word	0x2000f404
 8016044:	08021ed4 	.word	0x08021ed4
 8016048:	08021eec 	.word	0x08021eec
        } else {
          pcb->unacked = rseg->next;
 801604c:	69fb      	ldr	r3, [r7, #28]
 801604e:	681a      	ldr	r2, [r3, #0]
 8016050:	687b      	ldr	r3, [r7, #4]
 8016052:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 8016054:	69f8      	ldr	r0, [r7, #28]
 8016056:	f7fe fc36 	bl	80148c6 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 801605a:	687b      	ldr	r3, [r7, #4]
 801605c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801605e:	2b00      	cmp	r3, #0
 8016060:	d104      	bne.n	801606c <tcp_process+0x2dc>
          pcb->rtime = -1;
 8016062:	687b      	ldr	r3, [r7, #4]
 8016064:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016068:	861a      	strh	r2, [r3, #48]	@ 0x30
 801606a:	e006      	b.n	801607a <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 801606c:	687b      	ldr	r3, [r7, #4]
 801606e:	2200      	movs	r2, #0
 8016070:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 8016072:	687b      	ldr	r3, [r7, #4]
 8016074:	2200      	movs	r2, #0
 8016076:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 801607a:	687b      	ldr	r3, [r7, #4]
 801607c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8016080:	2b00      	cmp	r3, #0
 8016082:	d00a      	beq.n	801609a <tcp_process+0x30a>
 8016084:	687b      	ldr	r3, [r7, #4]
 8016086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801608a:	687a      	ldr	r2, [r7, #4]
 801608c:	6910      	ldr	r0, [r2, #16]
 801608e:	2200      	movs	r2, #0
 8016090:	6879      	ldr	r1, [r7, #4]
 8016092:	4798      	blx	r3
 8016094:	4603      	mov	r3, r0
 8016096:	76bb      	strb	r3, [r7, #26]
 8016098:	e001      	b.n	801609e <tcp_process+0x30e>
 801609a:	2300      	movs	r3, #0
 801609c:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 801609e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80160a2:	f113 0f0d 	cmn.w	r3, #13
 80160a6:	d102      	bne.n	80160ae <tcp_process+0x31e>
          return ERR_ABRT;
 80160a8:	f06f 030c 	mvn.w	r3, #12
 80160ac:	e250      	b.n	8016550 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 80160ae:	687b      	ldr	r3, [r7, #4]
 80160b0:	8b5b      	ldrh	r3, [r3, #26]
 80160b2:	f043 0302 	orr.w	r3, r3, #2
 80160b6:	b29a      	uxth	r2, r3
 80160b8:	687b      	ldr	r3, [r7, #4]
 80160ba:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 80160bc:	e23a      	b.n	8016534 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 80160be:	4b98      	ldr	r3, [pc, #608]	@ (8016320 <tcp_process+0x590>)
 80160c0:	781b      	ldrb	r3, [r3, #0]
 80160c2:	f003 0310 	and.w	r3, r3, #16
 80160c6:	2b00      	cmp	r3, #0
 80160c8:	f000 8234 	beq.w	8016534 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80160cc:	4b95      	ldr	r3, [pc, #596]	@ (8016324 <tcp_process+0x594>)
 80160ce:	6819      	ldr	r1, [r3, #0]
 80160d0:	4b95      	ldr	r3, [pc, #596]	@ (8016328 <tcp_process+0x598>)
 80160d2:	881b      	ldrh	r3, [r3, #0]
 80160d4:	461a      	mov	r2, r3
 80160d6:	4b95      	ldr	r3, [pc, #596]	@ (801632c <tcp_process+0x59c>)
 80160d8:	681b      	ldr	r3, [r3, #0]
 80160da:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80160dc:	4b94      	ldr	r3, [pc, #592]	@ (8016330 <tcp_process+0x5a0>)
 80160de:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80160e0:	885b      	ldrh	r3, [r3, #2]
 80160e2:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80160e4:	4a92      	ldr	r2, [pc, #584]	@ (8016330 <tcp_process+0x5a0>)
 80160e6:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80160e8:	8812      	ldrh	r2, [r2, #0]
 80160ea:	b292      	uxth	r2, r2
 80160ec:	9202      	str	r2, [sp, #8]
 80160ee:	9301      	str	r3, [sp, #4]
 80160f0:	4b90      	ldr	r3, [pc, #576]	@ (8016334 <tcp_process+0x5a4>)
 80160f2:	9300      	str	r3, [sp, #0]
 80160f4:	4b90      	ldr	r3, [pc, #576]	@ (8016338 <tcp_process+0x5a8>)
 80160f6:	4602      	mov	r2, r0
 80160f8:	6878      	ldr	r0, [r7, #4]
 80160fa:	f003 f8d7 	bl	80192ac <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 80160fe:	687b      	ldr	r3, [r7, #4]
 8016100:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8016104:	2b05      	cmp	r3, #5
 8016106:	f200 8215 	bhi.w	8016534 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801610a:	687b      	ldr	r3, [r7, #4]
 801610c:	2200      	movs	r2, #0
 801610e:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 8016110:	6878      	ldr	r0, [r7, #4]
 8016112:	f002 fea3 	bl	8018e5c <tcp_rexmit_rto>
      break;
 8016116:	e20d      	b.n	8016534 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8016118:	4b81      	ldr	r3, [pc, #516]	@ (8016320 <tcp_process+0x590>)
 801611a:	781b      	ldrb	r3, [r3, #0]
 801611c:	f003 0310 	and.w	r3, r3, #16
 8016120:	2b00      	cmp	r3, #0
 8016122:	f000 80a1 	beq.w	8016268 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016126:	4b7f      	ldr	r3, [pc, #508]	@ (8016324 <tcp_process+0x594>)
 8016128:	681a      	ldr	r2, [r3, #0]
 801612a:	687b      	ldr	r3, [r7, #4]
 801612c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801612e:	1ad3      	subs	r3, r2, r3
 8016130:	3b01      	subs	r3, #1
 8016132:	2b00      	cmp	r3, #0
 8016134:	db7e      	blt.n	8016234 <tcp_process+0x4a4>
 8016136:	4b7b      	ldr	r3, [pc, #492]	@ (8016324 <tcp_process+0x594>)
 8016138:	681a      	ldr	r2, [r3, #0]
 801613a:	687b      	ldr	r3, [r7, #4]
 801613c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801613e:	1ad3      	subs	r3, r2, r3
 8016140:	2b00      	cmp	r3, #0
 8016142:	dc77      	bgt.n	8016234 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8016144:	687b      	ldr	r3, [r7, #4]
 8016146:	2204      	movs	r2, #4
 8016148:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 801614a:	687b      	ldr	r3, [r7, #4]
 801614c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801614e:	2b00      	cmp	r3, #0
 8016150:	d102      	bne.n	8016158 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8016152:	23fa      	movs	r3, #250	@ 0xfa
 8016154:	76bb      	strb	r3, [r7, #26]
 8016156:	e01d      	b.n	8016194 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8016158:	687b      	ldr	r3, [r7, #4]
 801615a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801615c:	699b      	ldr	r3, [r3, #24]
 801615e:	2b00      	cmp	r3, #0
 8016160:	d106      	bne.n	8016170 <tcp_process+0x3e0>
 8016162:	4b76      	ldr	r3, [pc, #472]	@ (801633c <tcp_process+0x5ac>)
 8016164:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 8016168:	4975      	ldr	r1, [pc, #468]	@ (8016340 <tcp_process+0x5b0>)
 801616a:	4876      	ldr	r0, [pc, #472]	@ (8016344 <tcp_process+0x5b4>)
 801616c:	f007 fac4 	bl	801d6f8 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8016170:	687b      	ldr	r3, [r7, #4]
 8016172:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8016174:	699b      	ldr	r3, [r3, #24]
 8016176:	2b00      	cmp	r3, #0
 8016178:	d00a      	beq.n	8016190 <tcp_process+0x400>
 801617a:	687b      	ldr	r3, [r7, #4]
 801617c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801617e:	699b      	ldr	r3, [r3, #24]
 8016180:	687a      	ldr	r2, [r7, #4]
 8016182:	6910      	ldr	r0, [r2, #16]
 8016184:	2200      	movs	r2, #0
 8016186:	6879      	ldr	r1, [r7, #4]
 8016188:	4798      	blx	r3
 801618a:	4603      	mov	r3, r0
 801618c:	76bb      	strb	r3, [r7, #26]
 801618e:	e001      	b.n	8016194 <tcp_process+0x404>
 8016190:	23f0      	movs	r3, #240	@ 0xf0
 8016192:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8016194:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8016198:	2b00      	cmp	r3, #0
 801619a:	d00a      	beq.n	80161b2 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 801619c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80161a0:	f113 0f0d 	cmn.w	r3, #13
 80161a4:	d002      	beq.n	80161ac <tcp_process+0x41c>
              tcp_abort(pcb);
 80161a6:	6878      	ldr	r0, [r7, #4]
 80161a8:	f7fd fce6 	bl	8013b78 <tcp_abort>
            }
            return ERR_ABRT;
 80161ac:	f06f 030c 	mvn.w	r3, #12
 80161b0:	e1ce      	b.n	8016550 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 80161b2:	6878      	ldr	r0, [r7, #4]
 80161b4:	f000 fae0 	bl	8016778 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 80161b8:	4b63      	ldr	r3, [pc, #396]	@ (8016348 <tcp_process+0x5b8>)
 80161ba:	881b      	ldrh	r3, [r3, #0]
 80161bc:	2b00      	cmp	r3, #0
 80161be:	d005      	beq.n	80161cc <tcp_process+0x43c>
            recv_acked--;
 80161c0:	4b61      	ldr	r3, [pc, #388]	@ (8016348 <tcp_process+0x5b8>)
 80161c2:	881b      	ldrh	r3, [r3, #0]
 80161c4:	3b01      	subs	r3, #1
 80161c6:	b29a      	uxth	r2, r3
 80161c8:	4b5f      	ldr	r3, [pc, #380]	@ (8016348 <tcp_process+0x5b8>)
 80161ca:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80161cc:	687b      	ldr	r3, [r7, #4]
 80161ce:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80161d0:	009a      	lsls	r2, r3, #2
 80161d2:	687b      	ldr	r3, [r7, #4]
 80161d4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80161d6:	005b      	lsls	r3, r3, #1
 80161d8:	f241 111c 	movw	r1, #4380	@ 0x111c
 80161dc:	428b      	cmp	r3, r1
 80161de:	bf38      	it	cc
 80161e0:	460b      	movcc	r3, r1
 80161e2:	429a      	cmp	r2, r3
 80161e4:	d204      	bcs.n	80161f0 <tcp_process+0x460>
 80161e6:	687b      	ldr	r3, [r7, #4]
 80161e8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80161ea:	009b      	lsls	r3, r3, #2
 80161ec:	b29b      	uxth	r3, r3
 80161ee:	e00d      	b.n	801620c <tcp_process+0x47c>
 80161f0:	687b      	ldr	r3, [r7, #4]
 80161f2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80161f4:	005b      	lsls	r3, r3, #1
 80161f6:	f241 121c 	movw	r2, #4380	@ 0x111c
 80161fa:	4293      	cmp	r3, r2
 80161fc:	d904      	bls.n	8016208 <tcp_process+0x478>
 80161fe:	687b      	ldr	r3, [r7, #4]
 8016200:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016202:	005b      	lsls	r3, r3, #1
 8016204:	b29b      	uxth	r3, r3
 8016206:	e001      	b.n	801620c <tcp_process+0x47c>
 8016208:	f241 131c 	movw	r3, #4380	@ 0x111c
 801620c:	687a      	ldr	r2, [r7, #4]
 801620e:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8016212:	4b4e      	ldr	r3, [pc, #312]	@ (801634c <tcp_process+0x5bc>)
 8016214:	781b      	ldrb	r3, [r3, #0]
 8016216:	f003 0320 	and.w	r3, r3, #32
 801621a:	2b00      	cmp	r3, #0
 801621c:	d037      	beq.n	801628e <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 801621e:	687b      	ldr	r3, [r7, #4]
 8016220:	8b5b      	ldrh	r3, [r3, #26]
 8016222:	f043 0302 	orr.w	r3, r3, #2
 8016226:	b29a      	uxth	r2, r3
 8016228:	687b      	ldr	r3, [r7, #4]
 801622a:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 801622c:	687b      	ldr	r3, [r7, #4]
 801622e:	2207      	movs	r2, #7
 8016230:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8016232:	e02c      	b.n	801628e <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016234:	4b3b      	ldr	r3, [pc, #236]	@ (8016324 <tcp_process+0x594>)
 8016236:	6819      	ldr	r1, [r3, #0]
 8016238:	4b3b      	ldr	r3, [pc, #236]	@ (8016328 <tcp_process+0x598>)
 801623a:	881b      	ldrh	r3, [r3, #0]
 801623c:	461a      	mov	r2, r3
 801623e:	4b3b      	ldr	r3, [pc, #236]	@ (801632c <tcp_process+0x59c>)
 8016240:	681b      	ldr	r3, [r3, #0]
 8016242:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016244:	4b3a      	ldr	r3, [pc, #232]	@ (8016330 <tcp_process+0x5a0>)
 8016246:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016248:	885b      	ldrh	r3, [r3, #2]
 801624a:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801624c:	4a38      	ldr	r2, [pc, #224]	@ (8016330 <tcp_process+0x5a0>)
 801624e:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016250:	8812      	ldrh	r2, [r2, #0]
 8016252:	b292      	uxth	r2, r2
 8016254:	9202      	str	r2, [sp, #8]
 8016256:	9301      	str	r3, [sp, #4]
 8016258:	4b36      	ldr	r3, [pc, #216]	@ (8016334 <tcp_process+0x5a4>)
 801625a:	9300      	str	r3, [sp, #0]
 801625c:	4b36      	ldr	r3, [pc, #216]	@ (8016338 <tcp_process+0x5a8>)
 801625e:	4602      	mov	r2, r0
 8016260:	6878      	ldr	r0, [r7, #4]
 8016262:	f003 f823 	bl	80192ac <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8016266:	e167      	b.n	8016538 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8016268:	4b2d      	ldr	r3, [pc, #180]	@ (8016320 <tcp_process+0x590>)
 801626a:	781b      	ldrb	r3, [r3, #0]
 801626c:	f003 0302 	and.w	r3, r3, #2
 8016270:	2b00      	cmp	r3, #0
 8016272:	f000 8161 	beq.w	8016538 <tcp_process+0x7a8>
 8016276:	687b      	ldr	r3, [r7, #4]
 8016278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801627a:	1e5a      	subs	r2, r3, #1
 801627c:	4b2b      	ldr	r3, [pc, #172]	@ (801632c <tcp_process+0x59c>)
 801627e:	681b      	ldr	r3, [r3, #0]
 8016280:	429a      	cmp	r2, r3
 8016282:	f040 8159 	bne.w	8016538 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8016286:	6878      	ldr	r0, [r7, #4]
 8016288:	f002 fe0a 	bl	8018ea0 <tcp_rexmit>
      break;
 801628c:	e154      	b.n	8016538 <tcp_process+0x7a8>
 801628e:	e153      	b.n	8016538 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8016290:	6878      	ldr	r0, [r7, #4]
 8016292:	f000 fa71 	bl	8016778 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8016296:	4b2d      	ldr	r3, [pc, #180]	@ (801634c <tcp_process+0x5bc>)
 8016298:	781b      	ldrb	r3, [r3, #0]
 801629a:	f003 0320 	and.w	r3, r3, #32
 801629e:	2b00      	cmp	r3, #0
 80162a0:	f000 814c 	beq.w	801653c <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 80162a4:	687b      	ldr	r3, [r7, #4]
 80162a6:	8b5b      	ldrh	r3, [r3, #26]
 80162a8:	f043 0302 	orr.w	r3, r3, #2
 80162ac:	b29a      	uxth	r2, r3
 80162ae:	687b      	ldr	r3, [r7, #4]
 80162b0:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 80162b2:	687b      	ldr	r3, [r7, #4]
 80162b4:	2207      	movs	r2, #7
 80162b6:	751a      	strb	r2, [r3, #20]
      }
      break;
 80162b8:	e140      	b.n	801653c <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 80162ba:	6878      	ldr	r0, [r7, #4]
 80162bc:	f000 fa5c 	bl	8016778 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80162c0:	4b22      	ldr	r3, [pc, #136]	@ (801634c <tcp_process+0x5bc>)
 80162c2:	781b      	ldrb	r3, [r3, #0]
 80162c4:	f003 0320 	and.w	r3, r3, #32
 80162c8:	2b00      	cmp	r3, #0
 80162ca:	d071      	beq.n	80163b0 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80162cc:	4b14      	ldr	r3, [pc, #80]	@ (8016320 <tcp_process+0x590>)
 80162ce:	781b      	ldrb	r3, [r3, #0]
 80162d0:	f003 0310 	and.w	r3, r3, #16
 80162d4:	2b00      	cmp	r3, #0
 80162d6:	d060      	beq.n	801639a <tcp_process+0x60a>
 80162d8:	687b      	ldr	r3, [r7, #4]
 80162da:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80162dc:	4b11      	ldr	r3, [pc, #68]	@ (8016324 <tcp_process+0x594>)
 80162de:	681b      	ldr	r3, [r3, #0]
 80162e0:	429a      	cmp	r2, r3
 80162e2:	d15a      	bne.n	801639a <tcp_process+0x60a>
            pcb->unsent == NULL) {
 80162e4:	687b      	ldr	r3, [r7, #4]
 80162e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80162e8:	2b00      	cmp	r3, #0
 80162ea:	d156      	bne.n	801639a <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 80162ec:	687b      	ldr	r3, [r7, #4]
 80162ee:	8b5b      	ldrh	r3, [r3, #26]
 80162f0:	f043 0302 	orr.w	r3, r3, #2
 80162f4:	b29a      	uxth	r2, r3
 80162f6:	687b      	ldr	r3, [r7, #4]
 80162f8:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 80162fa:	6878      	ldr	r0, [r7, #4]
 80162fc:	f7fe fdbc 	bl	8014e78 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8016300:	4b13      	ldr	r3, [pc, #76]	@ (8016350 <tcp_process+0x5c0>)
 8016302:	681b      	ldr	r3, [r3, #0]
 8016304:	687a      	ldr	r2, [r7, #4]
 8016306:	429a      	cmp	r2, r3
 8016308:	d105      	bne.n	8016316 <tcp_process+0x586>
 801630a:	4b11      	ldr	r3, [pc, #68]	@ (8016350 <tcp_process+0x5c0>)
 801630c:	681b      	ldr	r3, [r3, #0]
 801630e:	68db      	ldr	r3, [r3, #12]
 8016310:	4a0f      	ldr	r2, [pc, #60]	@ (8016350 <tcp_process+0x5c0>)
 8016312:	6013      	str	r3, [r2, #0]
 8016314:	e02e      	b.n	8016374 <tcp_process+0x5e4>
 8016316:	4b0e      	ldr	r3, [pc, #56]	@ (8016350 <tcp_process+0x5c0>)
 8016318:	681b      	ldr	r3, [r3, #0]
 801631a:	617b      	str	r3, [r7, #20]
 801631c:	e027      	b.n	801636e <tcp_process+0x5de>
 801631e:	bf00      	nop
 8016320:	2000f420 	.word	0x2000f420
 8016324:	2000f418 	.word	0x2000f418
 8016328:	2000f41e 	.word	0x2000f41e
 801632c:	2000f414 	.word	0x2000f414
 8016330:	2000f404 	.word	0x2000f404
 8016334:	2000bc98 	.word	0x2000bc98
 8016338:	2000bc9c 	.word	0x2000bc9c
 801633c:	08021c60 	.word	0x08021c60
 8016340:	08021f00 	.word	0x08021f00
 8016344:	08021cac 	.word	0x08021cac
 8016348:	2000f41c 	.word	0x2000f41c
 801634c:	2000f421 	.word	0x2000f421
 8016350:	2000f3e8 	.word	0x2000f3e8
 8016354:	697b      	ldr	r3, [r7, #20]
 8016356:	68db      	ldr	r3, [r3, #12]
 8016358:	687a      	ldr	r2, [r7, #4]
 801635a:	429a      	cmp	r2, r3
 801635c:	d104      	bne.n	8016368 <tcp_process+0x5d8>
 801635e:	687b      	ldr	r3, [r7, #4]
 8016360:	68da      	ldr	r2, [r3, #12]
 8016362:	697b      	ldr	r3, [r7, #20]
 8016364:	60da      	str	r2, [r3, #12]
 8016366:	e005      	b.n	8016374 <tcp_process+0x5e4>
 8016368:	697b      	ldr	r3, [r7, #20]
 801636a:	68db      	ldr	r3, [r3, #12]
 801636c:	617b      	str	r3, [r7, #20]
 801636e:	697b      	ldr	r3, [r7, #20]
 8016370:	2b00      	cmp	r3, #0
 8016372:	d1ef      	bne.n	8016354 <tcp_process+0x5c4>
 8016374:	687b      	ldr	r3, [r7, #4]
 8016376:	2200      	movs	r2, #0
 8016378:	60da      	str	r2, [r3, #12]
 801637a:	4b77      	ldr	r3, [pc, #476]	@ (8016558 <tcp_process+0x7c8>)
 801637c:	2201      	movs	r2, #1
 801637e:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8016380:	687b      	ldr	r3, [r7, #4]
 8016382:	220a      	movs	r2, #10
 8016384:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8016386:	4b75      	ldr	r3, [pc, #468]	@ (801655c <tcp_process+0x7cc>)
 8016388:	681a      	ldr	r2, [r3, #0]
 801638a:	687b      	ldr	r3, [r7, #4]
 801638c:	60da      	str	r2, [r3, #12]
 801638e:	4a73      	ldr	r2, [pc, #460]	@ (801655c <tcp_process+0x7cc>)
 8016390:	687b      	ldr	r3, [r7, #4]
 8016392:	6013      	str	r3, [r2, #0]
 8016394:	f003 f94c 	bl	8019630 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8016398:	e0d2      	b.n	8016540 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 801639a:	687b      	ldr	r3, [r7, #4]
 801639c:	8b5b      	ldrh	r3, [r3, #26]
 801639e:	f043 0302 	orr.w	r3, r3, #2
 80163a2:	b29a      	uxth	r2, r3
 80163a4:	687b      	ldr	r3, [r7, #4]
 80163a6:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 80163a8:	687b      	ldr	r3, [r7, #4]
 80163aa:	2208      	movs	r2, #8
 80163ac:	751a      	strb	r2, [r3, #20]
      break;
 80163ae:	e0c7      	b.n	8016540 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80163b0:	4b6b      	ldr	r3, [pc, #428]	@ (8016560 <tcp_process+0x7d0>)
 80163b2:	781b      	ldrb	r3, [r3, #0]
 80163b4:	f003 0310 	and.w	r3, r3, #16
 80163b8:	2b00      	cmp	r3, #0
 80163ba:	f000 80c1 	beq.w	8016540 <tcp_process+0x7b0>
 80163be:	687b      	ldr	r3, [r7, #4]
 80163c0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80163c2:	4b68      	ldr	r3, [pc, #416]	@ (8016564 <tcp_process+0x7d4>)
 80163c4:	681b      	ldr	r3, [r3, #0]
 80163c6:	429a      	cmp	r2, r3
 80163c8:	f040 80ba 	bne.w	8016540 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 80163cc:	687b      	ldr	r3, [r7, #4]
 80163ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80163d0:	2b00      	cmp	r3, #0
 80163d2:	f040 80b5 	bne.w	8016540 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 80163d6:	687b      	ldr	r3, [r7, #4]
 80163d8:	2206      	movs	r2, #6
 80163da:	751a      	strb	r2, [r3, #20]
      break;
 80163dc:	e0b0      	b.n	8016540 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 80163de:	6878      	ldr	r0, [r7, #4]
 80163e0:	f000 f9ca 	bl	8016778 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80163e4:	4b60      	ldr	r3, [pc, #384]	@ (8016568 <tcp_process+0x7d8>)
 80163e6:	781b      	ldrb	r3, [r3, #0]
 80163e8:	f003 0320 	and.w	r3, r3, #32
 80163ec:	2b00      	cmp	r3, #0
 80163ee:	f000 80a9 	beq.w	8016544 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 80163f2:	687b      	ldr	r3, [r7, #4]
 80163f4:	8b5b      	ldrh	r3, [r3, #26]
 80163f6:	f043 0302 	orr.w	r3, r3, #2
 80163fa:	b29a      	uxth	r2, r3
 80163fc:	687b      	ldr	r3, [r7, #4]
 80163fe:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8016400:	6878      	ldr	r0, [r7, #4]
 8016402:	f7fe fd39 	bl	8014e78 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8016406:	4b59      	ldr	r3, [pc, #356]	@ (801656c <tcp_process+0x7dc>)
 8016408:	681b      	ldr	r3, [r3, #0]
 801640a:	687a      	ldr	r2, [r7, #4]
 801640c:	429a      	cmp	r2, r3
 801640e:	d105      	bne.n	801641c <tcp_process+0x68c>
 8016410:	4b56      	ldr	r3, [pc, #344]	@ (801656c <tcp_process+0x7dc>)
 8016412:	681b      	ldr	r3, [r3, #0]
 8016414:	68db      	ldr	r3, [r3, #12]
 8016416:	4a55      	ldr	r2, [pc, #340]	@ (801656c <tcp_process+0x7dc>)
 8016418:	6013      	str	r3, [r2, #0]
 801641a:	e013      	b.n	8016444 <tcp_process+0x6b4>
 801641c:	4b53      	ldr	r3, [pc, #332]	@ (801656c <tcp_process+0x7dc>)
 801641e:	681b      	ldr	r3, [r3, #0]
 8016420:	613b      	str	r3, [r7, #16]
 8016422:	e00c      	b.n	801643e <tcp_process+0x6ae>
 8016424:	693b      	ldr	r3, [r7, #16]
 8016426:	68db      	ldr	r3, [r3, #12]
 8016428:	687a      	ldr	r2, [r7, #4]
 801642a:	429a      	cmp	r2, r3
 801642c:	d104      	bne.n	8016438 <tcp_process+0x6a8>
 801642e:	687b      	ldr	r3, [r7, #4]
 8016430:	68da      	ldr	r2, [r3, #12]
 8016432:	693b      	ldr	r3, [r7, #16]
 8016434:	60da      	str	r2, [r3, #12]
 8016436:	e005      	b.n	8016444 <tcp_process+0x6b4>
 8016438:	693b      	ldr	r3, [r7, #16]
 801643a:	68db      	ldr	r3, [r3, #12]
 801643c:	613b      	str	r3, [r7, #16]
 801643e:	693b      	ldr	r3, [r7, #16]
 8016440:	2b00      	cmp	r3, #0
 8016442:	d1ef      	bne.n	8016424 <tcp_process+0x694>
 8016444:	687b      	ldr	r3, [r7, #4]
 8016446:	2200      	movs	r2, #0
 8016448:	60da      	str	r2, [r3, #12]
 801644a:	4b43      	ldr	r3, [pc, #268]	@ (8016558 <tcp_process+0x7c8>)
 801644c:	2201      	movs	r2, #1
 801644e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8016450:	687b      	ldr	r3, [r7, #4]
 8016452:	220a      	movs	r2, #10
 8016454:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8016456:	4b41      	ldr	r3, [pc, #260]	@ (801655c <tcp_process+0x7cc>)
 8016458:	681a      	ldr	r2, [r3, #0]
 801645a:	687b      	ldr	r3, [r7, #4]
 801645c:	60da      	str	r2, [r3, #12]
 801645e:	4a3f      	ldr	r2, [pc, #252]	@ (801655c <tcp_process+0x7cc>)
 8016460:	687b      	ldr	r3, [r7, #4]
 8016462:	6013      	str	r3, [r2, #0]
 8016464:	f003 f8e4 	bl	8019630 <tcp_timer_needed>
      }
      break;
 8016468:	e06c      	b.n	8016544 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 801646a:	6878      	ldr	r0, [r7, #4]
 801646c:	f000 f984 	bl	8016778 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8016470:	4b3b      	ldr	r3, [pc, #236]	@ (8016560 <tcp_process+0x7d0>)
 8016472:	781b      	ldrb	r3, [r3, #0]
 8016474:	f003 0310 	and.w	r3, r3, #16
 8016478:	2b00      	cmp	r3, #0
 801647a:	d065      	beq.n	8016548 <tcp_process+0x7b8>
 801647c:	687b      	ldr	r3, [r7, #4]
 801647e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016480:	4b38      	ldr	r3, [pc, #224]	@ (8016564 <tcp_process+0x7d4>)
 8016482:	681b      	ldr	r3, [r3, #0]
 8016484:	429a      	cmp	r2, r3
 8016486:	d15f      	bne.n	8016548 <tcp_process+0x7b8>
 8016488:	687b      	ldr	r3, [r7, #4]
 801648a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801648c:	2b00      	cmp	r3, #0
 801648e:	d15b      	bne.n	8016548 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8016490:	6878      	ldr	r0, [r7, #4]
 8016492:	f7fe fcf1 	bl	8014e78 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8016496:	4b35      	ldr	r3, [pc, #212]	@ (801656c <tcp_process+0x7dc>)
 8016498:	681b      	ldr	r3, [r3, #0]
 801649a:	687a      	ldr	r2, [r7, #4]
 801649c:	429a      	cmp	r2, r3
 801649e:	d105      	bne.n	80164ac <tcp_process+0x71c>
 80164a0:	4b32      	ldr	r3, [pc, #200]	@ (801656c <tcp_process+0x7dc>)
 80164a2:	681b      	ldr	r3, [r3, #0]
 80164a4:	68db      	ldr	r3, [r3, #12]
 80164a6:	4a31      	ldr	r2, [pc, #196]	@ (801656c <tcp_process+0x7dc>)
 80164a8:	6013      	str	r3, [r2, #0]
 80164aa:	e013      	b.n	80164d4 <tcp_process+0x744>
 80164ac:	4b2f      	ldr	r3, [pc, #188]	@ (801656c <tcp_process+0x7dc>)
 80164ae:	681b      	ldr	r3, [r3, #0]
 80164b0:	60fb      	str	r3, [r7, #12]
 80164b2:	e00c      	b.n	80164ce <tcp_process+0x73e>
 80164b4:	68fb      	ldr	r3, [r7, #12]
 80164b6:	68db      	ldr	r3, [r3, #12]
 80164b8:	687a      	ldr	r2, [r7, #4]
 80164ba:	429a      	cmp	r2, r3
 80164bc:	d104      	bne.n	80164c8 <tcp_process+0x738>
 80164be:	687b      	ldr	r3, [r7, #4]
 80164c0:	68da      	ldr	r2, [r3, #12]
 80164c2:	68fb      	ldr	r3, [r7, #12]
 80164c4:	60da      	str	r2, [r3, #12]
 80164c6:	e005      	b.n	80164d4 <tcp_process+0x744>
 80164c8:	68fb      	ldr	r3, [r7, #12]
 80164ca:	68db      	ldr	r3, [r3, #12]
 80164cc:	60fb      	str	r3, [r7, #12]
 80164ce:	68fb      	ldr	r3, [r7, #12]
 80164d0:	2b00      	cmp	r3, #0
 80164d2:	d1ef      	bne.n	80164b4 <tcp_process+0x724>
 80164d4:	687b      	ldr	r3, [r7, #4]
 80164d6:	2200      	movs	r2, #0
 80164d8:	60da      	str	r2, [r3, #12]
 80164da:	4b1f      	ldr	r3, [pc, #124]	@ (8016558 <tcp_process+0x7c8>)
 80164dc:	2201      	movs	r2, #1
 80164de:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80164e0:	687b      	ldr	r3, [r7, #4]
 80164e2:	220a      	movs	r2, #10
 80164e4:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80164e6:	4b1d      	ldr	r3, [pc, #116]	@ (801655c <tcp_process+0x7cc>)
 80164e8:	681a      	ldr	r2, [r3, #0]
 80164ea:	687b      	ldr	r3, [r7, #4]
 80164ec:	60da      	str	r2, [r3, #12]
 80164ee:	4a1b      	ldr	r2, [pc, #108]	@ (801655c <tcp_process+0x7cc>)
 80164f0:	687b      	ldr	r3, [r7, #4]
 80164f2:	6013      	str	r3, [r2, #0]
 80164f4:	f003 f89c 	bl	8019630 <tcp_timer_needed>
      }
      break;
 80164f8:	e026      	b.n	8016548 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 80164fa:	6878      	ldr	r0, [r7, #4]
 80164fc:	f000 f93c 	bl	8016778 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8016500:	4b17      	ldr	r3, [pc, #92]	@ (8016560 <tcp_process+0x7d0>)
 8016502:	781b      	ldrb	r3, [r3, #0]
 8016504:	f003 0310 	and.w	r3, r3, #16
 8016508:	2b00      	cmp	r3, #0
 801650a:	d01f      	beq.n	801654c <tcp_process+0x7bc>
 801650c:	687b      	ldr	r3, [r7, #4]
 801650e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016510:	4b14      	ldr	r3, [pc, #80]	@ (8016564 <tcp_process+0x7d4>)
 8016512:	681b      	ldr	r3, [r3, #0]
 8016514:	429a      	cmp	r2, r3
 8016516:	d119      	bne.n	801654c <tcp_process+0x7bc>
 8016518:	687b      	ldr	r3, [r7, #4]
 801651a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801651c:	2b00      	cmp	r3, #0
 801651e:	d115      	bne.n	801654c <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8016520:	4b11      	ldr	r3, [pc, #68]	@ (8016568 <tcp_process+0x7d8>)
 8016522:	781b      	ldrb	r3, [r3, #0]
 8016524:	f043 0310 	orr.w	r3, r3, #16
 8016528:	b2da      	uxtb	r2, r3
 801652a:	4b0f      	ldr	r3, [pc, #60]	@ (8016568 <tcp_process+0x7d8>)
 801652c:	701a      	strb	r2, [r3, #0]
      }
      break;
 801652e:	e00d      	b.n	801654c <tcp_process+0x7bc>
    default:
      break;
 8016530:	bf00      	nop
 8016532:	e00c      	b.n	801654e <tcp_process+0x7be>
      break;
 8016534:	bf00      	nop
 8016536:	e00a      	b.n	801654e <tcp_process+0x7be>
      break;
 8016538:	bf00      	nop
 801653a:	e008      	b.n	801654e <tcp_process+0x7be>
      break;
 801653c:	bf00      	nop
 801653e:	e006      	b.n	801654e <tcp_process+0x7be>
      break;
 8016540:	bf00      	nop
 8016542:	e004      	b.n	801654e <tcp_process+0x7be>
      break;
 8016544:	bf00      	nop
 8016546:	e002      	b.n	801654e <tcp_process+0x7be>
      break;
 8016548:	bf00      	nop
 801654a:	e000      	b.n	801654e <tcp_process+0x7be>
      break;
 801654c:	bf00      	nop
  }
  return ERR_OK;
 801654e:	2300      	movs	r3, #0
}
 8016550:	4618      	mov	r0, r3
 8016552:	3724      	adds	r7, #36	@ 0x24
 8016554:	46bd      	mov	sp, r7
 8016556:	bd90      	pop	{r4, r7, pc}
 8016558:	2000f3f0 	.word	0x2000f3f0
 801655c:	2000f3ec 	.word	0x2000f3ec
 8016560:	2000f420 	.word	0x2000f420
 8016564:	2000f418 	.word	0x2000f418
 8016568:	2000f421 	.word	0x2000f421
 801656c:	2000f3e8 	.word	0x2000f3e8

08016570 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8016570:	b590      	push	{r4, r7, lr}
 8016572:	b085      	sub	sp, #20
 8016574:	af00      	add	r7, sp, #0
 8016576:	6078      	str	r0, [r7, #4]
 8016578:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801657a:	687b      	ldr	r3, [r7, #4]
 801657c:	2b00      	cmp	r3, #0
 801657e:	d106      	bne.n	801658e <tcp_oos_insert_segment+0x1e>
 8016580:	4b3b      	ldr	r3, [pc, #236]	@ (8016670 <tcp_oos_insert_segment+0x100>)
 8016582:	f240 421f 	movw	r2, #1055	@ 0x41f
 8016586:	493b      	ldr	r1, [pc, #236]	@ (8016674 <tcp_oos_insert_segment+0x104>)
 8016588:	483b      	ldr	r0, [pc, #236]	@ (8016678 <tcp_oos_insert_segment+0x108>)
 801658a:	f007 f8b5 	bl	801d6f8 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801658e:	687b      	ldr	r3, [r7, #4]
 8016590:	68db      	ldr	r3, [r3, #12]
 8016592:	899b      	ldrh	r3, [r3, #12]
 8016594:	b29b      	uxth	r3, r3
 8016596:	4618      	mov	r0, r3
 8016598:	f7fb f8c6 	bl	8011728 <lwip_htons>
 801659c:	4603      	mov	r3, r0
 801659e:	b2db      	uxtb	r3, r3
 80165a0:	f003 0301 	and.w	r3, r3, #1
 80165a4:	2b00      	cmp	r3, #0
 80165a6:	d028      	beq.n	80165fa <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 80165a8:	6838      	ldr	r0, [r7, #0]
 80165aa:	f7fe f977 	bl	801489c <tcp_segs_free>
    next = NULL;
 80165ae:	2300      	movs	r3, #0
 80165b0:	603b      	str	r3, [r7, #0]
 80165b2:	e056      	b.n	8016662 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80165b4:	683b      	ldr	r3, [r7, #0]
 80165b6:	68db      	ldr	r3, [r3, #12]
 80165b8:	899b      	ldrh	r3, [r3, #12]
 80165ba:	b29b      	uxth	r3, r3
 80165bc:	4618      	mov	r0, r3
 80165be:	f7fb f8b3 	bl	8011728 <lwip_htons>
 80165c2:	4603      	mov	r3, r0
 80165c4:	b2db      	uxtb	r3, r3
 80165c6:	f003 0301 	and.w	r3, r3, #1
 80165ca:	2b00      	cmp	r3, #0
 80165cc:	d00d      	beq.n	80165ea <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80165ce:	687b      	ldr	r3, [r7, #4]
 80165d0:	68db      	ldr	r3, [r3, #12]
 80165d2:	899b      	ldrh	r3, [r3, #12]
 80165d4:	b29c      	uxth	r4, r3
 80165d6:	2001      	movs	r0, #1
 80165d8:	f7fb f8a6 	bl	8011728 <lwip_htons>
 80165dc:	4603      	mov	r3, r0
 80165de:	461a      	mov	r2, r3
 80165e0:	687b      	ldr	r3, [r7, #4]
 80165e2:	68db      	ldr	r3, [r3, #12]
 80165e4:	4322      	orrs	r2, r4
 80165e6:	b292      	uxth	r2, r2
 80165e8:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 80165ea:	683b      	ldr	r3, [r7, #0]
 80165ec:	60fb      	str	r3, [r7, #12]
      next = next->next;
 80165ee:	683b      	ldr	r3, [r7, #0]
 80165f0:	681b      	ldr	r3, [r3, #0]
 80165f2:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 80165f4:	68f8      	ldr	r0, [r7, #12]
 80165f6:	f7fe f966 	bl	80148c6 <tcp_seg_free>
    while (next &&
 80165fa:	683b      	ldr	r3, [r7, #0]
 80165fc:	2b00      	cmp	r3, #0
 80165fe:	d00e      	beq.n	801661e <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8016600:	687b      	ldr	r3, [r7, #4]
 8016602:	891b      	ldrh	r3, [r3, #8]
 8016604:	461a      	mov	r2, r3
 8016606:	4b1d      	ldr	r3, [pc, #116]	@ (801667c <tcp_oos_insert_segment+0x10c>)
 8016608:	681b      	ldr	r3, [r3, #0]
 801660a:	441a      	add	r2, r3
 801660c:	683b      	ldr	r3, [r7, #0]
 801660e:	68db      	ldr	r3, [r3, #12]
 8016610:	685b      	ldr	r3, [r3, #4]
 8016612:	6839      	ldr	r1, [r7, #0]
 8016614:	8909      	ldrh	r1, [r1, #8]
 8016616:	440b      	add	r3, r1
 8016618:	1ad3      	subs	r3, r2, r3
    while (next &&
 801661a:	2b00      	cmp	r3, #0
 801661c:	daca      	bge.n	80165b4 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 801661e:	683b      	ldr	r3, [r7, #0]
 8016620:	2b00      	cmp	r3, #0
 8016622:	d01e      	beq.n	8016662 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8016624:	687b      	ldr	r3, [r7, #4]
 8016626:	891b      	ldrh	r3, [r3, #8]
 8016628:	461a      	mov	r2, r3
 801662a:	4b14      	ldr	r3, [pc, #80]	@ (801667c <tcp_oos_insert_segment+0x10c>)
 801662c:	681b      	ldr	r3, [r3, #0]
 801662e:	441a      	add	r2, r3
 8016630:	683b      	ldr	r3, [r7, #0]
 8016632:	68db      	ldr	r3, [r3, #12]
 8016634:	685b      	ldr	r3, [r3, #4]
 8016636:	1ad3      	subs	r3, r2, r3
    if (next &&
 8016638:	2b00      	cmp	r3, #0
 801663a:	dd12      	ble.n	8016662 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 801663c:	683b      	ldr	r3, [r7, #0]
 801663e:	68db      	ldr	r3, [r3, #12]
 8016640:	685b      	ldr	r3, [r3, #4]
 8016642:	b29a      	uxth	r2, r3
 8016644:	4b0d      	ldr	r3, [pc, #52]	@ (801667c <tcp_oos_insert_segment+0x10c>)
 8016646:	681b      	ldr	r3, [r3, #0]
 8016648:	b29b      	uxth	r3, r3
 801664a:	1ad3      	subs	r3, r2, r3
 801664c:	b29a      	uxth	r2, r3
 801664e:	687b      	ldr	r3, [r7, #4]
 8016650:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8016652:	687b      	ldr	r3, [r7, #4]
 8016654:	685a      	ldr	r2, [r3, #4]
 8016656:	687b      	ldr	r3, [r7, #4]
 8016658:	891b      	ldrh	r3, [r3, #8]
 801665a:	4619      	mov	r1, r3
 801665c:	4610      	mov	r0, r2
 801665e:	f7fc fb05 	bl	8012c6c <pbuf_realloc>
    }
  }
  cseg->next = next;
 8016662:	687b      	ldr	r3, [r7, #4]
 8016664:	683a      	ldr	r2, [r7, #0]
 8016666:	601a      	str	r2, [r3, #0]
}
 8016668:	bf00      	nop
 801666a:	3714      	adds	r7, #20
 801666c:	46bd      	mov	sp, r7
 801666e:	bd90      	pop	{r4, r7, pc}
 8016670:	08021c60 	.word	0x08021c60
 8016674:	08021f20 	.word	0x08021f20
 8016678:	08021cac 	.word	0x08021cac
 801667c:	2000f414 	.word	0x2000f414

08016680 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8016680:	b5b0      	push	{r4, r5, r7, lr}
 8016682:	b086      	sub	sp, #24
 8016684:	af00      	add	r7, sp, #0
 8016686:	60f8      	str	r0, [r7, #12]
 8016688:	60b9      	str	r1, [r7, #8]
 801668a:	607a      	str	r2, [r7, #4]
 801668c:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801668e:	e03e      	b.n	801670e <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8016690:	68bb      	ldr	r3, [r7, #8]
 8016692:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8016694:	68bb      	ldr	r3, [r7, #8]
 8016696:	681b      	ldr	r3, [r3, #0]
 8016698:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 801669a:	697b      	ldr	r3, [r7, #20]
 801669c:	685b      	ldr	r3, [r3, #4]
 801669e:	4618      	mov	r0, r3
 80166a0:	f7fc fcf8 	bl	8013094 <pbuf_clen>
 80166a4:	4603      	mov	r3, r0
 80166a6:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80166a8:	68fb      	ldr	r3, [r7, #12]
 80166aa:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80166ae:	8a7a      	ldrh	r2, [r7, #18]
 80166b0:	429a      	cmp	r2, r3
 80166b2:	d906      	bls.n	80166c2 <tcp_free_acked_segments+0x42>
 80166b4:	4b2a      	ldr	r3, [pc, #168]	@ (8016760 <tcp_free_acked_segments+0xe0>)
 80166b6:	f240 4257 	movw	r2, #1111	@ 0x457
 80166ba:	492a      	ldr	r1, [pc, #168]	@ (8016764 <tcp_free_acked_segments+0xe4>)
 80166bc:	482a      	ldr	r0, [pc, #168]	@ (8016768 <tcp_free_acked_segments+0xe8>)
 80166be:	f007 f81b 	bl	801d6f8 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 80166c2:	68fb      	ldr	r3, [r7, #12]
 80166c4:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 80166c8:	8a7b      	ldrh	r3, [r7, #18]
 80166ca:	1ad3      	subs	r3, r2, r3
 80166cc:	b29a      	uxth	r2, r3
 80166ce:	68fb      	ldr	r3, [r7, #12]
 80166d0:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80166d4:	697b      	ldr	r3, [r7, #20]
 80166d6:	891a      	ldrh	r2, [r3, #8]
 80166d8:	4b24      	ldr	r3, [pc, #144]	@ (801676c <tcp_free_acked_segments+0xec>)
 80166da:	881b      	ldrh	r3, [r3, #0]
 80166dc:	4413      	add	r3, r2
 80166de:	b29a      	uxth	r2, r3
 80166e0:	4b22      	ldr	r3, [pc, #136]	@ (801676c <tcp_free_acked_segments+0xec>)
 80166e2:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 80166e4:	6978      	ldr	r0, [r7, #20]
 80166e6:	f7fe f8ee 	bl	80148c6 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 80166ea:	68fb      	ldr	r3, [r7, #12]
 80166ec:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80166f0:	2b00      	cmp	r3, #0
 80166f2:	d00c      	beq.n	801670e <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 80166f4:	68bb      	ldr	r3, [r7, #8]
 80166f6:	2b00      	cmp	r3, #0
 80166f8:	d109      	bne.n	801670e <tcp_free_acked_segments+0x8e>
 80166fa:	683b      	ldr	r3, [r7, #0]
 80166fc:	2b00      	cmp	r3, #0
 80166fe:	d106      	bne.n	801670e <tcp_free_acked_segments+0x8e>
 8016700:	4b17      	ldr	r3, [pc, #92]	@ (8016760 <tcp_free_acked_segments+0xe0>)
 8016702:	f240 4261 	movw	r2, #1121	@ 0x461
 8016706:	491a      	ldr	r1, [pc, #104]	@ (8016770 <tcp_free_acked_segments+0xf0>)
 8016708:	4817      	ldr	r0, [pc, #92]	@ (8016768 <tcp_free_acked_segments+0xe8>)
 801670a:	f006 fff5 	bl	801d6f8 <iprintf>
  while (seg_list != NULL &&
 801670e:	68bb      	ldr	r3, [r7, #8]
 8016710:	2b00      	cmp	r3, #0
 8016712:	d020      	beq.n	8016756 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8016714:	68bb      	ldr	r3, [r7, #8]
 8016716:	68db      	ldr	r3, [r3, #12]
 8016718:	685b      	ldr	r3, [r3, #4]
 801671a:	4618      	mov	r0, r3
 801671c:	f7fb f819 	bl	8011752 <lwip_htonl>
 8016720:	4604      	mov	r4, r0
 8016722:	68bb      	ldr	r3, [r7, #8]
 8016724:	891b      	ldrh	r3, [r3, #8]
 8016726:	461d      	mov	r5, r3
 8016728:	68bb      	ldr	r3, [r7, #8]
 801672a:	68db      	ldr	r3, [r3, #12]
 801672c:	899b      	ldrh	r3, [r3, #12]
 801672e:	b29b      	uxth	r3, r3
 8016730:	4618      	mov	r0, r3
 8016732:	f7fa fff9 	bl	8011728 <lwip_htons>
 8016736:	4603      	mov	r3, r0
 8016738:	b2db      	uxtb	r3, r3
 801673a:	f003 0303 	and.w	r3, r3, #3
 801673e:	2b00      	cmp	r3, #0
 8016740:	d001      	beq.n	8016746 <tcp_free_acked_segments+0xc6>
 8016742:	2301      	movs	r3, #1
 8016744:	e000      	b.n	8016748 <tcp_free_acked_segments+0xc8>
 8016746:	2300      	movs	r3, #0
 8016748:	442b      	add	r3, r5
 801674a:	18e2      	adds	r2, r4, r3
 801674c:	4b09      	ldr	r3, [pc, #36]	@ (8016774 <tcp_free_acked_segments+0xf4>)
 801674e:	681b      	ldr	r3, [r3, #0]
 8016750:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8016752:	2b00      	cmp	r3, #0
 8016754:	dd9c      	ble.n	8016690 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8016756:	68bb      	ldr	r3, [r7, #8]
}
 8016758:	4618      	mov	r0, r3
 801675a:	3718      	adds	r7, #24
 801675c:	46bd      	mov	sp, r7
 801675e:	bdb0      	pop	{r4, r5, r7, pc}
 8016760:	08021c60 	.word	0x08021c60
 8016764:	08021f48 	.word	0x08021f48
 8016768:	08021cac 	.word	0x08021cac
 801676c:	2000f41c 	.word	0x2000f41c
 8016770:	08021f70 	.word	0x08021f70
 8016774:	2000f418 	.word	0x2000f418

08016778 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8016778:	b5b0      	push	{r4, r5, r7, lr}
 801677a:	b094      	sub	sp, #80	@ 0x50
 801677c:	af00      	add	r7, sp, #0
 801677e:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8016780:	2300      	movs	r3, #0
 8016782:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8016784:	687b      	ldr	r3, [r7, #4]
 8016786:	2b00      	cmp	r3, #0
 8016788:	d106      	bne.n	8016798 <tcp_receive+0x20>
 801678a:	4b91      	ldr	r3, [pc, #580]	@ (80169d0 <tcp_receive+0x258>)
 801678c:	f240 427b 	movw	r2, #1147	@ 0x47b
 8016790:	4990      	ldr	r1, [pc, #576]	@ (80169d4 <tcp_receive+0x25c>)
 8016792:	4891      	ldr	r0, [pc, #580]	@ (80169d8 <tcp_receive+0x260>)
 8016794:	f006 ffb0 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8016798:	687b      	ldr	r3, [r7, #4]
 801679a:	7d1b      	ldrb	r3, [r3, #20]
 801679c:	2b03      	cmp	r3, #3
 801679e:	d806      	bhi.n	80167ae <tcp_receive+0x36>
 80167a0:	4b8b      	ldr	r3, [pc, #556]	@ (80169d0 <tcp_receive+0x258>)
 80167a2:	f240 427c 	movw	r2, #1148	@ 0x47c
 80167a6:	498d      	ldr	r1, [pc, #564]	@ (80169dc <tcp_receive+0x264>)
 80167a8:	488b      	ldr	r0, [pc, #556]	@ (80169d8 <tcp_receive+0x260>)
 80167aa:	f006 ffa5 	bl	801d6f8 <iprintf>

  if (flags & TCP_ACK) {
 80167ae:	4b8c      	ldr	r3, [pc, #560]	@ (80169e0 <tcp_receive+0x268>)
 80167b0:	781b      	ldrb	r3, [r3, #0]
 80167b2:	f003 0310 	and.w	r3, r3, #16
 80167b6:	2b00      	cmp	r3, #0
 80167b8:	f000 8264 	beq.w	8016c84 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 80167bc:	687b      	ldr	r3, [r7, #4]
 80167be:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80167c2:	461a      	mov	r2, r3
 80167c4:	687b      	ldr	r3, [r7, #4]
 80167c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80167c8:	4413      	add	r3, r2
 80167ca:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80167cc:	687b      	ldr	r3, [r7, #4]
 80167ce:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80167d0:	4b84      	ldr	r3, [pc, #528]	@ (80169e4 <tcp_receive+0x26c>)
 80167d2:	681b      	ldr	r3, [r3, #0]
 80167d4:	1ad3      	subs	r3, r2, r3
 80167d6:	2b00      	cmp	r3, #0
 80167d8:	db1b      	blt.n	8016812 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80167da:	687b      	ldr	r3, [r7, #4]
 80167dc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80167de:	4b81      	ldr	r3, [pc, #516]	@ (80169e4 <tcp_receive+0x26c>)
 80167e0:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80167e2:	429a      	cmp	r2, r3
 80167e4:	d106      	bne.n	80167f4 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80167e6:	687b      	ldr	r3, [r7, #4]
 80167e8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80167ea:	4b7f      	ldr	r3, [pc, #508]	@ (80169e8 <tcp_receive+0x270>)
 80167ec:	681b      	ldr	r3, [r3, #0]
 80167ee:	1ad3      	subs	r3, r2, r3
 80167f0:	2b00      	cmp	r3, #0
 80167f2:	db0e      	blt.n	8016812 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80167f4:	687b      	ldr	r3, [r7, #4]
 80167f6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80167f8:	4b7b      	ldr	r3, [pc, #492]	@ (80169e8 <tcp_receive+0x270>)
 80167fa:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80167fc:	429a      	cmp	r2, r3
 80167fe:	d125      	bne.n	801684c <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8016800:	4b7a      	ldr	r3, [pc, #488]	@ (80169ec <tcp_receive+0x274>)
 8016802:	681b      	ldr	r3, [r3, #0]
 8016804:	89db      	ldrh	r3, [r3, #14]
 8016806:	b29a      	uxth	r2, r3
 8016808:	687b      	ldr	r3, [r7, #4]
 801680a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801680e:	429a      	cmp	r2, r3
 8016810:	d91c      	bls.n	801684c <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8016812:	4b76      	ldr	r3, [pc, #472]	@ (80169ec <tcp_receive+0x274>)
 8016814:	681b      	ldr	r3, [r3, #0]
 8016816:	89db      	ldrh	r3, [r3, #14]
 8016818:	b29a      	uxth	r2, r3
 801681a:	687b      	ldr	r3, [r7, #4]
 801681c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8016820:	687b      	ldr	r3, [r7, #4]
 8016822:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 8016826:	687b      	ldr	r3, [r7, #4]
 8016828:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801682c:	429a      	cmp	r2, r3
 801682e:	d205      	bcs.n	801683c <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8016830:	687b      	ldr	r3, [r7, #4]
 8016832:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8016836:	687b      	ldr	r3, [r7, #4]
 8016838:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 801683c:	4b69      	ldr	r3, [pc, #420]	@ (80169e4 <tcp_receive+0x26c>)
 801683e:	681a      	ldr	r2, [r3, #0]
 8016840:	687b      	ldr	r3, [r7, #4]
 8016842:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 8016844:	4b68      	ldr	r3, [pc, #416]	@ (80169e8 <tcp_receive+0x270>)
 8016846:	681a      	ldr	r2, [r3, #0]
 8016848:	687b      	ldr	r3, [r7, #4]
 801684a:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 801684c:	4b66      	ldr	r3, [pc, #408]	@ (80169e8 <tcp_receive+0x270>)
 801684e:	681a      	ldr	r2, [r3, #0]
 8016850:	687b      	ldr	r3, [r7, #4]
 8016852:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016854:	1ad3      	subs	r3, r2, r3
 8016856:	2b00      	cmp	r3, #0
 8016858:	dc58      	bgt.n	801690c <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 801685a:	4b65      	ldr	r3, [pc, #404]	@ (80169f0 <tcp_receive+0x278>)
 801685c:	881b      	ldrh	r3, [r3, #0]
 801685e:	2b00      	cmp	r3, #0
 8016860:	d14b      	bne.n	80168fa <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8016862:	687b      	ldr	r3, [r7, #4]
 8016864:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016866:	687a      	ldr	r2, [r7, #4]
 8016868:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 801686c:	4413      	add	r3, r2
 801686e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016870:	429a      	cmp	r2, r3
 8016872:	d142      	bne.n	80168fa <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8016874:	687b      	ldr	r3, [r7, #4]
 8016876:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801687a:	2b00      	cmp	r3, #0
 801687c:	db3d      	blt.n	80168fa <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 801687e:	687b      	ldr	r3, [r7, #4]
 8016880:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016882:	4b59      	ldr	r3, [pc, #356]	@ (80169e8 <tcp_receive+0x270>)
 8016884:	681b      	ldr	r3, [r3, #0]
 8016886:	429a      	cmp	r2, r3
 8016888:	d137      	bne.n	80168fa <tcp_receive+0x182>
              found_dupack = 1;
 801688a:	2301      	movs	r3, #1
 801688c:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801688e:	687b      	ldr	r3, [r7, #4]
 8016890:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8016894:	2bff      	cmp	r3, #255	@ 0xff
 8016896:	d007      	beq.n	80168a8 <tcp_receive+0x130>
                ++pcb->dupacks;
 8016898:	687b      	ldr	r3, [r7, #4]
 801689a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801689e:	3301      	adds	r3, #1
 80168a0:	b2da      	uxtb	r2, r3
 80168a2:	687b      	ldr	r3, [r7, #4]
 80168a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 80168a8:	687b      	ldr	r3, [r7, #4]
 80168aa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80168ae:	2b03      	cmp	r3, #3
 80168b0:	d91b      	bls.n	80168ea <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 80168b2:	687b      	ldr	r3, [r7, #4]
 80168b4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80168b8:	687b      	ldr	r3, [r7, #4]
 80168ba:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80168bc:	4413      	add	r3, r2
 80168be:	b29a      	uxth	r2, r3
 80168c0:	687b      	ldr	r3, [r7, #4]
 80168c2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80168c6:	429a      	cmp	r2, r3
 80168c8:	d30a      	bcc.n	80168e0 <tcp_receive+0x168>
 80168ca:	687b      	ldr	r3, [r7, #4]
 80168cc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80168d0:	687b      	ldr	r3, [r7, #4]
 80168d2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80168d4:	4413      	add	r3, r2
 80168d6:	b29a      	uxth	r2, r3
 80168d8:	687b      	ldr	r3, [r7, #4]
 80168da:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80168de:	e004      	b.n	80168ea <tcp_receive+0x172>
 80168e0:	687b      	ldr	r3, [r7, #4]
 80168e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80168e6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 80168ea:	687b      	ldr	r3, [r7, #4]
 80168ec:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80168f0:	2b02      	cmp	r3, #2
 80168f2:	d902      	bls.n	80168fa <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 80168f4:	6878      	ldr	r0, [r7, #4]
 80168f6:	f002 fb3f 	bl	8018f78 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 80168fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80168fc:	2b00      	cmp	r3, #0
 80168fe:	f040 8161 	bne.w	8016bc4 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8016902:	687b      	ldr	r3, [r7, #4]
 8016904:	2200      	movs	r2, #0
 8016906:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801690a:	e15b      	b.n	8016bc4 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801690c:	4b36      	ldr	r3, [pc, #216]	@ (80169e8 <tcp_receive+0x270>)
 801690e:	681a      	ldr	r2, [r3, #0]
 8016910:	687b      	ldr	r3, [r7, #4]
 8016912:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016914:	1ad3      	subs	r3, r2, r3
 8016916:	3b01      	subs	r3, #1
 8016918:	2b00      	cmp	r3, #0
 801691a:	f2c0 814e 	blt.w	8016bba <tcp_receive+0x442>
 801691e:	4b32      	ldr	r3, [pc, #200]	@ (80169e8 <tcp_receive+0x270>)
 8016920:	681a      	ldr	r2, [r3, #0]
 8016922:	687b      	ldr	r3, [r7, #4]
 8016924:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016926:	1ad3      	subs	r3, r2, r3
 8016928:	2b00      	cmp	r3, #0
 801692a:	f300 8146 	bgt.w	8016bba <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 801692e:	687b      	ldr	r3, [r7, #4]
 8016930:	8b5b      	ldrh	r3, [r3, #26]
 8016932:	f003 0304 	and.w	r3, r3, #4
 8016936:	2b00      	cmp	r3, #0
 8016938:	d010      	beq.n	801695c <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 801693a:	687b      	ldr	r3, [r7, #4]
 801693c:	8b5b      	ldrh	r3, [r3, #26]
 801693e:	f023 0304 	bic.w	r3, r3, #4
 8016942:	b29a      	uxth	r2, r3
 8016944:	687b      	ldr	r3, [r7, #4]
 8016946:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8016948:	687b      	ldr	r3, [r7, #4]
 801694a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801694e:	687b      	ldr	r3, [r7, #4]
 8016950:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 8016954:	687b      	ldr	r3, [r7, #4]
 8016956:	2200      	movs	r2, #0
 8016958:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 801695c:	687b      	ldr	r3, [r7, #4]
 801695e:	2200      	movs	r2, #0
 8016960:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8016964:	687b      	ldr	r3, [r7, #4]
 8016966:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801696a:	10db      	asrs	r3, r3, #3
 801696c:	b21b      	sxth	r3, r3
 801696e:	b29a      	uxth	r2, r3
 8016970:	687b      	ldr	r3, [r7, #4]
 8016972:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8016976:	b29b      	uxth	r3, r3
 8016978:	4413      	add	r3, r2
 801697a:	b29b      	uxth	r3, r3
 801697c:	b21a      	sxth	r2, r3
 801697e:	687b      	ldr	r3, [r7, #4]
 8016980:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8016984:	4b18      	ldr	r3, [pc, #96]	@ (80169e8 <tcp_receive+0x270>)
 8016986:	681b      	ldr	r3, [r3, #0]
 8016988:	b29a      	uxth	r2, r3
 801698a:	687b      	ldr	r3, [r7, #4]
 801698c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801698e:	b29b      	uxth	r3, r3
 8016990:	1ad3      	subs	r3, r2, r3
 8016992:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8016994:	687b      	ldr	r3, [r7, #4]
 8016996:	2200      	movs	r2, #0
 8016998:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 801699c:	4b12      	ldr	r3, [pc, #72]	@ (80169e8 <tcp_receive+0x270>)
 801699e:	681a      	ldr	r2, [r3, #0]
 80169a0:	687b      	ldr	r3, [r7, #4]
 80169a2:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 80169a4:	687b      	ldr	r3, [r7, #4]
 80169a6:	7d1b      	ldrb	r3, [r3, #20]
 80169a8:	2b03      	cmp	r3, #3
 80169aa:	f240 8097 	bls.w	8016adc <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 80169ae:	687b      	ldr	r3, [r7, #4]
 80169b0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80169b4:	687b      	ldr	r3, [r7, #4]
 80169b6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80169ba:	429a      	cmp	r2, r3
 80169bc:	d245      	bcs.n	8016a4a <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 80169be:	687b      	ldr	r3, [r7, #4]
 80169c0:	8b5b      	ldrh	r3, [r3, #26]
 80169c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80169c6:	2b00      	cmp	r3, #0
 80169c8:	d014      	beq.n	80169f4 <tcp_receive+0x27c>
 80169ca:	2301      	movs	r3, #1
 80169cc:	e013      	b.n	80169f6 <tcp_receive+0x27e>
 80169ce:	bf00      	nop
 80169d0:	08021c60 	.word	0x08021c60
 80169d4:	08021f90 	.word	0x08021f90
 80169d8:	08021cac 	.word	0x08021cac
 80169dc:	08021fac 	.word	0x08021fac
 80169e0:	2000f420 	.word	0x2000f420
 80169e4:	2000f414 	.word	0x2000f414
 80169e8:	2000f418 	.word	0x2000f418
 80169ec:	2000f404 	.word	0x2000f404
 80169f0:	2000f41e 	.word	0x2000f41e
 80169f4:	2302      	movs	r3, #2
 80169f6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 80169fa:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80169fe:	b29a      	uxth	r2, r3
 8016a00:	687b      	ldr	r3, [r7, #4]
 8016a02:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016a04:	fb12 f303 	smulbb	r3, r2, r3
 8016a08:	b29b      	uxth	r3, r3
 8016a0a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8016a0c:	4293      	cmp	r3, r2
 8016a0e:	bf28      	it	cs
 8016a10:	4613      	movcs	r3, r2
 8016a12:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8016a14:	687b      	ldr	r3, [r7, #4]
 8016a16:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8016a1a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8016a1c:	4413      	add	r3, r2
 8016a1e:	b29a      	uxth	r2, r3
 8016a20:	687b      	ldr	r3, [r7, #4]
 8016a22:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8016a26:	429a      	cmp	r2, r3
 8016a28:	d309      	bcc.n	8016a3e <tcp_receive+0x2c6>
 8016a2a:	687b      	ldr	r3, [r7, #4]
 8016a2c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8016a30:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8016a32:	4413      	add	r3, r2
 8016a34:	b29a      	uxth	r2, r3
 8016a36:	687b      	ldr	r3, [r7, #4]
 8016a38:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8016a3c:	e04e      	b.n	8016adc <tcp_receive+0x364>
 8016a3e:	687b      	ldr	r3, [r7, #4]
 8016a40:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016a44:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8016a48:	e048      	b.n	8016adc <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8016a4a:	687b      	ldr	r3, [r7, #4]
 8016a4c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8016a50:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8016a52:	4413      	add	r3, r2
 8016a54:	b29a      	uxth	r2, r3
 8016a56:	687b      	ldr	r3, [r7, #4]
 8016a58:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8016a5c:	429a      	cmp	r2, r3
 8016a5e:	d309      	bcc.n	8016a74 <tcp_receive+0x2fc>
 8016a60:	687b      	ldr	r3, [r7, #4]
 8016a62:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8016a66:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8016a68:	4413      	add	r3, r2
 8016a6a:	b29a      	uxth	r2, r3
 8016a6c:	687b      	ldr	r3, [r7, #4]
 8016a6e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8016a72:	e004      	b.n	8016a7e <tcp_receive+0x306>
 8016a74:	687b      	ldr	r3, [r7, #4]
 8016a76:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016a7a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8016a7e:	687b      	ldr	r3, [r7, #4]
 8016a80:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8016a84:	687b      	ldr	r3, [r7, #4]
 8016a86:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8016a8a:	429a      	cmp	r2, r3
 8016a8c:	d326      	bcc.n	8016adc <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8016a8e:	687b      	ldr	r3, [r7, #4]
 8016a90:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8016a94:	687b      	ldr	r3, [r7, #4]
 8016a96:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8016a9a:	1ad3      	subs	r3, r2, r3
 8016a9c:	b29a      	uxth	r2, r3
 8016a9e:	687b      	ldr	r3, [r7, #4]
 8016aa0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8016aa4:	687b      	ldr	r3, [r7, #4]
 8016aa6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8016aaa:	687b      	ldr	r3, [r7, #4]
 8016aac:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016aae:	4413      	add	r3, r2
 8016ab0:	b29a      	uxth	r2, r3
 8016ab2:	687b      	ldr	r3, [r7, #4]
 8016ab4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8016ab8:	429a      	cmp	r2, r3
 8016aba:	d30a      	bcc.n	8016ad2 <tcp_receive+0x35a>
 8016abc:	687b      	ldr	r3, [r7, #4]
 8016abe:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8016ac2:	687b      	ldr	r3, [r7, #4]
 8016ac4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016ac6:	4413      	add	r3, r2
 8016ac8:	b29a      	uxth	r2, r3
 8016aca:	687b      	ldr	r3, [r7, #4]
 8016acc:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8016ad0:	e004      	b.n	8016adc <tcp_receive+0x364>
 8016ad2:	687b      	ldr	r3, [r7, #4]
 8016ad4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016ad8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8016adc:	687b      	ldr	r3, [r7, #4]
 8016ade:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8016ae0:	687b      	ldr	r3, [r7, #4]
 8016ae2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016ae4:	4a98      	ldr	r2, [pc, #608]	@ (8016d48 <tcp_receive+0x5d0>)
 8016ae6:	6878      	ldr	r0, [r7, #4]
 8016ae8:	f7ff fdca 	bl	8016680 <tcp_free_acked_segments>
 8016aec:	4602      	mov	r2, r0
 8016aee:	687b      	ldr	r3, [r7, #4]
 8016af0:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8016af2:	687b      	ldr	r3, [r7, #4]
 8016af4:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8016af6:	687b      	ldr	r3, [r7, #4]
 8016af8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016afa:	4a94      	ldr	r2, [pc, #592]	@ (8016d4c <tcp_receive+0x5d4>)
 8016afc:	6878      	ldr	r0, [r7, #4]
 8016afe:	f7ff fdbf 	bl	8016680 <tcp_free_acked_segments>
 8016b02:	4602      	mov	r2, r0
 8016b04:	687b      	ldr	r3, [r7, #4]
 8016b06:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8016b08:	687b      	ldr	r3, [r7, #4]
 8016b0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016b0c:	2b00      	cmp	r3, #0
 8016b0e:	d104      	bne.n	8016b1a <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8016b10:	687b      	ldr	r3, [r7, #4]
 8016b12:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016b16:	861a      	strh	r2, [r3, #48]	@ 0x30
 8016b18:	e002      	b.n	8016b20 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8016b1a:	687b      	ldr	r3, [r7, #4]
 8016b1c:	2200      	movs	r2, #0
 8016b1e:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 8016b20:	687b      	ldr	r3, [r7, #4]
 8016b22:	2200      	movs	r2, #0
 8016b24:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8016b26:	687b      	ldr	r3, [r7, #4]
 8016b28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016b2a:	2b00      	cmp	r3, #0
 8016b2c:	d103      	bne.n	8016b36 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8016b2e:	687b      	ldr	r3, [r7, #4]
 8016b30:	2200      	movs	r2, #0
 8016b32:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8016b36:	687b      	ldr	r3, [r7, #4]
 8016b38:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8016b3c:	4b84      	ldr	r3, [pc, #528]	@ (8016d50 <tcp_receive+0x5d8>)
 8016b3e:	881b      	ldrh	r3, [r3, #0]
 8016b40:	4413      	add	r3, r2
 8016b42:	b29a      	uxth	r2, r3
 8016b44:	687b      	ldr	r3, [r7, #4]
 8016b46:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8016b4a:	687b      	ldr	r3, [r7, #4]
 8016b4c:	8b5b      	ldrh	r3, [r3, #26]
 8016b4e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8016b52:	2b00      	cmp	r3, #0
 8016b54:	d035      	beq.n	8016bc2 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8016b56:	687b      	ldr	r3, [r7, #4]
 8016b58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016b5a:	2b00      	cmp	r3, #0
 8016b5c:	d118      	bne.n	8016b90 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8016b5e:	687b      	ldr	r3, [r7, #4]
 8016b60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016b62:	2b00      	cmp	r3, #0
 8016b64:	d00c      	beq.n	8016b80 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8016b66:	687b      	ldr	r3, [r7, #4]
 8016b68:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8016b6a:	687b      	ldr	r3, [r7, #4]
 8016b6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016b6e:	68db      	ldr	r3, [r3, #12]
 8016b70:	685b      	ldr	r3, [r3, #4]
 8016b72:	4618      	mov	r0, r3
 8016b74:	f7fa fded 	bl	8011752 <lwip_htonl>
 8016b78:	4603      	mov	r3, r0
 8016b7a:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8016b7c:	2b00      	cmp	r3, #0
 8016b7e:	dc20      	bgt.n	8016bc2 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8016b80:	687b      	ldr	r3, [r7, #4]
 8016b82:	8b5b      	ldrh	r3, [r3, #26]
 8016b84:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8016b88:	b29a      	uxth	r2, r3
 8016b8a:	687b      	ldr	r3, [r7, #4]
 8016b8c:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016b8e:	e018      	b.n	8016bc2 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8016b90:	687b      	ldr	r3, [r7, #4]
 8016b92:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8016b94:	687b      	ldr	r3, [r7, #4]
 8016b96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016b98:	68db      	ldr	r3, [r3, #12]
 8016b9a:	685b      	ldr	r3, [r3, #4]
 8016b9c:	4618      	mov	r0, r3
 8016b9e:	f7fa fdd8 	bl	8011752 <lwip_htonl>
 8016ba2:	4603      	mov	r3, r0
 8016ba4:	1ae3      	subs	r3, r4, r3
 8016ba6:	2b00      	cmp	r3, #0
 8016ba8:	dc0b      	bgt.n	8016bc2 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8016baa:	687b      	ldr	r3, [r7, #4]
 8016bac:	8b5b      	ldrh	r3, [r3, #26]
 8016bae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8016bb2:	b29a      	uxth	r2, r3
 8016bb4:	687b      	ldr	r3, [r7, #4]
 8016bb6:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016bb8:	e003      	b.n	8016bc2 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8016bba:	6878      	ldr	r0, [r7, #4]
 8016bbc:	f002 fbc8 	bl	8019350 <tcp_send_empty_ack>
 8016bc0:	e000      	b.n	8016bc4 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016bc2:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8016bc4:	687b      	ldr	r3, [r7, #4]
 8016bc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016bc8:	2b00      	cmp	r3, #0
 8016bca:	d05b      	beq.n	8016c84 <tcp_receive+0x50c>
 8016bcc:	687b      	ldr	r3, [r7, #4]
 8016bce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8016bd0:	4b60      	ldr	r3, [pc, #384]	@ (8016d54 <tcp_receive+0x5dc>)
 8016bd2:	681b      	ldr	r3, [r3, #0]
 8016bd4:	1ad3      	subs	r3, r2, r3
 8016bd6:	2b00      	cmp	r3, #0
 8016bd8:	da54      	bge.n	8016c84 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8016bda:	4b5f      	ldr	r3, [pc, #380]	@ (8016d58 <tcp_receive+0x5e0>)
 8016bdc:	681b      	ldr	r3, [r3, #0]
 8016bde:	b29a      	uxth	r2, r3
 8016be0:	687b      	ldr	r3, [r7, #4]
 8016be2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016be4:	b29b      	uxth	r3, r3
 8016be6:	1ad3      	subs	r3, r2, r3
 8016be8:	b29b      	uxth	r3, r3
 8016bea:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8016bee:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8016bf2:	687b      	ldr	r3, [r7, #4]
 8016bf4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8016bf8:	10db      	asrs	r3, r3, #3
 8016bfa:	b21b      	sxth	r3, r3
 8016bfc:	b29b      	uxth	r3, r3
 8016bfe:	1ad3      	subs	r3, r2, r3
 8016c00:	b29b      	uxth	r3, r3
 8016c02:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8016c06:	687b      	ldr	r3, [r7, #4]
 8016c08:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8016c0c:	b29a      	uxth	r2, r3
 8016c0e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8016c12:	4413      	add	r3, r2
 8016c14:	b29b      	uxth	r3, r3
 8016c16:	b21a      	sxth	r2, r3
 8016c18:	687b      	ldr	r3, [r7, #4]
 8016c1a:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8016c1c:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8016c20:	2b00      	cmp	r3, #0
 8016c22:	da05      	bge.n	8016c30 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8016c24:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8016c28:	425b      	negs	r3, r3
 8016c2a:	b29b      	uxth	r3, r3
 8016c2c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8016c30:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8016c34:	687b      	ldr	r3, [r7, #4]
 8016c36:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8016c3a:	109b      	asrs	r3, r3, #2
 8016c3c:	b21b      	sxth	r3, r3
 8016c3e:	b29b      	uxth	r3, r3
 8016c40:	1ad3      	subs	r3, r2, r3
 8016c42:	b29b      	uxth	r3, r3
 8016c44:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8016c48:	687b      	ldr	r3, [r7, #4]
 8016c4a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8016c4e:	b29a      	uxth	r2, r3
 8016c50:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8016c54:	4413      	add	r3, r2
 8016c56:	b29b      	uxth	r3, r3
 8016c58:	b21a      	sxth	r2, r3
 8016c5a:	687b      	ldr	r3, [r7, #4]
 8016c5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8016c5e:	687b      	ldr	r3, [r7, #4]
 8016c60:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8016c64:	10db      	asrs	r3, r3, #3
 8016c66:	b21b      	sxth	r3, r3
 8016c68:	b29a      	uxth	r2, r3
 8016c6a:	687b      	ldr	r3, [r7, #4]
 8016c6c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8016c70:	b29b      	uxth	r3, r3
 8016c72:	4413      	add	r3, r2
 8016c74:	b29b      	uxth	r3, r3
 8016c76:	b21a      	sxth	r2, r3
 8016c78:	687b      	ldr	r3, [r7, #4]
 8016c7a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8016c7e:	687b      	ldr	r3, [r7, #4]
 8016c80:	2200      	movs	r2, #0
 8016c82:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8016c84:	4b35      	ldr	r3, [pc, #212]	@ (8016d5c <tcp_receive+0x5e4>)
 8016c86:	881b      	ldrh	r3, [r3, #0]
 8016c88:	2b00      	cmp	r3, #0
 8016c8a:	f000 84df 	beq.w	801764c <tcp_receive+0xed4>
 8016c8e:	687b      	ldr	r3, [r7, #4]
 8016c90:	7d1b      	ldrb	r3, [r3, #20]
 8016c92:	2b06      	cmp	r3, #6
 8016c94:	f200 84da 	bhi.w	801764c <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8016c98:	687b      	ldr	r3, [r7, #4]
 8016c9a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016c9c:	4b30      	ldr	r3, [pc, #192]	@ (8016d60 <tcp_receive+0x5e8>)
 8016c9e:	681b      	ldr	r3, [r3, #0]
 8016ca0:	1ad3      	subs	r3, r2, r3
 8016ca2:	3b01      	subs	r3, #1
 8016ca4:	2b00      	cmp	r3, #0
 8016ca6:	f2c0 808f 	blt.w	8016dc8 <tcp_receive+0x650>
 8016caa:	687b      	ldr	r3, [r7, #4]
 8016cac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016cae:	4b2b      	ldr	r3, [pc, #172]	@ (8016d5c <tcp_receive+0x5e4>)
 8016cb0:	881b      	ldrh	r3, [r3, #0]
 8016cb2:	4619      	mov	r1, r3
 8016cb4:	4b2a      	ldr	r3, [pc, #168]	@ (8016d60 <tcp_receive+0x5e8>)
 8016cb6:	681b      	ldr	r3, [r3, #0]
 8016cb8:	440b      	add	r3, r1
 8016cba:	1ad3      	subs	r3, r2, r3
 8016cbc:	3301      	adds	r3, #1
 8016cbe:	2b00      	cmp	r3, #0
 8016cc0:	f300 8082 	bgt.w	8016dc8 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8016cc4:	4b27      	ldr	r3, [pc, #156]	@ (8016d64 <tcp_receive+0x5ec>)
 8016cc6:	685b      	ldr	r3, [r3, #4]
 8016cc8:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8016cca:	687b      	ldr	r3, [r7, #4]
 8016ccc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016cce:	4b24      	ldr	r3, [pc, #144]	@ (8016d60 <tcp_receive+0x5e8>)
 8016cd0:	681b      	ldr	r3, [r3, #0]
 8016cd2:	1ad3      	subs	r3, r2, r3
 8016cd4:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8016cd6:	4b23      	ldr	r3, [pc, #140]	@ (8016d64 <tcp_receive+0x5ec>)
 8016cd8:	685b      	ldr	r3, [r3, #4]
 8016cda:	2b00      	cmp	r3, #0
 8016cdc:	d106      	bne.n	8016cec <tcp_receive+0x574>
 8016cde:	4b22      	ldr	r3, [pc, #136]	@ (8016d68 <tcp_receive+0x5f0>)
 8016ce0:	f240 5294 	movw	r2, #1428	@ 0x594
 8016ce4:	4921      	ldr	r1, [pc, #132]	@ (8016d6c <tcp_receive+0x5f4>)
 8016ce6:	4822      	ldr	r0, [pc, #136]	@ (8016d70 <tcp_receive+0x5f8>)
 8016ce8:	f006 fd06 	bl	801d6f8 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8016cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016cee:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8016cf2:	4293      	cmp	r3, r2
 8016cf4:	d906      	bls.n	8016d04 <tcp_receive+0x58c>
 8016cf6:	4b1c      	ldr	r3, [pc, #112]	@ (8016d68 <tcp_receive+0x5f0>)
 8016cf8:	f240 5295 	movw	r2, #1429	@ 0x595
 8016cfc:	491d      	ldr	r1, [pc, #116]	@ (8016d74 <tcp_receive+0x5fc>)
 8016cfe:	481c      	ldr	r0, [pc, #112]	@ (8016d70 <tcp_receive+0x5f8>)
 8016d00:	f006 fcfa 	bl	801d6f8 <iprintf>
      off = (u16_t)off32;
 8016d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016d06:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8016d0a:	4b16      	ldr	r3, [pc, #88]	@ (8016d64 <tcp_receive+0x5ec>)
 8016d0c:	685b      	ldr	r3, [r3, #4]
 8016d0e:	891b      	ldrh	r3, [r3, #8]
 8016d10:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8016d14:	429a      	cmp	r2, r3
 8016d16:	d906      	bls.n	8016d26 <tcp_receive+0x5ae>
 8016d18:	4b13      	ldr	r3, [pc, #76]	@ (8016d68 <tcp_receive+0x5f0>)
 8016d1a:	f240 5297 	movw	r2, #1431	@ 0x597
 8016d1e:	4916      	ldr	r1, [pc, #88]	@ (8016d78 <tcp_receive+0x600>)
 8016d20:	4813      	ldr	r0, [pc, #76]	@ (8016d70 <tcp_receive+0x5f8>)
 8016d22:	f006 fce9 	bl	801d6f8 <iprintf>
      inseg.len -= off;
 8016d26:	4b0f      	ldr	r3, [pc, #60]	@ (8016d64 <tcp_receive+0x5ec>)
 8016d28:	891a      	ldrh	r2, [r3, #8]
 8016d2a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8016d2e:	1ad3      	subs	r3, r2, r3
 8016d30:	b29a      	uxth	r2, r3
 8016d32:	4b0c      	ldr	r3, [pc, #48]	@ (8016d64 <tcp_receive+0x5ec>)
 8016d34:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8016d36:	4b0b      	ldr	r3, [pc, #44]	@ (8016d64 <tcp_receive+0x5ec>)
 8016d38:	685b      	ldr	r3, [r3, #4]
 8016d3a:	891a      	ldrh	r2, [r3, #8]
 8016d3c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8016d40:	1ad3      	subs	r3, r2, r3
 8016d42:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8016d44:	e02a      	b.n	8016d9c <tcp_receive+0x624>
 8016d46:	bf00      	nop
 8016d48:	08021fc8 	.word	0x08021fc8
 8016d4c:	08021fd0 	.word	0x08021fd0
 8016d50:	2000f41c 	.word	0x2000f41c
 8016d54:	2000f418 	.word	0x2000f418
 8016d58:	2000f3dc 	.word	0x2000f3dc
 8016d5c:	2000f41e 	.word	0x2000f41e
 8016d60:	2000f414 	.word	0x2000f414
 8016d64:	2000f3f4 	.word	0x2000f3f4
 8016d68:	08021c60 	.word	0x08021c60
 8016d6c:	08021fd8 	.word	0x08021fd8
 8016d70:	08021cac 	.word	0x08021cac
 8016d74:	08021fe8 	.word	0x08021fe8
 8016d78:	08021ff8 	.word	0x08021ff8
        off -= p->len;
 8016d7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016d7e:	895b      	ldrh	r3, [r3, #10]
 8016d80:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8016d84:	1ad3      	subs	r3, r2, r3
 8016d86:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8016d8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016d8c:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8016d8e:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8016d90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016d92:	2200      	movs	r2, #0
 8016d94:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8016d96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016d98:	681b      	ldr	r3, [r3, #0]
 8016d9a:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 8016d9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016d9e:	895b      	ldrh	r3, [r3, #10]
 8016da0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8016da4:	429a      	cmp	r2, r3
 8016da6:	d8e9      	bhi.n	8016d7c <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8016da8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8016dac:	4619      	mov	r1, r3
 8016dae:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8016db0:	f7fc f85c 	bl	8012e6c <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8016db4:	687b      	ldr	r3, [r7, #4]
 8016db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016db8:	4a90      	ldr	r2, [pc, #576]	@ (8016ffc <tcp_receive+0x884>)
 8016dba:	6013      	str	r3, [r2, #0]
 8016dbc:	4b90      	ldr	r3, [pc, #576]	@ (8017000 <tcp_receive+0x888>)
 8016dbe:	68db      	ldr	r3, [r3, #12]
 8016dc0:	4a8e      	ldr	r2, [pc, #568]	@ (8016ffc <tcp_receive+0x884>)
 8016dc2:	6812      	ldr	r2, [r2, #0]
 8016dc4:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8016dc6:	e00d      	b.n	8016de4 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8016dc8:	4b8c      	ldr	r3, [pc, #560]	@ (8016ffc <tcp_receive+0x884>)
 8016dca:	681a      	ldr	r2, [r3, #0]
 8016dcc:	687b      	ldr	r3, [r7, #4]
 8016dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016dd0:	1ad3      	subs	r3, r2, r3
 8016dd2:	2b00      	cmp	r3, #0
 8016dd4:	da06      	bge.n	8016de4 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8016dd6:	687b      	ldr	r3, [r7, #4]
 8016dd8:	8b5b      	ldrh	r3, [r3, #26]
 8016dda:	f043 0302 	orr.w	r3, r3, #2
 8016dde:	b29a      	uxth	r2, r3
 8016de0:	687b      	ldr	r3, [r7, #4]
 8016de2:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8016de4:	4b85      	ldr	r3, [pc, #532]	@ (8016ffc <tcp_receive+0x884>)
 8016de6:	681a      	ldr	r2, [r3, #0]
 8016de8:	687b      	ldr	r3, [r7, #4]
 8016dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016dec:	1ad3      	subs	r3, r2, r3
 8016dee:	2b00      	cmp	r3, #0
 8016df0:	f2c0 8427 	blt.w	8017642 <tcp_receive+0xeca>
 8016df4:	4b81      	ldr	r3, [pc, #516]	@ (8016ffc <tcp_receive+0x884>)
 8016df6:	681a      	ldr	r2, [r3, #0]
 8016df8:	687b      	ldr	r3, [r7, #4]
 8016dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016dfc:	6879      	ldr	r1, [r7, #4]
 8016dfe:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8016e00:	440b      	add	r3, r1
 8016e02:	1ad3      	subs	r3, r2, r3
 8016e04:	3301      	adds	r3, #1
 8016e06:	2b00      	cmp	r3, #0
 8016e08:	f300 841b 	bgt.w	8017642 <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8016e0c:	687b      	ldr	r3, [r7, #4]
 8016e0e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016e10:	4b7a      	ldr	r3, [pc, #488]	@ (8016ffc <tcp_receive+0x884>)
 8016e12:	681b      	ldr	r3, [r3, #0]
 8016e14:	429a      	cmp	r2, r3
 8016e16:	f040 8298 	bne.w	801734a <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8016e1a:	4b79      	ldr	r3, [pc, #484]	@ (8017000 <tcp_receive+0x888>)
 8016e1c:	891c      	ldrh	r4, [r3, #8]
 8016e1e:	4b78      	ldr	r3, [pc, #480]	@ (8017000 <tcp_receive+0x888>)
 8016e20:	68db      	ldr	r3, [r3, #12]
 8016e22:	899b      	ldrh	r3, [r3, #12]
 8016e24:	b29b      	uxth	r3, r3
 8016e26:	4618      	mov	r0, r3
 8016e28:	f7fa fc7e 	bl	8011728 <lwip_htons>
 8016e2c:	4603      	mov	r3, r0
 8016e2e:	b2db      	uxtb	r3, r3
 8016e30:	f003 0303 	and.w	r3, r3, #3
 8016e34:	2b00      	cmp	r3, #0
 8016e36:	d001      	beq.n	8016e3c <tcp_receive+0x6c4>
 8016e38:	2301      	movs	r3, #1
 8016e3a:	e000      	b.n	8016e3e <tcp_receive+0x6c6>
 8016e3c:	2300      	movs	r3, #0
 8016e3e:	4423      	add	r3, r4
 8016e40:	b29a      	uxth	r2, r3
 8016e42:	4b70      	ldr	r3, [pc, #448]	@ (8017004 <tcp_receive+0x88c>)
 8016e44:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8016e46:	687b      	ldr	r3, [r7, #4]
 8016e48:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8016e4a:	4b6e      	ldr	r3, [pc, #440]	@ (8017004 <tcp_receive+0x88c>)
 8016e4c:	881b      	ldrh	r3, [r3, #0]
 8016e4e:	429a      	cmp	r2, r3
 8016e50:	d274      	bcs.n	8016f3c <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8016e52:	4b6b      	ldr	r3, [pc, #428]	@ (8017000 <tcp_receive+0x888>)
 8016e54:	68db      	ldr	r3, [r3, #12]
 8016e56:	899b      	ldrh	r3, [r3, #12]
 8016e58:	b29b      	uxth	r3, r3
 8016e5a:	4618      	mov	r0, r3
 8016e5c:	f7fa fc64 	bl	8011728 <lwip_htons>
 8016e60:	4603      	mov	r3, r0
 8016e62:	b2db      	uxtb	r3, r3
 8016e64:	f003 0301 	and.w	r3, r3, #1
 8016e68:	2b00      	cmp	r3, #0
 8016e6a:	d01e      	beq.n	8016eaa <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8016e6c:	4b64      	ldr	r3, [pc, #400]	@ (8017000 <tcp_receive+0x888>)
 8016e6e:	68db      	ldr	r3, [r3, #12]
 8016e70:	899b      	ldrh	r3, [r3, #12]
 8016e72:	b29b      	uxth	r3, r3
 8016e74:	b21b      	sxth	r3, r3
 8016e76:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8016e7a:	b21c      	sxth	r4, r3
 8016e7c:	4b60      	ldr	r3, [pc, #384]	@ (8017000 <tcp_receive+0x888>)
 8016e7e:	68db      	ldr	r3, [r3, #12]
 8016e80:	899b      	ldrh	r3, [r3, #12]
 8016e82:	b29b      	uxth	r3, r3
 8016e84:	4618      	mov	r0, r3
 8016e86:	f7fa fc4f 	bl	8011728 <lwip_htons>
 8016e8a:	4603      	mov	r3, r0
 8016e8c:	b2db      	uxtb	r3, r3
 8016e8e:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8016e92:	b29b      	uxth	r3, r3
 8016e94:	4618      	mov	r0, r3
 8016e96:	f7fa fc47 	bl	8011728 <lwip_htons>
 8016e9a:	4603      	mov	r3, r0
 8016e9c:	b21b      	sxth	r3, r3
 8016e9e:	4323      	orrs	r3, r4
 8016ea0:	b21a      	sxth	r2, r3
 8016ea2:	4b57      	ldr	r3, [pc, #348]	@ (8017000 <tcp_receive+0x888>)
 8016ea4:	68db      	ldr	r3, [r3, #12]
 8016ea6:	b292      	uxth	r2, r2
 8016ea8:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8016eaa:	687b      	ldr	r3, [r7, #4]
 8016eac:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8016eae:	4b54      	ldr	r3, [pc, #336]	@ (8017000 <tcp_receive+0x888>)
 8016eb0:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8016eb2:	4b53      	ldr	r3, [pc, #332]	@ (8017000 <tcp_receive+0x888>)
 8016eb4:	68db      	ldr	r3, [r3, #12]
 8016eb6:	899b      	ldrh	r3, [r3, #12]
 8016eb8:	b29b      	uxth	r3, r3
 8016eba:	4618      	mov	r0, r3
 8016ebc:	f7fa fc34 	bl	8011728 <lwip_htons>
 8016ec0:	4603      	mov	r3, r0
 8016ec2:	b2db      	uxtb	r3, r3
 8016ec4:	f003 0302 	and.w	r3, r3, #2
 8016ec8:	2b00      	cmp	r3, #0
 8016eca:	d005      	beq.n	8016ed8 <tcp_receive+0x760>
            inseg.len -= 1;
 8016ecc:	4b4c      	ldr	r3, [pc, #304]	@ (8017000 <tcp_receive+0x888>)
 8016ece:	891b      	ldrh	r3, [r3, #8]
 8016ed0:	3b01      	subs	r3, #1
 8016ed2:	b29a      	uxth	r2, r3
 8016ed4:	4b4a      	ldr	r3, [pc, #296]	@ (8017000 <tcp_receive+0x888>)
 8016ed6:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8016ed8:	4b49      	ldr	r3, [pc, #292]	@ (8017000 <tcp_receive+0x888>)
 8016eda:	685b      	ldr	r3, [r3, #4]
 8016edc:	4a48      	ldr	r2, [pc, #288]	@ (8017000 <tcp_receive+0x888>)
 8016ede:	8912      	ldrh	r2, [r2, #8]
 8016ee0:	4611      	mov	r1, r2
 8016ee2:	4618      	mov	r0, r3
 8016ee4:	f7fb fec2 	bl	8012c6c <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8016ee8:	4b45      	ldr	r3, [pc, #276]	@ (8017000 <tcp_receive+0x888>)
 8016eea:	891c      	ldrh	r4, [r3, #8]
 8016eec:	4b44      	ldr	r3, [pc, #272]	@ (8017000 <tcp_receive+0x888>)
 8016eee:	68db      	ldr	r3, [r3, #12]
 8016ef0:	899b      	ldrh	r3, [r3, #12]
 8016ef2:	b29b      	uxth	r3, r3
 8016ef4:	4618      	mov	r0, r3
 8016ef6:	f7fa fc17 	bl	8011728 <lwip_htons>
 8016efa:	4603      	mov	r3, r0
 8016efc:	b2db      	uxtb	r3, r3
 8016efe:	f003 0303 	and.w	r3, r3, #3
 8016f02:	2b00      	cmp	r3, #0
 8016f04:	d001      	beq.n	8016f0a <tcp_receive+0x792>
 8016f06:	2301      	movs	r3, #1
 8016f08:	e000      	b.n	8016f0c <tcp_receive+0x794>
 8016f0a:	2300      	movs	r3, #0
 8016f0c:	4423      	add	r3, r4
 8016f0e:	b29a      	uxth	r2, r3
 8016f10:	4b3c      	ldr	r3, [pc, #240]	@ (8017004 <tcp_receive+0x88c>)
 8016f12:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8016f14:	4b3b      	ldr	r3, [pc, #236]	@ (8017004 <tcp_receive+0x88c>)
 8016f16:	881b      	ldrh	r3, [r3, #0]
 8016f18:	461a      	mov	r2, r3
 8016f1a:	4b38      	ldr	r3, [pc, #224]	@ (8016ffc <tcp_receive+0x884>)
 8016f1c:	681b      	ldr	r3, [r3, #0]
 8016f1e:	441a      	add	r2, r3
 8016f20:	687b      	ldr	r3, [r7, #4]
 8016f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016f24:	6879      	ldr	r1, [r7, #4]
 8016f26:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8016f28:	440b      	add	r3, r1
 8016f2a:	429a      	cmp	r2, r3
 8016f2c:	d006      	beq.n	8016f3c <tcp_receive+0x7c4>
 8016f2e:	4b36      	ldr	r3, [pc, #216]	@ (8017008 <tcp_receive+0x890>)
 8016f30:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8016f34:	4935      	ldr	r1, [pc, #212]	@ (801700c <tcp_receive+0x894>)
 8016f36:	4836      	ldr	r0, [pc, #216]	@ (8017010 <tcp_receive+0x898>)
 8016f38:	f006 fbde 	bl	801d6f8 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8016f3c:	687b      	ldr	r3, [r7, #4]
 8016f3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016f40:	2b00      	cmp	r3, #0
 8016f42:	f000 80e6 	beq.w	8017112 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8016f46:	4b2e      	ldr	r3, [pc, #184]	@ (8017000 <tcp_receive+0x888>)
 8016f48:	68db      	ldr	r3, [r3, #12]
 8016f4a:	899b      	ldrh	r3, [r3, #12]
 8016f4c:	b29b      	uxth	r3, r3
 8016f4e:	4618      	mov	r0, r3
 8016f50:	f7fa fbea 	bl	8011728 <lwip_htons>
 8016f54:	4603      	mov	r3, r0
 8016f56:	b2db      	uxtb	r3, r3
 8016f58:	f003 0301 	and.w	r3, r3, #1
 8016f5c:	2b00      	cmp	r3, #0
 8016f5e:	d010      	beq.n	8016f82 <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8016f60:	e00a      	b.n	8016f78 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8016f62:	687b      	ldr	r3, [r7, #4]
 8016f64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016f66:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8016f68:	687b      	ldr	r3, [r7, #4]
 8016f6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016f6c:	681a      	ldr	r2, [r3, #0]
 8016f6e:	687b      	ldr	r3, [r7, #4]
 8016f70:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8016f72:	68f8      	ldr	r0, [r7, #12]
 8016f74:	f7fd fca7 	bl	80148c6 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8016f78:	687b      	ldr	r3, [r7, #4]
 8016f7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016f7c:	2b00      	cmp	r3, #0
 8016f7e:	d1f0      	bne.n	8016f62 <tcp_receive+0x7ea>
 8016f80:	e0c7      	b.n	8017112 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8016f82:	687b      	ldr	r3, [r7, #4]
 8016f84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016f86:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8016f88:	e051      	b.n	801702e <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8016f8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016f8c:	68db      	ldr	r3, [r3, #12]
 8016f8e:	899b      	ldrh	r3, [r3, #12]
 8016f90:	b29b      	uxth	r3, r3
 8016f92:	4618      	mov	r0, r3
 8016f94:	f7fa fbc8 	bl	8011728 <lwip_htons>
 8016f98:	4603      	mov	r3, r0
 8016f9a:	b2db      	uxtb	r3, r3
 8016f9c:	f003 0301 	and.w	r3, r3, #1
 8016fa0:	2b00      	cmp	r3, #0
 8016fa2:	d03c      	beq.n	801701e <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8016fa4:	4b16      	ldr	r3, [pc, #88]	@ (8017000 <tcp_receive+0x888>)
 8016fa6:	68db      	ldr	r3, [r3, #12]
 8016fa8:	899b      	ldrh	r3, [r3, #12]
 8016faa:	b29b      	uxth	r3, r3
 8016fac:	4618      	mov	r0, r3
 8016fae:	f7fa fbbb 	bl	8011728 <lwip_htons>
 8016fb2:	4603      	mov	r3, r0
 8016fb4:	b2db      	uxtb	r3, r3
 8016fb6:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8016fba:	2b00      	cmp	r3, #0
 8016fbc:	d12f      	bne.n	801701e <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8016fbe:	4b10      	ldr	r3, [pc, #64]	@ (8017000 <tcp_receive+0x888>)
 8016fc0:	68db      	ldr	r3, [r3, #12]
 8016fc2:	899b      	ldrh	r3, [r3, #12]
 8016fc4:	b29c      	uxth	r4, r3
 8016fc6:	2001      	movs	r0, #1
 8016fc8:	f7fa fbae 	bl	8011728 <lwip_htons>
 8016fcc:	4603      	mov	r3, r0
 8016fce:	461a      	mov	r2, r3
 8016fd0:	4b0b      	ldr	r3, [pc, #44]	@ (8017000 <tcp_receive+0x888>)
 8016fd2:	68db      	ldr	r3, [r3, #12]
 8016fd4:	4322      	orrs	r2, r4
 8016fd6:	b292      	uxth	r2, r2
 8016fd8:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8016fda:	4b09      	ldr	r3, [pc, #36]	@ (8017000 <tcp_receive+0x888>)
 8016fdc:	891c      	ldrh	r4, [r3, #8]
 8016fde:	4b08      	ldr	r3, [pc, #32]	@ (8017000 <tcp_receive+0x888>)
 8016fe0:	68db      	ldr	r3, [r3, #12]
 8016fe2:	899b      	ldrh	r3, [r3, #12]
 8016fe4:	b29b      	uxth	r3, r3
 8016fe6:	4618      	mov	r0, r3
 8016fe8:	f7fa fb9e 	bl	8011728 <lwip_htons>
 8016fec:	4603      	mov	r3, r0
 8016fee:	b2db      	uxtb	r3, r3
 8016ff0:	f003 0303 	and.w	r3, r3, #3
 8016ff4:	2b00      	cmp	r3, #0
 8016ff6:	d00d      	beq.n	8017014 <tcp_receive+0x89c>
 8016ff8:	2301      	movs	r3, #1
 8016ffa:	e00c      	b.n	8017016 <tcp_receive+0x89e>
 8016ffc:	2000f414 	.word	0x2000f414
 8017000:	2000f3f4 	.word	0x2000f3f4
 8017004:	2000f41e 	.word	0x2000f41e
 8017008:	08021c60 	.word	0x08021c60
 801700c:	08022008 	.word	0x08022008
 8017010:	08021cac 	.word	0x08021cac
 8017014:	2300      	movs	r3, #0
 8017016:	4423      	add	r3, r4
 8017018:	b29a      	uxth	r2, r3
 801701a:	4b98      	ldr	r3, [pc, #608]	@ (801727c <tcp_receive+0xb04>)
 801701c:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 801701e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017020:	613b      	str	r3, [r7, #16]
              next = next->next;
 8017022:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017024:	681b      	ldr	r3, [r3, #0]
 8017026:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 8017028:	6938      	ldr	r0, [r7, #16]
 801702a:	f7fd fc4c 	bl	80148c6 <tcp_seg_free>
            while (next &&
 801702e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017030:	2b00      	cmp	r3, #0
 8017032:	d00e      	beq.n	8017052 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8017034:	4b91      	ldr	r3, [pc, #580]	@ (801727c <tcp_receive+0xb04>)
 8017036:	881b      	ldrh	r3, [r3, #0]
 8017038:	461a      	mov	r2, r3
 801703a:	4b91      	ldr	r3, [pc, #580]	@ (8017280 <tcp_receive+0xb08>)
 801703c:	681b      	ldr	r3, [r3, #0]
 801703e:	441a      	add	r2, r3
 8017040:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017042:	68db      	ldr	r3, [r3, #12]
 8017044:	685b      	ldr	r3, [r3, #4]
 8017046:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8017048:	8909      	ldrh	r1, [r1, #8]
 801704a:	440b      	add	r3, r1
 801704c:	1ad3      	subs	r3, r2, r3
            while (next &&
 801704e:	2b00      	cmp	r3, #0
 8017050:	da9b      	bge.n	8016f8a <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8017052:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017054:	2b00      	cmp	r3, #0
 8017056:	d059      	beq.n	801710c <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8017058:	4b88      	ldr	r3, [pc, #544]	@ (801727c <tcp_receive+0xb04>)
 801705a:	881b      	ldrh	r3, [r3, #0]
 801705c:	461a      	mov	r2, r3
 801705e:	4b88      	ldr	r3, [pc, #544]	@ (8017280 <tcp_receive+0xb08>)
 8017060:	681b      	ldr	r3, [r3, #0]
 8017062:	441a      	add	r2, r3
 8017064:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017066:	68db      	ldr	r3, [r3, #12]
 8017068:	685b      	ldr	r3, [r3, #4]
 801706a:	1ad3      	subs	r3, r2, r3
            if (next &&
 801706c:	2b00      	cmp	r3, #0
 801706e:	dd4d      	ble.n	801710c <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8017070:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017072:	68db      	ldr	r3, [r3, #12]
 8017074:	685b      	ldr	r3, [r3, #4]
 8017076:	b29a      	uxth	r2, r3
 8017078:	4b81      	ldr	r3, [pc, #516]	@ (8017280 <tcp_receive+0xb08>)
 801707a:	681b      	ldr	r3, [r3, #0]
 801707c:	b29b      	uxth	r3, r3
 801707e:	1ad3      	subs	r3, r2, r3
 8017080:	b29a      	uxth	r2, r3
 8017082:	4b80      	ldr	r3, [pc, #512]	@ (8017284 <tcp_receive+0xb0c>)
 8017084:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8017086:	4b7f      	ldr	r3, [pc, #508]	@ (8017284 <tcp_receive+0xb0c>)
 8017088:	68db      	ldr	r3, [r3, #12]
 801708a:	899b      	ldrh	r3, [r3, #12]
 801708c:	b29b      	uxth	r3, r3
 801708e:	4618      	mov	r0, r3
 8017090:	f7fa fb4a 	bl	8011728 <lwip_htons>
 8017094:	4603      	mov	r3, r0
 8017096:	b2db      	uxtb	r3, r3
 8017098:	f003 0302 	and.w	r3, r3, #2
 801709c:	2b00      	cmp	r3, #0
 801709e:	d005      	beq.n	80170ac <tcp_receive+0x934>
                inseg.len -= 1;
 80170a0:	4b78      	ldr	r3, [pc, #480]	@ (8017284 <tcp_receive+0xb0c>)
 80170a2:	891b      	ldrh	r3, [r3, #8]
 80170a4:	3b01      	subs	r3, #1
 80170a6:	b29a      	uxth	r2, r3
 80170a8:	4b76      	ldr	r3, [pc, #472]	@ (8017284 <tcp_receive+0xb0c>)
 80170aa:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 80170ac:	4b75      	ldr	r3, [pc, #468]	@ (8017284 <tcp_receive+0xb0c>)
 80170ae:	685b      	ldr	r3, [r3, #4]
 80170b0:	4a74      	ldr	r2, [pc, #464]	@ (8017284 <tcp_receive+0xb0c>)
 80170b2:	8912      	ldrh	r2, [r2, #8]
 80170b4:	4611      	mov	r1, r2
 80170b6:	4618      	mov	r0, r3
 80170b8:	f7fb fdd8 	bl	8012c6c <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 80170bc:	4b71      	ldr	r3, [pc, #452]	@ (8017284 <tcp_receive+0xb0c>)
 80170be:	891c      	ldrh	r4, [r3, #8]
 80170c0:	4b70      	ldr	r3, [pc, #448]	@ (8017284 <tcp_receive+0xb0c>)
 80170c2:	68db      	ldr	r3, [r3, #12]
 80170c4:	899b      	ldrh	r3, [r3, #12]
 80170c6:	b29b      	uxth	r3, r3
 80170c8:	4618      	mov	r0, r3
 80170ca:	f7fa fb2d 	bl	8011728 <lwip_htons>
 80170ce:	4603      	mov	r3, r0
 80170d0:	b2db      	uxtb	r3, r3
 80170d2:	f003 0303 	and.w	r3, r3, #3
 80170d6:	2b00      	cmp	r3, #0
 80170d8:	d001      	beq.n	80170de <tcp_receive+0x966>
 80170da:	2301      	movs	r3, #1
 80170dc:	e000      	b.n	80170e0 <tcp_receive+0x968>
 80170de:	2300      	movs	r3, #0
 80170e0:	4423      	add	r3, r4
 80170e2:	b29a      	uxth	r2, r3
 80170e4:	4b65      	ldr	r3, [pc, #404]	@ (801727c <tcp_receive+0xb04>)
 80170e6:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 80170e8:	4b64      	ldr	r3, [pc, #400]	@ (801727c <tcp_receive+0xb04>)
 80170ea:	881b      	ldrh	r3, [r3, #0]
 80170ec:	461a      	mov	r2, r3
 80170ee:	4b64      	ldr	r3, [pc, #400]	@ (8017280 <tcp_receive+0xb08>)
 80170f0:	681b      	ldr	r3, [r3, #0]
 80170f2:	441a      	add	r2, r3
 80170f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80170f6:	68db      	ldr	r3, [r3, #12]
 80170f8:	685b      	ldr	r3, [r3, #4]
 80170fa:	429a      	cmp	r2, r3
 80170fc:	d006      	beq.n	801710c <tcp_receive+0x994>
 80170fe:	4b62      	ldr	r3, [pc, #392]	@ (8017288 <tcp_receive+0xb10>)
 8017100:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8017104:	4961      	ldr	r1, [pc, #388]	@ (801728c <tcp_receive+0xb14>)
 8017106:	4862      	ldr	r0, [pc, #392]	@ (8017290 <tcp_receive+0xb18>)
 8017108:	f006 faf6 	bl	801d6f8 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 801710c:	687b      	ldr	r3, [r7, #4]
 801710e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8017110:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8017112:	4b5a      	ldr	r3, [pc, #360]	@ (801727c <tcp_receive+0xb04>)
 8017114:	881b      	ldrh	r3, [r3, #0]
 8017116:	461a      	mov	r2, r3
 8017118:	4b59      	ldr	r3, [pc, #356]	@ (8017280 <tcp_receive+0xb08>)
 801711a:	681b      	ldr	r3, [r3, #0]
 801711c:	441a      	add	r2, r3
 801711e:	687b      	ldr	r3, [r7, #4]
 8017120:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8017122:	687b      	ldr	r3, [r7, #4]
 8017124:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8017126:	4b55      	ldr	r3, [pc, #340]	@ (801727c <tcp_receive+0xb04>)
 8017128:	881b      	ldrh	r3, [r3, #0]
 801712a:	429a      	cmp	r2, r3
 801712c:	d206      	bcs.n	801713c <tcp_receive+0x9c4>
 801712e:	4b56      	ldr	r3, [pc, #344]	@ (8017288 <tcp_receive+0xb10>)
 8017130:	f240 6207 	movw	r2, #1543	@ 0x607
 8017134:	4957      	ldr	r1, [pc, #348]	@ (8017294 <tcp_receive+0xb1c>)
 8017136:	4856      	ldr	r0, [pc, #344]	@ (8017290 <tcp_receive+0xb18>)
 8017138:	f006 fade 	bl	801d6f8 <iprintf>
        pcb->rcv_wnd -= tcplen;
 801713c:	687b      	ldr	r3, [r7, #4]
 801713e:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8017140:	4b4e      	ldr	r3, [pc, #312]	@ (801727c <tcp_receive+0xb04>)
 8017142:	881b      	ldrh	r3, [r3, #0]
 8017144:	1ad3      	subs	r3, r2, r3
 8017146:	b29a      	uxth	r2, r3
 8017148:	687b      	ldr	r3, [r7, #4]
 801714a:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 801714c:	6878      	ldr	r0, [r7, #4]
 801714e:	f7fc fe93 	bl	8013e78 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8017152:	4b4c      	ldr	r3, [pc, #304]	@ (8017284 <tcp_receive+0xb0c>)
 8017154:	685b      	ldr	r3, [r3, #4]
 8017156:	891b      	ldrh	r3, [r3, #8]
 8017158:	2b00      	cmp	r3, #0
 801715a:	d006      	beq.n	801716a <tcp_receive+0x9f2>
          recv_data = inseg.p;
 801715c:	4b49      	ldr	r3, [pc, #292]	@ (8017284 <tcp_receive+0xb0c>)
 801715e:	685b      	ldr	r3, [r3, #4]
 8017160:	4a4d      	ldr	r2, [pc, #308]	@ (8017298 <tcp_receive+0xb20>)
 8017162:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8017164:	4b47      	ldr	r3, [pc, #284]	@ (8017284 <tcp_receive+0xb0c>)
 8017166:	2200      	movs	r2, #0
 8017168:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801716a:	4b46      	ldr	r3, [pc, #280]	@ (8017284 <tcp_receive+0xb0c>)
 801716c:	68db      	ldr	r3, [r3, #12]
 801716e:	899b      	ldrh	r3, [r3, #12]
 8017170:	b29b      	uxth	r3, r3
 8017172:	4618      	mov	r0, r3
 8017174:	f7fa fad8 	bl	8011728 <lwip_htons>
 8017178:	4603      	mov	r3, r0
 801717a:	b2db      	uxtb	r3, r3
 801717c:	f003 0301 	and.w	r3, r3, #1
 8017180:	2b00      	cmp	r3, #0
 8017182:	f000 80b8 	beq.w	80172f6 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8017186:	4b45      	ldr	r3, [pc, #276]	@ (801729c <tcp_receive+0xb24>)
 8017188:	781b      	ldrb	r3, [r3, #0]
 801718a:	f043 0320 	orr.w	r3, r3, #32
 801718e:	b2da      	uxtb	r2, r3
 8017190:	4b42      	ldr	r3, [pc, #264]	@ (801729c <tcp_receive+0xb24>)
 8017192:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8017194:	e0af      	b.n	80172f6 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8017196:	687b      	ldr	r3, [r7, #4]
 8017198:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801719a:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 801719c:	687b      	ldr	r3, [r7, #4]
 801719e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80171a0:	68db      	ldr	r3, [r3, #12]
 80171a2:	685b      	ldr	r3, [r3, #4]
 80171a4:	4a36      	ldr	r2, [pc, #216]	@ (8017280 <tcp_receive+0xb08>)
 80171a6:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 80171a8:	68bb      	ldr	r3, [r7, #8]
 80171aa:	891b      	ldrh	r3, [r3, #8]
 80171ac:	461c      	mov	r4, r3
 80171ae:	68bb      	ldr	r3, [r7, #8]
 80171b0:	68db      	ldr	r3, [r3, #12]
 80171b2:	899b      	ldrh	r3, [r3, #12]
 80171b4:	b29b      	uxth	r3, r3
 80171b6:	4618      	mov	r0, r3
 80171b8:	f7fa fab6 	bl	8011728 <lwip_htons>
 80171bc:	4603      	mov	r3, r0
 80171be:	b2db      	uxtb	r3, r3
 80171c0:	f003 0303 	and.w	r3, r3, #3
 80171c4:	2b00      	cmp	r3, #0
 80171c6:	d001      	beq.n	80171cc <tcp_receive+0xa54>
 80171c8:	2301      	movs	r3, #1
 80171ca:	e000      	b.n	80171ce <tcp_receive+0xa56>
 80171cc:	2300      	movs	r3, #0
 80171ce:	191a      	adds	r2, r3, r4
 80171d0:	687b      	ldr	r3, [r7, #4]
 80171d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80171d4:	441a      	add	r2, r3
 80171d6:	687b      	ldr	r3, [r7, #4]
 80171d8:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 80171da:	687b      	ldr	r3, [r7, #4]
 80171dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80171de:	461c      	mov	r4, r3
 80171e0:	68bb      	ldr	r3, [r7, #8]
 80171e2:	891b      	ldrh	r3, [r3, #8]
 80171e4:	461d      	mov	r5, r3
 80171e6:	68bb      	ldr	r3, [r7, #8]
 80171e8:	68db      	ldr	r3, [r3, #12]
 80171ea:	899b      	ldrh	r3, [r3, #12]
 80171ec:	b29b      	uxth	r3, r3
 80171ee:	4618      	mov	r0, r3
 80171f0:	f7fa fa9a 	bl	8011728 <lwip_htons>
 80171f4:	4603      	mov	r3, r0
 80171f6:	b2db      	uxtb	r3, r3
 80171f8:	f003 0303 	and.w	r3, r3, #3
 80171fc:	2b00      	cmp	r3, #0
 80171fe:	d001      	beq.n	8017204 <tcp_receive+0xa8c>
 8017200:	2301      	movs	r3, #1
 8017202:	e000      	b.n	8017206 <tcp_receive+0xa8e>
 8017204:	2300      	movs	r3, #0
 8017206:	442b      	add	r3, r5
 8017208:	429c      	cmp	r4, r3
 801720a:	d206      	bcs.n	801721a <tcp_receive+0xaa2>
 801720c:	4b1e      	ldr	r3, [pc, #120]	@ (8017288 <tcp_receive+0xb10>)
 801720e:	f240 622b 	movw	r2, #1579	@ 0x62b
 8017212:	4923      	ldr	r1, [pc, #140]	@ (80172a0 <tcp_receive+0xb28>)
 8017214:	481e      	ldr	r0, [pc, #120]	@ (8017290 <tcp_receive+0xb18>)
 8017216:	f006 fa6f 	bl	801d6f8 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801721a:	68bb      	ldr	r3, [r7, #8]
 801721c:	891b      	ldrh	r3, [r3, #8]
 801721e:	461c      	mov	r4, r3
 8017220:	68bb      	ldr	r3, [r7, #8]
 8017222:	68db      	ldr	r3, [r3, #12]
 8017224:	899b      	ldrh	r3, [r3, #12]
 8017226:	b29b      	uxth	r3, r3
 8017228:	4618      	mov	r0, r3
 801722a:	f7fa fa7d 	bl	8011728 <lwip_htons>
 801722e:	4603      	mov	r3, r0
 8017230:	b2db      	uxtb	r3, r3
 8017232:	f003 0303 	and.w	r3, r3, #3
 8017236:	2b00      	cmp	r3, #0
 8017238:	d001      	beq.n	801723e <tcp_receive+0xac6>
 801723a:	2301      	movs	r3, #1
 801723c:	e000      	b.n	8017240 <tcp_receive+0xac8>
 801723e:	2300      	movs	r3, #0
 8017240:	1919      	adds	r1, r3, r4
 8017242:	687b      	ldr	r3, [r7, #4]
 8017244:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8017246:	b28b      	uxth	r3, r1
 8017248:	1ad3      	subs	r3, r2, r3
 801724a:	b29a      	uxth	r2, r3
 801724c:	687b      	ldr	r3, [r7, #4]
 801724e:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8017250:	6878      	ldr	r0, [r7, #4]
 8017252:	f7fc fe11 	bl	8013e78 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8017256:	68bb      	ldr	r3, [r7, #8]
 8017258:	685b      	ldr	r3, [r3, #4]
 801725a:	891b      	ldrh	r3, [r3, #8]
 801725c:	2b00      	cmp	r3, #0
 801725e:	d028      	beq.n	80172b2 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8017260:	4b0d      	ldr	r3, [pc, #52]	@ (8017298 <tcp_receive+0xb20>)
 8017262:	681b      	ldr	r3, [r3, #0]
 8017264:	2b00      	cmp	r3, #0
 8017266:	d01d      	beq.n	80172a4 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8017268:	4b0b      	ldr	r3, [pc, #44]	@ (8017298 <tcp_receive+0xb20>)
 801726a:	681a      	ldr	r2, [r3, #0]
 801726c:	68bb      	ldr	r3, [r7, #8]
 801726e:	685b      	ldr	r3, [r3, #4]
 8017270:	4619      	mov	r1, r3
 8017272:	4610      	mov	r0, r2
 8017274:	f7fb ff4e 	bl	8013114 <pbuf_cat>
 8017278:	e018      	b.n	80172ac <tcp_receive+0xb34>
 801727a:	bf00      	nop
 801727c:	2000f41e 	.word	0x2000f41e
 8017280:	2000f414 	.word	0x2000f414
 8017284:	2000f3f4 	.word	0x2000f3f4
 8017288:	08021c60 	.word	0x08021c60
 801728c:	08022040 	.word	0x08022040
 8017290:	08021cac 	.word	0x08021cac
 8017294:	0802207c 	.word	0x0802207c
 8017298:	2000f424 	.word	0x2000f424
 801729c:	2000f421 	.word	0x2000f421
 80172a0:	0802209c 	.word	0x0802209c
            } else {
              recv_data = cseg->p;
 80172a4:	68bb      	ldr	r3, [r7, #8]
 80172a6:	685b      	ldr	r3, [r3, #4]
 80172a8:	4a70      	ldr	r2, [pc, #448]	@ (801746c <tcp_receive+0xcf4>)
 80172aa:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 80172ac:	68bb      	ldr	r3, [r7, #8]
 80172ae:	2200      	movs	r2, #0
 80172b0:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80172b2:	68bb      	ldr	r3, [r7, #8]
 80172b4:	68db      	ldr	r3, [r3, #12]
 80172b6:	899b      	ldrh	r3, [r3, #12]
 80172b8:	b29b      	uxth	r3, r3
 80172ba:	4618      	mov	r0, r3
 80172bc:	f7fa fa34 	bl	8011728 <lwip_htons>
 80172c0:	4603      	mov	r3, r0
 80172c2:	b2db      	uxtb	r3, r3
 80172c4:	f003 0301 	and.w	r3, r3, #1
 80172c8:	2b00      	cmp	r3, #0
 80172ca:	d00d      	beq.n	80172e8 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 80172cc:	4b68      	ldr	r3, [pc, #416]	@ (8017470 <tcp_receive+0xcf8>)
 80172ce:	781b      	ldrb	r3, [r3, #0]
 80172d0:	f043 0320 	orr.w	r3, r3, #32
 80172d4:	b2da      	uxtb	r2, r3
 80172d6:	4b66      	ldr	r3, [pc, #408]	@ (8017470 <tcp_receive+0xcf8>)
 80172d8:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80172da:	687b      	ldr	r3, [r7, #4]
 80172dc:	7d1b      	ldrb	r3, [r3, #20]
 80172de:	2b04      	cmp	r3, #4
 80172e0:	d102      	bne.n	80172e8 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 80172e2:	687b      	ldr	r3, [r7, #4]
 80172e4:	2207      	movs	r2, #7
 80172e6:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 80172e8:	68bb      	ldr	r3, [r7, #8]
 80172ea:	681a      	ldr	r2, [r3, #0]
 80172ec:	687b      	ldr	r3, [r7, #4]
 80172ee:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 80172f0:	68b8      	ldr	r0, [r7, #8]
 80172f2:	f7fd fae8 	bl	80148c6 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 80172f6:	687b      	ldr	r3, [r7, #4]
 80172f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80172fa:	2b00      	cmp	r3, #0
 80172fc:	d008      	beq.n	8017310 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 80172fe:	687b      	ldr	r3, [r7, #4]
 8017300:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017302:	68db      	ldr	r3, [r3, #12]
 8017304:	685a      	ldr	r2, [r3, #4]
 8017306:	687b      	ldr	r3, [r7, #4]
 8017308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 801730a:	429a      	cmp	r2, r3
 801730c:	f43f af43 	beq.w	8017196 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8017310:	687b      	ldr	r3, [r7, #4]
 8017312:	8b5b      	ldrh	r3, [r3, #26]
 8017314:	f003 0301 	and.w	r3, r3, #1
 8017318:	2b00      	cmp	r3, #0
 801731a:	d00e      	beq.n	801733a <tcp_receive+0xbc2>
 801731c:	687b      	ldr	r3, [r7, #4]
 801731e:	8b5b      	ldrh	r3, [r3, #26]
 8017320:	f023 0301 	bic.w	r3, r3, #1
 8017324:	b29a      	uxth	r2, r3
 8017326:	687b      	ldr	r3, [r7, #4]
 8017328:	835a      	strh	r2, [r3, #26]
 801732a:	687b      	ldr	r3, [r7, #4]
 801732c:	8b5b      	ldrh	r3, [r3, #26]
 801732e:	f043 0302 	orr.w	r3, r3, #2
 8017332:	b29a      	uxth	r2, r3
 8017334:	687b      	ldr	r3, [r7, #4]
 8017336:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8017338:	e187      	b.n	801764a <tcp_receive+0xed2>
        tcp_ack(pcb);
 801733a:	687b      	ldr	r3, [r7, #4]
 801733c:	8b5b      	ldrh	r3, [r3, #26]
 801733e:	f043 0301 	orr.w	r3, r3, #1
 8017342:	b29a      	uxth	r2, r3
 8017344:	687b      	ldr	r3, [r7, #4]
 8017346:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8017348:	e17f      	b.n	801764a <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 801734a:	687b      	ldr	r3, [r7, #4]
 801734c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801734e:	2b00      	cmp	r3, #0
 8017350:	d106      	bne.n	8017360 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8017352:	4848      	ldr	r0, [pc, #288]	@ (8017474 <tcp_receive+0xcfc>)
 8017354:	f7fd faee 	bl	8014934 <tcp_seg_copy>
 8017358:	4602      	mov	r2, r0
 801735a:	687b      	ldr	r3, [r7, #4]
 801735c:	675a      	str	r2, [r3, #116]	@ 0x74
 801735e:	e16c      	b.n	801763a <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8017360:	2300      	movs	r3, #0
 8017362:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8017364:	687b      	ldr	r3, [r7, #4]
 8017366:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017368:	63bb      	str	r3, [r7, #56]	@ 0x38
 801736a:	e156      	b.n	801761a <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 801736c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801736e:	68db      	ldr	r3, [r3, #12]
 8017370:	685a      	ldr	r2, [r3, #4]
 8017372:	4b41      	ldr	r3, [pc, #260]	@ (8017478 <tcp_receive+0xd00>)
 8017374:	681b      	ldr	r3, [r3, #0]
 8017376:	429a      	cmp	r2, r3
 8017378:	d11d      	bne.n	80173b6 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 801737a:	4b3e      	ldr	r3, [pc, #248]	@ (8017474 <tcp_receive+0xcfc>)
 801737c:	891a      	ldrh	r2, [r3, #8]
 801737e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017380:	891b      	ldrh	r3, [r3, #8]
 8017382:	429a      	cmp	r2, r3
 8017384:	f240 814e 	bls.w	8017624 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017388:	483a      	ldr	r0, [pc, #232]	@ (8017474 <tcp_receive+0xcfc>)
 801738a:	f7fd fad3 	bl	8014934 <tcp_seg_copy>
 801738e:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8017390:	697b      	ldr	r3, [r7, #20]
 8017392:	2b00      	cmp	r3, #0
 8017394:	f000 8148 	beq.w	8017628 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 8017398:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801739a:	2b00      	cmp	r3, #0
 801739c:	d003      	beq.n	80173a6 <tcp_receive+0xc2e>
                    prev->next = cseg;
 801739e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80173a0:	697a      	ldr	r2, [r7, #20]
 80173a2:	601a      	str	r2, [r3, #0]
 80173a4:	e002      	b.n	80173ac <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 80173a6:	687b      	ldr	r3, [r7, #4]
 80173a8:	697a      	ldr	r2, [r7, #20]
 80173aa:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 80173ac:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80173ae:	6978      	ldr	r0, [r7, #20]
 80173b0:	f7ff f8de 	bl	8016570 <tcp_oos_insert_segment>
                }
                break;
 80173b4:	e138      	b.n	8017628 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 80173b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80173b8:	2b00      	cmp	r3, #0
 80173ba:	d117      	bne.n	80173ec <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 80173bc:	4b2e      	ldr	r3, [pc, #184]	@ (8017478 <tcp_receive+0xd00>)
 80173be:	681a      	ldr	r2, [r3, #0]
 80173c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80173c2:	68db      	ldr	r3, [r3, #12]
 80173c4:	685b      	ldr	r3, [r3, #4]
 80173c6:	1ad3      	subs	r3, r2, r3
 80173c8:	2b00      	cmp	r3, #0
 80173ca:	da57      	bge.n	801747c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80173cc:	4829      	ldr	r0, [pc, #164]	@ (8017474 <tcp_receive+0xcfc>)
 80173ce:	f7fd fab1 	bl	8014934 <tcp_seg_copy>
 80173d2:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 80173d4:	69bb      	ldr	r3, [r7, #24]
 80173d6:	2b00      	cmp	r3, #0
 80173d8:	f000 8128 	beq.w	801762c <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 80173dc:	687b      	ldr	r3, [r7, #4]
 80173de:	69ba      	ldr	r2, [r7, #24]
 80173e0:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 80173e2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80173e4:	69b8      	ldr	r0, [r7, #24]
 80173e6:	f7ff f8c3 	bl	8016570 <tcp_oos_insert_segment>
                  }
                  break;
 80173ea:	e11f      	b.n	801762c <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 80173ec:	4b22      	ldr	r3, [pc, #136]	@ (8017478 <tcp_receive+0xd00>)
 80173ee:	681a      	ldr	r2, [r3, #0]
 80173f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80173f2:	68db      	ldr	r3, [r3, #12]
 80173f4:	685b      	ldr	r3, [r3, #4]
 80173f6:	1ad3      	subs	r3, r2, r3
 80173f8:	3b01      	subs	r3, #1
 80173fa:	2b00      	cmp	r3, #0
 80173fc:	db3e      	blt.n	801747c <tcp_receive+0xd04>
 80173fe:	4b1e      	ldr	r3, [pc, #120]	@ (8017478 <tcp_receive+0xd00>)
 8017400:	681a      	ldr	r2, [r3, #0]
 8017402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017404:	68db      	ldr	r3, [r3, #12]
 8017406:	685b      	ldr	r3, [r3, #4]
 8017408:	1ad3      	subs	r3, r2, r3
 801740a:	3301      	adds	r3, #1
 801740c:	2b00      	cmp	r3, #0
 801740e:	dc35      	bgt.n	801747c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017410:	4818      	ldr	r0, [pc, #96]	@ (8017474 <tcp_receive+0xcfc>)
 8017412:	f7fd fa8f 	bl	8014934 <tcp_seg_copy>
 8017416:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8017418:	69fb      	ldr	r3, [r7, #28]
 801741a:	2b00      	cmp	r3, #0
 801741c:	f000 8108 	beq.w	8017630 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8017420:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017422:	68db      	ldr	r3, [r3, #12]
 8017424:	685b      	ldr	r3, [r3, #4]
 8017426:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017428:	8912      	ldrh	r2, [r2, #8]
 801742a:	441a      	add	r2, r3
 801742c:	4b12      	ldr	r3, [pc, #72]	@ (8017478 <tcp_receive+0xd00>)
 801742e:	681b      	ldr	r3, [r3, #0]
 8017430:	1ad3      	subs	r3, r2, r3
 8017432:	2b00      	cmp	r3, #0
 8017434:	dd12      	ble.n	801745c <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8017436:	4b10      	ldr	r3, [pc, #64]	@ (8017478 <tcp_receive+0xd00>)
 8017438:	681b      	ldr	r3, [r3, #0]
 801743a:	b29a      	uxth	r2, r3
 801743c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801743e:	68db      	ldr	r3, [r3, #12]
 8017440:	685b      	ldr	r3, [r3, #4]
 8017442:	b29b      	uxth	r3, r3
 8017444:	1ad3      	subs	r3, r2, r3
 8017446:	b29a      	uxth	r2, r3
 8017448:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801744a:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 801744c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801744e:	685a      	ldr	r2, [r3, #4]
 8017450:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017452:	891b      	ldrh	r3, [r3, #8]
 8017454:	4619      	mov	r1, r3
 8017456:	4610      	mov	r0, r2
 8017458:	f7fb fc08 	bl	8012c6c <pbuf_realloc>
                    }
                    prev->next = cseg;
 801745c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801745e:	69fa      	ldr	r2, [r7, #28]
 8017460:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8017462:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8017464:	69f8      	ldr	r0, [r7, #28]
 8017466:	f7ff f883 	bl	8016570 <tcp_oos_insert_segment>
                  }
                  break;
 801746a:	e0e1      	b.n	8017630 <tcp_receive+0xeb8>
 801746c:	2000f424 	.word	0x2000f424
 8017470:	2000f421 	.word	0x2000f421
 8017474:	2000f3f4 	.word	0x2000f3f4
 8017478:	2000f414 	.word	0x2000f414
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 801747c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801747e:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8017480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017482:	681b      	ldr	r3, [r3, #0]
 8017484:	2b00      	cmp	r3, #0
 8017486:	f040 80c5 	bne.w	8017614 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801748a:	4b7f      	ldr	r3, [pc, #508]	@ (8017688 <tcp_receive+0xf10>)
 801748c:	681a      	ldr	r2, [r3, #0]
 801748e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017490:	68db      	ldr	r3, [r3, #12]
 8017492:	685b      	ldr	r3, [r3, #4]
 8017494:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8017496:	2b00      	cmp	r3, #0
 8017498:	f340 80bc 	ble.w	8017614 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801749c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801749e:	68db      	ldr	r3, [r3, #12]
 80174a0:	899b      	ldrh	r3, [r3, #12]
 80174a2:	b29b      	uxth	r3, r3
 80174a4:	4618      	mov	r0, r3
 80174a6:	f7fa f93f 	bl	8011728 <lwip_htons>
 80174aa:	4603      	mov	r3, r0
 80174ac:	b2db      	uxtb	r3, r3
 80174ae:	f003 0301 	and.w	r3, r3, #1
 80174b2:	2b00      	cmp	r3, #0
 80174b4:	f040 80be 	bne.w	8017634 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 80174b8:	4874      	ldr	r0, [pc, #464]	@ (801768c <tcp_receive+0xf14>)
 80174ba:	f7fd fa3b 	bl	8014934 <tcp_seg_copy>
 80174be:	4602      	mov	r2, r0
 80174c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80174c2:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 80174c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80174c6:	681b      	ldr	r3, [r3, #0]
 80174c8:	2b00      	cmp	r3, #0
 80174ca:	f000 80b5 	beq.w	8017638 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 80174ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80174d0:	68db      	ldr	r3, [r3, #12]
 80174d2:	685b      	ldr	r3, [r3, #4]
 80174d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80174d6:	8912      	ldrh	r2, [r2, #8]
 80174d8:	441a      	add	r2, r3
 80174da:	4b6b      	ldr	r3, [pc, #428]	@ (8017688 <tcp_receive+0xf10>)
 80174dc:	681b      	ldr	r3, [r3, #0]
 80174de:	1ad3      	subs	r3, r2, r3
 80174e0:	2b00      	cmp	r3, #0
 80174e2:	dd12      	ble.n	801750a <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 80174e4:	4b68      	ldr	r3, [pc, #416]	@ (8017688 <tcp_receive+0xf10>)
 80174e6:	681b      	ldr	r3, [r3, #0]
 80174e8:	b29a      	uxth	r2, r3
 80174ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80174ec:	68db      	ldr	r3, [r3, #12]
 80174ee:	685b      	ldr	r3, [r3, #4]
 80174f0:	b29b      	uxth	r3, r3
 80174f2:	1ad3      	subs	r3, r2, r3
 80174f4:	b29a      	uxth	r2, r3
 80174f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80174f8:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 80174fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80174fc:	685a      	ldr	r2, [r3, #4]
 80174fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017500:	891b      	ldrh	r3, [r3, #8]
 8017502:	4619      	mov	r1, r3
 8017504:	4610      	mov	r0, r2
 8017506:	f7fb fbb1 	bl	8012c6c <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801750a:	4b61      	ldr	r3, [pc, #388]	@ (8017690 <tcp_receive+0xf18>)
 801750c:	881b      	ldrh	r3, [r3, #0]
 801750e:	461a      	mov	r2, r3
 8017510:	4b5d      	ldr	r3, [pc, #372]	@ (8017688 <tcp_receive+0xf10>)
 8017512:	681b      	ldr	r3, [r3, #0]
 8017514:	441a      	add	r2, r3
 8017516:	687b      	ldr	r3, [r7, #4]
 8017518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801751a:	6879      	ldr	r1, [r7, #4]
 801751c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801751e:	440b      	add	r3, r1
 8017520:	1ad3      	subs	r3, r2, r3
 8017522:	2b00      	cmp	r3, #0
 8017524:	f340 8088 	ble.w	8017638 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8017528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801752a:	681b      	ldr	r3, [r3, #0]
 801752c:	68db      	ldr	r3, [r3, #12]
 801752e:	899b      	ldrh	r3, [r3, #12]
 8017530:	b29b      	uxth	r3, r3
 8017532:	4618      	mov	r0, r3
 8017534:	f7fa f8f8 	bl	8011728 <lwip_htons>
 8017538:	4603      	mov	r3, r0
 801753a:	b2db      	uxtb	r3, r3
 801753c:	f003 0301 	and.w	r3, r3, #1
 8017540:	2b00      	cmp	r3, #0
 8017542:	d021      	beq.n	8017588 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8017544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017546:	681b      	ldr	r3, [r3, #0]
 8017548:	68db      	ldr	r3, [r3, #12]
 801754a:	899b      	ldrh	r3, [r3, #12]
 801754c:	b29b      	uxth	r3, r3
 801754e:	b21b      	sxth	r3, r3
 8017550:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8017554:	b21c      	sxth	r4, r3
 8017556:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017558:	681b      	ldr	r3, [r3, #0]
 801755a:	68db      	ldr	r3, [r3, #12]
 801755c:	899b      	ldrh	r3, [r3, #12]
 801755e:	b29b      	uxth	r3, r3
 8017560:	4618      	mov	r0, r3
 8017562:	f7fa f8e1 	bl	8011728 <lwip_htons>
 8017566:	4603      	mov	r3, r0
 8017568:	b2db      	uxtb	r3, r3
 801756a:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 801756e:	b29b      	uxth	r3, r3
 8017570:	4618      	mov	r0, r3
 8017572:	f7fa f8d9 	bl	8011728 <lwip_htons>
 8017576:	4603      	mov	r3, r0
 8017578:	b21b      	sxth	r3, r3
 801757a:	4323      	orrs	r3, r4
 801757c:	b21a      	sxth	r2, r3
 801757e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017580:	681b      	ldr	r3, [r3, #0]
 8017582:	68db      	ldr	r3, [r3, #12]
 8017584:	b292      	uxth	r2, r2
 8017586:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8017588:	687b      	ldr	r3, [r7, #4]
 801758a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801758c:	b29a      	uxth	r2, r3
 801758e:	687b      	ldr	r3, [r7, #4]
 8017590:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017592:	4413      	add	r3, r2
 8017594:	b299      	uxth	r1, r3
 8017596:	4b3c      	ldr	r3, [pc, #240]	@ (8017688 <tcp_receive+0xf10>)
 8017598:	681b      	ldr	r3, [r3, #0]
 801759a:	b29a      	uxth	r2, r3
 801759c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801759e:	681b      	ldr	r3, [r3, #0]
 80175a0:	1a8a      	subs	r2, r1, r2
 80175a2:	b292      	uxth	r2, r2
 80175a4:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 80175a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80175a8:	681b      	ldr	r3, [r3, #0]
 80175aa:	685a      	ldr	r2, [r3, #4]
 80175ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80175ae:	681b      	ldr	r3, [r3, #0]
 80175b0:	891b      	ldrh	r3, [r3, #8]
 80175b2:	4619      	mov	r1, r3
 80175b4:	4610      	mov	r0, r2
 80175b6:	f7fb fb59 	bl	8012c6c <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 80175ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80175bc:	681b      	ldr	r3, [r3, #0]
 80175be:	891c      	ldrh	r4, [r3, #8]
 80175c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80175c2:	681b      	ldr	r3, [r3, #0]
 80175c4:	68db      	ldr	r3, [r3, #12]
 80175c6:	899b      	ldrh	r3, [r3, #12]
 80175c8:	b29b      	uxth	r3, r3
 80175ca:	4618      	mov	r0, r3
 80175cc:	f7fa f8ac 	bl	8011728 <lwip_htons>
 80175d0:	4603      	mov	r3, r0
 80175d2:	b2db      	uxtb	r3, r3
 80175d4:	f003 0303 	and.w	r3, r3, #3
 80175d8:	2b00      	cmp	r3, #0
 80175da:	d001      	beq.n	80175e0 <tcp_receive+0xe68>
 80175dc:	2301      	movs	r3, #1
 80175de:	e000      	b.n	80175e2 <tcp_receive+0xe6a>
 80175e0:	2300      	movs	r3, #0
 80175e2:	4423      	add	r3, r4
 80175e4:	b29a      	uxth	r2, r3
 80175e6:	4b2a      	ldr	r3, [pc, #168]	@ (8017690 <tcp_receive+0xf18>)
 80175e8:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80175ea:	4b29      	ldr	r3, [pc, #164]	@ (8017690 <tcp_receive+0xf18>)
 80175ec:	881b      	ldrh	r3, [r3, #0]
 80175ee:	461a      	mov	r2, r3
 80175f0:	4b25      	ldr	r3, [pc, #148]	@ (8017688 <tcp_receive+0xf10>)
 80175f2:	681b      	ldr	r3, [r3, #0]
 80175f4:	441a      	add	r2, r3
 80175f6:	687b      	ldr	r3, [r7, #4]
 80175f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80175fa:	6879      	ldr	r1, [r7, #4]
 80175fc:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80175fe:	440b      	add	r3, r1
 8017600:	429a      	cmp	r2, r3
 8017602:	d019      	beq.n	8017638 <tcp_receive+0xec0>
 8017604:	4b23      	ldr	r3, [pc, #140]	@ (8017694 <tcp_receive+0xf1c>)
 8017606:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 801760a:	4923      	ldr	r1, [pc, #140]	@ (8017698 <tcp_receive+0xf20>)
 801760c:	4823      	ldr	r0, [pc, #140]	@ (801769c <tcp_receive+0xf24>)
 801760e:	f006 f873 	bl	801d6f8 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8017612:	e011      	b.n	8017638 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8017614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017616:	681b      	ldr	r3, [r3, #0]
 8017618:	63bb      	str	r3, [r7, #56]	@ 0x38
 801761a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801761c:	2b00      	cmp	r3, #0
 801761e:	f47f aea5 	bne.w	801736c <tcp_receive+0xbf4>
 8017622:	e00a      	b.n	801763a <tcp_receive+0xec2>
                break;
 8017624:	bf00      	nop
 8017626:	e008      	b.n	801763a <tcp_receive+0xec2>
                break;
 8017628:	bf00      	nop
 801762a:	e006      	b.n	801763a <tcp_receive+0xec2>
                  break;
 801762c:	bf00      	nop
 801762e:	e004      	b.n	801763a <tcp_receive+0xec2>
                  break;
 8017630:	bf00      	nop
 8017632:	e002      	b.n	801763a <tcp_receive+0xec2>
                  break;
 8017634:	bf00      	nop
 8017636:	e000      	b.n	801763a <tcp_receive+0xec2>
                break;
 8017638:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801763a:	6878      	ldr	r0, [r7, #4]
 801763c:	f001 fe88 	bl	8019350 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8017640:	e003      	b.n	801764a <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8017642:	6878      	ldr	r0, [r7, #4]
 8017644:	f001 fe84 	bl	8019350 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8017648:	e01a      	b.n	8017680 <tcp_receive+0xf08>
 801764a:	e019      	b.n	8017680 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801764c:	4b0e      	ldr	r3, [pc, #56]	@ (8017688 <tcp_receive+0xf10>)
 801764e:	681a      	ldr	r2, [r3, #0]
 8017650:	687b      	ldr	r3, [r7, #4]
 8017652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017654:	1ad3      	subs	r3, r2, r3
 8017656:	2b00      	cmp	r3, #0
 8017658:	db0a      	blt.n	8017670 <tcp_receive+0xef8>
 801765a:	4b0b      	ldr	r3, [pc, #44]	@ (8017688 <tcp_receive+0xf10>)
 801765c:	681a      	ldr	r2, [r3, #0]
 801765e:	687b      	ldr	r3, [r7, #4]
 8017660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017662:	6879      	ldr	r1, [r7, #4]
 8017664:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017666:	440b      	add	r3, r1
 8017668:	1ad3      	subs	r3, r2, r3
 801766a:	3301      	adds	r3, #1
 801766c:	2b00      	cmp	r3, #0
 801766e:	dd07      	ble.n	8017680 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 8017670:	687b      	ldr	r3, [r7, #4]
 8017672:	8b5b      	ldrh	r3, [r3, #26]
 8017674:	f043 0302 	orr.w	r3, r3, #2
 8017678:	b29a      	uxth	r2, r3
 801767a:	687b      	ldr	r3, [r7, #4]
 801767c:	835a      	strh	r2, [r3, #26]
    }
  }
}
 801767e:	e7ff      	b.n	8017680 <tcp_receive+0xf08>
 8017680:	bf00      	nop
 8017682:	3750      	adds	r7, #80	@ 0x50
 8017684:	46bd      	mov	sp, r7
 8017686:	bdb0      	pop	{r4, r5, r7, pc}
 8017688:	2000f414 	.word	0x2000f414
 801768c:	2000f3f4 	.word	0x2000f3f4
 8017690:	2000f41e 	.word	0x2000f41e
 8017694:	08021c60 	.word	0x08021c60
 8017698:	08022008 	.word	0x08022008
 801769c:	08021cac 	.word	0x08021cac

080176a0 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 80176a0:	b480      	push	{r7}
 80176a2:	b083      	sub	sp, #12
 80176a4:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 80176a6:	4b15      	ldr	r3, [pc, #84]	@ (80176fc <tcp_get_next_optbyte+0x5c>)
 80176a8:	881b      	ldrh	r3, [r3, #0]
 80176aa:	1c5a      	adds	r2, r3, #1
 80176ac:	b291      	uxth	r1, r2
 80176ae:	4a13      	ldr	r2, [pc, #76]	@ (80176fc <tcp_get_next_optbyte+0x5c>)
 80176b0:	8011      	strh	r1, [r2, #0]
 80176b2:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80176b4:	4b12      	ldr	r3, [pc, #72]	@ (8017700 <tcp_get_next_optbyte+0x60>)
 80176b6:	681b      	ldr	r3, [r3, #0]
 80176b8:	2b00      	cmp	r3, #0
 80176ba:	d004      	beq.n	80176c6 <tcp_get_next_optbyte+0x26>
 80176bc:	4b11      	ldr	r3, [pc, #68]	@ (8017704 <tcp_get_next_optbyte+0x64>)
 80176be:	881b      	ldrh	r3, [r3, #0]
 80176c0:	88fa      	ldrh	r2, [r7, #6]
 80176c2:	429a      	cmp	r2, r3
 80176c4:	d208      	bcs.n	80176d8 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80176c6:	4b10      	ldr	r3, [pc, #64]	@ (8017708 <tcp_get_next_optbyte+0x68>)
 80176c8:	681b      	ldr	r3, [r3, #0]
 80176ca:	3314      	adds	r3, #20
 80176cc:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 80176ce:	88fb      	ldrh	r3, [r7, #6]
 80176d0:	683a      	ldr	r2, [r7, #0]
 80176d2:	4413      	add	r3, r2
 80176d4:	781b      	ldrb	r3, [r3, #0]
 80176d6:	e00b      	b.n	80176f0 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80176d8:	88fb      	ldrh	r3, [r7, #6]
 80176da:	b2da      	uxtb	r2, r3
 80176dc:	4b09      	ldr	r3, [pc, #36]	@ (8017704 <tcp_get_next_optbyte+0x64>)
 80176de:	881b      	ldrh	r3, [r3, #0]
 80176e0:	b2db      	uxtb	r3, r3
 80176e2:	1ad3      	subs	r3, r2, r3
 80176e4:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 80176e6:	4b06      	ldr	r3, [pc, #24]	@ (8017700 <tcp_get_next_optbyte+0x60>)
 80176e8:	681a      	ldr	r2, [r3, #0]
 80176ea:	797b      	ldrb	r3, [r7, #5]
 80176ec:	4413      	add	r3, r2
 80176ee:	781b      	ldrb	r3, [r3, #0]
  }
}
 80176f0:	4618      	mov	r0, r3
 80176f2:	370c      	adds	r7, #12
 80176f4:	46bd      	mov	sp, r7
 80176f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176fa:	4770      	bx	lr
 80176fc:	2000f410 	.word	0x2000f410
 8017700:	2000f40c 	.word	0x2000f40c
 8017704:	2000f40a 	.word	0x2000f40a
 8017708:	2000f404 	.word	0x2000f404

0801770c <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 801770c:	b580      	push	{r7, lr}
 801770e:	b084      	sub	sp, #16
 8017710:	af00      	add	r7, sp, #0
 8017712:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8017714:	687b      	ldr	r3, [r7, #4]
 8017716:	2b00      	cmp	r3, #0
 8017718:	d106      	bne.n	8017728 <tcp_parseopt+0x1c>
 801771a:	4b32      	ldr	r3, [pc, #200]	@ (80177e4 <tcp_parseopt+0xd8>)
 801771c:	f240 727d 	movw	r2, #1917	@ 0x77d
 8017720:	4931      	ldr	r1, [pc, #196]	@ (80177e8 <tcp_parseopt+0xdc>)
 8017722:	4832      	ldr	r0, [pc, #200]	@ (80177ec <tcp_parseopt+0xe0>)
 8017724:	f005 ffe8 	bl	801d6f8 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8017728:	4b31      	ldr	r3, [pc, #196]	@ (80177f0 <tcp_parseopt+0xe4>)
 801772a:	881b      	ldrh	r3, [r3, #0]
 801772c:	2b00      	cmp	r3, #0
 801772e:	d056      	beq.n	80177de <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8017730:	4b30      	ldr	r3, [pc, #192]	@ (80177f4 <tcp_parseopt+0xe8>)
 8017732:	2200      	movs	r2, #0
 8017734:	801a      	strh	r2, [r3, #0]
 8017736:	e046      	b.n	80177c6 <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 8017738:	f7ff ffb2 	bl	80176a0 <tcp_get_next_optbyte>
 801773c:	4603      	mov	r3, r0
 801773e:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8017740:	7bfb      	ldrb	r3, [r7, #15]
 8017742:	2b02      	cmp	r3, #2
 8017744:	d006      	beq.n	8017754 <tcp_parseopt+0x48>
 8017746:	2b02      	cmp	r3, #2
 8017748:	dc2a      	bgt.n	80177a0 <tcp_parseopt+0x94>
 801774a:	2b00      	cmp	r3, #0
 801774c:	d042      	beq.n	80177d4 <tcp_parseopt+0xc8>
 801774e:	2b01      	cmp	r3, #1
 8017750:	d038      	beq.n	80177c4 <tcp_parseopt+0xb8>
 8017752:	e025      	b.n	80177a0 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8017754:	f7ff ffa4 	bl	80176a0 <tcp_get_next_optbyte>
 8017758:	4603      	mov	r3, r0
 801775a:	2b04      	cmp	r3, #4
 801775c:	d13c      	bne.n	80177d8 <tcp_parseopt+0xcc>
 801775e:	4b25      	ldr	r3, [pc, #148]	@ (80177f4 <tcp_parseopt+0xe8>)
 8017760:	881b      	ldrh	r3, [r3, #0]
 8017762:	3301      	adds	r3, #1
 8017764:	4a22      	ldr	r2, [pc, #136]	@ (80177f0 <tcp_parseopt+0xe4>)
 8017766:	8812      	ldrh	r2, [r2, #0]
 8017768:	4293      	cmp	r3, r2
 801776a:	da35      	bge.n	80177d8 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801776c:	f7ff ff98 	bl	80176a0 <tcp_get_next_optbyte>
 8017770:	4603      	mov	r3, r0
 8017772:	021b      	lsls	r3, r3, #8
 8017774:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8017776:	f7ff ff93 	bl	80176a0 <tcp_get_next_optbyte>
 801777a:	4603      	mov	r3, r0
 801777c:	461a      	mov	r2, r3
 801777e:	89bb      	ldrh	r3, [r7, #12]
 8017780:	4313      	orrs	r3, r2
 8017782:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8017784:	89bb      	ldrh	r3, [r7, #12]
 8017786:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 801778a:	d804      	bhi.n	8017796 <tcp_parseopt+0x8a>
 801778c:	89bb      	ldrh	r3, [r7, #12]
 801778e:	2b00      	cmp	r3, #0
 8017790:	d001      	beq.n	8017796 <tcp_parseopt+0x8a>
 8017792:	89ba      	ldrh	r2, [r7, #12]
 8017794:	e001      	b.n	801779a <tcp_parseopt+0x8e>
 8017796:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801779a:	687b      	ldr	r3, [r7, #4]
 801779c:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 801779e:	e012      	b.n	80177c6 <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 80177a0:	f7ff ff7e 	bl	80176a0 <tcp_get_next_optbyte>
 80177a4:	4603      	mov	r3, r0
 80177a6:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 80177a8:	7afb      	ldrb	r3, [r7, #11]
 80177aa:	2b01      	cmp	r3, #1
 80177ac:	d916      	bls.n	80177dc <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 80177ae:	7afb      	ldrb	r3, [r7, #11]
 80177b0:	b29a      	uxth	r2, r3
 80177b2:	4b10      	ldr	r3, [pc, #64]	@ (80177f4 <tcp_parseopt+0xe8>)
 80177b4:	881b      	ldrh	r3, [r3, #0]
 80177b6:	4413      	add	r3, r2
 80177b8:	b29b      	uxth	r3, r3
 80177ba:	3b02      	subs	r3, #2
 80177bc:	b29a      	uxth	r2, r3
 80177be:	4b0d      	ldr	r3, [pc, #52]	@ (80177f4 <tcp_parseopt+0xe8>)
 80177c0:	801a      	strh	r2, [r3, #0]
 80177c2:	e000      	b.n	80177c6 <tcp_parseopt+0xba>
          break;
 80177c4:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80177c6:	4b0b      	ldr	r3, [pc, #44]	@ (80177f4 <tcp_parseopt+0xe8>)
 80177c8:	881a      	ldrh	r2, [r3, #0]
 80177ca:	4b09      	ldr	r3, [pc, #36]	@ (80177f0 <tcp_parseopt+0xe4>)
 80177cc:	881b      	ldrh	r3, [r3, #0]
 80177ce:	429a      	cmp	r2, r3
 80177d0:	d3b2      	bcc.n	8017738 <tcp_parseopt+0x2c>
 80177d2:	e004      	b.n	80177de <tcp_parseopt+0xd2>
          return;
 80177d4:	bf00      	nop
 80177d6:	e002      	b.n	80177de <tcp_parseopt+0xd2>
            return;
 80177d8:	bf00      	nop
 80177da:	e000      	b.n	80177de <tcp_parseopt+0xd2>
            return;
 80177dc:	bf00      	nop
      }
    }
  }
}
 80177de:	3710      	adds	r7, #16
 80177e0:	46bd      	mov	sp, r7
 80177e2:	bd80      	pop	{r7, pc}
 80177e4:	08021c60 	.word	0x08021c60
 80177e8:	080220c4 	.word	0x080220c4
 80177ec:	08021cac 	.word	0x08021cac
 80177f0:	2000f408 	.word	0x2000f408
 80177f4:	2000f410 	.word	0x2000f410

080177f8 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 80177f8:	b480      	push	{r7}
 80177fa:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 80177fc:	4b05      	ldr	r3, [pc, #20]	@ (8017814 <tcp_trigger_input_pcb_close+0x1c>)
 80177fe:	781b      	ldrb	r3, [r3, #0]
 8017800:	f043 0310 	orr.w	r3, r3, #16
 8017804:	b2da      	uxtb	r2, r3
 8017806:	4b03      	ldr	r3, [pc, #12]	@ (8017814 <tcp_trigger_input_pcb_close+0x1c>)
 8017808:	701a      	strb	r2, [r3, #0]
}
 801780a:	bf00      	nop
 801780c:	46bd      	mov	sp, r7
 801780e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017812:	4770      	bx	lr
 8017814:	2000f421 	.word	0x2000f421

08017818 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8017818:	b580      	push	{r7, lr}
 801781a:	b084      	sub	sp, #16
 801781c:	af00      	add	r7, sp, #0
 801781e:	60f8      	str	r0, [r7, #12]
 8017820:	60b9      	str	r1, [r7, #8]
 8017822:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8017824:	68fb      	ldr	r3, [r7, #12]
 8017826:	2b00      	cmp	r3, #0
 8017828:	d00a      	beq.n	8017840 <tcp_route+0x28>
 801782a:	68fb      	ldr	r3, [r7, #12]
 801782c:	7a1b      	ldrb	r3, [r3, #8]
 801782e:	2b00      	cmp	r3, #0
 8017830:	d006      	beq.n	8017840 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8017832:	68fb      	ldr	r3, [r7, #12]
 8017834:	7a1b      	ldrb	r3, [r3, #8]
 8017836:	4618      	mov	r0, r3
 8017838:	f7fb f810 	bl	801285c <netif_get_by_index>
 801783c:	4603      	mov	r3, r0
 801783e:	e003      	b.n	8017848 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8017840:	6878      	ldr	r0, [r7, #4]
 8017842:	f003 fe33 	bl	801b4ac <ip4_route>
 8017846:	4603      	mov	r3, r0
  }
}
 8017848:	4618      	mov	r0, r3
 801784a:	3710      	adds	r7, #16
 801784c:	46bd      	mov	sp, r7
 801784e:	bd80      	pop	{r7, pc}

08017850 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8017850:	b590      	push	{r4, r7, lr}
 8017852:	b087      	sub	sp, #28
 8017854:	af00      	add	r7, sp, #0
 8017856:	60f8      	str	r0, [r7, #12]
 8017858:	60b9      	str	r1, [r7, #8]
 801785a:	603b      	str	r3, [r7, #0]
 801785c:	4613      	mov	r3, r2
 801785e:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8017860:	68fb      	ldr	r3, [r7, #12]
 8017862:	2b00      	cmp	r3, #0
 8017864:	d105      	bne.n	8017872 <tcp_create_segment+0x22>
 8017866:	4b43      	ldr	r3, [pc, #268]	@ (8017974 <tcp_create_segment+0x124>)
 8017868:	22a3      	movs	r2, #163	@ 0xa3
 801786a:	4943      	ldr	r1, [pc, #268]	@ (8017978 <tcp_create_segment+0x128>)
 801786c:	4843      	ldr	r0, [pc, #268]	@ (801797c <tcp_create_segment+0x12c>)
 801786e:	f005 ff43 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8017872:	68bb      	ldr	r3, [r7, #8]
 8017874:	2b00      	cmp	r3, #0
 8017876:	d105      	bne.n	8017884 <tcp_create_segment+0x34>
 8017878:	4b3e      	ldr	r3, [pc, #248]	@ (8017974 <tcp_create_segment+0x124>)
 801787a:	22a4      	movs	r2, #164	@ 0xa4
 801787c:	4940      	ldr	r1, [pc, #256]	@ (8017980 <tcp_create_segment+0x130>)
 801787e:	483f      	ldr	r0, [pc, #252]	@ (801797c <tcp_create_segment+0x12c>)
 8017880:	f005 ff3a 	bl	801d6f8 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8017884:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8017888:	009b      	lsls	r3, r3, #2
 801788a:	b2db      	uxtb	r3, r3
 801788c:	f003 0304 	and.w	r3, r3, #4
 8017890:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8017892:	2003      	movs	r0, #3
 8017894:	f7fa fc56 	bl	8012144 <memp_malloc>
 8017898:	6138      	str	r0, [r7, #16]
 801789a:	693b      	ldr	r3, [r7, #16]
 801789c:	2b00      	cmp	r3, #0
 801789e:	d104      	bne.n	80178aa <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 80178a0:	68b8      	ldr	r0, [r7, #8]
 80178a2:	f7fb fb69 	bl	8012f78 <pbuf_free>
    return NULL;
 80178a6:	2300      	movs	r3, #0
 80178a8:	e060      	b.n	801796c <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 80178aa:	693b      	ldr	r3, [r7, #16]
 80178ac:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80178b0:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 80178b2:	693b      	ldr	r3, [r7, #16]
 80178b4:	2200      	movs	r2, #0
 80178b6:	601a      	str	r2, [r3, #0]
  seg->p = p;
 80178b8:	693b      	ldr	r3, [r7, #16]
 80178ba:	68ba      	ldr	r2, [r7, #8]
 80178bc:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 80178be:	68bb      	ldr	r3, [r7, #8]
 80178c0:	891a      	ldrh	r2, [r3, #8]
 80178c2:	7dfb      	ldrb	r3, [r7, #23]
 80178c4:	b29b      	uxth	r3, r3
 80178c6:	429a      	cmp	r2, r3
 80178c8:	d205      	bcs.n	80178d6 <tcp_create_segment+0x86>
 80178ca:	4b2a      	ldr	r3, [pc, #168]	@ (8017974 <tcp_create_segment+0x124>)
 80178cc:	22b0      	movs	r2, #176	@ 0xb0
 80178ce:	492d      	ldr	r1, [pc, #180]	@ (8017984 <tcp_create_segment+0x134>)
 80178d0:	482a      	ldr	r0, [pc, #168]	@ (801797c <tcp_create_segment+0x12c>)
 80178d2:	f005 ff11 	bl	801d6f8 <iprintf>
  seg->len = p->tot_len - optlen;
 80178d6:	68bb      	ldr	r3, [r7, #8]
 80178d8:	891a      	ldrh	r2, [r3, #8]
 80178da:	7dfb      	ldrb	r3, [r7, #23]
 80178dc:	b29b      	uxth	r3, r3
 80178de:	1ad3      	subs	r3, r2, r3
 80178e0:	b29a      	uxth	r2, r3
 80178e2:	693b      	ldr	r3, [r7, #16]
 80178e4:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 80178e6:	2114      	movs	r1, #20
 80178e8:	68b8      	ldr	r0, [r7, #8]
 80178ea:	f7fb faaf 	bl	8012e4c <pbuf_add_header>
 80178ee:	4603      	mov	r3, r0
 80178f0:	2b00      	cmp	r3, #0
 80178f2:	d004      	beq.n	80178fe <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 80178f4:	6938      	ldr	r0, [r7, #16]
 80178f6:	f7fc ffe6 	bl	80148c6 <tcp_seg_free>
    return NULL;
 80178fa:	2300      	movs	r3, #0
 80178fc:	e036      	b.n	801796c <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 80178fe:	693b      	ldr	r3, [r7, #16]
 8017900:	685b      	ldr	r3, [r3, #4]
 8017902:	685a      	ldr	r2, [r3, #4]
 8017904:	693b      	ldr	r3, [r7, #16]
 8017906:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8017908:	68fb      	ldr	r3, [r7, #12]
 801790a:	8ada      	ldrh	r2, [r3, #22]
 801790c:	693b      	ldr	r3, [r7, #16]
 801790e:	68dc      	ldr	r4, [r3, #12]
 8017910:	4610      	mov	r0, r2
 8017912:	f7f9 ff09 	bl	8011728 <lwip_htons>
 8017916:	4603      	mov	r3, r0
 8017918:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801791a:	68fb      	ldr	r3, [r7, #12]
 801791c:	8b1a      	ldrh	r2, [r3, #24]
 801791e:	693b      	ldr	r3, [r7, #16]
 8017920:	68dc      	ldr	r4, [r3, #12]
 8017922:	4610      	mov	r0, r2
 8017924:	f7f9 ff00 	bl	8011728 <lwip_htons>
 8017928:	4603      	mov	r3, r0
 801792a:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801792c:	693b      	ldr	r3, [r7, #16]
 801792e:	68dc      	ldr	r4, [r3, #12]
 8017930:	6838      	ldr	r0, [r7, #0]
 8017932:	f7f9 ff0e 	bl	8011752 <lwip_htonl>
 8017936:	4603      	mov	r3, r0
 8017938:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801793a:	7dfb      	ldrb	r3, [r7, #23]
 801793c:	089b      	lsrs	r3, r3, #2
 801793e:	b2db      	uxtb	r3, r3
 8017940:	3305      	adds	r3, #5
 8017942:	b29b      	uxth	r3, r3
 8017944:	031b      	lsls	r3, r3, #12
 8017946:	b29a      	uxth	r2, r3
 8017948:	79fb      	ldrb	r3, [r7, #7]
 801794a:	b29b      	uxth	r3, r3
 801794c:	4313      	orrs	r3, r2
 801794e:	b29a      	uxth	r2, r3
 8017950:	693b      	ldr	r3, [r7, #16]
 8017952:	68dc      	ldr	r4, [r3, #12]
 8017954:	4610      	mov	r0, r2
 8017956:	f7f9 fee7 	bl	8011728 <lwip_htons>
 801795a:	4603      	mov	r3, r0
 801795c:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 801795e:	693b      	ldr	r3, [r7, #16]
 8017960:	68db      	ldr	r3, [r3, #12]
 8017962:	2200      	movs	r2, #0
 8017964:	749a      	strb	r2, [r3, #18]
 8017966:	2200      	movs	r2, #0
 8017968:	74da      	strb	r2, [r3, #19]
  return seg;
 801796a:	693b      	ldr	r3, [r7, #16]
}
 801796c:	4618      	mov	r0, r3
 801796e:	371c      	adds	r7, #28
 8017970:	46bd      	mov	sp, r7
 8017972:	bd90      	pop	{r4, r7, pc}
 8017974:	080220e0 	.word	0x080220e0
 8017978:	08022114 	.word	0x08022114
 801797c:	08022134 	.word	0x08022134
 8017980:	0802215c 	.word	0x0802215c
 8017984:	08022180 	.word	0x08022180

08017988 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8017988:	b580      	push	{r7, lr}
 801798a:	b086      	sub	sp, #24
 801798c:	af00      	add	r7, sp, #0
 801798e:	607b      	str	r3, [r7, #4]
 8017990:	4603      	mov	r3, r0
 8017992:	73fb      	strb	r3, [r7, #15]
 8017994:	460b      	mov	r3, r1
 8017996:	81bb      	strh	r3, [r7, #12]
 8017998:	4613      	mov	r3, r2
 801799a:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 801799c:	89bb      	ldrh	r3, [r7, #12]
 801799e:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 80179a0:	687b      	ldr	r3, [r7, #4]
 80179a2:	2b00      	cmp	r3, #0
 80179a4:	d105      	bne.n	80179b2 <tcp_pbuf_prealloc+0x2a>
 80179a6:	4b30      	ldr	r3, [pc, #192]	@ (8017a68 <tcp_pbuf_prealloc+0xe0>)
 80179a8:	22e8      	movs	r2, #232	@ 0xe8
 80179aa:	4930      	ldr	r1, [pc, #192]	@ (8017a6c <tcp_pbuf_prealloc+0xe4>)
 80179ac:	4830      	ldr	r0, [pc, #192]	@ (8017a70 <tcp_pbuf_prealloc+0xe8>)
 80179ae:	f005 fea3 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 80179b2:	6a3b      	ldr	r3, [r7, #32]
 80179b4:	2b00      	cmp	r3, #0
 80179b6:	d105      	bne.n	80179c4 <tcp_pbuf_prealloc+0x3c>
 80179b8:	4b2b      	ldr	r3, [pc, #172]	@ (8017a68 <tcp_pbuf_prealloc+0xe0>)
 80179ba:	22e9      	movs	r2, #233	@ 0xe9
 80179bc:	492d      	ldr	r1, [pc, #180]	@ (8017a74 <tcp_pbuf_prealloc+0xec>)
 80179be:	482c      	ldr	r0, [pc, #176]	@ (8017a70 <tcp_pbuf_prealloc+0xe8>)
 80179c0:	f005 fe9a 	bl	801d6f8 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 80179c4:	89ba      	ldrh	r2, [r7, #12]
 80179c6:	897b      	ldrh	r3, [r7, #10]
 80179c8:	429a      	cmp	r2, r3
 80179ca:	d221      	bcs.n	8017a10 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80179cc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80179d0:	f003 0302 	and.w	r3, r3, #2
 80179d4:	2b00      	cmp	r3, #0
 80179d6:	d111      	bne.n	80179fc <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 80179d8:	6a3b      	ldr	r3, [r7, #32]
 80179da:	8b5b      	ldrh	r3, [r3, #26]
 80179dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80179e0:	2b00      	cmp	r3, #0
 80179e2:	d115      	bne.n	8017a10 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 80179e4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80179e8:	2b00      	cmp	r3, #0
 80179ea:	d007      	beq.n	80179fc <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 80179ec:	6a3b      	ldr	r3, [r7, #32]
 80179ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
         (!first_seg ||
 80179f0:	2b00      	cmp	r3, #0
 80179f2:	d103      	bne.n	80179fc <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 80179f4:	6a3b      	ldr	r3, [r7, #32]
 80179f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
          pcb->unsent != NULL ||
 80179f8:	2b00      	cmp	r3, #0
 80179fa:	d009      	beq.n	8017a10 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 80179fc:	89bb      	ldrh	r3, [r7, #12]
 80179fe:	f203 231b 	addw	r3, r3, #539	@ 0x21b
 8017a02:	f023 0203 	bic.w	r2, r3, #3
 8017a06:	897b      	ldrh	r3, [r7, #10]
 8017a08:	4293      	cmp	r3, r2
 8017a0a:	bf28      	it	cs
 8017a0c:	4613      	movcs	r3, r2
 8017a0e:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8017a10:	8af9      	ldrh	r1, [r7, #22]
 8017a12:	7bfb      	ldrb	r3, [r7, #15]
 8017a14:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8017a18:	4618      	mov	r0, r3
 8017a1a:	f7fa ffc9 	bl	80129b0 <pbuf_alloc>
 8017a1e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8017a20:	693b      	ldr	r3, [r7, #16]
 8017a22:	2b00      	cmp	r3, #0
 8017a24:	d101      	bne.n	8017a2a <tcp_pbuf_prealloc+0xa2>
    return NULL;
 8017a26:	2300      	movs	r3, #0
 8017a28:	e019      	b.n	8017a5e <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8017a2a:	693b      	ldr	r3, [r7, #16]
 8017a2c:	681b      	ldr	r3, [r3, #0]
 8017a2e:	2b00      	cmp	r3, #0
 8017a30:	d006      	beq.n	8017a40 <tcp_pbuf_prealloc+0xb8>
 8017a32:	4b0d      	ldr	r3, [pc, #52]	@ (8017a68 <tcp_pbuf_prealloc+0xe0>)
 8017a34:	f240 120b 	movw	r2, #267	@ 0x10b
 8017a38:	490f      	ldr	r1, [pc, #60]	@ (8017a78 <tcp_pbuf_prealloc+0xf0>)
 8017a3a:	480d      	ldr	r0, [pc, #52]	@ (8017a70 <tcp_pbuf_prealloc+0xe8>)
 8017a3c:	f005 fe5c 	bl	801d6f8 <iprintf>
  *oversize = p->len - length;
 8017a40:	693b      	ldr	r3, [r7, #16]
 8017a42:	895a      	ldrh	r2, [r3, #10]
 8017a44:	89bb      	ldrh	r3, [r7, #12]
 8017a46:	1ad3      	subs	r3, r2, r3
 8017a48:	b29a      	uxth	r2, r3
 8017a4a:	687b      	ldr	r3, [r7, #4]
 8017a4c:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8017a4e:	693b      	ldr	r3, [r7, #16]
 8017a50:	89ba      	ldrh	r2, [r7, #12]
 8017a52:	811a      	strh	r2, [r3, #8]
 8017a54:	693b      	ldr	r3, [r7, #16]
 8017a56:	891a      	ldrh	r2, [r3, #8]
 8017a58:	693b      	ldr	r3, [r7, #16]
 8017a5a:	815a      	strh	r2, [r3, #10]
  return p;
 8017a5c:	693b      	ldr	r3, [r7, #16]
}
 8017a5e:	4618      	mov	r0, r3
 8017a60:	3718      	adds	r7, #24
 8017a62:	46bd      	mov	sp, r7
 8017a64:	bd80      	pop	{r7, pc}
 8017a66:	bf00      	nop
 8017a68:	080220e0 	.word	0x080220e0
 8017a6c:	08022198 	.word	0x08022198
 8017a70:	08022134 	.word	0x08022134
 8017a74:	080221bc 	.word	0x080221bc
 8017a78:	080221dc 	.word	0x080221dc

08017a7c <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8017a7c:	b580      	push	{r7, lr}
 8017a7e:	b082      	sub	sp, #8
 8017a80:	af00      	add	r7, sp, #0
 8017a82:	6078      	str	r0, [r7, #4]
 8017a84:	460b      	mov	r3, r1
 8017a86:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8017a88:	687b      	ldr	r3, [r7, #4]
 8017a8a:	2b00      	cmp	r3, #0
 8017a8c:	d106      	bne.n	8017a9c <tcp_write_checks+0x20>
 8017a8e:	4b33      	ldr	r3, [pc, #204]	@ (8017b5c <tcp_write_checks+0xe0>)
 8017a90:	f240 1233 	movw	r2, #307	@ 0x133
 8017a94:	4932      	ldr	r1, [pc, #200]	@ (8017b60 <tcp_write_checks+0xe4>)
 8017a96:	4833      	ldr	r0, [pc, #204]	@ (8017b64 <tcp_write_checks+0xe8>)
 8017a98:	f005 fe2e 	bl	801d6f8 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8017a9c:	687b      	ldr	r3, [r7, #4]
 8017a9e:	7d1b      	ldrb	r3, [r3, #20]
 8017aa0:	2b04      	cmp	r3, #4
 8017aa2:	d00e      	beq.n	8017ac2 <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8017aa4:	687b      	ldr	r3, [r7, #4]
 8017aa6:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8017aa8:	2b07      	cmp	r3, #7
 8017aaa:	d00a      	beq.n	8017ac2 <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8017aac:	687b      	ldr	r3, [r7, #4]
 8017aae:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8017ab0:	2b02      	cmp	r3, #2
 8017ab2:	d006      	beq.n	8017ac2 <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8017ab4:	687b      	ldr	r3, [r7, #4]
 8017ab6:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8017ab8:	2b03      	cmp	r3, #3
 8017aba:	d002      	beq.n	8017ac2 <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8017abc:	f06f 030a 	mvn.w	r3, #10
 8017ac0:	e048      	b.n	8017b54 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 8017ac2:	887b      	ldrh	r3, [r7, #2]
 8017ac4:	2b00      	cmp	r3, #0
 8017ac6:	d101      	bne.n	8017acc <tcp_write_checks+0x50>
    return ERR_OK;
 8017ac8:	2300      	movs	r3, #0
 8017aca:	e043      	b.n	8017b54 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8017acc:	687b      	ldr	r3, [r7, #4]
 8017ace:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8017ad2:	887a      	ldrh	r2, [r7, #2]
 8017ad4:	429a      	cmp	r2, r3
 8017ad6:	d909      	bls.n	8017aec <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8017ad8:	687b      	ldr	r3, [r7, #4]
 8017ada:	8b5b      	ldrh	r3, [r3, #26]
 8017adc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017ae0:	b29a      	uxth	r2, r3
 8017ae2:	687b      	ldr	r3, [r7, #4]
 8017ae4:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8017ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8017aea:	e033      	b.n	8017b54 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8017aec:	687b      	ldr	r3, [r7, #4]
 8017aee:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017af2:	2b08      	cmp	r3, #8
 8017af4:	d909      	bls.n	8017b0a <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8017af6:	687b      	ldr	r3, [r7, #4]
 8017af8:	8b5b      	ldrh	r3, [r3, #26]
 8017afa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017afe:	b29a      	uxth	r2, r3
 8017b00:	687b      	ldr	r3, [r7, #4]
 8017b02:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8017b04:	f04f 33ff 	mov.w	r3, #4294967295
 8017b08:	e024      	b.n	8017b54 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 8017b0a:	687b      	ldr	r3, [r7, #4]
 8017b0c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017b10:	2b00      	cmp	r3, #0
 8017b12:	d00f      	beq.n	8017b34 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8017b14:	687b      	ldr	r3, [r7, #4]
 8017b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017b18:	2b00      	cmp	r3, #0
 8017b1a:	d11a      	bne.n	8017b52 <tcp_write_checks+0xd6>
 8017b1c:	687b      	ldr	r3, [r7, #4]
 8017b1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017b20:	2b00      	cmp	r3, #0
 8017b22:	d116      	bne.n	8017b52 <tcp_write_checks+0xd6>
 8017b24:	4b0d      	ldr	r3, [pc, #52]	@ (8017b5c <tcp_write_checks+0xe0>)
 8017b26:	f240 1255 	movw	r2, #341	@ 0x155
 8017b2a:	490f      	ldr	r1, [pc, #60]	@ (8017b68 <tcp_write_checks+0xec>)
 8017b2c:	480d      	ldr	r0, [pc, #52]	@ (8017b64 <tcp_write_checks+0xe8>)
 8017b2e:	f005 fde3 	bl	801d6f8 <iprintf>
 8017b32:	e00e      	b.n	8017b52 <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8017b34:	687b      	ldr	r3, [r7, #4]
 8017b36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017b38:	2b00      	cmp	r3, #0
 8017b3a:	d103      	bne.n	8017b44 <tcp_write_checks+0xc8>
 8017b3c:	687b      	ldr	r3, [r7, #4]
 8017b3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017b40:	2b00      	cmp	r3, #0
 8017b42:	d006      	beq.n	8017b52 <tcp_write_checks+0xd6>
 8017b44:	4b05      	ldr	r3, [pc, #20]	@ (8017b5c <tcp_write_checks+0xe0>)
 8017b46:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 8017b4a:	4908      	ldr	r1, [pc, #32]	@ (8017b6c <tcp_write_checks+0xf0>)
 8017b4c:	4805      	ldr	r0, [pc, #20]	@ (8017b64 <tcp_write_checks+0xe8>)
 8017b4e:	f005 fdd3 	bl	801d6f8 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8017b52:	2300      	movs	r3, #0
}
 8017b54:	4618      	mov	r0, r3
 8017b56:	3708      	adds	r7, #8
 8017b58:	46bd      	mov	sp, r7
 8017b5a:	bd80      	pop	{r7, pc}
 8017b5c:	080220e0 	.word	0x080220e0
 8017b60:	080221f0 	.word	0x080221f0
 8017b64:	08022134 	.word	0x08022134
 8017b68:	08022210 	.word	0x08022210
 8017b6c:	0802224c 	.word	0x0802224c

08017b70 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8017b70:	b590      	push	{r4, r7, lr}
 8017b72:	b09b      	sub	sp, #108	@ 0x6c
 8017b74:	af04      	add	r7, sp, #16
 8017b76:	60f8      	str	r0, [r7, #12]
 8017b78:	60b9      	str	r1, [r7, #8]
 8017b7a:	4611      	mov	r1, r2
 8017b7c:	461a      	mov	r2, r3
 8017b7e:	460b      	mov	r3, r1
 8017b80:	80fb      	strh	r3, [r7, #6]
 8017b82:	4613      	mov	r3, r2
 8017b84:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8017b86:	2300      	movs	r3, #0
 8017b88:	657b      	str	r3, [r7, #84]	@ 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8017b8a:	2300      	movs	r3, #0
 8017b8c:	653b      	str	r3, [r7, #80]	@ 0x50
 8017b8e:	2300      	movs	r3, #0
 8017b90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8017b92:	2300      	movs	r3, #0
 8017b94:	64bb      	str	r3, [r7, #72]	@ 0x48
 8017b96:	2300      	movs	r3, #0
 8017b98:	647b      	str	r3, [r7, #68]	@ 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8017b9a:	2300      	movs	r3, #0
 8017b9c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8017ba0:	2300      	movs	r3, #0
 8017ba2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8017ba6:	2300      	movs	r3, #0
 8017ba8:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8017baa:	2300      	movs	r3, #0
 8017bac:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8017bae:	2300      	movs	r3, #0
 8017bb0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 8017bb2:	68fb      	ldr	r3, [r7, #12]
 8017bb4:	2b00      	cmp	r3, #0
 8017bb6:	d109      	bne.n	8017bcc <tcp_write+0x5c>
 8017bb8:	4ba4      	ldr	r3, [pc, #656]	@ (8017e4c <tcp_write+0x2dc>)
 8017bba:	f44f 72cf 	mov.w	r2, #414	@ 0x19e
 8017bbe:	49a4      	ldr	r1, [pc, #656]	@ (8017e50 <tcp_write+0x2e0>)
 8017bc0:	48a4      	ldr	r0, [pc, #656]	@ (8017e54 <tcp_write+0x2e4>)
 8017bc2:	f005 fd99 	bl	801d6f8 <iprintf>
 8017bc6:	f06f 030f 	mvn.w	r3, #15
 8017bca:	e32a      	b.n	8018222 <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 8017bcc:	68fb      	ldr	r3, [r7, #12]
 8017bce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8017bd2:	085b      	lsrs	r3, r3, #1
 8017bd4:	b29a      	uxth	r2, r3
 8017bd6:	68fb      	ldr	r3, [r7, #12]
 8017bd8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017bda:	4293      	cmp	r3, r2
 8017bdc:	bf28      	it	cs
 8017bde:	4613      	movcs	r3, r2
 8017be0:	84bb      	strh	r3, [r7, #36]	@ 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8017be2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8017be4:	2b00      	cmp	r3, #0
 8017be6:	d102      	bne.n	8017bee <tcp_write+0x7e>
 8017be8:	68fb      	ldr	r3, [r7, #12]
 8017bea:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017bec:	e000      	b.n	8017bf0 <tcp_write+0x80>
 8017bee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8017bf0:	84bb      	strh	r3, [r7, #36]	@ 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8017bf2:	68bb      	ldr	r3, [r7, #8]
 8017bf4:	2b00      	cmp	r3, #0
 8017bf6:	d109      	bne.n	8017c0c <tcp_write+0x9c>
 8017bf8:	4b94      	ldr	r3, [pc, #592]	@ (8017e4c <tcp_write+0x2dc>)
 8017bfa:	f240 12ad 	movw	r2, #429	@ 0x1ad
 8017bfe:	4996      	ldr	r1, [pc, #600]	@ (8017e58 <tcp_write+0x2e8>)
 8017c00:	4894      	ldr	r0, [pc, #592]	@ (8017e54 <tcp_write+0x2e4>)
 8017c02:	f005 fd79 	bl	801d6f8 <iprintf>
 8017c06:	f06f 030f 	mvn.w	r3, #15
 8017c0a:	e30a      	b.n	8018222 <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8017c0c:	88fb      	ldrh	r3, [r7, #6]
 8017c0e:	4619      	mov	r1, r3
 8017c10:	68f8      	ldr	r0, [r7, #12]
 8017c12:	f7ff ff33 	bl	8017a7c <tcp_write_checks>
 8017c16:	4603      	mov	r3, r0
 8017c18:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (err != ERR_OK) {
 8017c1c:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8017c20:	2b00      	cmp	r3, #0
 8017c22:	d002      	beq.n	8017c2a <tcp_write+0xba>
    return err;
 8017c24:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8017c28:	e2fb      	b.n	8018222 <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 8017c2a:	68fb      	ldr	r3, [r7, #12]
 8017c2c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017c30:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8017c34:	2300      	movs	r3, #0
 8017c36:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8017c3a:	68fb      	ldr	r3, [r7, #12]
 8017c3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017c3e:	2b00      	cmp	r3, #0
 8017c40:	f000 80f6 	beq.w	8017e30 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8017c44:	68fb      	ldr	r3, [r7, #12]
 8017c46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017c48:	653b      	str	r3, [r7, #80]	@ 0x50
 8017c4a:	e002      	b.n	8017c52 <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8017c4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017c4e:	681b      	ldr	r3, [r3, #0]
 8017c50:	653b      	str	r3, [r7, #80]	@ 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8017c52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017c54:	681b      	ldr	r3, [r3, #0]
 8017c56:	2b00      	cmp	r3, #0
 8017c58:	d1f8      	bne.n	8017c4c <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8017c5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017c5c:	7a9b      	ldrb	r3, [r3, #10]
 8017c5e:	009b      	lsls	r3, r3, #2
 8017c60:	b29b      	uxth	r3, r3
 8017c62:	f003 0304 	and.w	r3, r3, #4
 8017c66:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8017c68:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8017c6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017c6c:	891b      	ldrh	r3, [r3, #8]
 8017c6e:	4619      	mov	r1, r3
 8017c70:	8c3b      	ldrh	r3, [r7, #32]
 8017c72:	440b      	add	r3, r1
 8017c74:	429a      	cmp	r2, r3
 8017c76:	da06      	bge.n	8017c86 <tcp_write+0x116>
 8017c78:	4b74      	ldr	r3, [pc, #464]	@ (8017e4c <tcp_write+0x2dc>)
 8017c7a:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8017c7e:	4977      	ldr	r1, [pc, #476]	@ (8017e5c <tcp_write+0x2ec>)
 8017c80:	4874      	ldr	r0, [pc, #464]	@ (8017e54 <tcp_write+0x2e4>)
 8017c82:	f005 fd39 	bl	801d6f8 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8017c86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017c88:	891a      	ldrh	r2, [r3, #8]
 8017c8a:	8c3b      	ldrh	r3, [r7, #32]
 8017c8c:	4413      	add	r3, r2
 8017c8e:	b29b      	uxth	r3, r3
 8017c90:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8017c92:	1ad3      	subs	r3, r2, r3
 8017c94:	877b      	strh	r3, [r7, #58]	@ 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8017c96:	68fb      	ldr	r3, [r7, #12]
 8017c98:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8017c9c:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8017c9e:	8a7b      	ldrh	r3, [r7, #18]
 8017ca0:	2b00      	cmp	r3, #0
 8017ca2:	d026      	beq.n	8017cf2 <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8017ca4:	8a7b      	ldrh	r3, [r7, #18]
 8017ca6:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8017ca8:	429a      	cmp	r2, r3
 8017caa:	d206      	bcs.n	8017cba <tcp_write+0x14a>
 8017cac:	4b67      	ldr	r3, [pc, #412]	@ (8017e4c <tcp_write+0x2dc>)
 8017cae:	f44f 72fc 	mov.w	r2, #504	@ 0x1f8
 8017cb2:	496b      	ldr	r1, [pc, #428]	@ (8017e60 <tcp_write+0x2f0>)
 8017cb4:	4867      	ldr	r0, [pc, #412]	@ (8017e54 <tcp_write+0x2e4>)
 8017cb6:	f005 fd1f 	bl	801d6f8 <iprintf>
      seg = last_unsent;
 8017cba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017cbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8017cbe:	8a7b      	ldrh	r3, [r7, #18]
 8017cc0:	88fa      	ldrh	r2, [r7, #6]
 8017cc2:	4293      	cmp	r3, r2
 8017cc4:	bf28      	it	cs
 8017cc6:	4613      	movcs	r3, r2
 8017cc8:	b29b      	uxth	r3, r3
 8017cca:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8017ccc:	4293      	cmp	r3, r2
 8017cce:	bf28      	it	cs
 8017cd0:	4613      	movcs	r3, r2
 8017cd2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
      pos += oversize_used;
 8017cd4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017cd8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8017cda:	4413      	add	r3, r2
 8017cdc:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      oversize -= oversize_used;
 8017ce0:	8a7a      	ldrh	r2, [r7, #18]
 8017ce2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8017ce4:	1ad3      	subs	r3, r2, r3
 8017ce6:	b29b      	uxth	r3, r3
 8017ce8:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8017cea:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8017cec:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8017cee:	1ad3      	subs	r3, r2, r3
 8017cf0:	877b      	strh	r3, [r7, #58]	@ 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8017cf2:	8a7b      	ldrh	r3, [r7, #18]
 8017cf4:	2b00      	cmp	r3, #0
 8017cf6:	d00b      	beq.n	8017d10 <tcp_write+0x1a0>
 8017cf8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017cfc:	88fb      	ldrh	r3, [r7, #6]
 8017cfe:	429a      	cmp	r2, r3
 8017d00:	d006      	beq.n	8017d10 <tcp_write+0x1a0>
 8017d02:	4b52      	ldr	r3, [pc, #328]	@ (8017e4c <tcp_write+0x2dc>)
 8017d04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8017d08:	4956      	ldr	r1, [pc, #344]	@ (8017e64 <tcp_write+0x2f4>)
 8017d0a:	4852      	ldr	r0, [pc, #328]	@ (8017e54 <tcp_write+0x2e4>)
 8017d0c:	f005 fcf4 	bl	801d6f8 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8017d10:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017d14:	88fb      	ldrh	r3, [r7, #6]
 8017d16:	429a      	cmp	r2, r3
 8017d18:	f080 8167 	bcs.w	8017fea <tcp_write+0x47a>
 8017d1c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8017d1e:	2b00      	cmp	r3, #0
 8017d20:	f000 8163 	beq.w	8017fea <tcp_write+0x47a>
 8017d24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017d26:	891b      	ldrh	r3, [r3, #8]
 8017d28:	2b00      	cmp	r3, #0
 8017d2a:	f000 815e 	beq.w	8017fea <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8017d2e:	88fa      	ldrh	r2, [r7, #6]
 8017d30:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017d34:	1ad2      	subs	r2, r2, r3
 8017d36:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8017d38:	4293      	cmp	r3, r2
 8017d3a:	bfa8      	it	ge
 8017d3c:	4613      	movge	r3, r2
 8017d3e:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8017d40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017d42:	64fb      	str	r3, [r7, #76]	@ 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8017d44:	797b      	ldrb	r3, [r7, #5]
 8017d46:	f003 0301 	and.w	r3, r3, #1
 8017d4a:	2b00      	cmp	r3, #0
 8017d4c:	d027      	beq.n	8017d9e <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8017d4e:	f107 0012 	add.w	r0, r7, #18
 8017d52:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8017d54:	8bf9      	ldrh	r1, [r7, #30]
 8017d56:	2301      	movs	r3, #1
 8017d58:	9302      	str	r3, [sp, #8]
 8017d5a:	797b      	ldrb	r3, [r7, #5]
 8017d5c:	9301      	str	r3, [sp, #4]
 8017d5e:	68fb      	ldr	r3, [r7, #12]
 8017d60:	9300      	str	r3, [sp, #0]
 8017d62:	4603      	mov	r3, r0
 8017d64:	2000      	movs	r0, #0
 8017d66:	f7ff fe0f 	bl	8017988 <tcp_pbuf_prealloc>
 8017d6a:	6578      	str	r0, [r7, #84]	@ 0x54
 8017d6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017d6e:	2b00      	cmp	r3, #0
 8017d70:	f000 8225 	beq.w	80181be <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8017d74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017d76:	6858      	ldr	r0, [r3, #4]
 8017d78:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017d7c:	68ba      	ldr	r2, [r7, #8]
 8017d7e:	4413      	add	r3, r2
 8017d80:	8bfa      	ldrh	r2, [r7, #30]
 8017d82:	4619      	mov	r1, r3
 8017d84:	f005 fe45 	bl	801da12 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8017d88:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8017d8a:	f7fb f983 	bl	8013094 <pbuf_clen>
 8017d8e:	4603      	mov	r3, r0
 8017d90:	461a      	mov	r2, r3
 8017d92:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8017d96:	4413      	add	r3, r2
 8017d98:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8017d9c:	e041      	b.n	8017e22 <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8017d9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017da0:	685b      	ldr	r3, [r3, #4]
 8017da2:	637b      	str	r3, [r7, #52]	@ 0x34
 8017da4:	e002      	b.n	8017dac <tcp_write+0x23c>
 8017da6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017da8:	681b      	ldr	r3, [r3, #0]
 8017daa:	637b      	str	r3, [r7, #52]	@ 0x34
 8017dac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017dae:	681b      	ldr	r3, [r3, #0]
 8017db0:	2b00      	cmp	r3, #0
 8017db2:	d1f8      	bne.n	8017da6 <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8017db4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017db6:	7b1b      	ldrb	r3, [r3, #12]
 8017db8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8017dbc:	2b00      	cmp	r3, #0
 8017dbe:	d115      	bne.n	8017dec <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8017dc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017dc2:	685b      	ldr	r3, [r3, #4]
 8017dc4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017dc6:	8952      	ldrh	r2, [r2, #10]
 8017dc8:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8017dca:	68ba      	ldr	r2, [r7, #8]
 8017dcc:	429a      	cmp	r2, r3
 8017dce:	d10d      	bne.n	8017dec <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8017dd0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017dd4:	2b00      	cmp	r3, #0
 8017dd6:	d006      	beq.n	8017de6 <tcp_write+0x276>
 8017dd8:	4b1c      	ldr	r3, [pc, #112]	@ (8017e4c <tcp_write+0x2dc>)
 8017dda:	f240 2231 	movw	r2, #561	@ 0x231
 8017dde:	4922      	ldr	r1, [pc, #136]	@ (8017e68 <tcp_write+0x2f8>)
 8017de0:	481c      	ldr	r0, [pc, #112]	@ (8017e54 <tcp_write+0x2e4>)
 8017de2:	f005 fc89 	bl	801d6f8 <iprintf>
          extendlen = seglen;
 8017de6:	8bfb      	ldrh	r3, [r7, #30]
 8017de8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8017dea:	e01a      	b.n	8017e22 <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8017dec:	8bfb      	ldrh	r3, [r7, #30]
 8017dee:	2201      	movs	r2, #1
 8017df0:	4619      	mov	r1, r3
 8017df2:	2000      	movs	r0, #0
 8017df4:	f7fa fddc 	bl	80129b0 <pbuf_alloc>
 8017df8:	6578      	str	r0, [r7, #84]	@ 0x54
 8017dfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017dfc:	2b00      	cmp	r3, #0
 8017dfe:	f000 81e0 	beq.w	80181c2 <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8017e02:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017e06:	68ba      	ldr	r2, [r7, #8]
 8017e08:	441a      	add	r2, r3
 8017e0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017e0c:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8017e0e:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8017e10:	f7fb f940 	bl	8013094 <pbuf_clen>
 8017e14:	4603      	mov	r3, r0
 8017e16:	461a      	mov	r2, r3
 8017e18:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8017e1c:	4413      	add	r3, r2
 8017e1e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8017e22:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017e26:	8bfb      	ldrh	r3, [r7, #30]
 8017e28:	4413      	add	r3, r2
 8017e2a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8017e2e:	e0dc      	b.n	8017fea <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8017e30:	68fb      	ldr	r3, [r7, #12]
 8017e32:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8017e36:	2b00      	cmp	r3, #0
 8017e38:	f000 80d7 	beq.w	8017fea <tcp_write+0x47a>
 8017e3c:	4b03      	ldr	r3, [pc, #12]	@ (8017e4c <tcp_write+0x2dc>)
 8017e3e:	f240 224a 	movw	r2, #586	@ 0x24a
 8017e42:	490a      	ldr	r1, [pc, #40]	@ (8017e6c <tcp_write+0x2fc>)
 8017e44:	4803      	ldr	r0, [pc, #12]	@ (8017e54 <tcp_write+0x2e4>)
 8017e46:	f005 fc57 	bl	801d6f8 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8017e4a:	e0ce      	b.n	8017fea <tcp_write+0x47a>
 8017e4c:	080220e0 	.word	0x080220e0
 8017e50:	08022280 	.word	0x08022280
 8017e54:	08022134 	.word	0x08022134
 8017e58:	08022298 	.word	0x08022298
 8017e5c:	080222cc 	.word	0x080222cc
 8017e60:	080222e4 	.word	0x080222e4
 8017e64:	08022304 	.word	0x08022304
 8017e68:	08022324 	.word	0x08022324
 8017e6c:	08022350 	.word	0x08022350
    struct pbuf *p;
    u16_t left = len - pos;
 8017e70:	88fa      	ldrh	r2, [r7, #6]
 8017e72:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017e76:	1ad3      	subs	r3, r2, r3
 8017e78:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8017e7a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8017e7e:	b29b      	uxth	r3, r3
 8017e80:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8017e82:	1ad3      	subs	r3, r2, r3
 8017e84:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8017e86:	8b7a      	ldrh	r2, [r7, #26]
 8017e88:	8bbb      	ldrh	r3, [r7, #28]
 8017e8a:	4293      	cmp	r3, r2
 8017e8c:	bf28      	it	cs
 8017e8e:	4613      	movcs	r3, r2
 8017e90:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8017e92:	797b      	ldrb	r3, [r7, #5]
 8017e94:	f003 0301 	and.w	r3, r3, #1
 8017e98:	2b00      	cmp	r3, #0
 8017e9a:	d036      	beq.n	8017f0a <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8017e9c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8017ea0:	b29a      	uxth	r2, r3
 8017ea2:	8b3b      	ldrh	r3, [r7, #24]
 8017ea4:	4413      	add	r3, r2
 8017ea6:	b299      	uxth	r1, r3
 8017ea8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017eaa:	2b00      	cmp	r3, #0
 8017eac:	bf0c      	ite	eq
 8017eae:	2301      	moveq	r3, #1
 8017eb0:	2300      	movne	r3, #0
 8017eb2:	b2db      	uxtb	r3, r3
 8017eb4:	f107 0012 	add.w	r0, r7, #18
 8017eb8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8017eba:	9302      	str	r3, [sp, #8]
 8017ebc:	797b      	ldrb	r3, [r7, #5]
 8017ebe:	9301      	str	r3, [sp, #4]
 8017ec0:	68fb      	ldr	r3, [r7, #12]
 8017ec2:	9300      	str	r3, [sp, #0]
 8017ec4:	4603      	mov	r3, r0
 8017ec6:	2036      	movs	r0, #54	@ 0x36
 8017ec8:	f7ff fd5e 	bl	8017988 <tcp_pbuf_prealloc>
 8017ecc:	6338      	str	r0, [r7, #48]	@ 0x30
 8017ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017ed0:	2b00      	cmp	r3, #0
 8017ed2:	f000 8178 	beq.w	80181c6 <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8017ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017ed8:	895b      	ldrh	r3, [r3, #10]
 8017eda:	8b3a      	ldrh	r2, [r7, #24]
 8017edc:	429a      	cmp	r2, r3
 8017ede:	d906      	bls.n	8017eee <tcp_write+0x37e>
 8017ee0:	4b8c      	ldr	r3, [pc, #560]	@ (8018114 <tcp_write+0x5a4>)
 8017ee2:	f240 2266 	movw	r2, #614	@ 0x266
 8017ee6:	498c      	ldr	r1, [pc, #560]	@ (8018118 <tcp_write+0x5a8>)
 8017ee8:	488c      	ldr	r0, [pc, #560]	@ (801811c <tcp_write+0x5ac>)
 8017eea:	f005 fc05 	bl	801d6f8 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 8017eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017ef0:	685a      	ldr	r2, [r3, #4]
 8017ef2:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8017ef6:	18d0      	adds	r0, r2, r3
 8017ef8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017efc:	68ba      	ldr	r2, [r7, #8]
 8017efe:	4413      	add	r3, r2
 8017f00:	8b3a      	ldrh	r2, [r7, #24]
 8017f02:	4619      	mov	r1, r3
 8017f04:	f005 fd85 	bl	801da12 <memcpy>
 8017f08:	e02f      	b.n	8017f6a <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8017f0a:	8a7b      	ldrh	r3, [r7, #18]
 8017f0c:	2b00      	cmp	r3, #0
 8017f0e:	d006      	beq.n	8017f1e <tcp_write+0x3ae>
 8017f10:	4b80      	ldr	r3, [pc, #512]	@ (8018114 <tcp_write+0x5a4>)
 8017f12:	f240 2271 	movw	r2, #625	@ 0x271
 8017f16:	4982      	ldr	r1, [pc, #520]	@ (8018120 <tcp_write+0x5b0>)
 8017f18:	4880      	ldr	r0, [pc, #512]	@ (801811c <tcp_write+0x5ac>)
 8017f1a:	f005 fbed 	bl	801d6f8 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8017f1e:	8b3b      	ldrh	r3, [r7, #24]
 8017f20:	2201      	movs	r2, #1
 8017f22:	4619      	mov	r1, r3
 8017f24:	2036      	movs	r0, #54	@ 0x36
 8017f26:	f7fa fd43 	bl	80129b0 <pbuf_alloc>
 8017f2a:	6178      	str	r0, [r7, #20]
 8017f2c:	697b      	ldr	r3, [r7, #20]
 8017f2e:	2b00      	cmp	r3, #0
 8017f30:	f000 814b 	beq.w	80181ca <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8017f34:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017f38:	68ba      	ldr	r2, [r7, #8]
 8017f3a:	441a      	add	r2, r3
 8017f3c:	697b      	ldr	r3, [r7, #20]
 8017f3e:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8017f40:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8017f44:	b29b      	uxth	r3, r3
 8017f46:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8017f4a:	4619      	mov	r1, r3
 8017f4c:	2036      	movs	r0, #54	@ 0x36
 8017f4e:	f7fa fd2f 	bl	80129b0 <pbuf_alloc>
 8017f52:	6338      	str	r0, [r7, #48]	@ 0x30
 8017f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017f56:	2b00      	cmp	r3, #0
 8017f58:	d103      	bne.n	8017f62 <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8017f5a:	6978      	ldr	r0, [r7, #20]
 8017f5c:	f7fb f80c 	bl	8012f78 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8017f60:	e136      	b.n	80181d0 <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8017f62:	6979      	ldr	r1, [r7, #20]
 8017f64:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8017f66:	f7fb f8d5 	bl	8013114 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8017f6a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8017f6c:	f7fb f892 	bl	8013094 <pbuf_clen>
 8017f70:	4603      	mov	r3, r0
 8017f72:	461a      	mov	r2, r3
 8017f74:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8017f78:	4413      	add	r3, r2
 8017f7a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8017f7e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8017f82:	2b09      	cmp	r3, #9
 8017f84:	d903      	bls.n	8017f8e <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8017f86:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8017f88:	f7fa fff6 	bl	8012f78 <pbuf_free>
      goto memerr;
 8017f8c:	e120      	b.n	80181d0 <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8017f8e:	68fb      	ldr	r3, [r7, #12]
 8017f90:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8017f92:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017f96:	441a      	add	r2, r3
 8017f98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017f9c:	9300      	str	r3, [sp, #0]
 8017f9e:	4613      	mov	r3, r2
 8017fa0:	2200      	movs	r2, #0
 8017fa2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8017fa4:	68f8      	ldr	r0, [r7, #12]
 8017fa6:	f7ff fc53 	bl	8017850 <tcp_create_segment>
 8017faa:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8017fac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017fae:	2b00      	cmp	r3, #0
 8017fb0:	f000 810d 	beq.w	80181ce <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8017fb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017fb6:	2b00      	cmp	r3, #0
 8017fb8:	d102      	bne.n	8017fc0 <tcp_write+0x450>
      queue = seg;
 8017fba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017fbc:	647b      	str	r3, [r7, #68]	@ 0x44
 8017fbe:	e00c      	b.n	8017fda <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8017fc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017fc2:	2b00      	cmp	r3, #0
 8017fc4:	d106      	bne.n	8017fd4 <tcp_write+0x464>
 8017fc6:	4b53      	ldr	r3, [pc, #332]	@ (8018114 <tcp_write+0x5a4>)
 8017fc8:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8017fcc:	4955      	ldr	r1, [pc, #340]	@ (8018124 <tcp_write+0x5b4>)
 8017fce:	4853      	ldr	r0, [pc, #332]	@ (801811c <tcp_write+0x5ac>)
 8017fd0:	f005 fb92 	bl	801d6f8 <iprintf>
      prev_seg->next = seg;
 8017fd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017fd6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8017fd8:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8017fda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017fdc:	64bb      	str	r3, [r7, #72]	@ 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8017fde:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017fe2:	8b3b      	ldrh	r3, [r7, #24]
 8017fe4:	4413      	add	r3, r2
 8017fe6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  while (pos < len) {
 8017fea:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017fee:	88fb      	ldrh	r3, [r7, #6]
 8017ff0:	429a      	cmp	r2, r3
 8017ff2:	f4ff af3d 	bcc.w	8017e70 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8017ff6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8017ff8:	2b00      	cmp	r3, #0
 8017ffa:	d02c      	beq.n	8018056 <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8017ffc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017ffe:	685b      	ldr	r3, [r3, #4]
 8018000:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8018002:	e01e      	b.n	8018042 <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 8018004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018006:	891a      	ldrh	r2, [r3, #8]
 8018008:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801800a:	4413      	add	r3, r2
 801800c:	b29a      	uxth	r2, r3
 801800e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018010:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8018012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018014:	681b      	ldr	r3, [r3, #0]
 8018016:	2b00      	cmp	r3, #0
 8018018:	d110      	bne.n	801803c <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 801801a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801801c:	685b      	ldr	r3, [r3, #4]
 801801e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018020:	8952      	ldrh	r2, [r2, #10]
 8018022:	4413      	add	r3, r2
 8018024:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8018026:	68b9      	ldr	r1, [r7, #8]
 8018028:	4618      	mov	r0, r3
 801802a:	f005 fcf2 	bl	801da12 <memcpy>
        p->len += oversize_used;
 801802e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018030:	895a      	ldrh	r2, [r3, #10]
 8018032:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018034:	4413      	add	r3, r2
 8018036:	b29a      	uxth	r2, r3
 8018038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801803a:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 801803c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801803e:	681b      	ldr	r3, [r3, #0]
 8018040:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8018042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018044:	2b00      	cmp	r3, #0
 8018046:	d1dd      	bne.n	8018004 <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 8018048:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801804a:	891a      	ldrh	r2, [r3, #8]
 801804c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801804e:	4413      	add	r3, r2
 8018050:	b29a      	uxth	r2, r3
 8018052:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018054:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8018056:	8a7a      	ldrh	r2, [r7, #18]
 8018058:	68fb      	ldr	r3, [r7, #12]
 801805a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 801805e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018060:	2b00      	cmp	r3, #0
 8018062:	d018      	beq.n	8018096 <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8018064:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018066:	2b00      	cmp	r3, #0
 8018068:	d106      	bne.n	8018078 <tcp_write+0x508>
 801806a:	4b2a      	ldr	r3, [pc, #168]	@ (8018114 <tcp_write+0x5a4>)
 801806c:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 8018070:	492d      	ldr	r1, [pc, #180]	@ (8018128 <tcp_write+0x5b8>)
 8018072:	482a      	ldr	r0, [pc, #168]	@ (801811c <tcp_write+0x5ac>)
 8018074:	f005 fb40 	bl	801d6f8 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8018078:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801807a:	685b      	ldr	r3, [r3, #4]
 801807c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801807e:	4618      	mov	r0, r3
 8018080:	f7fb f848 	bl	8013114 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8018084:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018086:	891a      	ldrh	r2, [r3, #8]
 8018088:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801808a:	891b      	ldrh	r3, [r3, #8]
 801808c:	4413      	add	r3, r2
 801808e:	b29a      	uxth	r2, r3
 8018090:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018092:	811a      	strh	r2, [r3, #8]
 8018094:	e037      	b.n	8018106 <tcp_write+0x596>
  } else if (extendlen > 0) {
 8018096:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8018098:	2b00      	cmp	r3, #0
 801809a:	d034      	beq.n	8018106 <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 801809c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801809e:	2b00      	cmp	r3, #0
 80180a0:	d003      	beq.n	80180aa <tcp_write+0x53a>
 80180a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80180a4:	685b      	ldr	r3, [r3, #4]
 80180a6:	2b00      	cmp	r3, #0
 80180a8:	d106      	bne.n	80180b8 <tcp_write+0x548>
 80180aa:	4b1a      	ldr	r3, [pc, #104]	@ (8018114 <tcp_write+0x5a4>)
 80180ac:	f240 22e6 	movw	r2, #742	@ 0x2e6
 80180b0:	491e      	ldr	r1, [pc, #120]	@ (801812c <tcp_write+0x5bc>)
 80180b2:	481a      	ldr	r0, [pc, #104]	@ (801811c <tcp_write+0x5ac>)
 80180b4:	f005 fb20 	bl	801d6f8 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80180b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80180ba:	685b      	ldr	r3, [r3, #4]
 80180bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80180be:	e009      	b.n	80180d4 <tcp_write+0x564>
      p->tot_len += extendlen;
 80180c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80180c2:	891a      	ldrh	r2, [r3, #8]
 80180c4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80180c6:	4413      	add	r3, r2
 80180c8:	b29a      	uxth	r2, r3
 80180ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80180cc:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80180ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80180d0:	681b      	ldr	r3, [r3, #0]
 80180d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80180d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80180d6:	681b      	ldr	r3, [r3, #0]
 80180d8:	2b00      	cmp	r3, #0
 80180da:	d1f1      	bne.n	80180c0 <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 80180dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80180de:	891a      	ldrh	r2, [r3, #8]
 80180e0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80180e2:	4413      	add	r3, r2
 80180e4:	b29a      	uxth	r2, r3
 80180e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80180e8:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 80180ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80180ec:	895a      	ldrh	r2, [r3, #10]
 80180ee:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80180f0:	4413      	add	r3, r2
 80180f2:	b29a      	uxth	r2, r3
 80180f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80180f6:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 80180f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80180fa:	891a      	ldrh	r2, [r3, #8]
 80180fc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80180fe:	4413      	add	r3, r2
 8018100:	b29a      	uxth	r2, r3
 8018102:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018104:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8018106:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018108:	2b00      	cmp	r3, #0
 801810a:	d111      	bne.n	8018130 <tcp_write+0x5c0>
    pcb->unsent = queue;
 801810c:	68fb      	ldr	r3, [r7, #12]
 801810e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8018110:	66da      	str	r2, [r3, #108]	@ 0x6c
 8018112:	e010      	b.n	8018136 <tcp_write+0x5c6>
 8018114:	080220e0 	.word	0x080220e0
 8018118:	08022380 	.word	0x08022380
 801811c:	08022134 	.word	0x08022134
 8018120:	080223c0 	.word	0x080223c0
 8018124:	080223d0 	.word	0x080223d0
 8018128:	080223e4 	.word	0x080223e4
 801812c:	0802241c 	.word	0x0802241c
  } else {
    last_unsent->next = queue;
 8018130:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018132:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8018134:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8018136:	68fb      	ldr	r3, [r7, #12]
 8018138:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801813a:	88fb      	ldrh	r3, [r7, #6]
 801813c:	441a      	add	r2, r3
 801813e:	68fb      	ldr	r3, [r7, #12]
 8018140:	65da      	str	r2, [r3, #92]	@ 0x5c
  pcb->snd_buf -= len;
 8018142:	68fb      	ldr	r3, [r7, #12]
 8018144:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8018148:	88fb      	ldrh	r3, [r7, #6]
 801814a:	1ad3      	subs	r3, r2, r3
 801814c:	b29a      	uxth	r2, r3
 801814e:	68fb      	ldr	r3, [r7, #12]
 8018150:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  pcb->snd_queuelen = queuelen;
 8018154:	68fb      	ldr	r3, [r7, #12]
 8018156:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801815a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801815e:	68fb      	ldr	r3, [r7, #12]
 8018160:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018164:	2b00      	cmp	r3, #0
 8018166:	d00e      	beq.n	8018186 <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 8018168:	68fb      	ldr	r3, [r7, #12]
 801816a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801816c:	2b00      	cmp	r3, #0
 801816e:	d10a      	bne.n	8018186 <tcp_write+0x616>
 8018170:	68fb      	ldr	r3, [r7, #12]
 8018172:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018174:	2b00      	cmp	r3, #0
 8018176:	d106      	bne.n	8018186 <tcp_write+0x616>
 8018178:	4b2c      	ldr	r3, [pc, #176]	@ (801822c <tcp_write+0x6bc>)
 801817a:	f240 3212 	movw	r2, #786	@ 0x312
 801817e:	492c      	ldr	r1, [pc, #176]	@ (8018230 <tcp_write+0x6c0>)
 8018180:	482c      	ldr	r0, [pc, #176]	@ (8018234 <tcp_write+0x6c4>)
 8018182:	f005 fab9 	bl	801d6f8 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8018186:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018188:	2b00      	cmp	r3, #0
 801818a:	d016      	beq.n	80181ba <tcp_write+0x64a>
 801818c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801818e:	68db      	ldr	r3, [r3, #12]
 8018190:	2b00      	cmp	r3, #0
 8018192:	d012      	beq.n	80181ba <tcp_write+0x64a>
 8018194:	797b      	ldrb	r3, [r7, #5]
 8018196:	f003 0302 	and.w	r3, r3, #2
 801819a:	2b00      	cmp	r3, #0
 801819c:	d10d      	bne.n	80181ba <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801819e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80181a0:	68db      	ldr	r3, [r3, #12]
 80181a2:	899b      	ldrh	r3, [r3, #12]
 80181a4:	b29c      	uxth	r4, r3
 80181a6:	2008      	movs	r0, #8
 80181a8:	f7f9 fabe 	bl	8011728 <lwip_htons>
 80181ac:	4603      	mov	r3, r0
 80181ae:	461a      	mov	r2, r3
 80181b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80181b2:	68db      	ldr	r3, [r3, #12]
 80181b4:	4322      	orrs	r2, r4
 80181b6:	b292      	uxth	r2, r2
 80181b8:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 80181ba:	2300      	movs	r3, #0
 80181bc:	e031      	b.n	8018222 <tcp_write+0x6b2>
          goto memerr;
 80181be:	bf00      	nop
 80181c0:	e006      	b.n	80181d0 <tcp_write+0x660>
            goto memerr;
 80181c2:	bf00      	nop
 80181c4:	e004      	b.n	80181d0 <tcp_write+0x660>
        goto memerr;
 80181c6:	bf00      	nop
 80181c8:	e002      	b.n	80181d0 <tcp_write+0x660>
        goto memerr;
 80181ca:	bf00      	nop
 80181cc:	e000      	b.n	80181d0 <tcp_write+0x660>
      goto memerr;
 80181ce:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80181d0:	68fb      	ldr	r3, [r7, #12]
 80181d2:	8b5b      	ldrh	r3, [r3, #26]
 80181d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80181d8:	b29a      	uxth	r2, r3
 80181da:	68fb      	ldr	r3, [r7, #12]
 80181dc:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 80181de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80181e0:	2b00      	cmp	r3, #0
 80181e2:	d002      	beq.n	80181ea <tcp_write+0x67a>
    pbuf_free(concat_p);
 80181e4:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80181e6:	f7fa fec7 	bl	8012f78 <pbuf_free>
  }
  if (queue != NULL) {
 80181ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80181ec:	2b00      	cmp	r3, #0
 80181ee:	d002      	beq.n	80181f6 <tcp_write+0x686>
    tcp_segs_free(queue);
 80181f0:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80181f2:	f7fc fb53 	bl	801489c <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 80181f6:	68fb      	ldr	r3, [r7, #12]
 80181f8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80181fc:	2b00      	cmp	r3, #0
 80181fe:	d00e      	beq.n	801821e <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8018200:	68fb      	ldr	r3, [r7, #12]
 8018202:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018204:	2b00      	cmp	r3, #0
 8018206:	d10a      	bne.n	801821e <tcp_write+0x6ae>
 8018208:	68fb      	ldr	r3, [r7, #12]
 801820a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801820c:	2b00      	cmp	r3, #0
 801820e:	d106      	bne.n	801821e <tcp_write+0x6ae>
 8018210:	4b06      	ldr	r3, [pc, #24]	@ (801822c <tcp_write+0x6bc>)
 8018212:	f240 3227 	movw	r2, #807	@ 0x327
 8018216:	4906      	ldr	r1, [pc, #24]	@ (8018230 <tcp_write+0x6c0>)
 8018218:	4806      	ldr	r0, [pc, #24]	@ (8018234 <tcp_write+0x6c4>)
 801821a:	f005 fa6d 	bl	801d6f8 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 801821e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018222:	4618      	mov	r0, r3
 8018224:	375c      	adds	r7, #92	@ 0x5c
 8018226:	46bd      	mov	sp, r7
 8018228:	bd90      	pop	{r4, r7, pc}
 801822a:	bf00      	nop
 801822c:	080220e0 	.word	0x080220e0
 8018230:	08022454 	.word	0x08022454
 8018234:	08022134 	.word	0x08022134

08018238 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8018238:	b590      	push	{r4, r7, lr}
 801823a:	b08b      	sub	sp, #44	@ 0x2c
 801823c:	af02      	add	r7, sp, #8
 801823e:	6078      	str	r0, [r7, #4]
 8018240:	460b      	mov	r3, r1
 8018242:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8018244:	2300      	movs	r3, #0
 8018246:	61fb      	str	r3, [r7, #28]
 8018248:	2300      	movs	r3, #0
 801824a:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 801824c:	2300      	movs	r3, #0
 801824e:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8018250:	687b      	ldr	r3, [r7, #4]
 8018252:	2b00      	cmp	r3, #0
 8018254:	d106      	bne.n	8018264 <tcp_split_unsent_seg+0x2c>
 8018256:	4b95      	ldr	r3, [pc, #596]	@ (80184ac <tcp_split_unsent_seg+0x274>)
 8018258:	f240 324b 	movw	r2, #843	@ 0x34b
 801825c:	4994      	ldr	r1, [pc, #592]	@ (80184b0 <tcp_split_unsent_seg+0x278>)
 801825e:	4895      	ldr	r0, [pc, #596]	@ (80184b4 <tcp_split_unsent_seg+0x27c>)
 8018260:	f005 fa4a 	bl	801d6f8 <iprintf>

  useg = pcb->unsent;
 8018264:	687b      	ldr	r3, [r7, #4]
 8018266:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018268:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 801826a:	697b      	ldr	r3, [r7, #20]
 801826c:	2b00      	cmp	r3, #0
 801826e:	d102      	bne.n	8018276 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8018270:	f04f 33ff 	mov.w	r3, #4294967295
 8018274:	e116      	b.n	80184a4 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8018276:	887b      	ldrh	r3, [r7, #2]
 8018278:	2b00      	cmp	r3, #0
 801827a:	d109      	bne.n	8018290 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 801827c:	4b8b      	ldr	r3, [pc, #556]	@ (80184ac <tcp_split_unsent_seg+0x274>)
 801827e:	f240 3253 	movw	r2, #851	@ 0x353
 8018282:	498d      	ldr	r1, [pc, #564]	@ (80184b8 <tcp_split_unsent_seg+0x280>)
 8018284:	488b      	ldr	r0, [pc, #556]	@ (80184b4 <tcp_split_unsent_seg+0x27c>)
 8018286:	f005 fa37 	bl	801d6f8 <iprintf>
    return ERR_VAL;
 801828a:	f06f 0305 	mvn.w	r3, #5
 801828e:	e109      	b.n	80184a4 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8018290:	697b      	ldr	r3, [r7, #20]
 8018292:	891b      	ldrh	r3, [r3, #8]
 8018294:	887a      	ldrh	r2, [r7, #2]
 8018296:	429a      	cmp	r2, r3
 8018298:	d301      	bcc.n	801829e <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801829a:	2300      	movs	r3, #0
 801829c:	e102      	b.n	80184a4 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801829e:	687b      	ldr	r3, [r7, #4]
 80182a0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80182a2:	887a      	ldrh	r2, [r7, #2]
 80182a4:	429a      	cmp	r2, r3
 80182a6:	d906      	bls.n	80182b6 <tcp_split_unsent_seg+0x7e>
 80182a8:	4b80      	ldr	r3, [pc, #512]	@ (80184ac <tcp_split_unsent_seg+0x274>)
 80182aa:	f240 325b 	movw	r2, #859	@ 0x35b
 80182ae:	4983      	ldr	r1, [pc, #524]	@ (80184bc <tcp_split_unsent_seg+0x284>)
 80182b0:	4880      	ldr	r0, [pc, #512]	@ (80184b4 <tcp_split_unsent_seg+0x27c>)
 80182b2:	f005 fa21 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 80182b6:	697b      	ldr	r3, [r7, #20]
 80182b8:	891b      	ldrh	r3, [r3, #8]
 80182ba:	2b00      	cmp	r3, #0
 80182bc:	d106      	bne.n	80182cc <tcp_split_unsent_seg+0x94>
 80182be:	4b7b      	ldr	r3, [pc, #492]	@ (80184ac <tcp_split_unsent_seg+0x274>)
 80182c0:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 80182c4:	497e      	ldr	r1, [pc, #504]	@ (80184c0 <tcp_split_unsent_seg+0x288>)
 80182c6:	487b      	ldr	r0, [pc, #492]	@ (80184b4 <tcp_split_unsent_seg+0x27c>)
 80182c8:	f005 fa16 	bl	801d6f8 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 80182cc:	697b      	ldr	r3, [r7, #20]
 80182ce:	7a9b      	ldrb	r3, [r3, #10]
 80182d0:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 80182d2:	7bfb      	ldrb	r3, [r7, #15]
 80182d4:	009b      	lsls	r3, r3, #2
 80182d6:	b2db      	uxtb	r3, r3
 80182d8:	f003 0304 	and.w	r3, r3, #4
 80182dc:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 80182de:	697b      	ldr	r3, [r7, #20]
 80182e0:	891a      	ldrh	r2, [r3, #8]
 80182e2:	887b      	ldrh	r3, [r7, #2]
 80182e4:	1ad3      	subs	r3, r2, r3
 80182e6:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 80182e8:	7bbb      	ldrb	r3, [r7, #14]
 80182ea:	b29a      	uxth	r2, r3
 80182ec:	89bb      	ldrh	r3, [r7, #12]
 80182ee:	4413      	add	r3, r2
 80182f0:	b29b      	uxth	r3, r3
 80182f2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80182f6:	4619      	mov	r1, r3
 80182f8:	2036      	movs	r0, #54	@ 0x36
 80182fa:	f7fa fb59 	bl	80129b0 <pbuf_alloc>
 80182fe:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018300:	693b      	ldr	r3, [r7, #16]
 8018302:	2b00      	cmp	r3, #0
 8018304:	f000 80b7 	beq.w	8018476 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8018308:	697b      	ldr	r3, [r7, #20]
 801830a:	685b      	ldr	r3, [r3, #4]
 801830c:	891a      	ldrh	r2, [r3, #8]
 801830e:	697b      	ldr	r3, [r7, #20]
 8018310:	891b      	ldrh	r3, [r3, #8]
 8018312:	1ad3      	subs	r3, r2, r3
 8018314:	b29a      	uxth	r2, r3
 8018316:	887b      	ldrh	r3, [r7, #2]
 8018318:	4413      	add	r3, r2
 801831a:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801831c:	697b      	ldr	r3, [r7, #20]
 801831e:	6858      	ldr	r0, [r3, #4]
 8018320:	693b      	ldr	r3, [r7, #16]
 8018322:	685a      	ldr	r2, [r3, #4]
 8018324:	7bbb      	ldrb	r3, [r7, #14]
 8018326:	18d1      	adds	r1, r2, r3
 8018328:	897b      	ldrh	r3, [r7, #10]
 801832a:	89ba      	ldrh	r2, [r7, #12]
 801832c:	f7fb f82a 	bl	8013384 <pbuf_copy_partial>
 8018330:	4603      	mov	r3, r0
 8018332:	461a      	mov	r2, r3
 8018334:	89bb      	ldrh	r3, [r7, #12]
 8018336:	4293      	cmp	r3, r2
 8018338:	f040 809f 	bne.w	801847a <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801833c:	697b      	ldr	r3, [r7, #20]
 801833e:	68db      	ldr	r3, [r3, #12]
 8018340:	899b      	ldrh	r3, [r3, #12]
 8018342:	b29b      	uxth	r3, r3
 8018344:	4618      	mov	r0, r3
 8018346:	f7f9 f9ef 	bl	8011728 <lwip_htons>
 801834a:	4603      	mov	r3, r0
 801834c:	b2db      	uxtb	r3, r3
 801834e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8018352:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8018354:	2300      	movs	r3, #0
 8018356:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8018358:	7efb      	ldrb	r3, [r7, #27]
 801835a:	f003 0308 	and.w	r3, r3, #8
 801835e:	2b00      	cmp	r3, #0
 8018360:	d007      	beq.n	8018372 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8018362:	7efb      	ldrb	r3, [r7, #27]
 8018364:	f023 0308 	bic.w	r3, r3, #8
 8018368:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 801836a:	7ebb      	ldrb	r3, [r7, #26]
 801836c:	f043 0308 	orr.w	r3, r3, #8
 8018370:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8018372:	7efb      	ldrb	r3, [r7, #27]
 8018374:	f003 0301 	and.w	r3, r3, #1
 8018378:	2b00      	cmp	r3, #0
 801837a:	d007      	beq.n	801838c <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 801837c:	7efb      	ldrb	r3, [r7, #27]
 801837e:	f023 0301 	bic.w	r3, r3, #1
 8018382:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8018384:	7ebb      	ldrb	r3, [r7, #26]
 8018386:	f043 0301 	orr.w	r3, r3, #1
 801838a:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 801838c:	697b      	ldr	r3, [r7, #20]
 801838e:	68db      	ldr	r3, [r3, #12]
 8018390:	685b      	ldr	r3, [r3, #4]
 8018392:	4618      	mov	r0, r3
 8018394:	f7f9 f9dd 	bl	8011752 <lwip_htonl>
 8018398:	4602      	mov	r2, r0
 801839a:	887b      	ldrh	r3, [r7, #2]
 801839c:	18d1      	adds	r1, r2, r3
 801839e:	7eba      	ldrb	r2, [r7, #26]
 80183a0:	7bfb      	ldrb	r3, [r7, #15]
 80183a2:	9300      	str	r3, [sp, #0]
 80183a4:	460b      	mov	r3, r1
 80183a6:	6939      	ldr	r1, [r7, #16]
 80183a8:	6878      	ldr	r0, [r7, #4]
 80183aa:	f7ff fa51 	bl	8017850 <tcp_create_segment>
 80183ae:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 80183b0:	69fb      	ldr	r3, [r7, #28]
 80183b2:	2b00      	cmp	r3, #0
 80183b4:	d063      	beq.n	801847e <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 80183b6:	697b      	ldr	r3, [r7, #20]
 80183b8:	685b      	ldr	r3, [r3, #4]
 80183ba:	4618      	mov	r0, r3
 80183bc:	f7fa fe6a 	bl	8013094 <pbuf_clen>
 80183c0:	4603      	mov	r3, r0
 80183c2:	461a      	mov	r2, r3
 80183c4:	687b      	ldr	r3, [r7, #4]
 80183c6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80183ca:	1a9b      	subs	r3, r3, r2
 80183cc:	b29a      	uxth	r2, r3
 80183ce:	687b      	ldr	r3, [r7, #4]
 80183d0:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 80183d4:	697b      	ldr	r3, [r7, #20]
 80183d6:	6858      	ldr	r0, [r3, #4]
 80183d8:	697b      	ldr	r3, [r7, #20]
 80183da:	685b      	ldr	r3, [r3, #4]
 80183dc:	891a      	ldrh	r2, [r3, #8]
 80183de:	89bb      	ldrh	r3, [r7, #12]
 80183e0:	1ad3      	subs	r3, r2, r3
 80183e2:	b29b      	uxth	r3, r3
 80183e4:	4619      	mov	r1, r3
 80183e6:	f7fa fc41 	bl	8012c6c <pbuf_realloc>
  useg->len -= remainder;
 80183ea:	697b      	ldr	r3, [r7, #20]
 80183ec:	891a      	ldrh	r2, [r3, #8]
 80183ee:	89bb      	ldrh	r3, [r7, #12]
 80183f0:	1ad3      	subs	r3, r2, r3
 80183f2:	b29a      	uxth	r2, r3
 80183f4:	697b      	ldr	r3, [r7, #20]
 80183f6:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 80183f8:	697b      	ldr	r3, [r7, #20]
 80183fa:	68db      	ldr	r3, [r3, #12]
 80183fc:	899b      	ldrh	r3, [r3, #12]
 80183fe:	b29c      	uxth	r4, r3
 8018400:	7efb      	ldrb	r3, [r7, #27]
 8018402:	b29b      	uxth	r3, r3
 8018404:	4618      	mov	r0, r3
 8018406:	f7f9 f98f 	bl	8011728 <lwip_htons>
 801840a:	4603      	mov	r3, r0
 801840c:	461a      	mov	r2, r3
 801840e:	697b      	ldr	r3, [r7, #20]
 8018410:	68db      	ldr	r3, [r3, #12]
 8018412:	4322      	orrs	r2, r4
 8018414:	b292      	uxth	r2, r2
 8018416:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8018418:	697b      	ldr	r3, [r7, #20]
 801841a:	685b      	ldr	r3, [r3, #4]
 801841c:	4618      	mov	r0, r3
 801841e:	f7fa fe39 	bl	8013094 <pbuf_clen>
 8018422:	4603      	mov	r3, r0
 8018424:	461a      	mov	r2, r3
 8018426:	687b      	ldr	r3, [r7, #4]
 8018428:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801842c:	4413      	add	r3, r2
 801842e:	b29a      	uxth	r2, r3
 8018430:	687b      	ldr	r3, [r7, #4]
 8018432:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8018436:	69fb      	ldr	r3, [r7, #28]
 8018438:	685b      	ldr	r3, [r3, #4]
 801843a:	4618      	mov	r0, r3
 801843c:	f7fa fe2a 	bl	8013094 <pbuf_clen>
 8018440:	4603      	mov	r3, r0
 8018442:	461a      	mov	r2, r3
 8018444:	687b      	ldr	r3, [r7, #4]
 8018446:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801844a:	4413      	add	r3, r2
 801844c:	b29a      	uxth	r2, r3
 801844e:	687b      	ldr	r3, [r7, #4]
 8018450:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8018454:	697b      	ldr	r3, [r7, #20]
 8018456:	681a      	ldr	r2, [r3, #0]
 8018458:	69fb      	ldr	r3, [r7, #28]
 801845a:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 801845c:	697b      	ldr	r3, [r7, #20]
 801845e:	69fa      	ldr	r2, [r7, #28]
 8018460:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8018462:	69fb      	ldr	r3, [r7, #28]
 8018464:	681b      	ldr	r3, [r3, #0]
 8018466:	2b00      	cmp	r3, #0
 8018468:	d103      	bne.n	8018472 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 801846a:	687b      	ldr	r3, [r7, #4]
 801846c:	2200      	movs	r2, #0
 801846e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8018472:	2300      	movs	r3, #0
 8018474:	e016      	b.n	80184a4 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8018476:	bf00      	nop
 8018478:	e002      	b.n	8018480 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801847a:	bf00      	nop
 801847c:	e000      	b.n	8018480 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801847e:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8018480:	69fb      	ldr	r3, [r7, #28]
 8018482:	2b00      	cmp	r3, #0
 8018484:	d006      	beq.n	8018494 <tcp_split_unsent_seg+0x25c>
 8018486:	4b09      	ldr	r3, [pc, #36]	@ (80184ac <tcp_split_unsent_seg+0x274>)
 8018488:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 801848c:	490d      	ldr	r1, [pc, #52]	@ (80184c4 <tcp_split_unsent_seg+0x28c>)
 801848e:	4809      	ldr	r0, [pc, #36]	@ (80184b4 <tcp_split_unsent_seg+0x27c>)
 8018490:	f005 f932 	bl	801d6f8 <iprintf>
  if (p != NULL) {
 8018494:	693b      	ldr	r3, [r7, #16]
 8018496:	2b00      	cmp	r3, #0
 8018498:	d002      	beq.n	80184a0 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 801849a:	6938      	ldr	r0, [r7, #16]
 801849c:	f7fa fd6c 	bl	8012f78 <pbuf_free>
  }

  return ERR_MEM;
 80184a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80184a4:	4618      	mov	r0, r3
 80184a6:	3724      	adds	r7, #36	@ 0x24
 80184a8:	46bd      	mov	sp, r7
 80184aa:	bd90      	pop	{r4, r7, pc}
 80184ac:	080220e0 	.word	0x080220e0
 80184b0:	08022474 	.word	0x08022474
 80184b4:	08022134 	.word	0x08022134
 80184b8:	08022498 	.word	0x08022498
 80184bc:	080224bc 	.word	0x080224bc
 80184c0:	080224cc 	.word	0x080224cc
 80184c4:	080224dc 	.word	0x080224dc

080184c8 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 80184c8:	b590      	push	{r4, r7, lr}
 80184ca:	b085      	sub	sp, #20
 80184cc:	af00      	add	r7, sp, #0
 80184ce:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 80184d0:	687b      	ldr	r3, [r7, #4]
 80184d2:	2b00      	cmp	r3, #0
 80184d4:	d106      	bne.n	80184e4 <tcp_send_fin+0x1c>
 80184d6:	4b21      	ldr	r3, [pc, #132]	@ (801855c <tcp_send_fin+0x94>)
 80184d8:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 80184dc:	4920      	ldr	r1, [pc, #128]	@ (8018560 <tcp_send_fin+0x98>)
 80184de:	4821      	ldr	r0, [pc, #132]	@ (8018564 <tcp_send_fin+0x9c>)
 80184e0:	f005 f90a 	bl	801d6f8 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 80184e4:	687b      	ldr	r3, [r7, #4]
 80184e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80184e8:	2b00      	cmp	r3, #0
 80184ea:	d02e      	beq.n	801854a <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80184ec:	687b      	ldr	r3, [r7, #4]
 80184ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80184f0:	60fb      	str	r3, [r7, #12]
 80184f2:	e002      	b.n	80184fa <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 80184f4:	68fb      	ldr	r3, [r7, #12]
 80184f6:	681b      	ldr	r3, [r3, #0]
 80184f8:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80184fa:	68fb      	ldr	r3, [r7, #12]
 80184fc:	681b      	ldr	r3, [r3, #0]
 80184fe:	2b00      	cmp	r3, #0
 8018500:	d1f8      	bne.n	80184f4 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8018502:	68fb      	ldr	r3, [r7, #12]
 8018504:	68db      	ldr	r3, [r3, #12]
 8018506:	899b      	ldrh	r3, [r3, #12]
 8018508:	b29b      	uxth	r3, r3
 801850a:	4618      	mov	r0, r3
 801850c:	f7f9 f90c 	bl	8011728 <lwip_htons>
 8018510:	4603      	mov	r3, r0
 8018512:	b2db      	uxtb	r3, r3
 8018514:	f003 0307 	and.w	r3, r3, #7
 8018518:	2b00      	cmp	r3, #0
 801851a:	d116      	bne.n	801854a <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801851c:	68fb      	ldr	r3, [r7, #12]
 801851e:	68db      	ldr	r3, [r3, #12]
 8018520:	899b      	ldrh	r3, [r3, #12]
 8018522:	b29c      	uxth	r4, r3
 8018524:	2001      	movs	r0, #1
 8018526:	f7f9 f8ff 	bl	8011728 <lwip_htons>
 801852a:	4603      	mov	r3, r0
 801852c:	461a      	mov	r2, r3
 801852e:	68fb      	ldr	r3, [r7, #12]
 8018530:	68db      	ldr	r3, [r3, #12]
 8018532:	4322      	orrs	r2, r4
 8018534:	b292      	uxth	r2, r2
 8018536:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8018538:	687b      	ldr	r3, [r7, #4]
 801853a:	8b5b      	ldrh	r3, [r3, #26]
 801853c:	f043 0320 	orr.w	r3, r3, #32
 8018540:	b29a      	uxth	r2, r3
 8018542:	687b      	ldr	r3, [r7, #4]
 8018544:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8018546:	2300      	movs	r3, #0
 8018548:	e004      	b.n	8018554 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801854a:	2101      	movs	r1, #1
 801854c:	6878      	ldr	r0, [r7, #4]
 801854e:	f000 f80b 	bl	8018568 <tcp_enqueue_flags>
 8018552:	4603      	mov	r3, r0
}
 8018554:	4618      	mov	r0, r3
 8018556:	3714      	adds	r7, #20
 8018558:	46bd      	mov	sp, r7
 801855a:	bd90      	pop	{r4, r7, pc}
 801855c:	080220e0 	.word	0x080220e0
 8018560:	080224e8 	.word	0x080224e8
 8018564:	08022134 	.word	0x08022134

08018568 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8018568:	b580      	push	{r7, lr}
 801856a:	b08a      	sub	sp, #40	@ 0x28
 801856c:	af02      	add	r7, sp, #8
 801856e:	6078      	str	r0, [r7, #4]
 8018570:	460b      	mov	r3, r1
 8018572:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8018574:	2300      	movs	r3, #0
 8018576:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8018578:	2300      	movs	r3, #0
 801857a:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801857c:	78fb      	ldrb	r3, [r7, #3]
 801857e:	f003 0303 	and.w	r3, r3, #3
 8018582:	2b00      	cmp	r3, #0
 8018584:	d106      	bne.n	8018594 <tcp_enqueue_flags+0x2c>
 8018586:	4b67      	ldr	r3, [pc, #412]	@ (8018724 <tcp_enqueue_flags+0x1bc>)
 8018588:	f240 4211 	movw	r2, #1041	@ 0x411
 801858c:	4966      	ldr	r1, [pc, #408]	@ (8018728 <tcp_enqueue_flags+0x1c0>)
 801858e:	4867      	ldr	r0, [pc, #412]	@ (801872c <tcp_enqueue_flags+0x1c4>)
 8018590:	f005 f8b2 	bl	801d6f8 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8018594:	687b      	ldr	r3, [r7, #4]
 8018596:	2b00      	cmp	r3, #0
 8018598:	d106      	bne.n	80185a8 <tcp_enqueue_flags+0x40>
 801859a:	4b62      	ldr	r3, [pc, #392]	@ (8018724 <tcp_enqueue_flags+0x1bc>)
 801859c:	f240 4213 	movw	r2, #1043	@ 0x413
 80185a0:	4963      	ldr	r1, [pc, #396]	@ (8018730 <tcp_enqueue_flags+0x1c8>)
 80185a2:	4862      	ldr	r0, [pc, #392]	@ (801872c <tcp_enqueue_flags+0x1c4>)
 80185a4:	f005 f8a8 	bl	801d6f8 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 80185a8:	78fb      	ldrb	r3, [r7, #3]
 80185aa:	f003 0302 	and.w	r3, r3, #2
 80185ae:	2b00      	cmp	r3, #0
 80185b0:	d001      	beq.n	80185b6 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 80185b2:	2301      	movs	r3, #1
 80185b4:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80185b6:	7ffb      	ldrb	r3, [r7, #31]
 80185b8:	009b      	lsls	r3, r3, #2
 80185ba:	b2db      	uxtb	r3, r3
 80185bc:	f003 0304 	and.w	r3, r3, #4
 80185c0:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80185c2:	7dfb      	ldrb	r3, [r7, #23]
 80185c4:	b29b      	uxth	r3, r3
 80185c6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80185ca:	4619      	mov	r1, r3
 80185cc:	2036      	movs	r0, #54	@ 0x36
 80185ce:	f7fa f9ef 	bl	80129b0 <pbuf_alloc>
 80185d2:	6138      	str	r0, [r7, #16]
 80185d4:	693b      	ldr	r3, [r7, #16]
 80185d6:	2b00      	cmp	r3, #0
 80185d8:	d109      	bne.n	80185ee <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80185da:	687b      	ldr	r3, [r7, #4]
 80185dc:	8b5b      	ldrh	r3, [r3, #26]
 80185de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80185e2:	b29a      	uxth	r2, r3
 80185e4:	687b      	ldr	r3, [r7, #4]
 80185e6:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80185e8:	f04f 33ff 	mov.w	r3, #4294967295
 80185ec:	e095      	b.n	801871a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 80185ee:	693b      	ldr	r3, [r7, #16]
 80185f0:	895a      	ldrh	r2, [r3, #10]
 80185f2:	7dfb      	ldrb	r3, [r7, #23]
 80185f4:	b29b      	uxth	r3, r3
 80185f6:	429a      	cmp	r2, r3
 80185f8:	d206      	bcs.n	8018608 <tcp_enqueue_flags+0xa0>
 80185fa:	4b4a      	ldr	r3, [pc, #296]	@ (8018724 <tcp_enqueue_flags+0x1bc>)
 80185fc:	f240 4239 	movw	r2, #1081	@ 0x439
 8018600:	494c      	ldr	r1, [pc, #304]	@ (8018734 <tcp_enqueue_flags+0x1cc>)
 8018602:	484a      	ldr	r0, [pc, #296]	@ (801872c <tcp_enqueue_flags+0x1c4>)
 8018604:	f005 f878 	bl	801d6f8 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8018608:	687b      	ldr	r3, [r7, #4]
 801860a:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 801860c:	78fa      	ldrb	r2, [r7, #3]
 801860e:	7ffb      	ldrb	r3, [r7, #31]
 8018610:	9300      	str	r3, [sp, #0]
 8018612:	460b      	mov	r3, r1
 8018614:	6939      	ldr	r1, [r7, #16]
 8018616:	6878      	ldr	r0, [r7, #4]
 8018618:	f7ff f91a 	bl	8017850 <tcp_create_segment>
 801861c:	60f8      	str	r0, [r7, #12]
 801861e:	68fb      	ldr	r3, [r7, #12]
 8018620:	2b00      	cmp	r3, #0
 8018622:	d109      	bne.n	8018638 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018624:	687b      	ldr	r3, [r7, #4]
 8018626:	8b5b      	ldrh	r3, [r3, #26]
 8018628:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801862c:	b29a      	uxth	r2, r3
 801862e:	687b      	ldr	r3, [r7, #4]
 8018630:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8018632:	f04f 33ff 	mov.w	r3, #4294967295
 8018636:	e070      	b.n	801871a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8018638:	68fb      	ldr	r3, [r7, #12]
 801863a:	68db      	ldr	r3, [r3, #12]
 801863c:	f003 0303 	and.w	r3, r3, #3
 8018640:	2b00      	cmp	r3, #0
 8018642:	d006      	beq.n	8018652 <tcp_enqueue_flags+0xea>
 8018644:	4b37      	ldr	r3, [pc, #220]	@ (8018724 <tcp_enqueue_flags+0x1bc>)
 8018646:	f240 4242 	movw	r2, #1090	@ 0x442
 801864a:	493b      	ldr	r1, [pc, #236]	@ (8018738 <tcp_enqueue_flags+0x1d0>)
 801864c:	4837      	ldr	r0, [pc, #220]	@ (801872c <tcp_enqueue_flags+0x1c4>)
 801864e:	f005 f853 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8018652:	68fb      	ldr	r3, [r7, #12]
 8018654:	891b      	ldrh	r3, [r3, #8]
 8018656:	2b00      	cmp	r3, #0
 8018658:	d006      	beq.n	8018668 <tcp_enqueue_flags+0x100>
 801865a:	4b32      	ldr	r3, [pc, #200]	@ (8018724 <tcp_enqueue_flags+0x1bc>)
 801865c:	f240 4243 	movw	r2, #1091	@ 0x443
 8018660:	4936      	ldr	r1, [pc, #216]	@ (801873c <tcp_enqueue_flags+0x1d4>)
 8018662:	4832      	ldr	r0, [pc, #200]	@ (801872c <tcp_enqueue_flags+0x1c4>)
 8018664:	f005 f848 	bl	801d6f8 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8018668:	687b      	ldr	r3, [r7, #4]
 801866a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801866c:	2b00      	cmp	r3, #0
 801866e:	d103      	bne.n	8018678 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8018670:	687b      	ldr	r3, [r7, #4]
 8018672:	68fa      	ldr	r2, [r7, #12]
 8018674:	66da      	str	r2, [r3, #108]	@ 0x6c
 8018676:	e00d      	b.n	8018694 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8018678:	687b      	ldr	r3, [r7, #4]
 801867a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801867c:	61bb      	str	r3, [r7, #24]
 801867e:	e002      	b.n	8018686 <tcp_enqueue_flags+0x11e>
 8018680:	69bb      	ldr	r3, [r7, #24]
 8018682:	681b      	ldr	r3, [r3, #0]
 8018684:	61bb      	str	r3, [r7, #24]
 8018686:	69bb      	ldr	r3, [r7, #24]
 8018688:	681b      	ldr	r3, [r3, #0]
 801868a:	2b00      	cmp	r3, #0
 801868c:	d1f8      	bne.n	8018680 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 801868e:	69bb      	ldr	r3, [r7, #24]
 8018690:	68fa      	ldr	r2, [r7, #12]
 8018692:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8018694:	687b      	ldr	r3, [r7, #4]
 8018696:	2200      	movs	r2, #0
 8018698:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801869c:	78fb      	ldrb	r3, [r7, #3]
 801869e:	f003 0302 	and.w	r3, r3, #2
 80186a2:	2b00      	cmp	r3, #0
 80186a4:	d104      	bne.n	80186b0 <tcp_enqueue_flags+0x148>
 80186a6:	78fb      	ldrb	r3, [r7, #3]
 80186a8:	f003 0301 	and.w	r3, r3, #1
 80186ac:	2b00      	cmp	r3, #0
 80186ae:	d004      	beq.n	80186ba <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 80186b0:	687b      	ldr	r3, [r7, #4]
 80186b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80186b4:	1c5a      	adds	r2, r3, #1
 80186b6:	687b      	ldr	r3, [r7, #4]
 80186b8:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80186ba:	78fb      	ldrb	r3, [r7, #3]
 80186bc:	f003 0301 	and.w	r3, r3, #1
 80186c0:	2b00      	cmp	r3, #0
 80186c2:	d006      	beq.n	80186d2 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80186c4:	687b      	ldr	r3, [r7, #4]
 80186c6:	8b5b      	ldrh	r3, [r3, #26]
 80186c8:	f043 0320 	orr.w	r3, r3, #32
 80186cc:	b29a      	uxth	r2, r3
 80186ce:	687b      	ldr	r3, [r7, #4]
 80186d0:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80186d2:	68fb      	ldr	r3, [r7, #12]
 80186d4:	685b      	ldr	r3, [r3, #4]
 80186d6:	4618      	mov	r0, r3
 80186d8:	f7fa fcdc 	bl	8013094 <pbuf_clen>
 80186dc:	4603      	mov	r3, r0
 80186de:	461a      	mov	r2, r3
 80186e0:	687b      	ldr	r3, [r7, #4]
 80186e2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80186e6:	4413      	add	r3, r2
 80186e8:	b29a      	uxth	r2, r3
 80186ea:	687b      	ldr	r3, [r7, #4]
 80186ec:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80186f0:	687b      	ldr	r3, [r7, #4]
 80186f2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80186f6:	2b00      	cmp	r3, #0
 80186f8:	d00e      	beq.n	8018718 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80186fa:	687b      	ldr	r3, [r7, #4]
 80186fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80186fe:	2b00      	cmp	r3, #0
 8018700:	d10a      	bne.n	8018718 <tcp_enqueue_flags+0x1b0>
 8018702:	687b      	ldr	r3, [r7, #4]
 8018704:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018706:	2b00      	cmp	r3, #0
 8018708:	d106      	bne.n	8018718 <tcp_enqueue_flags+0x1b0>
 801870a:	4b06      	ldr	r3, [pc, #24]	@ (8018724 <tcp_enqueue_flags+0x1bc>)
 801870c:	f240 4265 	movw	r2, #1125	@ 0x465
 8018710:	490b      	ldr	r1, [pc, #44]	@ (8018740 <tcp_enqueue_flags+0x1d8>)
 8018712:	4806      	ldr	r0, [pc, #24]	@ (801872c <tcp_enqueue_flags+0x1c4>)
 8018714:	f004 fff0 	bl	801d6f8 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8018718:	2300      	movs	r3, #0
}
 801871a:	4618      	mov	r0, r3
 801871c:	3720      	adds	r7, #32
 801871e:	46bd      	mov	sp, r7
 8018720:	bd80      	pop	{r7, pc}
 8018722:	bf00      	nop
 8018724:	080220e0 	.word	0x080220e0
 8018728:	08022504 	.word	0x08022504
 801872c:	08022134 	.word	0x08022134
 8018730:	0802255c 	.word	0x0802255c
 8018734:	0802257c 	.word	0x0802257c
 8018738:	080225b8 	.word	0x080225b8
 801873c:	080225d0 	.word	0x080225d0
 8018740:	080225fc 	.word	0x080225fc

08018744 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8018744:	b5b0      	push	{r4, r5, r7, lr}
 8018746:	b08a      	sub	sp, #40	@ 0x28
 8018748:	af00      	add	r7, sp, #0
 801874a:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801874c:	687b      	ldr	r3, [r7, #4]
 801874e:	2b00      	cmp	r3, #0
 8018750:	d106      	bne.n	8018760 <tcp_output+0x1c>
 8018752:	4b8a      	ldr	r3, [pc, #552]	@ (801897c <tcp_output+0x238>)
 8018754:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8018758:	4989      	ldr	r1, [pc, #548]	@ (8018980 <tcp_output+0x23c>)
 801875a:	488a      	ldr	r0, [pc, #552]	@ (8018984 <tcp_output+0x240>)
 801875c:	f004 ffcc 	bl	801d6f8 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8018760:	687b      	ldr	r3, [r7, #4]
 8018762:	7d1b      	ldrb	r3, [r3, #20]
 8018764:	2b01      	cmp	r3, #1
 8018766:	d106      	bne.n	8018776 <tcp_output+0x32>
 8018768:	4b84      	ldr	r3, [pc, #528]	@ (801897c <tcp_output+0x238>)
 801876a:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 801876e:	4986      	ldr	r1, [pc, #536]	@ (8018988 <tcp_output+0x244>)
 8018770:	4884      	ldr	r0, [pc, #528]	@ (8018984 <tcp_output+0x240>)
 8018772:	f004 ffc1 	bl	801d6f8 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8018776:	4b85      	ldr	r3, [pc, #532]	@ (801898c <tcp_output+0x248>)
 8018778:	681b      	ldr	r3, [r3, #0]
 801877a:	687a      	ldr	r2, [r7, #4]
 801877c:	429a      	cmp	r2, r3
 801877e:	d101      	bne.n	8018784 <tcp_output+0x40>
    return ERR_OK;
 8018780:	2300      	movs	r3, #0
 8018782:	e1ce      	b.n	8018b22 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8018784:	687b      	ldr	r3, [r7, #4]
 8018786:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801878a:	687b      	ldr	r3, [r7, #4]
 801878c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8018790:	4293      	cmp	r3, r2
 8018792:	bf28      	it	cs
 8018794:	4613      	movcs	r3, r2
 8018796:	b29b      	uxth	r3, r3
 8018798:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801879a:	687b      	ldr	r3, [r7, #4]
 801879c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801879e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 80187a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80187a2:	2b00      	cmp	r3, #0
 80187a4:	d10b      	bne.n	80187be <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 80187a6:	687b      	ldr	r3, [r7, #4]
 80187a8:	8b5b      	ldrh	r3, [r3, #26]
 80187aa:	f003 0302 	and.w	r3, r3, #2
 80187ae:	2b00      	cmp	r3, #0
 80187b0:	f000 81aa 	beq.w	8018b08 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 80187b4:	6878      	ldr	r0, [r7, #4]
 80187b6:	f000 fdcb 	bl	8019350 <tcp_send_empty_ack>
 80187ba:	4603      	mov	r3, r0
 80187bc:	e1b1      	b.n	8018b22 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80187be:	6879      	ldr	r1, [r7, #4]
 80187c0:	687b      	ldr	r3, [r7, #4]
 80187c2:	3304      	adds	r3, #4
 80187c4:	461a      	mov	r2, r3
 80187c6:	6878      	ldr	r0, [r7, #4]
 80187c8:	f7ff f826 	bl	8017818 <tcp_route>
 80187cc:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80187ce:	697b      	ldr	r3, [r7, #20]
 80187d0:	2b00      	cmp	r3, #0
 80187d2:	d102      	bne.n	80187da <tcp_output+0x96>
    return ERR_RTE;
 80187d4:	f06f 0303 	mvn.w	r3, #3
 80187d8:	e1a3      	b.n	8018b22 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80187da:	687b      	ldr	r3, [r7, #4]
 80187dc:	2b00      	cmp	r3, #0
 80187de:	d003      	beq.n	80187e8 <tcp_output+0xa4>
 80187e0:	687b      	ldr	r3, [r7, #4]
 80187e2:	681b      	ldr	r3, [r3, #0]
 80187e4:	2b00      	cmp	r3, #0
 80187e6:	d111      	bne.n	801880c <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 80187e8:	697b      	ldr	r3, [r7, #20]
 80187ea:	2b00      	cmp	r3, #0
 80187ec:	d002      	beq.n	80187f4 <tcp_output+0xb0>
 80187ee:	697b      	ldr	r3, [r7, #20]
 80187f0:	3304      	adds	r3, #4
 80187f2:	e000      	b.n	80187f6 <tcp_output+0xb2>
 80187f4:	2300      	movs	r3, #0
 80187f6:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80187f8:	693b      	ldr	r3, [r7, #16]
 80187fa:	2b00      	cmp	r3, #0
 80187fc:	d102      	bne.n	8018804 <tcp_output+0xc0>
      return ERR_RTE;
 80187fe:	f06f 0303 	mvn.w	r3, #3
 8018802:	e18e      	b.n	8018b22 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8018804:	693b      	ldr	r3, [r7, #16]
 8018806:	681a      	ldr	r2, [r3, #0]
 8018808:	687b      	ldr	r3, [r7, #4]
 801880a:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801880c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801880e:	68db      	ldr	r3, [r3, #12]
 8018810:	685b      	ldr	r3, [r3, #4]
 8018812:	4618      	mov	r0, r3
 8018814:	f7f8 ff9d 	bl	8011752 <lwip_htonl>
 8018818:	4602      	mov	r2, r0
 801881a:	687b      	ldr	r3, [r7, #4]
 801881c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801881e:	1ad3      	subs	r3, r2, r3
 8018820:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018822:	8912      	ldrh	r2, [r2, #8]
 8018824:	4413      	add	r3, r2
 8018826:	69ba      	ldr	r2, [r7, #24]
 8018828:	429a      	cmp	r2, r3
 801882a:	d227      	bcs.n	801887c <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801882c:	687b      	ldr	r3, [r7, #4]
 801882e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8018832:	461a      	mov	r2, r3
 8018834:	69bb      	ldr	r3, [r7, #24]
 8018836:	4293      	cmp	r3, r2
 8018838:	d114      	bne.n	8018864 <tcp_output+0x120>
 801883a:	687b      	ldr	r3, [r7, #4]
 801883c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801883e:	2b00      	cmp	r3, #0
 8018840:	d110      	bne.n	8018864 <tcp_output+0x120>
 8018842:	687b      	ldr	r3, [r7, #4]
 8018844:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8018848:	2b00      	cmp	r3, #0
 801884a:	d10b      	bne.n	8018864 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 801884c:	687b      	ldr	r3, [r7, #4]
 801884e:	2200      	movs	r2, #0
 8018850:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 8018854:	687b      	ldr	r3, [r7, #4]
 8018856:	2201      	movs	r2, #1
 8018858:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 801885c:	687b      	ldr	r3, [r7, #4]
 801885e:	2200      	movs	r2, #0
 8018860:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8018864:	687b      	ldr	r3, [r7, #4]
 8018866:	8b5b      	ldrh	r3, [r3, #26]
 8018868:	f003 0302 	and.w	r3, r3, #2
 801886c:	2b00      	cmp	r3, #0
 801886e:	f000 814d 	beq.w	8018b0c <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8018872:	6878      	ldr	r0, [r7, #4]
 8018874:	f000 fd6c 	bl	8019350 <tcp_send_empty_ack>
 8018878:	4603      	mov	r3, r0
 801887a:	e152      	b.n	8018b22 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 801887c:	687b      	ldr	r3, [r7, #4]
 801887e:	2200      	movs	r2, #0
 8018880:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8018884:	687b      	ldr	r3, [r7, #4]
 8018886:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018888:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801888a:	6a3b      	ldr	r3, [r7, #32]
 801888c:	2b00      	cmp	r3, #0
 801888e:	f000 811c 	beq.w	8018aca <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8018892:	e002      	b.n	801889a <tcp_output+0x156>
 8018894:	6a3b      	ldr	r3, [r7, #32]
 8018896:	681b      	ldr	r3, [r3, #0]
 8018898:	623b      	str	r3, [r7, #32]
 801889a:	6a3b      	ldr	r3, [r7, #32]
 801889c:	681b      	ldr	r3, [r3, #0]
 801889e:	2b00      	cmp	r3, #0
 80188a0:	d1f8      	bne.n	8018894 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 80188a2:	e112      	b.n	8018aca <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 80188a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80188a6:	68db      	ldr	r3, [r3, #12]
 80188a8:	899b      	ldrh	r3, [r3, #12]
 80188aa:	b29b      	uxth	r3, r3
 80188ac:	4618      	mov	r0, r3
 80188ae:	f7f8 ff3b 	bl	8011728 <lwip_htons>
 80188b2:	4603      	mov	r3, r0
 80188b4:	b2db      	uxtb	r3, r3
 80188b6:	f003 0304 	and.w	r3, r3, #4
 80188ba:	2b00      	cmp	r3, #0
 80188bc:	d006      	beq.n	80188cc <tcp_output+0x188>
 80188be:	4b2f      	ldr	r3, [pc, #188]	@ (801897c <tcp_output+0x238>)
 80188c0:	f240 5236 	movw	r2, #1334	@ 0x536
 80188c4:	4932      	ldr	r1, [pc, #200]	@ (8018990 <tcp_output+0x24c>)
 80188c6:	482f      	ldr	r0, [pc, #188]	@ (8018984 <tcp_output+0x240>)
 80188c8:	f004 ff16 	bl	801d6f8 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80188cc:	687b      	ldr	r3, [r7, #4]
 80188ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80188d0:	2b00      	cmp	r3, #0
 80188d2:	d01f      	beq.n	8018914 <tcp_output+0x1d0>
 80188d4:	687b      	ldr	r3, [r7, #4]
 80188d6:	8b5b      	ldrh	r3, [r3, #26]
 80188d8:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 80188dc:	2b00      	cmp	r3, #0
 80188de:	d119      	bne.n	8018914 <tcp_output+0x1d0>
 80188e0:	687b      	ldr	r3, [r7, #4]
 80188e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80188e4:	2b00      	cmp	r3, #0
 80188e6:	d00b      	beq.n	8018900 <tcp_output+0x1bc>
 80188e8:	687b      	ldr	r3, [r7, #4]
 80188ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80188ec:	681b      	ldr	r3, [r3, #0]
 80188ee:	2b00      	cmp	r3, #0
 80188f0:	d110      	bne.n	8018914 <tcp_output+0x1d0>
 80188f2:	687b      	ldr	r3, [r7, #4]
 80188f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80188f6:	891a      	ldrh	r2, [r3, #8]
 80188f8:	687b      	ldr	r3, [r7, #4]
 80188fa:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80188fc:	429a      	cmp	r2, r3
 80188fe:	d209      	bcs.n	8018914 <tcp_output+0x1d0>
 8018900:	687b      	ldr	r3, [r7, #4]
 8018902:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8018906:	2b00      	cmp	r3, #0
 8018908:	d004      	beq.n	8018914 <tcp_output+0x1d0>
 801890a:	687b      	ldr	r3, [r7, #4]
 801890c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018910:	2b08      	cmp	r3, #8
 8018912:	d901      	bls.n	8018918 <tcp_output+0x1d4>
 8018914:	2301      	movs	r3, #1
 8018916:	e000      	b.n	801891a <tcp_output+0x1d6>
 8018918:	2300      	movs	r3, #0
 801891a:	2b00      	cmp	r3, #0
 801891c:	d106      	bne.n	801892c <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801891e:	687b      	ldr	r3, [r7, #4]
 8018920:	8b5b      	ldrh	r3, [r3, #26]
 8018922:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8018926:	2b00      	cmp	r3, #0
 8018928:	f000 80e4 	beq.w	8018af4 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801892c:	687b      	ldr	r3, [r7, #4]
 801892e:	7d1b      	ldrb	r3, [r3, #20]
 8018930:	2b02      	cmp	r3, #2
 8018932:	d00d      	beq.n	8018950 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8018934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018936:	68db      	ldr	r3, [r3, #12]
 8018938:	899b      	ldrh	r3, [r3, #12]
 801893a:	b29c      	uxth	r4, r3
 801893c:	2010      	movs	r0, #16
 801893e:	f7f8 fef3 	bl	8011728 <lwip_htons>
 8018942:	4603      	mov	r3, r0
 8018944:	461a      	mov	r2, r3
 8018946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018948:	68db      	ldr	r3, [r3, #12]
 801894a:	4322      	orrs	r2, r4
 801894c:	b292      	uxth	r2, r2
 801894e:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8018950:	697a      	ldr	r2, [r7, #20]
 8018952:	6879      	ldr	r1, [r7, #4]
 8018954:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8018956:	f000 f909 	bl	8018b6c <tcp_output_segment>
 801895a:	4603      	mov	r3, r0
 801895c:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801895e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018962:	2b00      	cmp	r3, #0
 8018964:	d016      	beq.n	8018994 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018966:	687b      	ldr	r3, [r7, #4]
 8018968:	8b5b      	ldrh	r3, [r3, #26]
 801896a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801896e:	b29a      	uxth	r2, r3
 8018970:	687b      	ldr	r3, [r7, #4]
 8018972:	835a      	strh	r2, [r3, #26]
      return err;
 8018974:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018978:	e0d3      	b.n	8018b22 <tcp_output+0x3de>
 801897a:	bf00      	nop
 801897c:	080220e0 	.word	0x080220e0
 8018980:	08022624 	.word	0x08022624
 8018984:	08022134 	.word	0x08022134
 8018988:	0802263c 	.word	0x0802263c
 801898c:	2000f428 	.word	0x2000f428
 8018990:	08022664 	.word	0x08022664
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8018994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018996:	681a      	ldr	r2, [r3, #0]
 8018998:	687b      	ldr	r3, [r7, #4]
 801899a:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 801899c:	687b      	ldr	r3, [r7, #4]
 801899e:	7d1b      	ldrb	r3, [r3, #20]
 80189a0:	2b02      	cmp	r3, #2
 80189a2:	d006      	beq.n	80189b2 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80189a4:	687b      	ldr	r3, [r7, #4]
 80189a6:	8b5b      	ldrh	r3, [r3, #26]
 80189a8:	f023 0303 	bic.w	r3, r3, #3
 80189ac:	b29a      	uxth	r2, r3
 80189ae:	687b      	ldr	r3, [r7, #4]
 80189b0:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80189b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80189b4:	68db      	ldr	r3, [r3, #12]
 80189b6:	685b      	ldr	r3, [r3, #4]
 80189b8:	4618      	mov	r0, r3
 80189ba:	f7f8 feca 	bl	8011752 <lwip_htonl>
 80189be:	4604      	mov	r4, r0
 80189c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80189c2:	891b      	ldrh	r3, [r3, #8]
 80189c4:	461d      	mov	r5, r3
 80189c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80189c8:	68db      	ldr	r3, [r3, #12]
 80189ca:	899b      	ldrh	r3, [r3, #12]
 80189cc:	b29b      	uxth	r3, r3
 80189ce:	4618      	mov	r0, r3
 80189d0:	f7f8 feaa 	bl	8011728 <lwip_htons>
 80189d4:	4603      	mov	r3, r0
 80189d6:	b2db      	uxtb	r3, r3
 80189d8:	f003 0303 	and.w	r3, r3, #3
 80189dc:	2b00      	cmp	r3, #0
 80189de:	d001      	beq.n	80189e4 <tcp_output+0x2a0>
 80189e0:	2301      	movs	r3, #1
 80189e2:	e000      	b.n	80189e6 <tcp_output+0x2a2>
 80189e4:	2300      	movs	r3, #0
 80189e6:	442b      	add	r3, r5
 80189e8:	4423      	add	r3, r4
 80189ea:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80189ec:	687b      	ldr	r3, [r7, #4]
 80189ee:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80189f0:	68bb      	ldr	r3, [r7, #8]
 80189f2:	1ad3      	subs	r3, r2, r3
 80189f4:	2b00      	cmp	r3, #0
 80189f6:	da02      	bge.n	80189fe <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 80189f8:	687b      	ldr	r3, [r7, #4]
 80189fa:	68ba      	ldr	r2, [r7, #8]
 80189fc:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80189fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018a00:	891b      	ldrh	r3, [r3, #8]
 8018a02:	461c      	mov	r4, r3
 8018a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018a06:	68db      	ldr	r3, [r3, #12]
 8018a08:	899b      	ldrh	r3, [r3, #12]
 8018a0a:	b29b      	uxth	r3, r3
 8018a0c:	4618      	mov	r0, r3
 8018a0e:	f7f8 fe8b 	bl	8011728 <lwip_htons>
 8018a12:	4603      	mov	r3, r0
 8018a14:	b2db      	uxtb	r3, r3
 8018a16:	f003 0303 	and.w	r3, r3, #3
 8018a1a:	2b00      	cmp	r3, #0
 8018a1c:	d001      	beq.n	8018a22 <tcp_output+0x2de>
 8018a1e:	2301      	movs	r3, #1
 8018a20:	e000      	b.n	8018a24 <tcp_output+0x2e0>
 8018a22:	2300      	movs	r3, #0
 8018a24:	4423      	add	r3, r4
 8018a26:	2b00      	cmp	r3, #0
 8018a28:	d049      	beq.n	8018abe <tcp_output+0x37a>
      seg->next = NULL;
 8018a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018a2c:	2200      	movs	r2, #0
 8018a2e:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8018a30:	687b      	ldr	r3, [r7, #4]
 8018a32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018a34:	2b00      	cmp	r3, #0
 8018a36:	d105      	bne.n	8018a44 <tcp_output+0x300>
        pcb->unacked = seg;
 8018a38:	687b      	ldr	r3, [r7, #4]
 8018a3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018a3c:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 8018a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018a40:	623b      	str	r3, [r7, #32]
 8018a42:	e03f      	b.n	8018ac4 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8018a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018a46:	68db      	ldr	r3, [r3, #12]
 8018a48:	685b      	ldr	r3, [r3, #4]
 8018a4a:	4618      	mov	r0, r3
 8018a4c:	f7f8 fe81 	bl	8011752 <lwip_htonl>
 8018a50:	4604      	mov	r4, r0
 8018a52:	6a3b      	ldr	r3, [r7, #32]
 8018a54:	68db      	ldr	r3, [r3, #12]
 8018a56:	685b      	ldr	r3, [r3, #4]
 8018a58:	4618      	mov	r0, r3
 8018a5a:	f7f8 fe7a 	bl	8011752 <lwip_htonl>
 8018a5e:	4603      	mov	r3, r0
 8018a60:	1ae3      	subs	r3, r4, r3
 8018a62:	2b00      	cmp	r3, #0
 8018a64:	da24      	bge.n	8018ab0 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8018a66:	687b      	ldr	r3, [r7, #4]
 8018a68:	3370      	adds	r3, #112	@ 0x70
 8018a6a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8018a6c:	e002      	b.n	8018a74 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8018a6e:	69fb      	ldr	r3, [r7, #28]
 8018a70:	681b      	ldr	r3, [r3, #0]
 8018a72:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8018a74:	69fb      	ldr	r3, [r7, #28]
 8018a76:	681b      	ldr	r3, [r3, #0]
 8018a78:	2b00      	cmp	r3, #0
 8018a7a:	d011      	beq.n	8018aa0 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8018a7c:	69fb      	ldr	r3, [r7, #28]
 8018a7e:	681b      	ldr	r3, [r3, #0]
 8018a80:	68db      	ldr	r3, [r3, #12]
 8018a82:	685b      	ldr	r3, [r3, #4]
 8018a84:	4618      	mov	r0, r3
 8018a86:	f7f8 fe64 	bl	8011752 <lwip_htonl>
 8018a8a:	4604      	mov	r4, r0
 8018a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018a8e:	68db      	ldr	r3, [r3, #12]
 8018a90:	685b      	ldr	r3, [r3, #4]
 8018a92:	4618      	mov	r0, r3
 8018a94:	f7f8 fe5d 	bl	8011752 <lwip_htonl>
 8018a98:	4603      	mov	r3, r0
 8018a9a:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8018a9c:	2b00      	cmp	r3, #0
 8018a9e:	dbe6      	blt.n	8018a6e <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8018aa0:	69fb      	ldr	r3, [r7, #28]
 8018aa2:	681a      	ldr	r2, [r3, #0]
 8018aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018aa6:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8018aa8:	69fb      	ldr	r3, [r7, #28]
 8018aaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018aac:	601a      	str	r2, [r3, #0]
 8018aae:	e009      	b.n	8018ac4 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8018ab0:	6a3b      	ldr	r3, [r7, #32]
 8018ab2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018ab4:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8018ab6:	6a3b      	ldr	r3, [r7, #32]
 8018ab8:	681b      	ldr	r3, [r3, #0]
 8018aba:	623b      	str	r3, [r7, #32]
 8018abc:	e002      	b.n	8018ac4 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8018abe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8018ac0:	f7fb ff01 	bl	80148c6 <tcp_seg_free>
    }
    seg = pcb->unsent;
 8018ac4:	687b      	ldr	r3, [r7, #4]
 8018ac6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018ac8:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 8018aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018acc:	2b00      	cmp	r3, #0
 8018ace:	d012      	beq.n	8018af6 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8018ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018ad2:	68db      	ldr	r3, [r3, #12]
 8018ad4:	685b      	ldr	r3, [r3, #4]
 8018ad6:	4618      	mov	r0, r3
 8018ad8:	f7f8 fe3b 	bl	8011752 <lwip_htonl>
 8018adc:	4602      	mov	r2, r0
 8018ade:	687b      	ldr	r3, [r7, #4]
 8018ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018ae2:	1ad3      	subs	r3, r2, r3
 8018ae4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018ae6:	8912      	ldrh	r2, [r2, #8]
 8018ae8:	4413      	add	r3, r2
  while (seg != NULL &&
 8018aea:	69ba      	ldr	r2, [r7, #24]
 8018aec:	429a      	cmp	r2, r3
 8018aee:	f4bf aed9 	bcs.w	80188a4 <tcp_output+0x160>
 8018af2:	e000      	b.n	8018af6 <tcp_output+0x3b2>
      break;
 8018af4:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8018af6:	687b      	ldr	r3, [r7, #4]
 8018af8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018afa:	2b00      	cmp	r3, #0
 8018afc:	d108      	bne.n	8018b10 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8018afe:	687b      	ldr	r3, [r7, #4]
 8018b00:	2200      	movs	r2, #0
 8018b02:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8018b06:	e004      	b.n	8018b12 <tcp_output+0x3ce>
    goto output_done;
 8018b08:	bf00      	nop
 8018b0a:	e002      	b.n	8018b12 <tcp_output+0x3ce>
    goto output_done;
 8018b0c:	bf00      	nop
 8018b0e:	e000      	b.n	8018b12 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8018b10:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8018b12:	687b      	ldr	r3, [r7, #4]
 8018b14:	8b5b      	ldrh	r3, [r3, #26]
 8018b16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8018b1a:	b29a      	uxth	r2, r3
 8018b1c:	687b      	ldr	r3, [r7, #4]
 8018b1e:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8018b20:	2300      	movs	r3, #0
}
 8018b22:	4618      	mov	r0, r3
 8018b24:	3728      	adds	r7, #40	@ 0x28
 8018b26:	46bd      	mov	sp, r7
 8018b28:	bdb0      	pop	{r4, r5, r7, pc}
 8018b2a:	bf00      	nop

08018b2c <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8018b2c:	b580      	push	{r7, lr}
 8018b2e:	b082      	sub	sp, #8
 8018b30:	af00      	add	r7, sp, #0
 8018b32:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8018b34:	687b      	ldr	r3, [r7, #4]
 8018b36:	2b00      	cmp	r3, #0
 8018b38:	d106      	bne.n	8018b48 <tcp_output_segment_busy+0x1c>
 8018b3a:	4b09      	ldr	r3, [pc, #36]	@ (8018b60 <tcp_output_segment_busy+0x34>)
 8018b3c:	f240 529a 	movw	r2, #1434	@ 0x59a
 8018b40:	4908      	ldr	r1, [pc, #32]	@ (8018b64 <tcp_output_segment_busy+0x38>)
 8018b42:	4809      	ldr	r0, [pc, #36]	@ (8018b68 <tcp_output_segment_busy+0x3c>)
 8018b44:	f004 fdd8 	bl	801d6f8 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8018b48:	687b      	ldr	r3, [r7, #4]
 8018b4a:	685b      	ldr	r3, [r3, #4]
 8018b4c:	7b9b      	ldrb	r3, [r3, #14]
 8018b4e:	2b01      	cmp	r3, #1
 8018b50:	d001      	beq.n	8018b56 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8018b52:	2301      	movs	r3, #1
 8018b54:	e000      	b.n	8018b58 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8018b56:	2300      	movs	r3, #0
}
 8018b58:	4618      	mov	r0, r3
 8018b5a:	3708      	adds	r7, #8
 8018b5c:	46bd      	mov	sp, r7
 8018b5e:	bd80      	pop	{r7, pc}
 8018b60:	080220e0 	.word	0x080220e0
 8018b64:	0802267c 	.word	0x0802267c
 8018b68:	08022134 	.word	0x08022134

08018b6c <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8018b6c:	b5b0      	push	{r4, r5, r7, lr}
 8018b6e:	b08c      	sub	sp, #48	@ 0x30
 8018b70:	af04      	add	r7, sp, #16
 8018b72:	60f8      	str	r0, [r7, #12]
 8018b74:	60b9      	str	r1, [r7, #8]
 8018b76:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8018b78:	68fb      	ldr	r3, [r7, #12]
 8018b7a:	2b00      	cmp	r3, #0
 8018b7c:	d106      	bne.n	8018b8c <tcp_output_segment+0x20>
 8018b7e:	4b64      	ldr	r3, [pc, #400]	@ (8018d10 <tcp_output_segment+0x1a4>)
 8018b80:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 8018b84:	4963      	ldr	r1, [pc, #396]	@ (8018d14 <tcp_output_segment+0x1a8>)
 8018b86:	4864      	ldr	r0, [pc, #400]	@ (8018d18 <tcp_output_segment+0x1ac>)
 8018b88:	f004 fdb6 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8018b8c:	68bb      	ldr	r3, [r7, #8]
 8018b8e:	2b00      	cmp	r3, #0
 8018b90:	d106      	bne.n	8018ba0 <tcp_output_segment+0x34>
 8018b92:	4b5f      	ldr	r3, [pc, #380]	@ (8018d10 <tcp_output_segment+0x1a4>)
 8018b94:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 8018b98:	4960      	ldr	r1, [pc, #384]	@ (8018d1c <tcp_output_segment+0x1b0>)
 8018b9a:	485f      	ldr	r0, [pc, #380]	@ (8018d18 <tcp_output_segment+0x1ac>)
 8018b9c:	f004 fdac 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8018ba0:	687b      	ldr	r3, [r7, #4]
 8018ba2:	2b00      	cmp	r3, #0
 8018ba4:	d106      	bne.n	8018bb4 <tcp_output_segment+0x48>
 8018ba6:	4b5a      	ldr	r3, [pc, #360]	@ (8018d10 <tcp_output_segment+0x1a4>)
 8018ba8:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 8018bac:	495c      	ldr	r1, [pc, #368]	@ (8018d20 <tcp_output_segment+0x1b4>)
 8018bae:	485a      	ldr	r0, [pc, #360]	@ (8018d18 <tcp_output_segment+0x1ac>)
 8018bb0:	f004 fda2 	bl	801d6f8 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8018bb4:	68f8      	ldr	r0, [r7, #12]
 8018bb6:	f7ff ffb9 	bl	8018b2c <tcp_output_segment_busy>
 8018bba:	4603      	mov	r3, r0
 8018bbc:	2b00      	cmp	r3, #0
 8018bbe:	d001      	beq.n	8018bc4 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8018bc0:	2300      	movs	r3, #0
 8018bc2:	e0a1      	b.n	8018d08 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8018bc4:	68bb      	ldr	r3, [r7, #8]
 8018bc6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018bc8:	68fb      	ldr	r3, [r7, #12]
 8018bca:	68dc      	ldr	r4, [r3, #12]
 8018bcc:	4610      	mov	r0, r2
 8018bce:	f7f8 fdc0 	bl	8011752 <lwip_htonl>
 8018bd2:	4603      	mov	r3, r0
 8018bd4:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8018bd6:	68bb      	ldr	r3, [r7, #8]
 8018bd8:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8018bda:	68fb      	ldr	r3, [r7, #12]
 8018bdc:	68dc      	ldr	r4, [r3, #12]
 8018bde:	4610      	mov	r0, r2
 8018be0:	f7f8 fda2 	bl	8011728 <lwip_htons>
 8018be4:	4603      	mov	r3, r0
 8018be6:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8018be8:	68bb      	ldr	r3, [r7, #8]
 8018bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018bec:	68ba      	ldr	r2, [r7, #8]
 8018bee:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8018bf0:	441a      	add	r2, r3
 8018bf2:	68bb      	ldr	r3, [r7, #8]
 8018bf4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8018bf6:	68fb      	ldr	r3, [r7, #12]
 8018bf8:	68db      	ldr	r3, [r3, #12]
 8018bfa:	3314      	adds	r3, #20
 8018bfc:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8018bfe:	68fb      	ldr	r3, [r7, #12]
 8018c00:	7a9b      	ldrb	r3, [r3, #10]
 8018c02:	f003 0301 	and.w	r3, r3, #1
 8018c06:	2b00      	cmp	r3, #0
 8018c08:	d015      	beq.n	8018c36 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8018c0a:	68bb      	ldr	r3, [r7, #8]
 8018c0c:	3304      	adds	r3, #4
 8018c0e:	461a      	mov	r2, r3
 8018c10:	6879      	ldr	r1, [r7, #4]
 8018c12:	f44f 7006 	mov.w	r0, #536	@ 0x218
 8018c16:	f7fc fa39 	bl	801508c <tcp_eff_send_mss_netif>
 8018c1a:	4603      	mov	r3, r0
 8018c1c:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8018c1e:	8b7b      	ldrh	r3, [r7, #26]
 8018c20:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 8018c24:	4618      	mov	r0, r3
 8018c26:	f7f8 fd94 	bl	8011752 <lwip_htonl>
 8018c2a:	4602      	mov	r2, r0
 8018c2c:	69fb      	ldr	r3, [r7, #28]
 8018c2e:	601a      	str	r2, [r3, #0]
    opts += 1;
 8018c30:	69fb      	ldr	r3, [r7, #28]
 8018c32:	3304      	adds	r3, #4
 8018c34:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8018c36:	68bb      	ldr	r3, [r7, #8]
 8018c38:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8018c3c:	2b00      	cmp	r3, #0
 8018c3e:	da02      	bge.n	8018c46 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8018c40:	68bb      	ldr	r3, [r7, #8]
 8018c42:	2200      	movs	r2, #0
 8018c44:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 8018c46:	68bb      	ldr	r3, [r7, #8]
 8018c48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8018c4a:	2b00      	cmp	r3, #0
 8018c4c:	d10c      	bne.n	8018c68 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8018c4e:	4b35      	ldr	r3, [pc, #212]	@ (8018d24 <tcp_output_segment+0x1b8>)
 8018c50:	681a      	ldr	r2, [r3, #0]
 8018c52:	68bb      	ldr	r3, [r7, #8]
 8018c54:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8018c56:	68fb      	ldr	r3, [r7, #12]
 8018c58:	68db      	ldr	r3, [r3, #12]
 8018c5a:	685b      	ldr	r3, [r3, #4]
 8018c5c:	4618      	mov	r0, r3
 8018c5e:	f7f8 fd78 	bl	8011752 <lwip_htonl>
 8018c62:	4602      	mov	r2, r0
 8018c64:	68bb      	ldr	r3, [r7, #8]
 8018c66:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8018c68:	68fb      	ldr	r3, [r7, #12]
 8018c6a:	68da      	ldr	r2, [r3, #12]
 8018c6c:	68fb      	ldr	r3, [r7, #12]
 8018c6e:	685b      	ldr	r3, [r3, #4]
 8018c70:	685b      	ldr	r3, [r3, #4]
 8018c72:	1ad3      	subs	r3, r2, r3
 8018c74:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8018c76:	68fb      	ldr	r3, [r7, #12]
 8018c78:	685b      	ldr	r3, [r3, #4]
 8018c7a:	8959      	ldrh	r1, [r3, #10]
 8018c7c:	68fb      	ldr	r3, [r7, #12]
 8018c7e:	685b      	ldr	r3, [r3, #4]
 8018c80:	8b3a      	ldrh	r2, [r7, #24]
 8018c82:	1a8a      	subs	r2, r1, r2
 8018c84:	b292      	uxth	r2, r2
 8018c86:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8018c88:	68fb      	ldr	r3, [r7, #12]
 8018c8a:	685b      	ldr	r3, [r3, #4]
 8018c8c:	8919      	ldrh	r1, [r3, #8]
 8018c8e:	68fb      	ldr	r3, [r7, #12]
 8018c90:	685b      	ldr	r3, [r3, #4]
 8018c92:	8b3a      	ldrh	r2, [r7, #24]
 8018c94:	1a8a      	subs	r2, r1, r2
 8018c96:	b292      	uxth	r2, r2
 8018c98:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8018c9a:	68fb      	ldr	r3, [r7, #12]
 8018c9c:	685b      	ldr	r3, [r3, #4]
 8018c9e:	68fa      	ldr	r2, [r7, #12]
 8018ca0:	68d2      	ldr	r2, [r2, #12]
 8018ca2:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8018ca4:	68fb      	ldr	r3, [r7, #12]
 8018ca6:	68db      	ldr	r3, [r3, #12]
 8018ca8:	2200      	movs	r2, #0
 8018caa:	741a      	strb	r2, [r3, #16]
 8018cac:	2200      	movs	r2, #0
 8018cae:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8018cb0:	68fb      	ldr	r3, [r7, #12]
 8018cb2:	68da      	ldr	r2, [r3, #12]
 8018cb4:	68fb      	ldr	r3, [r7, #12]
 8018cb6:	7a9b      	ldrb	r3, [r3, #10]
 8018cb8:	f003 0301 	and.w	r3, r3, #1
 8018cbc:	2b00      	cmp	r3, #0
 8018cbe:	d001      	beq.n	8018cc4 <tcp_output_segment+0x158>
 8018cc0:	2318      	movs	r3, #24
 8018cc2:	e000      	b.n	8018cc6 <tcp_output_segment+0x15a>
 8018cc4:	2314      	movs	r3, #20
 8018cc6:	4413      	add	r3, r2
 8018cc8:	69fa      	ldr	r2, [r7, #28]
 8018cca:	429a      	cmp	r2, r3
 8018ccc:	d006      	beq.n	8018cdc <tcp_output_segment+0x170>
 8018cce:	4b10      	ldr	r3, [pc, #64]	@ (8018d10 <tcp_output_segment+0x1a4>)
 8018cd0:	f240 621c 	movw	r2, #1564	@ 0x61c
 8018cd4:	4914      	ldr	r1, [pc, #80]	@ (8018d28 <tcp_output_segment+0x1bc>)
 8018cd6:	4810      	ldr	r0, [pc, #64]	@ (8018d18 <tcp_output_segment+0x1ac>)
 8018cd8:	f004 fd0e 	bl	801d6f8 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8018cdc:	68fb      	ldr	r3, [r7, #12]
 8018cde:	6858      	ldr	r0, [r3, #4]
 8018ce0:	68b9      	ldr	r1, [r7, #8]
 8018ce2:	68bb      	ldr	r3, [r7, #8]
 8018ce4:	1d1c      	adds	r4, r3, #4
 8018ce6:	68bb      	ldr	r3, [r7, #8]
 8018ce8:	7add      	ldrb	r5, [r3, #11]
 8018cea:	68bb      	ldr	r3, [r7, #8]
 8018cec:	7a9b      	ldrb	r3, [r3, #10]
 8018cee:	687a      	ldr	r2, [r7, #4]
 8018cf0:	9202      	str	r2, [sp, #8]
 8018cf2:	2206      	movs	r2, #6
 8018cf4:	9201      	str	r2, [sp, #4]
 8018cf6:	9300      	str	r3, [sp, #0]
 8018cf8:	462b      	mov	r3, r5
 8018cfa:	4622      	mov	r2, r4
 8018cfc:	f002 fd94 	bl	801b828 <ip4_output_if>
 8018d00:	4603      	mov	r3, r0
 8018d02:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8018d04:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018d08:	4618      	mov	r0, r3
 8018d0a:	3720      	adds	r7, #32
 8018d0c:	46bd      	mov	sp, r7
 8018d0e:	bdb0      	pop	{r4, r5, r7, pc}
 8018d10:	080220e0 	.word	0x080220e0
 8018d14:	080226a4 	.word	0x080226a4
 8018d18:	08022134 	.word	0x08022134
 8018d1c:	080226c4 	.word	0x080226c4
 8018d20:	080226e4 	.word	0x080226e4
 8018d24:	2000f3dc 	.word	0x2000f3dc
 8018d28:	08022708 	.word	0x08022708

08018d2c <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8018d2c:	b5b0      	push	{r4, r5, r7, lr}
 8018d2e:	b084      	sub	sp, #16
 8018d30:	af00      	add	r7, sp, #0
 8018d32:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8018d34:	687b      	ldr	r3, [r7, #4]
 8018d36:	2b00      	cmp	r3, #0
 8018d38:	d106      	bne.n	8018d48 <tcp_rexmit_rto_prepare+0x1c>
 8018d3a:	4b31      	ldr	r3, [pc, #196]	@ (8018e00 <tcp_rexmit_rto_prepare+0xd4>)
 8018d3c:	f240 6263 	movw	r2, #1635	@ 0x663
 8018d40:	4930      	ldr	r1, [pc, #192]	@ (8018e04 <tcp_rexmit_rto_prepare+0xd8>)
 8018d42:	4831      	ldr	r0, [pc, #196]	@ (8018e08 <tcp_rexmit_rto_prepare+0xdc>)
 8018d44:	f004 fcd8 	bl	801d6f8 <iprintf>

  if (pcb->unacked == NULL) {
 8018d48:	687b      	ldr	r3, [r7, #4]
 8018d4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018d4c:	2b00      	cmp	r3, #0
 8018d4e:	d102      	bne.n	8018d56 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8018d50:	f06f 0305 	mvn.w	r3, #5
 8018d54:	e050      	b.n	8018df8 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8018d56:	687b      	ldr	r3, [r7, #4]
 8018d58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018d5a:	60fb      	str	r3, [r7, #12]
 8018d5c:	e00b      	b.n	8018d76 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8018d5e:	68f8      	ldr	r0, [r7, #12]
 8018d60:	f7ff fee4 	bl	8018b2c <tcp_output_segment_busy>
 8018d64:	4603      	mov	r3, r0
 8018d66:	2b00      	cmp	r3, #0
 8018d68:	d002      	beq.n	8018d70 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8018d6a:	f06f 0305 	mvn.w	r3, #5
 8018d6e:	e043      	b.n	8018df8 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8018d70:	68fb      	ldr	r3, [r7, #12]
 8018d72:	681b      	ldr	r3, [r3, #0]
 8018d74:	60fb      	str	r3, [r7, #12]
 8018d76:	68fb      	ldr	r3, [r7, #12]
 8018d78:	681b      	ldr	r3, [r3, #0]
 8018d7a:	2b00      	cmp	r3, #0
 8018d7c:	d1ef      	bne.n	8018d5e <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8018d7e:	68f8      	ldr	r0, [r7, #12]
 8018d80:	f7ff fed4 	bl	8018b2c <tcp_output_segment_busy>
 8018d84:	4603      	mov	r3, r0
 8018d86:	2b00      	cmp	r3, #0
 8018d88:	d002      	beq.n	8018d90 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8018d8a:	f06f 0305 	mvn.w	r3, #5
 8018d8e:	e033      	b.n	8018df8 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8018d90:	687b      	ldr	r3, [r7, #4]
 8018d92:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8018d94:	68fb      	ldr	r3, [r7, #12]
 8018d96:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8018d98:	687b      	ldr	r3, [r7, #4]
 8018d9a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8018d9c:	687b      	ldr	r3, [r7, #4]
 8018d9e:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8018da0:	687b      	ldr	r3, [r7, #4]
 8018da2:	2200      	movs	r2, #0
 8018da4:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8018da6:	687b      	ldr	r3, [r7, #4]
 8018da8:	8b5b      	ldrh	r3, [r3, #26]
 8018daa:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8018dae:	b29a      	uxth	r2, r3
 8018db0:	687b      	ldr	r3, [r7, #4]
 8018db2:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8018db4:	68fb      	ldr	r3, [r7, #12]
 8018db6:	68db      	ldr	r3, [r3, #12]
 8018db8:	685b      	ldr	r3, [r3, #4]
 8018dba:	4618      	mov	r0, r3
 8018dbc:	f7f8 fcc9 	bl	8011752 <lwip_htonl>
 8018dc0:	4604      	mov	r4, r0
 8018dc2:	68fb      	ldr	r3, [r7, #12]
 8018dc4:	891b      	ldrh	r3, [r3, #8]
 8018dc6:	461d      	mov	r5, r3
 8018dc8:	68fb      	ldr	r3, [r7, #12]
 8018dca:	68db      	ldr	r3, [r3, #12]
 8018dcc:	899b      	ldrh	r3, [r3, #12]
 8018dce:	b29b      	uxth	r3, r3
 8018dd0:	4618      	mov	r0, r3
 8018dd2:	f7f8 fca9 	bl	8011728 <lwip_htons>
 8018dd6:	4603      	mov	r3, r0
 8018dd8:	b2db      	uxtb	r3, r3
 8018dda:	f003 0303 	and.w	r3, r3, #3
 8018dde:	2b00      	cmp	r3, #0
 8018de0:	d001      	beq.n	8018de6 <tcp_rexmit_rto_prepare+0xba>
 8018de2:	2301      	movs	r3, #1
 8018de4:	e000      	b.n	8018de8 <tcp_rexmit_rto_prepare+0xbc>
 8018de6:	2300      	movs	r3, #0
 8018de8:	442b      	add	r3, r5
 8018dea:	18e2      	adds	r2, r4, r3
 8018dec:	687b      	ldr	r3, [r7, #4]
 8018dee:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8018df0:	687b      	ldr	r3, [r7, #4]
 8018df2:	2200      	movs	r2, #0
 8018df4:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 8018df6:	2300      	movs	r3, #0
}
 8018df8:	4618      	mov	r0, r3
 8018dfa:	3710      	adds	r7, #16
 8018dfc:	46bd      	mov	sp, r7
 8018dfe:	bdb0      	pop	{r4, r5, r7, pc}
 8018e00:	080220e0 	.word	0x080220e0
 8018e04:	0802271c 	.word	0x0802271c
 8018e08:	08022134 	.word	0x08022134

08018e0c <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8018e0c:	b580      	push	{r7, lr}
 8018e0e:	b082      	sub	sp, #8
 8018e10:	af00      	add	r7, sp, #0
 8018e12:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8018e14:	687b      	ldr	r3, [r7, #4]
 8018e16:	2b00      	cmp	r3, #0
 8018e18:	d106      	bne.n	8018e28 <tcp_rexmit_rto_commit+0x1c>
 8018e1a:	4b0d      	ldr	r3, [pc, #52]	@ (8018e50 <tcp_rexmit_rto_commit+0x44>)
 8018e1c:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8018e20:	490c      	ldr	r1, [pc, #48]	@ (8018e54 <tcp_rexmit_rto_commit+0x48>)
 8018e22:	480d      	ldr	r0, [pc, #52]	@ (8018e58 <tcp_rexmit_rto_commit+0x4c>)
 8018e24:	f004 fc68 	bl	801d6f8 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8018e28:	687b      	ldr	r3, [r7, #4]
 8018e2a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8018e2e:	2bff      	cmp	r3, #255	@ 0xff
 8018e30:	d007      	beq.n	8018e42 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8018e32:	687b      	ldr	r3, [r7, #4]
 8018e34:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8018e38:	3301      	adds	r3, #1
 8018e3a:	b2da      	uxtb	r2, r3
 8018e3c:	687b      	ldr	r3, [r7, #4]
 8018e3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8018e42:	6878      	ldr	r0, [r7, #4]
 8018e44:	f7ff fc7e 	bl	8018744 <tcp_output>
}
 8018e48:	bf00      	nop
 8018e4a:	3708      	adds	r7, #8
 8018e4c:	46bd      	mov	sp, r7
 8018e4e:	bd80      	pop	{r7, pc}
 8018e50:	080220e0 	.word	0x080220e0
 8018e54:	08022740 	.word	0x08022740
 8018e58:	08022134 	.word	0x08022134

08018e5c <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8018e5c:	b580      	push	{r7, lr}
 8018e5e:	b082      	sub	sp, #8
 8018e60:	af00      	add	r7, sp, #0
 8018e62:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8018e64:	687b      	ldr	r3, [r7, #4]
 8018e66:	2b00      	cmp	r3, #0
 8018e68:	d106      	bne.n	8018e78 <tcp_rexmit_rto+0x1c>
 8018e6a:	4b0a      	ldr	r3, [pc, #40]	@ (8018e94 <tcp_rexmit_rto+0x38>)
 8018e6c:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 8018e70:	4909      	ldr	r1, [pc, #36]	@ (8018e98 <tcp_rexmit_rto+0x3c>)
 8018e72:	480a      	ldr	r0, [pc, #40]	@ (8018e9c <tcp_rexmit_rto+0x40>)
 8018e74:	f004 fc40 	bl	801d6f8 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8018e78:	6878      	ldr	r0, [r7, #4]
 8018e7a:	f7ff ff57 	bl	8018d2c <tcp_rexmit_rto_prepare>
 8018e7e:	4603      	mov	r3, r0
 8018e80:	2b00      	cmp	r3, #0
 8018e82:	d102      	bne.n	8018e8a <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8018e84:	6878      	ldr	r0, [r7, #4]
 8018e86:	f7ff ffc1 	bl	8018e0c <tcp_rexmit_rto_commit>
  }
}
 8018e8a:	bf00      	nop
 8018e8c:	3708      	adds	r7, #8
 8018e8e:	46bd      	mov	sp, r7
 8018e90:	bd80      	pop	{r7, pc}
 8018e92:	bf00      	nop
 8018e94:	080220e0 	.word	0x080220e0
 8018e98:	08022764 	.word	0x08022764
 8018e9c:	08022134 	.word	0x08022134

08018ea0 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8018ea0:	b590      	push	{r4, r7, lr}
 8018ea2:	b085      	sub	sp, #20
 8018ea4:	af00      	add	r7, sp, #0
 8018ea6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8018ea8:	687b      	ldr	r3, [r7, #4]
 8018eaa:	2b00      	cmp	r3, #0
 8018eac:	d106      	bne.n	8018ebc <tcp_rexmit+0x1c>
 8018eae:	4b2f      	ldr	r3, [pc, #188]	@ (8018f6c <tcp_rexmit+0xcc>)
 8018eb0:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 8018eb4:	492e      	ldr	r1, [pc, #184]	@ (8018f70 <tcp_rexmit+0xd0>)
 8018eb6:	482f      	ldr	r0, [pc, #188]	@ (8018f74 <tcp_rexmit+0xd4>)
 8018eb8:	f004 fc1e 	bl	801d6f8 <iprintf>

  if (pcb->unacked == NULL) {
 8018ebc:	687b      	ldr	r3, [r7, #4]
 8018ebe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018ec0:	2b00      	cmp	r3, #0
 8018ec2:	d102      	bne.n	8018eca <tcp_rexmit+0x2a>
    return ERR_VAL;
 8018ec4:	f06f 0305 	mvn.w	r3, #5
 8018ec8:	e04c      	b.n	8018f64 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8018eca:	687b      	ldr	r3, [r7, #4]
 8018ecc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018ece:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8018ed0:	68b8      	ldr	r0, [r7, #8]
 8018ed2:	f7ff fe2b 	bl	8018b2c <tcp_output_segment_busy>
 8018ed6:	4603      	mov	r3, r0
 8018ed8:	2b00      	cmp	r3, #0
 8018eda:	d002      	beq.n	8018ee2 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8018edc:	f06f 0305 	mvn.w	r3, #5
 8018ee0:	e040      	b.n	8018f64 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8018ee2:	68bb      	ldr	r3, [r7, #8]
 8018ee4:	681a      	ldr	r2, [r3, #0]
 8018ee6:	687b      	ldr	r3, [r7, #4]
 8018ee8:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 8018eea:	687b      	ldr	r3, [r7, #4]
 8018eec:	336c      	adds	r3, #108	@ 0x6c
 8018eee:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8018ef0:	e002      	b.n	8018ef8 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8018ef2:	68fb      	ldr	r3, [r7, #12]
 8018ef4:	681b      	ldr	r3, [r3, #0]
 8018ef6:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8018ef8:	68fb      	ldr	r3, [r7, #12]
 8018efa:	681b      	ldr	r3, [r3, #0]
 8018efc:	2b00      	cmp	r3, #0
 8018efe:	d011      	beq.n	8018f24 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8018f00:	68fb      	ldr	r3, [r7, #12]
 8018f02:	681b      	ldr	r3, [r3, #0]
 8018f04:	68db      	ldr	r3, [r3, #12]
 8018f06:	685b      	ldr	r3, [r3, #4]
 8018f08:	4618      	mov	r0, r3
 8018f0a:	f7f8 fc22 	bl	8011752 <lwip_htonl>
 8018f0e:	4604      	mov	r4, r0
 8018f10:	68bb      	ldr	r3, [r7, #8]
 8018f12:	68db      	ldr	r3, [r3, #12]
 8018f14:	685b      	ldr	r3, [r3, #4]
 8018f16:	4618      	mov	r0, r3
 8018f18:	f7f8 fc1b 	bl	8011752 <lwip_htonl>
 8018f1c:	4603      	mov	r3, r0
 8018f1e:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8018f20:	2b00      	cmp	r3, #0
 8018f22:	dbe6      	blt.n	8018ef2 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8018f24:	68fb      	ldr	r3, [r7, #12]
 8018f26:	681a      	ldr	r2, [r3, #0]
 8018f28:	68bb      	ldr	r3, [r7, #8]
 8018f2a:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8018f2c:	68fb      	ldr	r3, [r7, #12]
 8018f2e:	68ba      	ldr	r2, [r7, #8]
 8018f30:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8018f32:	68bb      	ldr	r3, [r7, #8]
 8018f34:	681b      	ldr	r3, [r3, #0]
 8018f36:	2b00      	cmp	r3, #0
 8018f38:	d103      	bne.n	8018f42 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8018f3a:	687b      	ldr	r3, [r7, #4]
 8018f3c:	2200      	movs	r2, #0
 8018f3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8018f42:	687b      	ldr	r3, [r7, #4]
 8018f44:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8018f48:	2bff      	cmp	r3, #255	@ 0xff
 8018f4a:	d007      	beq.n	8018f5c <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8018f4c:	687b      	ldr	r3, [r7, #4]
 8018f4e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8018f52:	3301      	adds	r3, #1
 8018f54:	b2da      	uxtb	r2, r3
 8018f56:	687b      	ldr	r3, [r7, #4]
 8018f58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8018f5c:	687b      	ldr	r3, [r7, #4]
 8018f5e:	2200      	movs	r2, #0
 8018f60:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8018f62:	2300      	movs	r3, #0
}
 8018f64:	4618      	mov	r0, r3
 8018f66:	3714      	adds	r7, #20
 8018f68:	46bd      	mov	sp, r7
 8018f6a:	bd90      	pop	{r4, r7, pc}
 8018f6c:	080220e0 	.word	0x080220e0
 8018f70:	08022780 	.word	0x08022780
 8018f74:	08022134 	.word	0x08022134

08018f78 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8018f78:	b580      	push	{r7, lr}
 8018f7a:	b082      	sub	sp, #8
 8018f7c:	af00      	add	r7, sp, #0
 8018f7e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8018f80:	687b      	ldr	r3, [r7, #4]
 8018f82:	2b00      	cmp	r3, #0
 8018f84:	d106      	bne.n	8018f94 <tcp_rexmit_fast+0x1c>
 8018f86:	4b2a      	ldr	r3, [pc, #168]	@ (8019030 <tcp_rexmit_fast+0xb8>)
 8018f88:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 8018f8c:	4929      	ldr	r1, [pc, #164]	@ (8019034 <tcp_rexmit_fast+0xbc>)
 8018f8e:	482a      	ldr	r0, [pc, #168]	@ (8019038 <tcp_rexmit_fast+0xc0>)
 8018f90:	f004 fbb2 	bl	801d6f8 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8018f94:	687b      	ldr	r3, [r7, #4]
 8018f96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018f98:	2b00      	cmp	r3, #0
 8018f9a:	d045      	beq.n	8019028 <tcp_rexmit_fast+0xb0>
 8018f9c:	687b      	ldr	r3, [r7, #4]
 8018f9e:	8b5b      	ldrh	r3, [r3, #26]
 8018fa0:	f003 0304 	and.w	r3, r3, #4
 8018fa4:	2b00      	cmp	r3, #0
 8018fa6:	d13f      	bne.n	8019028 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8018fa8:	6878      	ldr	r0, [r7, #4]
 8018faa:	f7ff ff79 	bl	8018ea0 <tcp_rexmit>
 8018fae:	4603      	mov	r3, r0
 8018fb0:	2b00      	cmp	r3, #0
 8018fb2:	d139      	bne.n	8019028 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8018fb4:	687b      	ldr	r3, [r7, #4]
 8018fb6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8018fba:	687b      	ldr	r3, [r7, #4]
 8018fbc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8018fc0:	4293      	cmp	r3, r2
 8018fc2:	bf28      	it	cs
 8018fc4:	4613      	movcs	r3, r2
 8018fc6:	b29b      	uxth	r3, r3
 8018fc8:	2b00      	cmp	r3, #0
 8018fca:	da00      	bge.n	8018fce <tcp_rexmit_fast+0x56>
 8018fcc:	3301      	adds	r3, #1
 8018fce:	105b      	asrs	r3, r3, #1
 8018fd0:	b29a      	uxth	r2, r3
 8018fd2:	687b      	ldr	r3, [r7, #4]
 8018fd4:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8018fd8:	687b      	ldr	r3, [r7, #4]
 8018fda:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8018fde:	461a      	mov	r2, r3
 8018fe0:	687b      	ldr	r3, [r7, #4]
 8018fe2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018fe4:	005b      	lsls	r3, r3, #1
 8018fe6:	429a      	cmp	r2, r3
 8018fe8:	d206      	bcs.n	8018ff8 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8018fea:	687b      	ldr	r3, [r7, #4]
 8018fec:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018fee:	005b      	lsls	r3, r3, #1
 8018ff0:	b29a      	uxth	r2, r3
 8018ff2:	687b      	ldr	r3, [r7, #4]
 8018ff4:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8018ff8:	687b      	ldr	r3, [r7, #4]
 8018ffa:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8018ffe:	687b      	ldr	r3, [r7, #4]
 8019000:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019002:	4619      	mov	r1, r3
 8019004:	0049      	lsls	r1, r1, #1
 8019006:	440b      	add	r3, r1
 8019008:	b29b      	uxth	r3, r3
 801900a:	4413      	add	r3, r2
 801900c:	b29a      	uxth	r2, r3
 801900e:	687b      	ldr	r3, [r7, #4]
 8019010:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8019014:	687b      	ldr	r3, [r7, #4]
 8019016:	8b5b      	ldrh	r3, [r3, #26]
 8019018:	f043 0304 	orr.w	r3, r3, #4
 801901c:	b29a      	uxth	r2, r3
 801901e:	687b      	ldr	r3, [r7, #4]
 8019020:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8019022:	687b      	ldr	r3, [r7, #4]
 8019024:	2200      	movs	r2, #0
 8019026:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 8019028:	bf00      	nop
 801902a:	3708      	adds	r7, #8
 801902c:	46bd      	mov	sp, r7
 801902e:	bd80      	pop	{r7, pc}
 8019030:	080220e0 	.word	0x080220e0
 8019034:	08022798 	.word	0x08022798
 8019038:	08022134 	.word	0x08022134

0801903c <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 801903c:	b580      	push	{r7, lr}
 801903e:	b086      	sub	sp, #24
 8019040:	af00      	add	r7, sp, #0
 8019042:	60f8      	str	r0, [r7, #12]
 8019044:	607b      	str	r3, [r7, #4]
 8019046:	460b      	mov	r3, r1
 8019048:	817b      	strh	r3, [r7, #10]
 801904a:	4613      	mov	r3, r2
 801904c:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801904e:	897a      	ldrh	r2, [r7, #10]
 8019050:	893b      	ldrh	r3, [r7, #8]
 8019052:	4413      	add	r3, r2
 8019054:	b29b      	uxth	r3, r3
 8019056:	3314      	adds	r3, #20
 8019058:	b29b      	uxth	r3, r3
 801905a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801905e:	4619      	mov	r1, r3
 8019060:	2022      	movs	r0, #34	@ 0x22
 8019062:	f7f9 fca5 	bl	80129b0 <pbuf_alloc>
 8019066:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8019068:	697b      	ldr	r3, [r7, #20]
 801906a:	2b00      	cmp	r3, #0
 801906c:	d04d      	beq.n	801910a <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801906e:	897b      	ldrh	r3, [r7, #10]
 8019070:	3313      	adds	r3, #19
 8019072:	697a      	ldr	r2, [r7, #20]
 8019074:	8952      	ldrh	r2, [r2, #10]
 8019076:	4293      	cmp	r3, r2
 8019078:	db06      	blt.n	8019088 <tcp_output_alloc_header_common+0x4c>
 801907a:	4b26      	ldr	r3, [pc, #152]	@ (8019114 <tcp_output_alloc_header_common+0xd8>)
 801907c:	f240 7223 	movw	r2, #1827	@ 0x723
 8019080:	4925      	ldr	r1, [pc, #148]	@ (8019118 <tcp_output_alloc_header_common+0xdc>)
 8019082:	4826      	ldr	r0, [pc, #152]	@ (801911c <tcp_output_alloc_header_common+0xe0>)
 8019084:	f004 fb38 	bl	801d6f8 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8019088:	697b      	ldr	r3, [r7, #20]
 801908a:	685b      	ldr	r3, [r3, #4]
 801908c:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801908e:	8c3b      	ldrh	r3, [r7, #32]
 8019090:	4618      	mov	r0, r3
 8019092:	f7f8 fb49 	bl	8011728 <lwip_htons>
 8019096:	4603      	mov	r3, r0
 8019098:	461a      	mov	r2, r3
 801909a:	693b      	ldr	r3, [r7, #16]
 801909c:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801909e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80190a0:	4618      	mov	r0, r3
 80190a2:	f7f8 fb41 	bl	8011728 <lwip_htons>
 80190a6:	4603      	mov	r3, r0
 80190a8:	461a      	mov	r2, r3
 80190aa:	693b      	ldr	r3, [r7, #16]
 80190ac:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 80190ae:	693b      	ldr	r3, [r7, #16]
 80190b0:	687a      	ldr	r2, [r7, #4]
 80190b2:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 80190b4:	68f8      	ldr	r0, [r7, #12]
 80190b6:	f7f8 fb4c 	bl	8011752 <lwip_htonl>
 80190ba:	4602      	mov	r2, r0
 80190bc:	693b      	ldr	r3, [r7, #16]
 80190be:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 80190c0:	897b      	ldrh	r3, [r7, #10]
 80190c2:	089b      	lsrs	r3, r3, #2
 80190c4:	b29b      	uxth	r3, r3
 80190c6:	3305      	adds	r3, #5
 80190c8:	b29b      	uxth	r3, r3
 80190ca:	031b      	lsls	r3, r3, #12
 80190cc:	b29a      	uxth	r2, r3
 80190ce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80190d2:	b29b      	uxth	r3, r3
 80190d4:	4313      	orrs	r3, r2
 80190d6:	b29b      	uxth	r3, r3
 80190d8:	4618      	mov	r0, r3
 80190da:	f7f8 fb25 	bl	8011728 <lwip_htons>
 80190de:	4603      	mov	r3, r0
 80190e0:	461a      	mov	r2, r3
 80190e2:	693b      	ldr	r3, [r7, #16]
 80190e4:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 80190e6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80190e8:	4618      	mov	r0, r3
 80190ea:	f7f8 fb1d 	bl	8011728 <lwip_htons>
 80190ee:	4603      	mov	r3, r0
 80190f0:	461a      	mov	r2, r3
 80190f2:	693b      	ldr	r3, [r7, #16]
 80190f4:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 80190f6:	693b      	ldr	r3, [r7, #16]
 80190f8:	2200      	movs	r2, #0
 80190fa:	741a      	strb	r2, [r3, #16]
 80190fc:	2200      	movs	r2, #0
 80190fe:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8019100:	693b      	ldr	r3, [r7, #16]
 8019102:	2200      	movs	r2, #0
 8019104:	749a      	strb	r2, [r3, #18]
 8019106:	2200      	movs	r2, #0
 8019108:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801910a:	697b      	ldr	r3, [r7, #20]
}
 801910c:	4618      	mov	r0, r3
 801910e:	3718      	adds	r7, #24
 8019110:	46bd      	mov	sp, r7
 8019112:	bd80      	pop	{r7, pc}
 8019114:	080220e0 	.word	0x080220e0
 8019118:	080227b8 	.word	0x080227b8
 801911c:	08022134 	.word	0x08022134

08019120 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8019120:	b5b0      	push	{r4, r5, r7, lr}
 8019122:	b08a      	sub	sp, #40	@ 0x28
 8019124:	af04      	add	r7, sp, #16
 8019126:	60f8      	str	r0, [r7, #12]
 8019128:	607b      	str	r3, [r7, #4]
 801912a:	460b      	mov	r3, r1
 801912c:	817b      	strh	r3, [r7, #10]
 801912e:	4613      	mov	r3, r2
 8019130:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8019132:	68fb      	ldr	r3, [r7, #12]
 8019134:	2b00      	cmp	r3, #0
 8019136:	d106      	bne.n	8019146 <tcp_output_alloc_header+0x26>
 8019138:	4b15      	ldr	r3, [pc, #84]	@ (8019190 <tcp_output_alloc_header+0x70>)
 801913a:	f240 7242 	movw	r2, #1858	@ 0x742
 801913e:	4915      	ldr	r1, [pc, #84]	@ (8019194 <tcp_output_alloc_header+0x74>)
 8019140:	4815      	ldr	r0, [pc, #84]	@ (8019198 <tcp_output_alloc_header+0x78>)
 8019142:	f004 fad9 	bl	801d6f8 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8019146:	68fb      	ldr	r3, [r7, #12]
 8019148:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801914a:	68fb      	ldr	r3, [r7, #12]
 801914c:	8adb      	ldrh	r3, [r3, #22]
 801914e:	68fa      	ldr	r2, [r7, #12]
 8019150:	8b12      	ldrh	r2, [r2, #24]
 8019152:	68f9      	ldr	r1, [r7, #12]
 8019154:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 8019156:	893d      	ldrh	r5, [r7, #8]
 8019158:	897c      	ldrh	r4, [r7, #10]
 801915a:	9103      	str	r1, [sp, #12]
 801915c:	2110      	movs	r1, #16
 801915e:	9102      	str	r1, [sp, #8]
 8019160:	9201      	str	r2, [sp, #4]
 8019162:	9300      	str	r3, [sp, #0]
 8019164:	687b      	ldr	r3, [r7, #4]
 8019166:	462a      	mov	r2, r5
 8019168:	4621      	mov	r1, r4
 801916a:	f7ff ff67 	bl	801903c <tcp_output_alloc_header_common>
 801916e:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8019170:	697b      	ldr	r3, [r7, #20]
 8019172:	2b00      	cmp	r3, #0
 8019174:	d006      	beq.n	8019184 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8019176:	68fb      	ldr	r3, [r7, #12]
 8019178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801917a:	68fa      	ldr	r2, [r7, #12]
 801917c:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801917e:	441a      	add	r2, r3
 8019180:	68fb      	ldr	r3, [r7, #12]
 8019182:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 8019184:	697b      	ldr	r3, [r7, #20]
}
 8019186:	4618      	mov	r0, r3
 8019188:	3718      	adds	r7, #24
 801918a:	46bd      	mov	sp, r7
 801918c:	bdb0      	pop	{r4, r5, r7, pc}
 801918e:	bf00      	nop
 8019190:	080220e0 	.word	0x080220e0
 8019194:	080227e8 	.word	0x080227e8
 8019198:	08022134 	.word	0x08022134

0801919c <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 801919c:	b580      	push	{r7, lr}
 801919e:	b088      	sub	sp, #32
 80191a0:	af00      	add	r7, sp, #0
 80191a2:	60f8      	str	r0, [r7, #12]
 80191a4:	60b9      	str	r1, [r7, #8]
 80191a6:	4611      	mov	r1, r2
 80191a8:	461a      	mov	r2, r3
 80191aa:	460b      	mov	r3, r1
 80191ac:	71fb      	strb	r3, [r7, #7]
 80191ae:	4613      	mov	r3, r2
 80191b0:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 80191b2:	2300      	movs	r3, #0
 80191b4:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 80191b6:	68bb      	ldr	r3, [r7, #8]
 80191b8:	2b00      	cmp	r3, #0
 80191ba:	d106      	bne.n	80191ca <tcp_output_fill_options+0x2e>
 80191bc:	4b12      	ldr	r3, [pc, #72]	@ (8019208 <tcp_output_fill_options+0x6c>)
 80191be:	f240 7256 	movw	r2, #1878	@ 0x756
 80191c2:	4912      	ldr	r1, [pc, #72]	@ (801920c <tcp_output_fill_options+0x70>)
 80191c4:	4812      	ldr	r0, [pc, #72]	@ (8019210 <tcp_output_fill_options+0x74>)
 80191c6:	f004 fa97 	bl	801d6f8 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 80191ca:	68bb      	ldr	r3, [r7, #8]
 80191cc:	685b      	ldr	r3, [r3, #4]
 80191ce:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 80191d0:	69bb      	ldr	r3, [r7, #24]
 80191d2:	3314      	adds	r3, #20
 80191d4:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 80191d6:	8bfb      	ldrh	r3, [r7, #30]
 80191d8:	009b      	lsls	r3, r3, #2
 80191da:	461a      	mov	r2, r3
 80191dc:	79fb      	ldrb	r3, [r7, #7]
 80191de:	009b      	lsls	r3, r3, #2
 80191e0:	f003 0304 	and.w	r3, r3, #4
 80191e4:	4413      	add	r3, r2
 80191e6:	3314      	adds	r3, #20
 80191e8:	69ba      	ldr	r2, [r7, #24]
 80191ea:	4413      	add	r3, r2
 80191ec:	697a      	ldr	r2, [r7, #20]
 80191ee:	429a      	cmp	r2, r3
 80191f0:	d006      	beq.n	8019200 <tcp_output_fill_options+0x64>
 80191f2:	4b05      	ldr	r3, [pc, #20]	@ (8019208 <tcp_output_fill_options+0x6c>)
 80191f4:	f240 7275 	movw	r2, #1909	@ 0x775
 80191f8:	4906      	ldr	r1, [pc, #24]	@ (8019214 <tcp_output_fill_options+0x78>)
 80191fa:	4805      	ldr	r0, [pc, #20]	@ (8019210 <tcp_output_fill_options+0x74>)
 80191fc:	f004 fa7c 	bl	801d6f8 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8019200:	bf00      	nop
 8019202:	3720      	adds	r7, #32
 8019204:	46bd      	mov	sp, r7
 8019206:	bd80      	pop	{r7, pc}
 8019208:	080220e0 	.word	0x080220e0
 801920c:	08022810 	.word	0x08022810
 8019210:	08022134 	.word	0x08022134
 8019214:	08022708 	.word	0x08022708

08019218 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8019218:	b580      	push	{r7, lr}
 801921a:	b08a      	sub	sp, #40	@ 0x28
 801921c:	af04      	add	r7, sp, #16
 801921e:	60f8      	str	r0, [r7, #12]
 8019220:	60b9      	str	r1, [r7, #8]
 8019222:	607a      	str	r2, [r7, #4]
 8019224:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8019226:	68bb      	ldr	r3, [r7, #8]
 8019228:	2b00      	cmp	r3, #0
 801922a:	d106      	bne.n	801923a <tcp_output_control_segment+0x22>
 801922c:	4b1c      	ldr	r3, [pc, #112]	@ (80192a0 <tcp_output_control_segment+0x88>)
 801922e:	f240 7287 	movw	r2, #1927	@ 0x787
 8019232:	491c      	ldr	r1, [pc, #112]	@ (80192a4 <tcp_output_control_segment+0x8c>)
 8019234:	481c      	ldr	r0, [pc, #112]	@ (80192a8 <tcp_output_control_segment+0x90>)
 8019236:	f004 fa5f 	bl	801d6f8 <iprintf>

  netif = tcp_route(pcb, src, dst);
 801923a:	683a      	ldr	r2, [r7, #0]
 801923c:	6879      	ldr	r1, [r7, #4]
 801923e:	68f8      	ldr	r0, [r7, #12]
 8019240:	f7fe faea 	bl	8017818 <tcp_route>
 8019244:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8019246:	693b      	ldr	r3, [r7, #16]
 8019248:	2b00      	cmp	r3, #0
 801924a:	d102      	bne.n	8019252 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 801924c:	23fc      	movs	r3, #252	@ 0xfc
 801924e:	75fb      	strb	r3, [r7, #23]
 8019250:	e01c      	b.n	801928c <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8019252:	68fb      	ldr	r3, [r7, #12]
 8019254:	2b00      	cmp	r3, #0
 8019256:	d006      	beq.n	8019266 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8019258:	68fb      	ldr	r3, [r7, #12]
 801925a:	7adb      	ldrb	r3, [r3, #11]
 801925c:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801925e:	68fb      	ldr	r3, [r7, #12]
 8019260:	7a9b      	ldrb	r3, [r3, #10]
 8019262:	757b      	strb	r3, [r7, #21]
 8019264:	e003      	b.n	801926e <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8019266:	23ff      	movs	r3, #255	@ 0xff
 8019268:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801926a:	2300      	movs	r3, #0
 801926c:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801926e:	7dba      	ldrb	r2, [r7, #22]
 8019270:	693b      	ldr	r3, [r7, #16]
 8019272:	9302      	str	r3, [sp, #8]
 8019274:	2306      	movs	r3, #6
 8019276:	9301      	str	r3, [sp, #4]
 8019278:	7d7b      	ldrb	r3, [r7, #21]
 801927a:	9300      	str	r3, [sp, #0]
 801927c:	4613      	mov	r3, r2
 801927e:	683a      	ldr	r2, [r7, #0]
 8019280:	6879      	ldr	r1, [r7, #4]
 8019282:	68b8      	ldr	r0, [r7, #8]
 8019284:	f002 fad0 	bl	801b828 <ip4_output_if>
 8019288:	4603      	mov	r3, r0
 801928a:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801928c:	68b8      	ldr	r0, [r7, #8]
 801928e:	f7f9 fe73 	bl	8012f78 <pbuf_free>
  return err;
 8019292:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019296:	4618      	mov	r0, r3
 8019298:	3718      	adds	r7, #24
 801929a:	46bd      	mov	sp, r7
 801929c:	bd80      	pop	{r7, pc}
 801929e:	bf00      	nop
 80192a0:	080220e0 	.word	0x080220e0
 80192a4:	08022838 	.word	0x08022838
 80192a8:	08022134 	.word	0x08022134

080192ac <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 80192ac:	b590      	push	{r4, r7, lr}
 80192ae:	b08b      	sub	sp, #44	@ 0x2c
 80192b0:	af04      	add	r7, sp, #16
 80192b2:	60f8      	str	r0, [r7, #12]
 80192b4:	60b9      	str	r1, [r7, #8]
 80192b6:	607a      	str	r2, [r7, #4]
 80192b8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 80192ba:	683b      	ldr	r3, [r7, #0]
 80192bc:	2b00      	cmp	r3, #0
 80192be:	d106      	bne.n	80192ce <tcp_rst+0x22>
 80192c0:	4b1f      	ldr	r3, [pc, #124]	@ (8019340 <tcp_rst+0x94>)
 80192c2:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 80192c6:	491f      	ldr	r1, [pc, #124]	@ (8019344 <tcp_rst+0x98>)
 80192c8:	481f      	ldr	r0, [pc, #124]	@ (8019348 <tcp_rst+0x9c>)
 80192ca:	f004 fa15 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 80192ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80192d0:	2b00      	cmp	r3, #0
 80192d2:	d106      	bne.n	80192e2 <tcp_rst+0x36>
 80192d4:	4b1a      	ldr	r3, [pc, #104]	@ (8019340 <tcp_rst+0x94>)
 80192d6:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 80192da:	491c      	ldr	r1, [pc, #112]	@ (801934c <tcp_rst+0xa0>)
 80192dc:	481a      	ldr	r0, [pc, #104]	@ (8019348 <tcp_rst+0x9c>)
 80192de:	f004 fa0b 	bl	801d6f8 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80192e2:	2300      	movs	r3, #0
 80192e4:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 80192e6:	f246 0308 	movw	r3, #24584	@ 0x6008
 80192ea:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 80192ec:	7dfb      	ldrb	r3, [r7, #23]
 80192ee:	b29c      	uxth	r4, r3
 80192f0:	68b8      	ldr	r0, [r7, #8]
 80192f2:	f7f8 fa2e 	bl	8011752 <lwip_htonl>
 80192f6:	4602      	mov	r2, r0
 80192f8:	8abb      	ldrh	r3, [r7, #20]
 80192fa:	9303      	str	r3, [sp, #12]
 80192fc:	2314      	movs	r3, #20
 80192fe:	9302      	str	r3, [sp, #8]
 8019300:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8019302:	9301      	str	r3, [sp, #4]
 8019304:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8019306:	9300      	str	r3, [sp, #0]
 8019308:	4613      	mov	r3, r2
 801930a:	2200      	movs	r2, #0
 801930c:	4621      	mov	r1, r4
 801930e:	6878      	ldr	r0, [r7, #4]
 8019310:	f7ff fe94 	bl	801903c <tcp_output_alloc_header_common>
 8019314:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8019316:	693b      	ldr	r3, [r7, #16]
 8019318:	2b00      	cmp	r3, #0
 801931a:	d00c      	beq.n	8019336 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801931c:	7dfb      	ldrb	r3, [r7, #23]
 801931e:	2200      	movs	r2, #0
 8019320:	6939      	ldr	r1, [r7, #16]
 8019322:	68f8      	ldr	r0, [r7, #12]
 8019324:	f7ff ff3a 	bl	801919c <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8019328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801932a:	683a      	ldr	r2, [r7, #0]
 801932c:	6939      	ldr	r1, [r7, #16]
 801932e:	68f8      	ldr	r0, [r7, #12]
 8019330:	f7ff ff72 	bl	8019218 <tcp_output_control_segment>
 8019334:	e000      	b.n	8019338 <tcp_rst+0x8c>
    return;
 8019336:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8019338:	371c      	adds	r7, #28
 801933a:	46bd      	mov	sp, r7
 801933c:	bd90      	pop	{r4, r7, pc}
 801933e:	bf00      	nop
 8019340:	080220e0 	.word	0x080220e0
 8019344:	08022864 	.word	0x08022864
 8019348:	08022134 	.word	0x08022134
 801934c:	08022880 	.word	0x08022880

08019350 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8019350:	b590      	push	{r4, r7, lr}
 8019352:	b087      	sub	sp, #28
 8019354:	af00      	add	r7, sp, #0
 8019356:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8019358:	2300      	movs	r3, #0
 801935a:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 801935c:	2300      	movs	r3, #0
 801935e:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8019360:	687b      	ldr	r3, [r7, #4]
 8019362:	2b00      	cmp	r3, #0
 8019364:	d106      	bne.n	8019374 <tcp_send_empty_ack+0x24>
 8019366:	4b28      	ldr	r3, [pc, #160]	@ (8019408 <tcp_send_empty_ack+0xb8>)
 8019368:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 801936c:	4927      	ldr	r1, [pc, #156]	@ (801940c <tcp_send_empty_ack+0xbc>)
 801936e:	4828      	ldr	r0, [pc, #160]	@ (8019410 <tcp_send_empty_ack+0xc0>)
 8019370:	f004 f9c2 	bl	801d6f8 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8019374:	7dfb      	ldrb	r3, [r7, #23]
 8019376:	009b      	lsls	r3, r3, #2
 8019378:	b2db      	uxtb	r3, r3
 801937a:	f003 0304 	and.w	r3, r3, #4
 801937e:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8019380:	7d7b      	ldrb	r3, [r7, #21]
 8019382:	b29c      	uxth	r4, r3
 8019384:	687b      	ldr	r3, [r7, #4]
 8019386:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019388:	4618      	mov	r0, r3
 801938a:	f7f8 f9e2 	bl	8011752 <lwip_htonl>
 801938e:	4603      	mov	r3, r0
 8019390:	2200      	movs	r2, #0
 8019392:	4621      	mov	r1, r4
 8019394:	6878      	ldr	r0, [r7, #4]
 8019396:	f7ff fec3 	bl	8019120 <tcp_output_alloc_header>
 801939a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801939c:	693b      	ldr	r3, [r7, #16]
 801939e:	2b00      	cmp	r3, #0
 80193a0:	d109      	bne.n	80193b6 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80193a2:	687b      	ldr	r3, [r7, #4]
 80193a4:	8b5b      	ldrh	r3, [r3, #26]
 80193a6:	f043 0303 	orr.w	r3, r3, #3
 80193aa:	b29a      	uxth	r2, r3
 80193ac:	687b      	ldr	r3, [r7, #4]
 80193ae:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 80193b0:	f06f 0301 	mvn.w	r3, #1
 80193b4:	e023      	b.n	80193fe <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 80193b6:	7dbb      	ldrb	r3, [r7, #22]
 80193b8:	7dfa      	ldrb	r2, [r7, #23]
 80193ba:	6939      	ldr	r1, [r7, #16]
 80193bc:	6878      	ldr	r0, [r7, #4]
 80193be:	f7ff feed 	bl	801919c <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80193c2:	687a      	ldr	r2, [r7, #4]
 80193c4:	687b      	ldr	r3, [r7, #4]
 80193c6:	3304      	adds	r3, #4
 80193c8:	6939      	ldr	r1, [r7, #16]
 80193ca:	6878      	ldr	r0, [r7, #4]
 80193cc:	f7ff ff24 	bl	8019218 <tcp_output_control_segment>
 80193d0:	4603      	mov	r3, r0
 80193d2:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 80193d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80193d8:	2b00      	cmp	r3, #0
 80193da:	d007      	beq.n	80193ec <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80193dc:	687b      	ldr	r3, [r7, #4]
 80193de:	8b5b      	ldrh	r3, [r3, #26]
 80193e0:	f043 0303 	orr.w	r3, r3, #3
 80193e4:	b29a      	uxth	r2, r3
 80193e6:	687b      	ldr	r3, [r7, #4]
 80193e8:	835a      	strh	r2, [r3, #26]
 80193ea:	e006      	b.n	80193fa <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80193ec:	687b      	ldr	r3, [r7, #4]
 80193ee:	8b5b      	ldrh	r3, [r3, #26]
 80193f0:	f023 0303 	bic.w	r3, r3, #3
 80193f4:	b29a      	uxth	r2, r3
 80193f6:	687b      	ldr	r3, [r7, #4]
 80193f8:	835a      	strh	r2, [r3, #26]
  }

  return err;
 80193fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80193fe:	4618      	mov	r0, r3
 8019400:	371c      	adds	r7, #28
 8019402:	46bd      	mov	sp, r7
 8019404:	bd90      	pop	{r4, r7, pc}
 8019406:	bf00      	nop
 8019408:	080220e0 	.word	0x080220e0
 801940c:	0802289c 	.word	0x0802289c
 8019410:	08022134 	.word	0x08022134

08019414 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8019414:	b590      	push	{r4, r7, lr}
 8019416:	b087      	sub	sp, #28
 8019418:	af00      	add	r7, sp, #0
 801941a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801941c:	2300      	movs	r3, #0
 801941e:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8019420:	687b      	ldr	r3, [r7, #4]
 8019422:	2b00      	cmp	r3, #0
 8019424:	d106      	bne.n	8019434 <tcp_keepalive+0x20>
 8019426:	4b18      	ldr	r3, [pc, #96]	@ (8019488 <tcp_keepalive+0x74>)
 8019428:	f640 0224 	movw	r2, #2084	@ 0x824
 801942c:	4917      	ldr	r1, [pc, #92]	@ (801948c <tcp_keepalive+0x78>)
 801942e:	4818      	ldr	r0, [pc, #96]	@ (8019490 <tcp_keepalive+0x7c>)
 8019430:	f004 f962 	bl	801d6f8 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8019434:	7dfb      	ldrb	r3, [r7, #23]
 8019436:	b29c      	uxth	r4, r3
 8019438:	687b      	ldr	r3, [r7, #4]
 801943a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801943c:	3b01      	subs	r3, #1
 801943e:	4618      	mov	r0, r3
 8019440:	f7f8 f987 	bl	8011752 <lwip_htonl>
 8019444:	4603      	mov	r3, r0
 8019446:	2200      	movs	r2, #0
 8019448:	4621      	mov	r1, r4
 801944a:	6878      	ldr	r0, [r7, #4]
 801944c:	f7ff fe68 	bl	8019120 <tcp_output_alloc_header>
 8019450:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019452:	693b      	ldr	r3, [r7, #16]
 8019454:	2b00      	cmp	r3, #0
 8019456:	d102      	bne.n	801945e <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8019458:	f04f 33ff 	mov.w	r3, #4294967295
 801945c:	e010      	b.n	8019480 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801945e:	7dfb      	ldrb	r3, [r7, #23]
 8019460:	2200      	movs	r2, #0
 8019462:	6939      	ldr	r1, [r7, #16]
 8019464:	6878      	ldr	r0, [r7, #4]
 8019466:	f7ff fe99 	bl	801919c <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801946a:	687a      	ldr	r2, [r7, #4]
 801946c:	687b      	ldr	r3, [r7, #4]
 801946e:	3304      	adds	r3, #4
 8019470:	6939      	ldr	r1, [r7, #16]
 8019472:	6878      	ldr	r0, [r7, #4]
 8019474:	f7ff fed0 	bl	8019218 <tcp_output_control_segment>
 8019478:	4603      	mov	r3, r0
 801947a:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801947c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019480:	4618      	mov	r0, r3
 8019482:	371c      	adds	r7, #28
 8019484:	46bd      	mov	sp, r7
 8019486:	bd90      	pop	{r4, r7, pc}
 8019488:	080220e0 	.word	0x080220e0
 801948c:	080228bc 	.word	0x080228bc
 8019490:	08022134 	.word	0x08022134

08019494 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8019494:	b590      	push	{r4, r7, lr}
 8019496:	b08b      	sub	sp, #44	@ 0x2c
 8019498:	af00      	add	r7, sp, #0
 801949a:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801949c:	2300      	movs	r3, #0
 801949e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 80194a2:	687b      	ldr	r3, [r7, #4]
 80194a4:	2b00      	cmp	r3, #0
 80194a6:	d106      	bne.n	80194b6 <tcp_zero_window_probe+0x22>
 80194a8:	4b4c      	ldr	r3, [pc, #304]	@ (80195dc <tcp_zero_window_probe+0x148>)
 80194aa:	f640 024f 	movw	r2, #2127	@ 0x84f
 80194ae:	494c      	ldr	r1, [pc, #304]	@ (80195e0 <tcp_zero_window_probe+0x14c>)
 80194b0:	484c      	ldr	r0, [pc, #304]	@ (80195e4 <tcp_zero_window_probe+0x150>)
 80194b2:	f004 f921 	bl	801d6f8 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 80194b6:	687b      	ldr	r3, [r7, #4]
 80194b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80194ba:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 80194bc:	6a3b      	ldr	r3, [r7, #32]
 80194be:	2b00      	cmp	r3, #0
 80194c0:	d101      	bne.n	80194c6 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 80194c2:	2300      	movs	r3, #0
 80194c4:	e086      	b.n	80195d4 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 80194c6:	687b      	ldr	r3, [r7, #4]
 80194c8:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 80194cc:	2bff      	cmp	r3, #255	@ 0xff
 80194ce:	d007      	beq.n	80194e0 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 80194d0:	687b      	ldr	r3, [r7, #4]
 80194d2:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 80194d6:	3301      	adds	r3, #1
 80194d8:	b2da      	uxtb	r2, r3
 80194da:	687b      	ldr	r3, [r7, #4]
 80194dc:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80194e0:	6a3b      	ldr	r3, [r7, #32]
 80194e2:	68db      	ldr	r3, [r3, #12]
 80194e4:	899b      	ldrh	r3, [r3, #12]
 80194e6:	b29b      	uxth	r3, r3
 80194e8:	4618      	mov	r0, r3
 80194ea:	f7f8 f91d 	bl	8011728 <lwip_htons>
 80194ee:	4603      	mov	r3, r0
 80194f0:	b2db      	uxtb	r3, r3
 80194f2:	f003 0301 	and.w	r3, r3, #1
 80194f6:	2b00      	cmp	r3, #0
 80194f8:	d005      	beq.n	8019506 <tcp_zero_window_probe+0x72>
 80194fa:	6a3b      	ldr	r3, [r7, #32]
 80194fc:	891b      	ldrh	r3, [r3, #8]
 80194fe:	2b00      	cmp	r3, #0
 8019500:	d101      	bne.n	8019506 <tcp_zero_window_probe+0x72>
 8019502:	2301      	movs	r3, #1
 8019504:	e000      	b.n	8019508 <tcp_zero_window_probe+0x74>
 8019506:	2300      	movs	r3, #0
 8019508:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801950a:	7ffb      	ldrb	r3, [r7, #31]
 801950c:	2b00      	cmp	r3, #0
 801950e:	bf0c      	ite	eq
 8019510:	2301      	moveq	r3, #1
 8019512:	2300      	movne	r3, #0
 8019514:	b2db      	uxtb	r3, r3
 8019516:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8019518:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801951c:	b299      	uxth	r1, r3
 801951e:	6a3b      	ldr	r3, [r7, #32]
 8019520:	68db      	ldr	r3, [r3, #12]
 8019522:	685b      	ldr	r3, [r3, #4]
 8019524:	8bba      	ldrh	r2, [r7, #28]
 8019526:	6878      	ldr	r0, [r7, #4]
 8019528:	f7ff fdfa 	bl	8019120 <tcp_output_alloc_header>
 801952c:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801952e:	69bb      	ldr	r3, [r7, #24]
 8019530:	2b00      	cmp	r3, #0
 8019532:	d102      	bne.n	801953a <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8019534:	f04f 33ff 	mov.w	r3, #4294967295
 8019538:	e04c      	b.n	80195d4 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801953a:	69bb      	ldr	r3, [r7, #24]
 801953c:	685b      	ldr	r3, [r3, #4]
 801953e:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8019540:	7ffb      	ldrb	r3, [r7, #31]
 8019542:	2b00      	cmp	r3, #0
 8019544:	d011      	beq.n	801956a <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8019546:	697b      	ldr	r3, [r7, #20]
 8019548:	899b      	ldrh	r3, [r3, #12]
 801954a:	b29b      	uxth	r3, r3
 801954c:	b21b      	sxth	r3, r3
 801954e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8019552:	b21c      	sxth	r4, r3
 8019554:	2011      	movs	r0, #17
 8019556:	f7f8 f8e7 	bl	8011728 <lwip_htons>
 801955a:	4603      	mov	r3, r0
 801955c:	b21b      	sxth	r3, r3
 801955e:	4323      	orrs	r3, r4
 8019560:	b21b      	sxth	r3, r3
 8019562:	b29a      	uxth	r2, r3
 8019564:	697b      	ldr	r3, [r7, #20]
 8019566:	819a      	strh	r2, [r3, #12]
 8019568:	e010      	b.n	801958c <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801956a:	69bb      	ldr	r3, [r7, #24]
 801956c:	685b      	ldr	r3, [r3, #4]
 801956e:	3314      	adds	r3, #20
 8019570:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8019572:	6a3b      	ldr	r3, [r7, #32]
 8019574:	6858      	ldr	r0, [r3, #4]
 8019576:	6a3b      	ldr	r3, [r7, #32]
 8019578:	685b      	ldr	r3, [r3, #4]
 801957a:	891a      	ldrh	r2, [r3, #8]
 801957c:	6a3b      	ldr	r3, [r7, #32]
 801957e:	891b      	ldrh	r3, [r3, #8]
 8019580:	1ad3      	subs	r3, r2, r3
 8019582:	b29b      	uxth	r3, r3
 8019584:	2201      	movs	r2, #1
 8019586:	6939      	ldr	r1, [r7, #16]
 8019588:	f7f9 fefc 	bl	8013384 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801958c:	6a3b      	ldr	r3, [r7, #32]
 801958e:	68db      	ldr	r3, [r3, #12]
 8019590:	685b      	ldr	r3, [r3, #4]
 8019592:	4618      	mov	r0, r3
 8019594:	f7f8 f8dd 	bl	8011752 <lwip_htonl>
 8019598:	4603      	mov	r3, r0
 801959a:	3301      	adds	r3, #1
 801959c:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801959e:	687b      	ldr	r3, [r7, #4]
 80195a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80195a2:	68fb      	ldr	r3, [r7, #12]
 80195a4:	1ad3      	subs	r3, r2, r3
 80195a6:	2b00      	cmp	r3, #0
 80195a8:	da02      	bge.n	80195b0 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 80195aa:	687b      	ldr	r3, [r7, #4]
 80195ac:	68fa      	ldr	r2, [r7, #12]
 80195ae:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80195b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80195b4:	2200      	movs	r2, #0
 80195b6:	69b9      	ldr	r1, [r7, #24]
 80195b8:	6878      	ldr	r0, [r7, #4]
 80195ba:	f7ff fdef 	bl	801919c <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80195be:	687a      	ldr	r2, [r7, #4]
 80195c0:	687b      	ldr	r3, [r7, #4]
 80195c2:	3304      	adds	r3, #4
 80195c4:	69b9      	ldr	r1, [r7, #24]
 80195c6:	6878      	ldr	r0, [r7, #4]
 80195c8:	f7ff fe26 	bl	8019218 <tcp_output_control_segment>
 80195cc:	4603      	mov	r3, r0
 80195ce:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80195d0:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80195d4:	4618      	mov	r0, r3
 80195d6:	372c      	adds	r7, #44	@ 0x2c
 80195d8:	46bd      	mov	sp, r7
 80195da:	bd90      	pop	{r4, r7, pc}
 80195dc:	080220e0 	.word	0x080220e0
 80195e0:	080228d8 	.word	0x080228d8
 80195e4:	08022134 	.word	0x08022134

080195e8 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 80195e8:	b580      	push	{r7, lr}
 80195ea:	b082      	sub	sp, #8
 80195ec:	af00      	add	r7, sp, #0
 80195ee:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 80195f0:	f7f9 ffb6 	bl	8013560 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 80195f4:	4b0a      	ldr	r3, [pc, #40]	@ (8019620 <tcpip_tcp_timer+0x38>)
 80195f6:	681b      	ldr	r3, [r3, #0]
 80195f8:	2b00      	cmp	r3, #0
 80195fa:	d103      	bne.n	8019604 <tcpip_tcp_timer+0x1c>
 80195fc:	4b09      	ldr	r3, [pc, #36]	@ (8019624 <tcpip_tcp_timer+0x3c>)
 80195fe:	681b      	ldr	r3, [r3, #0]
 8019600:	2b00      	cmp	r3, #0
 8019602:	d005      	beq.n	8019610 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8019604:	2200      	movs	r2, #0
 8019606:	4908      	ldr	r1, [pc, #32]	@ (8019628 <tcpip_tcp_timer+0x40>)
 8019608:	20fa      	movs	r0, #250	@ 0xfa
 801960a:	f000 f8f3 	bl	80197f4 <sys_timeout>
 801960e:	e003      	b.n	8019618 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8019610:	4b06      	ldr	r3, [pc, #24]	@ (801962c <tcpip_tcp_timer+0x44>)
 8019612:	2200      	movs	r2, #0
 8019614:	601a      	str	r2, [r3, #0]
  }
}
 8019616:	bf00      	nop
 8019618:	bf00      	nop
 801961a:	3708      	adds	r7, #8
 801961c:	46bd      	mov	sp, r7
 801961e:	bd80      	pop	{r7, pc}
 8019620:	2000f3e8 	.word	0x2000f3e8
 8019624:	2000f3ec 	.word	0x2000f3ec
 8019628:	080195e9 	.word	0x080195e9
 801962c:	2000f434 	.word	0x2000f434

08019630 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8019630:	b580      	push	{r7, lr}
 8019632:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8019634:	4b0a      	ldr	r3, [pc, #40]	@ (8019660 <tcp_timer_needed+0x30>)
 8019636:	681b      	ldr	r3, [r3, #0]
 8019638:	2b00      	cmp	r3, #0
 801963a:	d10f      	bne.n	801965c <tcp_timer_needed+0x2c>
 801963c:	4b09      	ldr	r3, [pc, #36]	@ (8019664 <tcp_timer_needed+0x34>)
 801963e:	681b      	ldr	r3, [r3, #0]
 8019640:	2b00      	cmp	r3, #0
 8019642:	d103      	bne.n	801964c <tcp_timer_needed+0x1c>
 8019644:	4b08      	ldr	r3, [pc, #32]	@ (8019668 <tcp_timer_needed+0x38>)
 8019646:	681b      	ldr	r3, [r3, #0]
 8019648:	2b00      	cmp	r3, #0
 801964a:	d007      	beq.n	801965c <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801964c:	4b04      	ldr	r3, [pc, #16]	@ (8019660 <tcp_timer_needed+0x30>)
 801964e:	2201      	movs	r2, #1
 8019650:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8019652:	2200      	movs	r2, #0
 8019654:	4905      	ldr	r1, [pc, #20]	@ (801966c <tcp_timer_needed+0x3c>)
 8019656:	20fa      	movs	r0, #250	@ 0xfa
 8019658:	f000 f8cc 	bl	80197f4 <sys_timeout>
  }
}
 801965c:	bf00      	nop
 801965e:	bd80      	pop	{r7, pc}
 8019660:	2000f434 	.word	0x2000f434
 8019664:	2000f3e8 	.word	0x2000f3e8
 8019668:	2000f3ec 	.word	0x2000f3ec
 801966c:	080195e9 	.word	0x080195e9

08019670 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8019670:	b580      	push	{r7, lr}
 8019672:	b086      	sub	sp, #24
 8019674:	af00      	add	r7, sp, #0
 8019676:	60f8      	str	r0, [r7, #12]
 8019678:	60b9      	str	r1, [r7, #8]
 801967a:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801967c:	200a      	movs	r0, #10
 801967e:	f7f8 fd61 	bl	8012144 <memp_malloc>
 8019682:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8019684:	693b      	ldr	r3, [r7, #16]
 8019686:	2b00      	cmp	r3, #0
 8019688:	d109      	bne.n	801969e <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801968a:	693b      	ldr	r3, [r7, #16]
 801968c:	2b00      	cmp	r3, #0
 801968e:	d151      	bne.n	8019734 <sys_timeout_abs+0xc4>
 8019690:	4b2a      	ldr	r3, [pc, #168]	@ (801973c <sys_timeout_abs+0xcc>)
 8019692:	22be      	movs	r2, #190	@ 0xbe
 8019694:	492a      	ldr	r1, [pc, #168]	@ (8019740 <sys_timeout_abs+0xd0>)
 8019696:	482b      	ldr	r0, [pc, #172]	@ (8019744 <sys_timeout_abs+0xd4>)
 8019698:	f004 f82e 	bl	801d6f8 <iprintf>
    return;
 801969c:	e04a      	b.n	8019734 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801969e:	693b      	ldr	r3, [r7, #16]
 80196a0:	2200      	movs	r2, #0
 80196a2:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 80196a4:	693b      	ldr	r3, [r7, #16]
 80196a6:	68ba      	ldr	r2, [r7, #8]
 80196a8:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80196aa:	693b      	ldr	r3, [r7, #16]
 80196ac:	687a      	ldr	r2, [r7, #4]
 80196ae:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 80196b0:	693b      	ldr	r3, [r7, #16]
 80196b2:	68fa      	ldr	r2, [r7, #12]
 80196b4:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80196b6:	4b24      	ldr	r3, [pc, #144]	@ (8019748 <sys_timeout_abs+0xd8>)
 80196b8:	681b      	ldr	r3, [r3, #0]
 80196ba:	2b00      	cmp	r3, #0
 80196bc:	d103      	bne.n	80196c6 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80196be:	4a22      	ldr	r2, [pc, #136]	@ (8019748 <sys_timeout_abs+0xd8>)
 80196c0:	693b      	ldr	r3, [r7, #16]
 80196c2:	6013      	str	r3, [r2, #0]
    return;
 80196c4:	e037      	b.n	8019736 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80196c6:	693b      	ldr	r3, [r7, #16]
 80196c8:	685a      	ldr	r2, [r3, #4]
 80196ca:	4b1f      	ldr	r3, [pc, #124]	@ (8019748 <sys_timeout_abs+0xd8>)
 80196cc:	681b      	ldr	r3, [r3, #0]
 80196ce:	685b      	ldr	r3, [r3, #4]
 80196d0:	1ad3      	subs	r3, r2, r3
 80196d2:	0fdb      	lsrs	r3, r3, #31
 80196d4:	f003 0301 	and.w	r3, r3, #1
 80196d8:	b2db      	uxtb	r3, r3
 80196da:	2b00      	cmp	r3, #0
 80196dc:	d007      	beq.n	80196ee <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80196de:	4b1a      	ldr	r3, [pc, #104]	@ (8019748 <sys_timeout_abs+0xd8>)
 80196e0:	681a      	ldr	r2, [r3, #0]
 80196e2:	693b      	ldr	r3, [r7, #16]
 80196e4:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80196e6:	4a18      	ldr	r2, [pc, #96]	@ (8019748 <sys_timeout_abs+0xd8>)
 80196e8:	693b      	ldr	r3, [r7, #16]
 80196ea:	6013      	str	r3, [r2, #0]
 80196ec:	e023      	b.n	8019736 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80196ee:	4b16      	ldr	r3, [pc, #88]	@ (8019748 <sys_timeout_abs+0xd8>)
 80196f0:	681b      	ldr	r3, [r3, #0]
 80196f2:	617b      	str	r3, [r7, #20]
 80196f4:	e01a      	b.n	801972c <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80196f6:	697b      	ldr	r3, [r7, #20]
 80196f8:	681b      	ldr	r3, [r3, #0]
 80196fa:	2b00      	cmp	r3, #0
 80196fc:	d00b      	beq.n	8019716 <sys_timeout_abs+0xa6>
 80196fe:	693b      	ldr	r3, [r7, #16]
 8019700:	685a      	ldr	r2, [r3, #4]
 8019702:	697b      	ldr	r3, [r7, #20]
 8019704:	681b      	ldr	r3, [r3, #0]
 8019706:	685b      	ldr	r3, [r3, #4]
 8019708:	1ad3      	subs	r3, r2, r3
 801970a:	0fdb      	lsrs	r3, r3, #31
 801970c:	f003 0301 	and.w	r3, r3, #1
 8019710:	b2db      	uxtb	r3, r3
 8019712:	2b00      	cmp	r3, #0
 8019714:	d007      	beq.n	8019726 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8019716:	697b      	ldr	r3, [r7, #20]
 8019718:	681a      	ldr	r2, [r3, #0]
 801971a:	693b      	ldr	r3, [r7, #16]
 801971c:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801971e:	697b      	ldr	r3, [r7, #20]
 8019720:	693a      	ldr	r2, [r7, #16]
 8019722:	601a      	str	r2, [r3, #0]
        break;
 8019724:	e007      	b.n	8019736 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8019726:	697b      	ldr	r3, [r7, #20]
 8019728:	681b      	ldr	r3, [r3, #0]
 801972a:	617b      	str	r3, [r7, #20]
 801972c:	697b      	ldr	r3, [r7, #20]
 801972e:	2b00      	cmp	r3, #0
 8019730:	d1e1      	bne.n	80196f6 <sys_timeout_abs+0x86>
 8019732:	e000      	b.n	8019736 <sys_timeout_abs+0xc6>
    return;
 8019734:	bf00      	nop
      }
    }
  }
}
 8019736:	3718      	adds	r7, #24
 8019738:	46bd      	mov	sp, r7
 801973a:	bd80      	pop	{r7, pc}
 801973c:	080228fc 	.word	0x080228fc
 8019740:	08022930 	.word	0x08022930
 8019744:	08022970 	.word	0x08022970
 8019748:	2000f42c 	.word	0x2000f42c

0801974c <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801974c:	b580      	push	{r7, lr}
 801974e:	b086      	sub	sp, #24
 8019750:	af00      	add	r7, sp, #0
 8019752:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8019754:	687b      	ldr	r3, [r7, #4]
 8019756:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8019758:	697b      	ldr	r3, [r7, #20]
 801975a:	685b      	ldr	r3, [r3, #4]
 801975c:	4798      	blx	r3

  now = sys_now();
 801975e:	f7f1 fb35 	bl	800adcc <sys_now>
 8019762:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8019764:	697b      	ldr	r3, [r7, #20]
 8019766:	681a      	ldr	r2, [r3, #0]
 8019768:	4b0f      	ldr	r3, [pc, #60]	@ (80197a8 <lwip_cyclic_timer+0x5c>)
 801976a:	681b      	ldr	r3, [r3, #0]
 801976c:	4413      	add	r3, r2
 801976e:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8019770:	68fa      	ldr	r2, [r7, #12]
 8019772:	693b      	ldr	r3, [r7, #16]
 8019774:	1ad3      	subs	r3, r2, r3
 8019776:	0fdb      	lsrs	r3, r3, #31
 8019778:	f003 0301 	and.w	r3, r3, #1
 801977c:	b2db      	uxtb	r3, r3
 801977e:	2b00      	cmp	r3, #0
 8019780:	d009      	beq.n	8019796 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8019782:	697b      	ldr	r3, [r7, #20]
 8019784:	681a      	ldr	r2, [r3, #0]
 8019786:	693b      	ldr	r3, [r7, #16]
 8019788:	4413      	add	r3, r2
 801978a:	687a      	ldr	r2, [r7, #4]
 801978c:	4907      	ldr	r1, [pc, #28]	@ (80197ac <lwip_cyclic_timer+0x60>)
 801978e:	4618      	mov	r0, r3
 8019790:	f7ff ff6e 	bl	8019670 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8019794:	e004      	b.n	80197a0 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8019796:	687a      	ldr	r2, [r7, #4]
 8019798:	4904      	ldr	r1, [pc, #16]	@ (80197ac <lwip_cyclic_timer+0x60>)
 801979a:	68f8      	ldr	r0, [r7, #12]
 801979c:	f7ff ff68 	bl	8019670 <sys_timeout_abs>
}
 80197a0:	bf00      	nop
 80197a2:	3718      	adds	r7, #24
 80197a4:	46bd      	mov	sp, r7
 80197a6:	bd80      	pop	{r7, pc}
 80197a8:	2000f430 	.word	0x2000f430
 80197ac:	0801974d 	.word	0x0801974d

080197b0 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80197b0:	b580      	push	{r7, lr}
 80197b2:	b082      	sub	sp, #8
 80197b4:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80197b6:	2301      	movs	r3, #1
 80197b8:	607b      	str	r3, [r7, #4]
 80197ba:	e00e      	b.n	80197da <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80197bc:	4a0b      	ldr	r2, [pc, #44]	@ (80197ec <sys_timeouts_init+0x3c>)
 80197be:	687b      	ldr	r3, [r7, #4]
 80197c0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80197c4:	687b      	ldr	r3, [r7, #4]
 80197c6:	00db      	lsls	r3, r3, #3
 80197c8:	4a08      	ldr	r2, [pc, #32]	@ (80197ec <sys_timeouts_init+0x3c>)
 80197ca:	4413      	add	r3, r2
 80197cc:	461a      	mov	r2, r3
 80197ce:	4908      	ldr	r1, [pc, #32]	@ (80197f0 <sys_timeouts_init+0x40>)
 80197d0:	f000 f810 	bl	80197f4 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80197d4:	687b      	ldr	r3, [r7, #4]
 80197d6:	3301      	adds	r3, #1
 80197d8:	607b      	str	r3, [r7, #4]
 80197da:	687b      	ldr	r3, [r7, #4]
 80197dc:	2b02      	cmp	r3, #2
 80197de:	d9ed      	bls.n	80197bc <sys_timeouts_init+0xc>
  }
}
 80197e0:	bf00      	nop
 80197e2:	bf00      	nop
 80197e4:	3708      	adds	r7, #8
 80197e6:	46bd      	mov	sp, r7
 80197e8:	bd80      	pop	{r7, pc}
 80197ea:	bf00      	nop
 80197ec:	080241ec 	.word	0x080241ec
 80197f0:	0801974d 	.word	0x0801974d

080197f4 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80197f4:	b580      	push	{r7, lr}
 80197f6:	b086      	sub	sp, #24
 80197f8:	af00      	add	r7, sp, #0
 80197fa:	60f8      	str	r0, [r7, #12]
 80197fc:	60b9      	str	r1, [r7, #8]
 80197fe:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8019800:	68fb      	ldr	r3, [r7, #12]
 8019802:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8019806:	d306      	bcc.n	8019816 <sys_timeout+0x22>
 8019808:	4b0a      	ldr	r3, [pc, #40]	@ (8019834 <sys_timeout+0x40>)
 801980a:	f240 1229 	movw	r2, #297	@ 0x129
 801980e:	490a      	ldr	r1, [pc, #40]	@ (8019838 <sys_timeout+0x44>)
 8019810:	480a      	ldr	r0, [pc, #40]	@ (801983c <sys_timeout+0x48>)
 8019812:	f003 ff71 	bl	801d6f8 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8019816:	f7f1 fad9 	bl	800adcc <sys_now>
 801981a:	4602      	mov	r2, r0
 801981c:	68fb      	ldr	r3, [r7, #12]
 801981e:	4413      	add	r3, r2
 8019820:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8019822:	687a      	ldr	r2, [r7, #4]
 8019824:	68b9      	ldr	r1, [r7, #8]
 8019826:	6978      	ldr	r0, [r7, #20]
 8019828:	f7ff ff22 	bl	8019670 <sys_timeout_abs>
#endif
}
 801982c:	bf00      	nop
 801982e:	3718      	adds	r7, #24
 8019830:	46bd      	mov	sp, r7
 8019832:	bd80      	pop	{r7, pc}
 8019834:	080228fc 	.word	0x080228fc
 8019838:	08022998 	.word	0x08022998
 801983c:	08022970 	.word	0x08022970

08019840 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8019840:	b580      	push	{r7, lr}
 8019842:	b084      	sub	sp, #16
 8019844:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8019846:	f7f1 fac1 	bl	800adcc <sys_now>
 801984a:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801984c:	4b17      	ldr	r3, [pc, #92]	@ (80198ac <sys_check_timeouts+0x6c>)
 801984e:	681b      	ldr	r3, [r3, #0]
 8019850:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8019852:	68bb      	ldr	r3, [r7, #8]
 8019854:	2b00      	cmp	r3, #0
 8019856:	d022      	beq.n	801989e <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8019858:	68bb      	ldr	r3, [r7, #8]
 801985a:	685b      	ldr	r3, [r3, #4]
 801985c:	68fa      	ldr	r2, [r7, #12]
 801985e:	1ad3      	subs	r3, r2, r3
 8019860:	0fdb      	lsrs	r3, r3, #31
 8019862:	f003 0301 	and.w	r3, r3, #1
 8019866:	b2db      	uxtb	r3, r3
 8019868:	2b00      	cmp	r3, #0
 801986a:	d11a      	bne.n	80198a2 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801986c:	68bb      	ldr	r3, [r7, #8]
 801986e:	681b      	ldr	r3, [r3, #0]
 8019870:	4a0e      	ldr	r2, [pc, #56]	@ (80198ac <sys_check_timeouts+0x6c>)
 8019872:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8019874:	68bb      	ldr	r3, [r7, #8]
 8019876:	689b      	ldr	r3, [r3, #8]
 8019878:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801987a:	68bb      	ldr	r3, [r7, #8]
 801987c:	68db      	ldr	r3, [r3, #12]
 801987e:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8019880:	68bb      	ldr	r3, [r7, #8]
 8019882:	685b      	ldr	r3, [r3, #4]
 8019884:	4a0a      	ldr	r2, [pc, #40]	@ (80198b0 <sys_check_timeouts+0x70>)
 8019886:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8019888:	68b9      	ldr	r1, [r7, #8]
 801988a:	200a      	movs	r0, #10
 801988c:	f7f8 fcd0 	bl	8012230 <memp_free>
    if (handler != NULL) {
 8019890:	687b      	ldr	r3, [r7, #4]
 8019892:	2b00      	cmp	r3, #0
 8019894:	d0da      	beq.n	801984c <sys_check_timeouts+0xc>
      handler(arg);
 8019896:	687b      	ldr	r3, [r7, #4]
 8019898:	6838      	ldr	r0, [r7, #0]
 801989a:	4798      	blx	r3
  do {
 801989c:	e7d6      	b.n	801984c <sys_check_timeouts+0xc>
      return;
 801989e:	bf00      	nop
 80198a0:	e000      	b.n	80198a4 <sys_check_timeouts+0x64>
      return;
 80198a2:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 80198a4:	3710      	adds	r7, #16
 80198a6:	46bd      	mov	sp, r7
 80198a8:	bd80      	pop	{r7, pc}
 80198aa:	bf00      	nop
 80198ac:	2000f42c 	.word	0x2000f42c
 80198b0:	2000f430 	.word	0x2000f430

080198b4 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 80198b4:	b580      	push	{r7, lr}
 80198b6:	b082      	sub	sp, #8
 80198b8:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 80198ba:	4b16      	ldr	r3, [pc, #88]	@ (8019914 <sys_timeouts_sleeptime+0x60>)
 80198bc:	681b      	ldr	r3, [r3, #0]
 80198be:	2b00      	cmp	r3, #0
 80198c0:	d102      	bne.n	80198c8 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 80198c2:	f04f 33ff 	mov.w	r3, #4294967295
 80198c6:	e020      	b.n	801990a <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 80198c8:	f7f1 fa80 	bl	800adcc <sys_now>
 80198cc:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 80198ce:	4b11      	ldr	r3, [pc, #68]	@ (8019914 <sys_timeouts_sleeptime+0x60>)
 80198d0:	681b      	ldr	r3, [r3, #0]
 80198d2:	685a      	ldr	r2, [r3, #4]
 80198d4:	687b      	ldr	r3, [r7, #4]
 80198d6:	1ad3      	subs	r3, r2, r3
 80198d8:	0fdb      	lsrs	r3, r3, #31
 80198da:	f003 0301 	and.w	r3, r3, #1
 80198de:	b2db      	uxtb	r3, r3
 80198e0:	2b00      	cmp	r3, #0
 80198e2:	d001      	beq.n	80198e8 <sys_timeouts_sleeptime+0x34>
    return 0;
 80198e4:	2300      	movs	r3, #0
 80198e6:	e010      	b.n	801990a <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 80198e8:	4b0a      	ldr	r3, [pc, #40]	@ (8019914 <sys_timeouts_sleeptime+0x60>)
 80198ea:	681b      	ldr	r3, [r3, #0]
 80198ec:	685a      	ldr	r2, [r3, #4]
 80198ee:	687b      	ldr	r3, [r7, #4]
 80198f0:	1ad3      	subs	r3, r2, r3
 80198f2:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 80198f4:	683b      	ldr	r3, [r7, #0]
 80198f6:	2b00      	cmp	r3, #0
 80198f8:	da06      	bge.n	8019908 <sys_timeouts_sleeptime+0x54>
 80198fa:	4b07      	ldr	r3, [pc, #28]	@ (8019918 <sys_timeouts_sleeptime+0x64>)
 80198fc:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 8019900:	4906      	ldr	r1, [pc, #24]	@ (801991c <sys_timeouts_sleeptime+0x68>)
 8019902:	4807      	ldr	r0, [pc, #28]	@ (8019920 <sys_timeouts_sleeptime+0x6c>)
 8019904:	f003 fef8 	bl	801d6f8 <iprintf>
    return ret;
 8019908:	683b      	ldr	r3, [r7, #0]
  }
}
 801990a:	4618      	mov	r0, r3
 801990c:	3708      	adds	r7, #8
 801990e:	46bd      	mov	sp, r7
 8019910:	bd80      	pop	{r7, pc}
 8019912:	bf00      	nop
 8019914:	2000f42c 	.word	0x2000f42c
 8019918:	080228fc 	.word	0x080228fc
 801991c:	080229d0 	.word	0x080229d0
 8019920:	08022970 	.word	0x08022970

08019924 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8019924:	b580      	push	{r7, lr}
 8019926:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8019928:	f003 f98e 	bl	801cc48 <rand>
 801992c:	4603      	mov	r3, r0
 801992e:	b29b      	uxth	r3, r3
 8019930:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8019934:	b29b      	uxth	r3, r3
 8019936:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801993a:	b29a      	uxth	r2, r3
 801993c:	4b01      	ldr	r3, [pc, #4]	@ (8019944 <udp_init+0x20>)
 801993e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8019940:	bf00      	nop
 8019942:	bd80      	pop	{r7, pc}
 8019944:	20000080 	.word	0x20000080

08019948 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8019948:	b480      	push	{r7}
 801994a:	b083      	sub	sp, #12
 801994c:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801994e:	2300      	movs	r3, #0
 8019950:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8019952:	4b17      	ldr	r3, [pc, #92]	@ (80199b0 <udp_new_port+0x68>)
 8019954:	881b      	ldrh	r3, [r3, #0]
 8019956:	1c5a      	adds	r2, r3, #1
 8019958:	b291      	uxth	r1, r2
 801995a:	4a15      	ldr	r2, [pc, #84]	@ (80199b0 <udp_new_port+0x68>)
 801995c:	8011      	strh	r1, [r2, #0]
 801995e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019962:	4293      	cmp	r3, r2
 8019964:	d103      	bne.n	801996e <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8019966:	4b12      	ldr	r3, [pc, #72]	@ (80199b0 <udp_new_port+0x68>)
 8019968:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 801996c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801996e:	4b11      	ldr	r3, [pc, #68]	@ (80199b4 <udp_new_port+0x6c>)
 8019970:	681b      	ldr	r3, [r3, #0]
 8019972:	603b      	str	r3, [r7, #0]
 8019974:	e011      	b.n	801999a <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 8019976:	683b      	ldr	r3, [r7, #0]
 8019978:	8a5a      	ldrh	r2, [r3, #18]
 801997a:	4b0d      	ldr	r3, [pc, #52]	@ (80199b0 <udp_new_port+0x68>)
 801997c:	881b      	ldrh	r3, [r3, #0]
 801997e:	429a      	cmp	r2, r3
 8019980:	d108      	bne.n	8019994 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8019982:	88fb      	ldrh	r3, [r7, #6]
 8019984:	3301      	adds	r3, #1
 8019986:	80fb      	strh	r3, [r7, #6]
 8019988:	88fb      	ldrh	r3, [r7, #6]
 801998a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801998e:	d3e0      	bcc.n	8019952 <udp_new_port+0xa>
        return 0;
 8019990:	2300      	movs	r3, #0
 8019992:	e007      	b.n	80199a4 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8019994:	683b      	ldr	r3, [r7, #0]
 8019996:	68db      	ldr	r3, [r3, #12]
 8019998:	603b      	str	r3, [r7, #0]
 801999a:	683b      	ldr	r3, [r7, #0]
 801999c:	2b00      	cmp	r3, #0
 801999e:	d1ea      	bne.n	8019976 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 80199a0:	4b03      	ldr	r3, [pc, #12]	@ (80199b0 <udp_new_port+0x68>)
 80199a2:	881b      	ldrh	r3, [r3, #0]
}
 80199a4:	4618      	mov	r0, r3
 80199a6:	370c      	adds	r7, #12
 80199a8:	46bd      	mov	sp, r7
 80199aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80199ae:	4770      	bx	lr
 80199b0:	20000080 	.word	0x20000080
 80199b4:	2000f438 	.word	0x2000f438

080199b8 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 80199b8:	b580      	push	{r7, lr}
 80199ba:	b084      	sub	sp, #16
 80199bc:	af00      	add	r7, sp, #0
 80199be:	60f8      	str	r0, [r7, #12]
 80199c0:	60b9      	str	r1, [r7, #8]
 80199c2:	4613      	mov	r3, r2
 80199c4:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 80199c6:	68fb      	ldr	r3, [r7, #12]
 80199c8:	2b00      	cmp	r3, #0
 80199ca:	d105      	bne.n	80199d8 <udp_input_local_match+0x20>
 80199cc:	4b27      	ldr	r3, [pc, #156]	@ (8019a6c <udp_input_local_match+0xb4>)
 80199ce:	2287      	movs	r2, #135	@ 0x87
 80199d0:	4927      	ldr	r1, [pc, #156]	@ (8019a70 <udp_input_local_match+0xb8>)
 80199d2:	4828      	ldr	r0, [pc, #160]	@ (8019a74 <udp_input_local_match+0xbc>)
 80199d4:	f003 fe90 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 80199d8:	68bb      	ldr	r3, [r7, #8]
 80199da:	2b00      	cmp	r3, #0
 80199dc:	d105      	bne.n	80199ea <udp_input_local_match+0x32>
 80199de:	4b23      	ldr	r3, [pc, #140]	@ (8019a6c <udp_input_local_match+0xb4>)
 80199e0:	2288      	movs	r2, #136	@ 0x88
 80199e2:	4925      	ldr	r1, [pc, #148]	@ (8019a78 <udp_input_local_match+0xc0>)
 80199e4:	4823      	ldr	r0, [pc, #140]	@ (8019a74 <udp_input_local_match+0xbc>)
 80199e6:	f003 fe87 	bl	801d6f8 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80199ea:	68fb      	ldr	r3, [r7, #12]
 80199ec:	7a1b      	ldrb	r3, [r3, #8]
 80199ee:	2b00      	cmp	r3, #0
 80199f0:	d00b      	beq.n	8019a0a <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80199f2:	68fb      	ldr	r3, [r7, #12]
 80199f4:	7a1a      	ldrb	r2, [r3, #8]
 80199f6:	4b21      	ldr	r3, [pc, #132]	@ (8019a7c <udp_input_local_match+0xc4>)
 80199f8:	685b      	ldr	r3, [r3, #4]
 80199fa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80199fe:	3301      	adds	r3, #1
 8019a00:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8019a02:	429a      	cmp	r2, r3
 8019a04:	d001      	beq.n	8019a0a <udp_input_local_match+0x52>
    return 0;
 8019a06:	2300      	movs	r3, #0
 8019a08:	e02b      	b.n	8019a62 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8019a0a:	79fb      	ldrb	r3, [r7, #7]
 8019a0c:	2b00      	cmp	r3, #0
 8019a0e:	d018      	beq.n	8019a42 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8019a10:	68fb      	ldr	r3, [r7, #12]
 8019a12:	2b00      	cmp	r3, #0
 8019a14:	d013      	beq.n	8019a3e <udp_input_local_match+0x86>
 8019a16:	68fb      	ldr	r3, [r7, #12]
 8019a18:	681b      	ldr	r3, [r3, #0]
 8019a1a:	2b00      	cmp	r3, #0
 8019a1c:	d00f      	beq.n	8019a3e <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8019a1e:	4b17      	ldr	r3, [pc, #92]	@ (8019a7c <udp_input_local_match+0xc4>)
 8019a20:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8019a22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019a26:	d00a      	beq.n	8019a3e <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8019a28:	68fb      	ldr	r3, [r7, #12]
 8019a2a:	681a      	ldr	r2, [r3, #0]
 8019a2c:	4b13      	ldr	r3, [pc, #76]	@ (8019a7c <udp_input_local_match+0xc4>)
 8019a2e:	695b      	ldr	r3, [r3, #20]
 8019a30:	405a      	eors	r2, r3
 8019a32:	68bb      	ldr	r3, [r7, #8]
 8019a34:	3308      	adds	r3, #8
 8019a36:	681b      	ldr	r3, [r3, #0]
 8019a38:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8019a3a:	2b00      	cmp	r3, #0
 8019a3c:	d110      	bne.n	8019a60 <udp_input_local_match+0xa8>
          return 1;
 8019a3e:	2301      	movs	r3, #1
 8019a40:	e00f      	b.n	8019a62 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8019a42:	68fb      	ldr	r3, [r7, #12]
 8019a44:	2b00      	cmp	r3, #0
 8019a46:	d009      	beq.n	8019a5c <udp_input_local_match+0xa4>
 8019a48:	68fb      	ldr	r3, [r7, #12]
 8019a4a:	681b      	ldr	r3, [r3, #0]
 8019a4c:	2b00      	cmp	r3, #0
 8019a4e:	d005      	beq.n	8019a5c <udp_input_local_match+0xa4>
 8019a50:	68fb      	ldr	r3, [r7, #12]
 8019a52:	681a      	ldr	r2, [r3, #0]
 8019a54:	4b09      	ldr	r3, [pc, #36]	@ (8019a7c <udp_input_local_match+0xc4>)
 8019a56:	695b      	ldr	r3, [r3, #20]
 8019a58:	429a      	cmp	r2, r3
 8019a5a:	d101      	bne.n	8019a60 <udp_input_local_match+0xa8>
        return 1;
 8019a5c:	2301      	movs	r3, #1
 8019a5e:	e000      	b.n	8019a62 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8019a60:	2300      	movs	r3, #0
}
 8019a62:	4618      	mov	r0, r3
 8019a64:	3710      	adds	r7, #16
 8019a66:	46bd      	mov	sp, r7
 8019a68:	bd80      	pop	{r7, pc}
 8019a6a:	bf00      	nop
 8019a6c:	080229e4 	.word	0x080229e4
 8019a70:	08022a14 	.word	0x08022a14
 8019a74:	08022a38 	.word	0x08022a38
 8019a78:	08022a60 	.word	0x08022a60
 8019a7c:	2000bc88 	.word	0x2000bc88

08019a80 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8019a80:	b590      	push	{r4, r7, lr}
 8019a82:	b08d      	sub	sp, #52	@ 0x34
 8019a84:	af02      	add	r7, sp, #8
 8019a86:	6078      	str	r0, [r7, #4]
 8019a88:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8019a8a:	2300      	movs	r3, #0
 8019a8c:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8019a8e:	687b      	ldr	r3, [r7, #4]
 8019a90:	2b00      	cmp	r3, #0
 8019a92:	d105      	bne.n	8019aa0 <udp_input+0x20>
 8019a94:	4b7c      	ldr	r3, [pc, #496]	@ (8019c88 <udp_input+0x208>)
 8019a96:	22cf      	movs	r2, #207	@ 0xcf
 8019a98:	497c      	ldr	r1, [pc, #496]	@ (8019c8c <udp_input+0x20c>)
 8019a9a:	487d      	ldr	r0, [pc, #500]	@ (8019c90 <udp_input+0x210>)
 8019a9c:	f003 fe2c 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8019aa0:	683b      	ldr	r3, [r7, #0]
 8019aa2:	2b00      	cmp	r3, #0
 8019aa4:	d105      	bne.n	8019ab2 <udp_input+0x32>
 8019aa6:	4b78      	ldr	r3, [pc, #480]	@ (8019c88 <udp_input+0x208>)
 8019aa8:	22d0      	movs	r2, #208	@ 0xd0
 8019aaa:	497a      	ldr	r1, [pc, #488]	@ (8019c94 <udp_input+0x214>)
 8019aac:	4878      	ldr	r0, [pc, #480]	@ (8019c90 <udp_input+0x210>)
 8019aae:	f003 fe23 	bl	801d6f8 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8019ab2:	687b      	ldr	r3, [r7, #4]
 8019ab4:	895b      	ldrh	r3, [r3, #10]
 8019ab6:	2b07      	cmp	r3, #7
 8019ab8:	d803      	bhi.n	8019ac2 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8019aba:	6878      	ldr	r0, [r7, #4]
 8019abc:	f7f9 fa5c 	bl	8012f78 <pbuf_free>
    goto end;
 8019ac0:	e0de      	b.n	8019c80 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8019ac2:	687b      	ldr	r3, [r7, #4]
 8019ac4:	685b      	ldr	r3, [r3, #4]
 8019ac6:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8019ac8:	4b73      	ldr	r3, [pc, #460]	@ (8019c98 <udp_input+0x218>)
 8019aca:	695b      	ldr	r3, [r3, #20]
 8019acc:	4a72      	ldr	r2, [pc, #456]	@ (8019c98 <udp_input+0x218>)
 8019ace:	6812      	ldr	r2, [r2, #0]
 8019ad0:	4611      	mov	r1, r2
 8019ad2:	4618      	mov	r0, r3
 8019ad4:	f001 ff80 	bl	801b9d8 <ip4_addr_isbroadcast_u32>
 8019ad8:	4603      	mov	r3, r0
 8019ada:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8019adc:	697b      	ldr	r3, [r7, #20]
 8019ade:	881b      	ldrh	r3, [r3, #0]
 8019ae0:	b29b      	uxth	r3, r3
 8019ae2:	4618      	mov	r0, r3
 8019ae4:	f7f7 fe20 	bl	8011728 <lwip_htons>
 8019ae8:	4603      	mov	r3, r0
 8019aea:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8019aec:	697b      	ldr	r3, [r7, #20]
 8019aee:	885b      	ldrh	r3, [r3, #2]
 8019af0:	b29b      	uxth	r3, r3
 8019af2:	4618      	mov	r0, r3
 8019af4:	f7f7 fe18 	bl	8011728 <lwip_htons>
 8019af8:	4603      	mov	r3, r0
 8019afa:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8019afc:	2300      	movs	r3, #0
 8019afe:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 8019b00:	2300      	movs	r3, #0
 8019b02:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8019b04:	2300      	movs	r3, #0
 8019b06:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8019b08:	4b64      	ldr	r3, [pc, #400]	@ (8019c9c <udp_input+0x21c>)
 8019b0a:	681b      	ldr	r3, [r3, #0]
 8019b0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8019b0e:	e054      	b.n	8019bba <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8019b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019b12:	8a5b      	ldrh	r3, [r3, #18]
 8019b14:	89fa      	ldrh	r2, [r7, #14]
 8019b16:	429a      	cmp	r2, r3
 8019b18:	d14a      	bne.n	8019bb0 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8019b1a:	7cfb      	ldrb	r3, [r7, #19]
 8019b1c:	461a      	mov	r2, r3
 8019b1e:	6839      	ldr	r1, [r7, #0]
 8019b20:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019b22:	f7ff ff49 	bl	80199b8 <udp_input_local_match>
 8019b26:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8019b28:	2b00      	cmp	r3, #0
 8019b2a:	d041      	beq.n	8019bb0 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8019b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019b2e:	7c1b      	ldrb	r3, [r3, #16]
 8019b30:	f003 0304 	and.w	r3, r3, #4
 8019b34:	2b00      	cmp	r3, #0
 8019b36:	d11d      	bne.n	8019b74 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8019b38:	69fb      	ldr	r3, [r7, #28]
 8019b3a:	2b00      	cmp	r3, #0
 8019b3c:	d102      	bne.n	8019b44 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8019b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019b40:	61fb      	str	r3, [r7, #28]
 8019b42:	e017      	b.n	8019b74 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8019b44:	7cfb      	ldrb	r3, [r7, #19]
 8019b46:	2b00      	cmp	r3, #0
 8019b48:	d014      	beq.n	8019b74 <udp_input+0xf4>
 8019b4a:	4b53      	ldr	r3, [pc, #332]	@ (8019c98 <udp_input+0x218>)
 8019b4c:	695b      	ldr	r3, [r3, #20]
 8019b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019b52:	d10f      	bne.n	8019b74 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8019b54:	69fb      	ldr	r3, [r7, #28]
 8019b56:	681a      	ldr	r2, [r3, #0]
 8019b58:	683b      	ldr	r3, [r7, #0]
 8019b5a:	3304      	adds	r3, #4
 8019b5c:	681b      	ldr	r3, [r3, #0]
 8019b5e:	429a      	cmp	r2, r3
 8019b60:	d008      	beq.n	8019b74 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8019b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019b64:	681a      	ldr	r2, [r3, #0]
 8019b66:	683b      	ldr	r3, [r7, #0]
 8019b68:	3304      	adds	r3, #4
 8019b6a:	681b      	ldr	r3, [r3, #0]
 8019b6c:	429a      	cmp	r2, r3
 8019b6e:	d101      	bne.n	8019b74 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8019b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019b72:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8019b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019b76:	8a9b      	ldrh	r3, [r3, #20]
 8019b78:	8a3a      	ldrh	r2, [r7, #16]
 8019b7a:	429a      	cmp	r2, r3
 8019b7c:	d118      	bne.n	8019bb0 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8019b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019b80:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8019b82:	2b00      	cmp	r3, #0
 8019b84:	d005      	beq.n	8019b92 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8019b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019b88:	685a      	ldr	r2, [r3, #4]
 8019b8a:	4b43      	ldr	r3, [pc, #268]	@ (8019c98 <udp_input+0x218>)
 8019b8c:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8019b8e:	429a      	cmp	r2, r3
 8019b90:	d10e      	bne.n	8019bb0 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8019b92:	6a3b      	ldr	r3, [r7, #32]
 8019b94:	2b00      	cmp	r3, #0
 8019b96:	d014      	beq.n	8019bc2 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8019b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019b9a:	68da      	ldr	r2, [r3, #12]
 8019b9c:	6a3b      	ldr	r3, [r7, #32]
 8019b9e:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8019ba0:	4b3e      	ldr	r3, [pc, #248]	@ (8019c9c <udp_input+0x21c>)
 8019ba2:	681a      	ldr	r2, [r3, #0]
 8019ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019ba6:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8019ba8:	4a3c      	ldr	r2, [pc, #240]	@ (8019c9c <udp_input+0x21c>)
 8019baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019bac:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8019bae:	e008      	b.n	8019bc2 <udp_input+0x142>
      }
    }

    prev = pcb;
 8019bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019bb2:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8019bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019bb6:	68db      	ldr	r3, [r3, #12]
 8019bb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8019bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019bbc:	2b00      	cmp	r3, #0
 8019bbe:	d1a7      	bne.n	8019b10 <udp_input+0x90>
 8019bc0:	e000      	b.n	8019bc4 <udp_input+0x144>
        break;
 8019bc2:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8019bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019bc6:	2b00      	cmp	r3, #0
 8019bc8:	d101      	bne.n	8019bce <udp_input+0x14e>
    pcb = uncon_pcb;
 8019bca:	69fb      	ldr	r3, [r7, #28]
 8019bcc:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8019bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019bd0:	2b00      	cmp	r3, #0
 8019bd2:	d002      	beq.n	8019bda <udp_input+0x15a>
    for_us = 1;
 8019bd4:	2301      	movs	r3, #1
 8019bd6:	76fb      	strb	r3, [r7, #27]
 8019bd8:	e00a      	b.n	8019bf0 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8019bda:	683b      	ldr	r3, [r7, #0]
 8019bdc:	3304      	adds	r3, #4
 8019bde:	681a      	ldr	r2, [r3, #0]
 8019be0:	4b2d      	ldr	r3, [pc, #180]	@ (8019c98 <udp_input+0x218>)
 8019be2:	695b      	ldr	r3, [r3, #20]
 8019be4:	429a      	cmp	r2, r3
 8019be6:	bf0c      	ite	eq
 8019be8:	2301      	moveq	r3, #1
 8019bea:	2300      	movne	r3, #0
 8019bec:	b2db      	uxtb	r3, r3
 8019bee:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8019bf0:	7efb      	ldrb	r3, [r7, #27]
 8019bf2:	2b00      	cmp	r3, #0
 8019bf4:	d041      	beq.n	8019c7a <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8019bf6:	2108      	movs	r1, #8
 8019bf8:	6878      	ldr	r0, [r7, #4]
 8019bfa:	f7f9 f937 	bl	8012e6c <pbuf_remove_header>
 8019bfe:	4603      	mov	r3, r0
 8019c00:	2b00      	cmp	r3, #0
 8019c02:	d00a      	beq.n	8019c1a <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8019c04:	4b20      	ldr	r3, [pc, #128]	@ (8019c88 <udp_input+0x208>)
 8019c06:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 8019c0a:	4925      	ldr	r1, [pc, #148]	@ (8019ca0 <udp_input+0x220>)
 8019c0c:	4820      	ldr	r0, [pc, #128]	@ (8019c90 <udp_input+0x210>)
 8019c0e:	f003 fd73 	bl	801d6f8 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8019c12:	6878      	ldr	r0, [r7, #4]
 8019c14:	f7f9 f9b0 	bl	8012f78 <pbuf_free>
      goto end;
 8019c18:	e032      	b.n	8019c80 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8019c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019c1c:	2b00      	cmp	r3, #0
 8019c1e:	d012      	beq.n	8019c46 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8019c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019c22:	699b      	ldr	r3, [r3, #24]
 8019c24:	2b00      	cmp	r3, #0
 8019c26:	d00a      	beq.n	8019c3e <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8019c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019c2a:	699c      	ldr	r4, [r3, #24]
 8019c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019c2e:	69d8      	ldr	r0, [r3, #28]
 8019c30:	8a3b      	ldrh	r3, [r7, #16]
 8019c32:	9300      	str	r3, [sp, #0]
 8019c34:	4b1b      	ldr	r3, [pc, #108]	@ (8019ca4 <udp_input+0x224>)
 8019c36:	687a      	ldr	r2, [r7, #4]
 8019c38:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8019c3a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8019c3c:	e021      	b.n	8019c82 <udp_input+0x202>
        pbuf_free(p);
 8019c3e:	6878      	ldr	r0, [r7, #4]
 8019c40:	f7f9 f99a 	bl	8012f78 <pbuf_free>
        goto end;
 8019c44:	e01c      	b.n	8019c80 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8019c46:	7cfb      	ldrb	r3, [r7, #19]
 8019c48:	2b00      	cmp	r3, #0
 8019c4a:	d112      	bne.n	8019c72 <udp_input+0x1f2>
 8019c4c:	4b12      	ldr	r3, [pc, #72]	@ (8019c98 <udp_input+0x218>)
 8019c4e:	695b      	ldr	r3, [r3, #20]
 8019c50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8019c54:	2be0      	cmp	r3, #224	@ 0xe0
 8019c56:	d00c      	beq.n	8019c72 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8019c58:	4b0f      	ldr	r3, [pc, #60]	@ (8019c98 <udp_input+0x218>)
 8019c5a:	899b      	ldrh	r3, [r3, #12]
 8019c5c:	3308      	adds	r3, #8
 8019c5e:	b29b      	uxth	r3, r3
 8019c60:	b21b      	sxth	r3, r3
 8019c62:	4619      	mov	r1, r3
 8019c64:	6878      	ldr	r0, [r7, #4]
 8019c66:	f7f9 f974 	bl	8012f52 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8019c6a:	2103      	movs	r1, #3
 8019c6c:	6878      	ldr	r0, [r7, #4]
 8019c6e:	f001 fb93 	bl	801b398 <icmp_dest_unreach>
      pbuf_free(p);
 8019c72:	6878      	ldr	r0, [r7, #4]
 8019c74:	f7f9 f980 	bl	8012f78 <pbuf_free>
  return;
 8019c78:	e003      	b.n	8019c82 <udp_input+0x202>
    pbuf_free(p);
 8019c7a:	6878      	ldr	r0, [r7, #4]
 8019c7c:	f7f9 f97c 	bl	8012f78 <pbuf_free>
  return;
 8019c80:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8019c82:	372c      	adds	r7, #44	@ 0x2c
 8019c84:	46bd      	mov	sp, r7
 8019c86:	bd90      	pop	{r4, r7, pc}
 8019c88:	080229e4 	.word	0x080229e4
 8019c8c:	08022a88 	.word	0x08022a88
 8019c90:	08022a38 	.word	0x08022a38
 8019c94:	08022aa0 	.word	0x08022aa0
 8019c98:	2000bc88 	.word	0x2000bc88
 8019c9c:	2000f438 	.word	0x2000f438
 8019ca0:	08022abc 	.word	0x08022abc
 8019ca4:	2000bc98 	.word	0x2000bc98

08019ca8 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 8019ca8:	b580      	push	{r7, lr}
 8019caa:	b082      	sub	sp, #8
 8019cac:	af00      	add	r7, sp, #0
 8019cae:	6078      	str	r0, [r7, #4]
 8019cb0:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 8019cb2:	687b      	ldr	r3, [r7, #4]
 8019cb4:	2b00      	cmp	r3, #0
 8019cb6:	d109      	bne.n	8019ccc <udp_send+0x24>
 8019cb8:	4b11      	ldr	r3, [pc, #68]	@ (8019d00 <udp_send+0x58>)
 8019cba:	f240 12d5 	movw	r2, #469	@ 0x1d5
 8019cbe:	4911      	ldr	r1, [pc, #68]	@ (8019d04 <udp_send+0x5c>)
 8019cc0:	4811      	ldr	r0, [pc, #68]	@ (8019d08 <udp_send+0x60>)
 8019cc2:	f003 fd19 	bl	801d6f8 <iprintf>
 8019cc6:	f06f 030f 	mvn.w	r3, #15
 8019cca:	e015      	b.n	8019cf8 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 8019ccc:	683b      	ldr	r3, [r7, #0]
 8019cce:	2b00      	cmp	r3, #0
 8019cd0:	d109      	bne.n	8019ce6 <udp_send+0x3e>
 8019cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8019d00 <udp_send+0x58>)
 8019cd4:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 8019cd8:	490c      	ldr	r1, [pc, #48]	@ (8019d0c <udp_send+0x64>)
 8019cda:	480b      	ldr	r0, [pc, #44]	@ (8019d08 <udp_send+0x60>)
 8019cdc:	f003 fd0c 	bl	801d6f8 <iprintf>
 8019ce0:	f06f 030f 	mvn.w	r3, #15
 8019ce4:	e008      	b.n	8019cf8 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 8019ce6:	687b      	ldr	r3, [r7, #4]
 8019ce8:	1d1a      	adds	r2, r3, #4
 8019cea:	687b      	ldr	r3, [r7, #4]
 8019cec:	8a9b      	ldrh	r3, [r3, #20]
 8019cee:	6839      	ldr	r1, [r7, #0]
 8019cf0:	6878      	ldr	r0, [r7, #4]
 8019cf2:	f000 f80d 	bl	8019d10 <udp_sendto>
 8019cf6:	4603      	mov	r3, r0
}
 8019cf8:	4618      	mov	r0, r3
 8019cfa:	3708      	adds	r7, #8
 8019cfc:	46bd      	mov	sp, r7
 8019cfe:	bd80      	pop	{r7, pc}
 8019d00:	080229e4 	.word	0x080229e4
 8019d04:	08022ad8 	.word	0x08022ad8
 8019d08:	08022a38 	.word	0x08022a38
 8019d0c:	08022af0 	.word	0x08022af0

08019d10 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 8019d10:	b580      	push	{r7, lr}
 8019d12:	b088      	sub	sp, #32
 8019d14:	af02      	add	r7, sp, #8
 8019d16:	60f8      	str	r0, [r7, #12]
 8019d18:	60b9      	str	r1, [r7, #8]
 8019d1a:	607a      	str	r2, [r7, #4]
 8019d1c:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 8019d1e:	68fb      	ldr	r3, [r7, #12]
 8019d20:	2b00      	cmp	r3, #0
 8019d22:	d109      	bne.n	8019d38 <udp_sendto+0x28>
 8019d24:	4b23      	ldr	r3, [pc, #140]	@ (8019db4 <udp_sendto+0xa4>)
 8019d26:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8019d2a:	4923      	ldr	r1, [pc, #140]	@ (8019db8 <udp_sendto+0xa8>)
 8019d2c:	4823      	ldr	r0, [pc, #140]	@ (8019dbc <udp_sendto+0xac>)
 8019d2e:	f003 fce3 	bl	801d6f8 <iprintf>
 8019d32:	f06f 030f 	mvn.w	r3, #15
 8019d36:	e038      	b.n	8019daa <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8019d38:	68bb      	ldr	r3, [r7, #8]
 8019d3a:	2b00      	cmp	r3, #0
 8019d3c:	d109      	bne.n	8019d52 <udp_sendto+0x42>
 8019d3e:	4b1d      	ldr	r3, [pc, #116]	@ (8019db4 <udp_sendto+0xa4>)
 8019d40:	f240 2219 	movw	r2, #537	@ 0x219
 8019d44:	491e      	ldr	r1, [pc, #120]	@ (8019dc0 <udp_sendto+0xb0>)
 8019d46:	481d      	ldr	r0, [pc, #116]	@ (8019dbc <udp_sendto+0xac>)
 8019d48:	f003 fcd6 	bl	801d6f8 <iprintf>
 8019d4c:	f06f 030f 	mvn.w	r3, #15
 8019d50:	e02b      	b.n	8019daa <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8019d52:	687b      	ldr	r3, [r7, #4]
 8019d54:	2b00      	cmp	r3, #0
 8019d56:	d109      	bne.n	8019d6c <udp_sendto+0x5c>
 8019d58:	4b16      	ldr	r3, [pc, #88]	@ (8019db4 <udp_sendto+0xa4>)
 8019d5a:	f240 221a 	movw	r2, #538	@ 0x21a
 8019d5e:	4919      	ldr	r1, [pc, #100]	@ (8019dc4 <udp_sendto+0xb4>)
 8019d60:	4816      	ldr	r0, [pc, #88]	@ (8019dbc <udp_sendto+0xac>)
 8019d62:	f003 fcc9 	bl	801d6f8 <iprintf>
 8019d66:	f06f 030f 	mvn.w	r3, #15
 8019d6a:	e01e      	b.n	8019daa <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8019d6c:	68fb      	ldr	r3, [r7, #12]
 8019d6e:	7a1b      	ldrb	r3, [r3, #8]
 8019d70:	2b00      	cmp	r3, #0
 8019d72:	d006      	beq.n	8019d82 <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 8019d74:	68fb      	ldr	r3, [r7, #12]
 8019d76:	7a1b      	ldrb	r3, [r3, #8]
 8019d78:	4618      	mov	r0, r3
 8019d7a:	f7f8 fd6f 	bl	801285c <netif_get_by_index>
 8019d7e:	6178      	str	r0, [r7, #20]
 8019d80:	e003      	b.n	8019d8a <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 8019d82:	6878      	ldr	r0, [r7, #4]
 8019d84:	f001 fb92 	bl	801b4ac <ip4_route>
 8019d88:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 8019d8a:	697b      	ldr	r3, [r7, #20]
 8019d8c:	2b00      	cmp	r3, #0
 8019d8e:	d102      	bne.n	8019d96 <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 8019d90:	f06f 0303 	mvn.w	r3, #3
 8019d94:	e009      	b.n	8019daa <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 8019d96:	887a      	ldrh	r2, [r7, #2]
 8019d98:	697b      	ldr	r3, [r7, #20]
 8019d9a:	9300      	str	r3, [sp, #0]
 8019d9c:	4613      	mov	r3, r2
 8019d9e:	687a      	ldr	r2, [r7, #4]
 8019da0:	68b9      	ldr	r1, [r7, #8]
 8019da2:	68f8      	ldr	r0, [r7, #12]
 8019da4:	f000 f810 	bl	8019dc8 <udp_sendto_if>
 8019da8:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8019daa:	4618      	mov	r0, r3
 8019dac:	3718      	adds	r7, #24
 8019dae:	46bd      	mov	sp, r7
 8019db0:	bd80      	pop	{r7, pc}
 8019db2:	bf00      	nop
 8019db4:	080229e4 	.word	0x080229e4
 8019db8:	08022b08 	.word	0x08022b08
 8019dbc:	08022a38 	.word	0x08022a38
 8019dc0:	08022b20 	.word	0x08022b20
 8019dc4:	08022b3c 	.word	0x08022b3c

08019dc8 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8019dc8:	b580      	push	{r7, lr}
 8019dca:	b088      	sub	sp, #32
 8019dcc:	af02      	add	r7, sp, #8
 8019dce:	60f8      	str	r0, [r7, #12]
 8019dd0:	60b9      	str	r1, [r7, #8]
 8019dd2:	607a      	str	r2, [r7, #4]
 8019dd4:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 8019dd6:	68fb      	ldr	r3, [r7, #12]
 8019dd8:	2b00      	cmp	r3, #0
 8019dda:	d109      	bne.n	8019df0 <udp_sendto_if+0x28>
 8019ddc:	4b2e      	ldr	r3, [pc, #184]	@ (8019e98 <udp_sendto_if+0xd0>)
 8019dde:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8019de2:	492e      	ldr	r1, [pc, #184]	@ (8019e9c <udp_sendto_if+0xd4>)
 8019de4:	482e      	ldr	r0, [pc, #184]	@ (8019ea0 <udp_sendto_if+0xd8>)
 8019de6:	f003 fc87 	bl	801d6f8 <iprintf>
 8019dea:	f06f 030f 	mvn.w	r3, #15
 8019dee:	e04f      	b.n	8019e90 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8019df0:	68bb      	ldr	r3, [r7, #8]
 8019df2:	2b00      	cmp	r3, #0
 8019df4:	d109      	bne.n	8019e0a <udp_sendto_if+0x42>
 8019df6:	4b28      	ldr	r3, [pc, #160]	@ (8019e98 <udp_sendto_if+0xd0>)
 8019df8:	f240 2281 	movw	r2, #641	@ 0x281
 8019dfc:	4929      	ldr	r1, [pc, #164]	@ (8019ea4 <udp_sendto_if+0xdc>)
 8019dfe:	4828      	ldr	r0, [pc, #160]	@ (8019ea0 <udp_sendto_if+0xd8>)
 8019e00:	f003 fc7a 	bl	801d6f8 <iprintf>
 8019e04:	f06f 030f 	mvn.w	r3, #15
 8019e08:	e042      	b.n	8019e90 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8019e0a:	687b      	ldr	r3, [r7, #4]
 8019e0c:	2b00      	cmp	r3, #0
 8019e0e:	d109      	bne.n	8019e24 <udp_sendto_if+0x5c>
 8019e10:	4b21      	ldr	r3, [pc, #132]	@ (8019e98 <udp_sendto_if+0xd0>)
 8019e12:	f240 2282 	movw	r2, #642	@ 0x282
 8019e16:	4924      	ldr	r1, [pc, #144]	@ (8019ea8 <udp_sendto_if+0xe0>)
 8019e18:	4821      	ldr	r0, [pc, #132]	@ (8019ea0 <udp_sendto_if+0xd8>)
 8019e1a:	f003 fc6d 	bl	801d6f8 <iprintf>
 8019e1e:	f06f 030f 	mvn.w	r3, #15
 8019e22:	e035      	b.n	8019e90 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8019e24:	6a3b      	ldr	r3, [r7, #32]
 8019e26:	2b00      	cmp	r3, #0
 8019e28:	d109      	bne.n	8019e3e <udp_sendto_if+0x76>
 8019e2a:	4b1b      	ldr	r3, [pc, #108]	@ (8019e98 <udp_sendto_if+0xd0>)
 8019e2c:	f240 2283 	movw	r2, #643	@ 0x283
 8019e30:	491e      	ldr	r1, [pc, #120]	@ (8019eac <udp_sendto_if+0xe4>)
 8019e32:	481b      	ldr	r0, [pc, #108]	@ (8019ea0 <udp_sendto_if+0xd8>)
 8019e34:	f003 fc60 	bl	801d6f8 <iprintf>
 8019e38:	f06f 030f 	mvn.w	r3, #15
 8019e3c:	e028      	b.n	8019e90 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8019e3e:	68fb      	ldr	r3, [r7, #12]
 8019e40:	2b00      	cmp	r3, #0
 8019e42:	d009      	beq.n	8019e58 <udp_sendto_if+0x90>
 8019e44:	68fb      	ldr	r3, [r7, #12]
 8019e46:	681b      	ldr	r3, [r3, #0]
 8019e48:	2b00      	cmp	r3, #0
 8019e4a:	d005      	beq.n	8019e58 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8019e4c:	68fb      	ldr	r3, [r7, #12]
 8019e4e:	681b      	ldr	r3, [r3, #0]
 8019e50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8019e54:	2be0      	cmp	r3, #224	@ 0xe0
 8019e56:	d103      	bne.n	8019e60 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8019e58:	6a3b      	ldr	r3, [r7, #32]
 8019e5a:	3304      	adds	r3, #4
 8019e5c:	617b      	str	r3, [r7, #20]
 8019e5e:	e00b      	b.n	8019e78 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8019e60:	68fb      	ldr	r3, [r7, #12]
 8019e62:	681a      	ldr	r2, [r3, #0]
 8019e64:	6a3b      	ldr	r3, [r7, #32]
 8019e66:	3304      	adds	r3, #4
 8019e68:	681b      	ldr	r3, [r3, #0]
 8019e6a:	429a      	cmp	r2, r3
 8019e6c:	d002      	beq.n	8019e74 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 8019e6e:	f06f 0303 	mvn.w	r3, #3
 8019e72:	e00d      	b.n	8019e90 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 8019e74:	68fb      	ldr	r3, [r7, #12]
 8019e76:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8019e78:	887a      	ldrh	r2, [r7, #2]
 8019e7a:	697b      	ldr	r3, [r7, #20]
 8019e7c:	9301      	str	r3, [sp, #4]
 8019e7e:	6a3b      	ldr	r3, [r7, #32]
 8019e80:	9300      	str	r3, [sp, #0]
 8019e82:	4613      	mov	r3, r2
 8019e84:	687a      	ldr	r2, [r7, #4]
 8019e86:	68b9      	ldr	r1, [r7, #8]
 8019e88:	68f8      	ldr	r0, [r7, #12]
 8019e8a:	f000 f811 	bl	8019eb0 <udp_sendto_if_src>
 8019e8e:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8019e90:	4618      	mov	r0, r3
 8019e92:	3718      	adds	r7, #24
 8019e94:	46bd      	mov	sp, r7
 8019e96:	bd80      	pop	{r7, pc}
 8019e98:	080229e4 	.word	0x080229e4
 8019e9c:	08022b58 	.word	0x08022b58
 8019ea0:	08022a38 	.word	0x08022a38
 8019ea4:	08022b74 	.word	0x08022b74
 8019ea8:	08022b90 	.word	0x08022b90
 8019eac:	08022bb0 	.word	0x08022bb0

08019eb0 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8019eb0:	b580      	push	{r7, lr}
 8019eb2:	b08c      	sub	sp, #48	@ 0x30
 8019eb4:	af04      	add	r7, sp, #16
 8019eb6:	60f8      	str	r0, [r7, #12]
 8019eb8:	60b9      	str	r1, [r7, #8]
 8019eba:	607a      	str	r2, [r7, #4]
 8019ebc:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 8019ebe:	68fb      	ldr	r3, [r7, #12]
 8019ec0:	2b00      	cmp	r3, #0
 8019ec2:	d109      	bne.n	8019ed8 <udp_sendto_if_src+0x28>
 8019ec4:	4b65      	ldr	r3, [pc, #404]	@ (801a05c <udp_sendto_if_src+0x1ac>)
 8019ec6:	f240 22d1 	movw	r2, #721	@ 0x2d1
 8019eca:	4965      	ldr	r1, [pc, #404]	@ (801a060 <udp_sendto_if_src+0x1b0>)
 8019ecc:	4865      	ldr	r0, [pc, #404]	@ (801a064 <udp_sendto_if_src+0x1b4>)
 8019ece:	f003 fc13 	bl	801d6f8 <iprintf>
 8019ed2:	f06f 030f 	mvn.w	r3, #15
 8019ed6:	e0bc      	b.n	801a052 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8019ed8:	68bb      	ldr	r3, [r7, #8]
 8019eda:	2b00      	cmp	r3, #0
 8019edc:	d109      	bne.n	8019ef2 <udp_sendto_if_src+0x42>
 8019ede:	4b5f      	ldr	r3, [pc, #380]	@ (801a05c <udp_sendto_if_src+0x1ac>)
 8019ee0:	f240 22d2 	movw	r2, #722	@ 0x2d2
 8019ee4:	4960      	ldr	r1, [pc, #384]	@ (801a068 <udp_sendto_if_src+0x1b8>)
 8019ee6:	485f      	ldr	r0, [pc, #380]	@ (801a064 <udp_sendto_if_src+0x1b4>)
 8019ee8:	f003 fc06 	bl	801d6f8 <iprintf>
 8019eec:	f06f 030f 	mvn.w	r3, #15
 8019ef0:	e0af      	b.n	801a052 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8019ef2:	687b      	ldr	r3, [r7, #4]
 8019ef4:	2b00      	cmp	r3, #0
 8019ef6:	d109      	bne.n	8019f0c <udp_sendto_if_src+0x5c>
 8019ef8:	4b58      	ldr	r3, [pc, #352]	@ (801a05c <udp_sendto_if_src+0x1ac>)
 8019efa:	f240 22d3 	movw	r2, #723	@ 0x2d3
 8019efe:	495b      	ldr	r1, [pc, #364]	@ (801a06c <udp_sendto_if_src+0x1bc>)
 8019f00:	4858      	ldr	r0, [pc, #352]	@ (801a064 <udp_sendto_if_src+0x1b4>)
 8019f02:	f003 fbf9 	bl	801d6f8 <iprintf>
 8019f06:	f06f 030f 	mvn.w	r3, #15
 8019f0a:	e0a2      	b.n	801a052 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8019f0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019f0e:	2b00      	cmp	r3, #0
 8019f10:	d109      	bne.n	8019f26 <udp_sendto_if_src+0x76>
 8019f12:	4b52      	ldr	r3, [pc, #328]	@ (801a05c <udp_sendto_if_src+0x1ac>)
 8019f14:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 8019f18:	4955      	ldr	r1, [pc, #340]	@ (801a070 <udp_sendto_if_src+0x1c0>)
 8019f1a:	4852      	ldr	r0, [pc, #328]	@ (801a064 <udp_sendto_if_src+0x1b4>)
 8019f1c:	f003 fbec 	bl	801d6f8 <iprintf>
 8019f20:	f06f 030f 	mvn.w	r3, #15
 8019f24:	e095      	b.n	801a052 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8019f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019f28:	2b00      	cmp	r3, #0
 8019f2a:	d109      	bne.n	8019f40 <udp_sendto_if_src+0x90>
 8019f2c:	4b4b      	ldr	r3, [pc, #300]	@ (801a05c <udp_sendto_if_src+0x1ac>)
 8019f2e:	f240 22d5 	movw	r2, #725	@ 0x2d5
 8019f32:	4950      	ldr	r1, [pc, #320]	@ (801a074 <udp_sendto_if_src+0x1c4>)
 8019f34:	484b      	ldr	r0, [pc, #300]	@ (801a064 <udp_sendto_if_src+0x1b4>)
 8019f36:	f003 fbdf 	bl	801d6f8 <iprintf>
 8019f3a:	f06f 030f 	mvn.w	r3, #15
 8019f3e:	e088      	b.n	801a052 <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8019f40:	68fb      	ldr	r3, [r7, #12]
 8019f42:	8a5b      	ldrh	r3, [r3, #18]
 8019f44:	2b00      	cmp	r3, #0
 8019f46:	d10f      	bne.n	8019f68 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8019f48:	68f9      	ldr	r1, [r7, #12]
 8019f4a:	68fb      	ldr	r3, [r7, #12]
 8019f4c:	8a5b      	ldrh	r3, [r3, #18]
 8019f4e:	461a      	mov	r2, r3
 8019f50:	68f8      	ldr	r0, [r7, #12]
 8019f52:	f000 f893 	bl	801a07c <udp_bind>
 8019f56:	4603      	mov	r3, r0
 8019f58:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8019f5a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8019f5e:	2b00      	cmp	r3, #0
 8019f60:	d002      	beq.n	8019f68 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 8019f62:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8019f66:	e074      	b.n	801a052 <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8019f68:	68bb      	ldr	r3, [r7, #8]
 8019f6a:	891b      	ldrh	r3, [r3, #8]
 8019f6c:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 8019f70:	4293      	cmp	r3, r2
 8019f72:	d902      	bls.n	8019f7a <udp_sendto_if_src+0xca>
    return ERR_MEM;
 8019f74:	f04f 33ff 	mov.w	r3, #4294967295
 8019f78:	e06b      	b.n	801a052 <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 8019f7a:	2108      	movs	r1, #8
 8019f7c:	68b8      	ldr	r0, [r7, #8]
 8019f7e:	f7f8 ff65 	bl	8012e4c <pbuf_add_header>
 8019f82:	4603      	mov	r3, r0
 8019f84:	2b00      	cmp	r3, #0
 8019f86:	d015      	beq.n	8019fb4 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8019f88:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8019f8c:	2108      	movs	r1, #8
 8019f8e:	2022      	movs	r0, #34	@ 0x22
 8019f90:	f7f8 fd0e 	bl	80129b0 <pbuf_alloc>
 8019f94:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 8019f96:	69fb      	ldr	r3, [r7, #28]
 8019f98:	2b00      	cmp	r3, #0
 8019f9a:	d102      	bne.n	8019fa2 <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8019f9c:	f04f 33ff 	mov.w	r3, #4294967295
 8019fa0:	e057      	b.n	801a052 <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 8019fa2:	68bb      	ldr	r3, [r7, #8]
 8019fa4:	891b      	ldrh	r3, [r3, #8]
 8019fa6:	2b00      	cmp	r3, #0
 8019fa8:	d006      	beq.n	8019fb8 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8019faa:	68b9      	ldr	r1, [r7, #8]
 8019fac:	69f8      	ldr	r0, [r7, #28]
 8019fae:	f7f9 f907 	bl	80131c0 <pbuf_chain>
 8019fb2:	e001      	b.n	8019fb8 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 8019fb4:	68bb      	ldr	r3, [r7, #8]
 8019fb6:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8019fb8:	69fb      	ldr	r3, [r7, #28]
 8019fba:	895b      	ldrh	r3, [r3, #10]
 8019fbc:	2b07      	cmp	r3, #7
 8019fbe:	d806      	bhi.n	8019fce <udp_sendto_if_src+0x11e>
 8019fc0:	4b26      	ldr	r3, [pc, #152]	@ (801a05c <udp_sendto_if_src+0x1ac>)
 8019fc2:	f240 320d 	movw	r2, #781	@ 0x30d
 8019fc6:	492c      	ldr	r1, [pc, #176]	@ (801a078 <udp_sendto_if_src+0x1c8>)
 8019fc8:	4826      	ldr	r0, [pc, #152]	@ (801a064 <udp_sendto_if_src+0x1b4>)
 8019fca:	f003 fb95 	bl	801d6f8 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 8019fce:	69fb      	ldr	r3, [r7, #28]
 8019fd0:	685b      	ldr	r3, [r3, #4]
 8019fd2:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 8019fd4:	68fb      	ldr	r3, [r7, #12]
 8019fd6:	8a5b      	ldrh	r3, [r3, #18]
 8019fd8:	4618      	mov	r0, r3
 8019fda:	f7f7 fba5 	bl	8011728 <lwip_htons>
 8019fde:	4603      	mov	r3, r0
 8019fe0:	461a      	mov	r2, r3
 8019fe2:	697b      	ldr	r3, [r7, #20]
 8019fe4:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 8019fe6:	887b      	ldrh	r3, [r7, #2]
 8019fe8:	4618      	mov	r0, r3
 8019fea:	f7f7 fb9d 	bl	8011728 <lwip_htons>
 8019fee:	4603      	mov	r3, r0
 8019ff0:	461a      	mov	r2, r3
 8019ff2:	697b      	ldr	r3, [r7, #20]
 8019ff4:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 8019ff6:	697b      	ldr	r3, [r7, #20]
 8019ff8:	2200      	movs	r2, #0
 8019ffa:	719a      	strb	r2, [r3, #6]
 8019ffc:	2200      	movs	r2, #0
 8019ffe:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801a000:	69fb      	ldr	r3, [r7, #28]
 801a002:	891b      	ldrh	r3, [r3, #8]
 801a004:	4618      	mov	r0, r3
 801a006:	f7f7 fb8f 	bl	8011728 <lwip_htons>
 801a00a:	4603      	mov	r3, r0
 801a00c:	461a      	mov	r2, r3
 801a00e:	697b      	ldr	r3, [r7, #20]
 801a010:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801a012:	2311      	movs	r3, #17
 801a014:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801a016:	68fb      	ldr	r3, [r7, #12]
 801a018:	7adb      	ldrb	r3, [r3, #11]
 801a01a:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801a01c:	68fb      	ldr	r3, [r7, #12]
 801a01e:	7a9b      	ldrb	r3, [r3, #10]
 801a020:	7cb9      	ldrb	r1, [r7, #18]
 801a022:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801a024:	9202      	str	r2, [sp, #8]
 801a026:	7cfa      	ldrb	r2, [r7, #19]
 801a028:	9201      	str	r2, [sp, #4]
 801a02a:	9300      	str	r3, [sp, #0]
 801a02c:	460b      	mov	r3, r1
 801a02e:	687a      	ldr	r2, [r7, #4]
 801a030:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801a032:	69f8      	ldr	r0, [r7, #28]
 801a034:	f001 fc22 	bl	801b87c <ip4_output_if_src>
 801a038:	4603      	mov	r3, r0
 801a03a:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 801a03c:	69fa      	ldr	r2, [r7, #28]
 801a03e:	68bb      	ldr	r3, [r7, #8]
 801a040:	429a      	cmp	r2, r3
 801a042:	d004      	beq.n	801a04e <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 801a044:	69f8      	ldr	r0, [r7, #28]
 801a046:	f7f8 ff97 	bl	8012f78 <pbuf_free>
    q = NULL;
 801a04a:	2300      	movs	r3, #0
 801a04c:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801a04e:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801a052:	4618      	mov	r0, r3
 801a054:	3720      	adds	r7, #32
 801a056:	46bd      	mov	sp, r7
 801a058:	bd80      	pop	{r7, pc}
 801a05a:	bf00      	nop
 801a05c:	080229e4 	.word	0x080229e4
 801a060:	08022bd0 	.word	0x08022bd0
 801a064:	08022a38 	.word	0x08022a38
 801a068:	08022bf0 	.word	0x08022bf0
 801a06c:	08022c10 	.word	0x08022c10
 801a070:	08022c34 	.word	0x08022c34
 801a074:	08022c58 	.word	0x08022c58
 801a078:	08022c7c 	.word	0x08022c7c

0801a07c <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801a07c:	b580      	push	{r7, lr}
 801a07e:	b086      	sub	sp, #24
 801a080:	af00      	add	r7, sp, #0
 801a082:	60f8      	str	r0, [r7, #12]
 801a084:	60b9      	str	r1, [r7, #8]
 801a086:	4613      	mov	r3, r2
 801a088:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801a08a:	68bb      	ldr	r3, [r7, #8]
 801a08c:	2b00      	cmp	r3, #0
 801a08e:	d101      	bne.n	801a094 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801a090:	4b39      	ldr	r3, [pc, #228]	@ (801a178 <udp_bind+0xfc>)
 801a092:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801a094:	68fb      	ldr	r3, [r7, #12]
 801a096:	2b00      	cmp	r3, #0
 801a098:	d109      	bne.n	801a0ae <udp_bind+0x32>
 801a09a:	4b38      	ldr	r3, [pc, #224]	@ (801a17c <udp_bind+0x100>)
 801a09c:	f240 32b7 	movw	r2, #951	@ 0x3b7
 801a0a0:	4937      	ldr	r1, [pc, #220]	@ (801a180 <udp_bind+0x104>)
 801a0a2:	4838      	ldr	r0, [pc, #224]	@ (801a184 <udp_bind+0x108>)
 801a0a4:	f003 fb28 	bl	801d6f8 <iprintf>
 801a0a8:	f06f 030f 	mvn.w	r3, #15
 801a0ac:	e060      	b.n	801a170 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801a0ae:	2300      	movs	r3, #0
 801a0b0:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a0b2:	4b35      	ldr	r3, [pc, #212]	@ (801a188 <udp_bind+0x10c>)
 801a0b4:	681b      	ldr	r3, [r3, #0]
 801a0b6:	617b      	str	r3, [r7, #20]
 801a0b8:	e009      	b.n	801a0ce <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801a0ba:	68fa      	ldr	r2, [r7, #12]
 801a0bc:	697b      	ldr	r3, [r7, #20]
 801a0be:	429a      	cmp	r2, r3
 801a0c0:	d102      	bne.n	801a0c8 <udp_bind+0x4c>
      rebind = 1;
 801a0c2:	2301      	movs	r3, #1
 801a0c4:	74fb      	strb	r3, [r7, #19]
      break;
 801a0c6:	e005      	b.n	801a0d4 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a0c8:	697b      	ldr	r3, [r7, #20]
 801a0ca:	68db      	ldr	r3, [r3, #12]
 801a0cc:	617b      	str	r3, [r7, #20]
 801a0ce:	697b      	ldr	r3, [r7, #20]
 801a0d0:	2b00      	cmp	r3, #0
 801a0d2:	d1f2      	bne.n	801a0ba <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801a0d4:	88fb      	ldrh	r3, [r7, #6]
 801a0d6:	2b00      	cmp	r3, #0
 801a0d8:	d109      	bne.n	801a0ee <udp_bind+0x72>
    port = udp_new_port();
 801a0da:	f7ff fc35 	bl	8019948 <udp_new_port>
 801a0de:	4603      	mov	r3, r0
 801a0e0:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801a0e2:	88fb      	ldrh	r3, [r7, #6]
 801a0e4:	2b00      	cmp	r3, #0
 801a0e6:	d12c      	bne.n	801a142 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801a0e8:	f06f 0307 	mvn.w	r3, #7
 801a0ec:	e040      	b.n	801a170 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a0ee:	4b26      	ldr	r3, [pc, #152]	@ (801a188 <udp_bind+0x10c>)
 801a0f0:	681b      	ldr	r3, [r3, #0]
 801a0f2:	617b      	str	r3, [r7, #20]
 801a0f4:	e022      	b.n	801a13c <udp_bind+0xc0>
      if (pcb != ipcb) {
 801a0f6:	68fa      	ldr	r2, [r7, #12]
 801a0f8:	697b      	ldr	r3, [r7, #20]
 801a0fa:	429a      	cmp	r2, r3
 801a0fc:	d01b      	beq.n	801a136 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801a0fe:	697b      	ldr	r3, [r7, #20]
 801a100:	8a5b      	ldrh	r3, [r3, #18]
 801a102:	88fa      	ldrh	r2, [r7, #6]
 801a104:	429a      	cmp	r2, r3
 801a106:	d116      	bne.n	801a136 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801a108:	697b      	ldr	r3, [r7, #20]
 801a10a:	681a      	ldr	r2, [r3, #0]
 801a10c:	68bb      	ldr	r3, [r7, #8]
 801a10e:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801a110:	429a      	cmp	r2, r3
 801a112:	d00d      	beq.n	801a130 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801a114:	68bb      	ldr	r3, [r7, #8]
 801a116:	2b00      	cmp	r3, #0
 801a118:	d00a      	beq.n	801a130 <udp_bind+0xb4>
 801a11a:	68bb      	ldr	r3, [r7, #8]
 801a11c:	681b      	ldr	r3, [r3, #0]
 801a11e:	2b00      	cmp	r3, #0
 801a120:	d006      	beq.n	801a130 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801a122:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801a124:	2b00      	cmp	r3, #0
 801a126:	d003      	beq.n	801a130 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801a128:	697b      	ldr	r3, [r7, #20]
 801a12a:	681b      	ldr	r3, [r3, #0]
 801a12c:	2b00      	cmp	r3, #0
 801a12e:	d102      	bne.n	801a136 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801a130:	f06f 0307 	mvn.w	r3, #7
 801a134:	e01c      	b.n	801a170 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a136:	697b      	ldr	r3, [r7, #20]
 801a138:	68db      	ldr	r3, [r3, #12]
 801a13a:	617b      	str	r3, [r7, #20]
 801a13c:	697b      	ldr	r3, [r7, #20]
 801a13e:	2b00      	cmp	r3, #0
 801a140:	d1d9      	bne.n	801a0f6 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801a142:	68bb      	ldr	r3, [r7, #8]
 801a144:	2b00      	cmp	r3, #0
 801a146:	d002      	beq.n	801a14e <udp_bind+0xd2>
 801a148:	68bb      	ldr	r3, [r7, #8]
 801a14a:	681b      	ldr	r3, [r3, #0]
 801a14c:	e000      	b.n	801a150 <udp_bind+0xd4>
 801a14e:	2300      	movs	r3, #0
 801a150:	68fa      	ldr	r2, [r7, #12]
 801a152:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801a154:	68fb      	ldr	r3, [r7, #12]
 801a156:	88fa      	ldrh	r2, [r7, #6]
 801a158:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801a15a:	7cfb      	ldrb	r3, [r7, #19]
 801a15c:	2b00      	cmp	r3, #0
 801a15e:	d106      	bne.n	801a16e <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801a160:	4b09      	ldr	r3, [pc, #36]	@ (801a188 <udp_bind+0x10c>)
 801a162:	681a      	ldr	r2, [r3, #0]
 801a164:	68fb      	ldr	r3, [r7, #12]
 801a166:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801a168:	4a07      	ldr	r2, [pc, #28]	@ (801a188 <udp_bind+0x10c>)
 801a16a:	68fb      	ldr	r3, [r7, #12]
 801a16c:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801a16e:	2300      	movs	r3, #0
}
 801a170:	4618      	mov	r0, r3
 801a172:	3718      	adds	r7, #24
 801a174:	46bd      	mov	sp, r7
 801a176:	bd80      	pop	{r7, pc}
 801a178:	08024204 	.word	0x08024204
 801a17c:	080229e4 	.word	0x080229e4
 801a180:	08022cac 	.word	0x08022cac
 801a184:	08022a38 	.word	0x08022a38
 801a188:	2000f438 	.word	0x2000f438

0801a18c <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801a18c:	b580      	push	{r7, lr}
 801a18e:	b084      	sub	sp, #16
 801a190:	af00      	add	r7, sp, #0
 801a192:	60f8      	str	r0, [r7, #12]
 801a194:	60b9      	str	r1, [r7, #8]
 801a196:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801a198:	68fb      	ldr	r3, [r7, #12]
 801a19a:	2b00      	cmp	r3, #0
 801a19c:	d107      	bne.n	801a1ae <udp_recv+0x22>
 801a19e:	4b08      	ldr	r3, [pc, #32]	@ (801a1c0 <udp_recv+0x34>)
 801a1a0:	f240 428a 	movw	r2, #1162	@ 0x48a
 801a1a4:	4907      	ldr	r1, [pc, #28]	@ (801a1c4 <udp_recv+0x38>)
 801a1a6:	4808      	ldr	r0, [pc, #32]	@ (801a1c8 <udp_recv+0x3c>)
 801a1a8:	f003 faa6 	bl	801d6f8 <iprintf>
 801a1ac:	e005      	b.n	801a1ba <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801a1ae:	68fb      	ldr	r3, [r7, #12]
 801a1b0:	68ba      	ldr	r2, [r7, #8]
 801a1b2:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801a1b4:	68fb      	ldr	r3, [r7, #12]
 801a1b6:	687a      	ldr	r2, [r7, #4]
 801a1b8:	61da      	str	r2, [r3, #28]
}
 801a1ba:	3710      	adds	r7, #16
 801a1bc:	46bd      	mov	sp, r7
 801a1be:	bd80      	pop	{r7, pc}
 801a1c0:	080229e4 	.word	0x080229e4
 801a1c4:	08022d18 	.word	0x08022d18
 801a1c8:	08022a38 	.word	0x08022a38

0801a1cc <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 801a1cc:	b580      	push	{r7, lr}
 801a1ce:	b084      	sub	sp, #16
 801a1d0:	af00      	add	r7, sp, #0
 801a1d2:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801a1d4:	687b      	ldr	r3, [r7, #4]
 801a1d6:	2b00      	cmp	r3, #0
 801a1d8:	d107      	bne.n	801a1ea <udp_remove+0x1e>
 801a1da:	4b19      	ldr	r3, [pc, #100]	@ (801a240 <udp_remove+0x74>)
 801a1dc:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 801a1e0:	4918      	ldr	r1, [pc, #96]	@ (801a244 <udp_remove+0x78>)
 801a1e2:	4819      	ldr	r0, [pc, #100]	@ (801a248 <udp_remove+0x7c>)
 801a1e4:	f003 fa88 	bl	801d6f8 <iprintf>
 801a1e8:	e026      	b.n	801a238 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801a1ea:	4b18      	ldr	r3, [pc, #96]	@ (801a24c <udp_remove+0x80>)
 801a1ec:	681b      	ldr	r3, [r3, #0]
 801a1ee:	687a      	ldr	r2, [r7, #4]
 801a1f0:	429a      	cmp	r2, r3
 801a1f2:	d105      	bne.n	801a200 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 801a1f4:	4b15      	ldr	r3, [pc, #84]	@ (801a24c <udp_remove+0x80>)
 801a1f6:	681b      	ldr	r3, [r3, #0]
 801a1f8:	68db      	ldr	r3, [r3, #12]
 801a1fa:	4a14      	ldr	r2, [pc, #80]	@ (801a24c <udp_remove+0x80>)
 801a1fc:	6013      	str	r3, [r2, #0]
 801a1fe:	e017      	b.n	801a230 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801a200:	4b12      	ldr	r3, [pc, #72]	@ (801a24c <udp_remove+0x80>)
 801a202:	681b      	ldr	r3, [r3, #0]
 801a204:	60fb      	str	r3, [r7, #12]
 801a206:	e010      	b.n	801a22a <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 801a208:	68fb      	ldr	r3, [r7, #12]
 801a20a:	68db      	ldr	r3, [r3, #12]
 801a20c:	2b00      	cmp	r3, #0
 801a20e:	d009      	beq.n	801a224 <udp_remove+0x58>
 801a210:	68fb      	ldr	r3, [r7, #12]
 801a212:	68db      	ldr	r3, [r3, #12]
 801a214:	687a      	ldr	r2, [r7, #4]
 801a216:	429a      	cmp	r2, r3
 801a218:	d104      	bne.n	801a224 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 801a21a:	687b      	ldr	r3, [r7, #4]
 801a21c:	68da      	ldr	r2, [r3, #12]
 801a21e:	68fb      	ldr	r3, [r7, #12]
 801a220:	60da      	str	r2, [r3, #12]
        break;
 801a222:	e005      	b.n	801a230 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801a224:	68fb      	ldr	r3, [r7, #12]
 801a226:	68db      	ldr	r3, [r3, #12]
 801a228:	60fb      	str	r3, [r7, #12]
 801a22a:	68fb      	ldr	r3, [r7, #12]
 801a22c:	2b00      	cmp	r3, #0
 801a22e:	d1eb      	bne.n	801a208 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801a230:	6879      	ldr	r1, [r7, #4]
 801a232:	2000      	movs	r0, #0
 801a234:	f7f7 fffc 	bl	8012230 <memp_free>
}
 801a238:	3710      	adds	r7, #16
 801a23a:	46bd      	mov	sp, r7
 801a23c:	bd80      	pop	{r7, pc}
 801a23e:	bf00      	nop
 801a240:	080229e4 	.word	0x080229e4
 801a244:	08022d30 	.word	0x08022d30
 801a248:	08022a38 	.word	0x08022a38
 801a24c:	2000f438 	.word	0x2000f438

0801a250 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801a250:	b580      	push	{r7, lr}
 801a252:	b082      	sub	sp, #8
 801a254:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801a256:	2000      	movs	r0, #0
 801a258:	f7f7 ff74 	bl	8012144 <memp_malloc>
 801a25c:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801a25e:	687b      	ldr	r3, [r7, #4]
 801a260:	2b00      	cmp	r3, #0
 801a262:	d007      	beq.n	801a274 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801a264:	2220      	movs	r2, #32
 801a266:	2100      	movs	r1, #0
 801a268:	6878      	ldr	r0, [r7, #4]
 801a26a:	f003 fae4 	bl	801d836 <memset>
    pcb->ttl = UDP_TTL;
 801a26e:	687b      	ldr	r3, [r7, #4]
 801a270:	22ff      	movs	r2, #255	@ 0xff
 801a272:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801a274:	687b      	ldr	r3, [r7, #4]
}
 801a276:	4618      	mov	r0, r3
 801a278:	3708      	adds	r7, #8
 801a27a:	46bd      	mov	sp, r7
 801a27c:	bd80      	pop	{r7, pc}

0801a27e <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 801a27e:	b580      	push	{r7, lr}
 801a280:	b084      	sub	sp, #16
 801a282:	af00      	add	r7, sp, #0
 801a284:	4603      	mov	r3, r0
 801a286:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 801a288:	f7ff ffe2 	bl	801a250 <udp_new>
 801a28c:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 801a28e:	68fb      	ldr	r3, [r7, #12]
}
 801a290:	4618      	mov	r0, r3
 801a292:	3710      	adds	r7, #16
 801a294:	46bd      	mov	sp, r7
 801a296:	bd80      	pop	{r7, pc}

0801a298 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801a298:	b480      	push	{r7}
 801a29a:	b085      	sub	sp, #20
 801a29c:	af00      	add	r7, sp, #0
 801a29e:	6078      	str	r0, [r7, #4]
 801a2a0:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801a2a2:	687b      	ldr	r3, [r7, #4]
 801a2a4:	2b00      	cmp	r3, #0
 801a2a6:	d01e      	beq.n	801a2e6 <udp_netif_ip_addr_changed+0x4e>
 801a2a8:	687b      	ldr	r3, [r7, #4]
 801a2aa:	681b      	ldr	r3, [r3, #0]
 801a2ac:	2b00      	cmp	r3, #0
 801a2ae:	d01a      	beq.n	801a2e6 <udp_netif_ip_addr_changed+0x4e>
 801a2b0:	683b      	ldr	r3, [r7, #0]
 801a2b2:	2b00      	cmp	r3, #0
 801a2b4:	d017      	beq.n	801a2e6 <udp_netif_ip_addr_changed+0x4e>
 801a2b6:	683b      	ldr	r3, [r7, #0]
 801a2b8:	681b      	ldr	r3, [r3, #0]
 801a2ba:	2b00      	cmp	r3, #0
 801a2bc:	d013      	beq.n	801a2e6 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801a2be:	4b0d      	ldr	r3, [pc, #52]	@ (801a2f4 <udp_netif_ip_addr_changed+0x5c>)
 801a2c0:	681b      	ldr	r3, [r3, #0]
 801a2c2:	60fb      	str	r3, [r7, #12]
 801a2c4:	e00c      	b.n	801a2e0 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801a2c6:	68fb      	ldr	r3, [r7, #12]
 801a2c8:	681a      	ldr	r2, [r3, #0]
 801a2ca:	687b      	ldr	r3, [r7, #4]
 801a2cc:	681b      	ldr	r3, [r3, #0]
 801a2ce:	429a      	cmp	r2, r3
 801a2d0:	d103      	bne.n	801a2da <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801a2d2:	683b      	ldr	r3, [r7, #0]
 801a2d4:	681a      	ldr	r2, [r3, #0]
 801a2d6:	68fb      	ldr	r3, [r7, #12]
 801a2d8:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801a2da:	68fb      	ldr	r3, [r7, #12]
 801a2dc:	68db      	ldr	r3, [r3, #12]
 801a2de:	60fb      	str	r3, [r7, #12]
 801a2e0:	68fb      	ldr	r3, [r7, #12]
 801a2e2:	2b00      	cmp	r3, #0
 801a2e4:	d1ef      	bne.n	801a2c6 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801a2e6:	bf00      	nop
 801a2e8:	3714      	adds	r7, #20
 801a2ea:	46bd      	mov	sp, r7
 801a2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a2f0:	4770      	bx	lr
 801a2f2:	bf00      	nop
 801a2f4:	2000f438 	.word	0x2000f438

0801a2f8 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801a2f8:	b580      	push	{r7, lr}
 801a2fa:	b082      	sub	sp, #8
 801a2fc:	af00      	add	r7, sp, #0
 801a2fe:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801a300:	4915      	ldr	r1, [pc, #84]	@ (801a358 <etharp_free_entry+0x60>)
 801a302:	687a      	ldr	r2, [r7, #4]
 801a304:	4613      	mov	r3, r2
 801a306:	005b      	lsls	r3, r3, #1
 801a308:	4413      	add	r3, r2
 801a30a:	00db      	lsls	r3, r3, #3
 801a30c:	440b      	add	r3, r1
 801a30e:	681b      	ldr	r3, [r3, #0]
 801a310:	2b00      	cmp	r3, #0
 801a312:	d013      	beq.n	801a33c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801a314:	4910      	ldr	r1, [pc, #64]	@ (801a358 <etharp_free_entry+0x60>)
 801a316:	687a      	ldr	r2, [r7, #4]
 801a318:	4613      	mov	r3, r2
 801a31a:	005b      	lsls	r3, r3, #1
 801a31c:	4413      	add	r3, r2
 801a31e:	00db      	lsls	r3, r3, #3
 801a320:	440b      	add	r3, r1
 801a322:	681b      	ldr	r3, [r3, #0]
 801a324:	4618      	mov	r0, r3
 801a326:	f7f8 fe27 	bl	8012f78 <pbuf_free>
    arp_table[i].q = NULL;
 801a32a:	490b      	ldr	r1, [pc, #44]	@ (801a358 <etharp_free_entry+0x60>)
 801a32c:	687a      	ldr	r2, [r7, #4]
 801a32e:	4613      	mov	r3, r2
 801a330:	005b      	lsls	r3, r3, #1
 801a332:	4413      	add	r3, r2
 801a334:	00db      	lsls	r3, r3, #3
 801a336:	440b      	add	r3, r1
 801a338:	2200      	movs	r2, #0
 801a33a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801a33c:	4906      	ldr	r1, [pc, #24]	@ (801a358 <etharp_free_entry+0x60>)
 801a33e:	687a      	ldr	r2, [r7, #4]
 801a340:	4613      	mov	r3, r2
 801a342:	005b      	lsls	r3, r3, #1
 801a344:	4413      	add	r3, r2
 801a346:	00db      	lsls	r3, r3, #3
 801a348:	440b      	add	r3, r1
 801a34a:	3314      	adds	r3, #20
 801a34c:	2200      	movs	r2, #0
 801a34e:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801a350:	bf00      	nop
 801a352:	3708      	adds	r7, #8
 801a354:	46bd      	mov	sp, r7
 801a356:	bd80      	pop	{r7, pc}
 801a358:	2000f43c 	.word	0x2000f43c

0801a35c <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801a35c:	b580      	push	{r7, lr}
 801a35e:	b082      	sub	sp, #8
 801a360:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a362:	2300      	movs	r3, #0
 801a364:	607b      	str	r3, [r7, #4]
 801a366:	e096      	b.n	801a496 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801a368:	494f      	ldr	r1, [pc, #316]	@ (801a4a8 <etharp_tmr+0x14c>)
 801a36a:	687a      	ldr	r2, [r7, #4]
 801a36c:	4613      	mov	r3, r2
 801a36e:	005b      	lsls	r3, r3, #1
 801a370:	4413      	add	r3, r2
 801a372:	00db      	lsls	r3, r3, #3
 801a374:	440b      	add	r3, r1
 801a376:	3314      	adds	r3, #20
 801a378:	781b      	ldrb	r3, [r3, #0]
 801a37a:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801a37c:	78fb      	ldrb	r3, [r7, #3]
 801a37e:	2b00      	cmp	r3, #0
 801a380:	f000 8086 	beq.w	801a490 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801a384:	4948      	ldr	r1, [pc, #288]	@ (801a4a8 <etharp_tmr+0x14c>)
 801a386:	687a      	ldr	r2, [r7, #4]
 801a388:	4613      	mov	r3, r2
 801a38a:	005b      	lsls	r3, r3, #1
 801a38c:	4413      	add	r3, r2
 801a38e:	00db      	lsls	r3, r3, #3
 801a390:	440b      	add	r3, r1
 801a392:	3312      	adds	r3, #18
 801a394:	881b      	ldrh	r3, [r3, #0]
 801a396:	3301      	adds	r3, #1
 801a398:	b298      	uxth	r0, r3
 801a39a:	4943      	ldr	r1, [pc, #268]	@ (801a4a8 <etharp_tmr+0x14c>)
 801a39c:	687a      	ldr	r2, [r7, #4]
 801a39e:	4613      	mov	r3, r2
 801a3a0:	005b      	lsls	r3, r3, #1
 801a3a2:	4413      	add	r3, r2
 801a3a4:	00db      	lsls	r3, r3, #3
 801a3a6:	440b      	add	r3, r1
 801a3a8:	3312      	adds	r3, #18
 801a3aa:	4602      	mov	r2, r0
 801a3ac:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801a3ae:	493e      	ldr	r1, [pc, #248]	@ (801a4a8 <etharp_tmr+0x14c>)
 801a3b0:	687a      	ldr	r2, [r7, #4]
 801a3b2:	4613      	mov	r3, r2
 801a3b4:	005b      	lsls	r3, r3, #1
 801a3b6:	4413      	add	r3, r2
 801a3b8:	00db      	lsls	r3, r3, #3
 801a3ba:	440b      	add	r3, r1
 801a3bc:	3312      	adds	r3, #18
 801a3be:	881b      	ldrh	r3, [r3, #0]
 801a3c0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 801a3c4:	d215      	bcs.n	801a3f2 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801a3c6:	4938      	ldr	r1, [pc, #224]	@ (801a4a8 <etharp_tmr+0x14c>)
 801a3c8:	687a      	ldr	r2, [r7, #4]
 801a3ca:	4613      	mov	r3, r2
 801a3cc:	005b      	lsls	r3, r3, #1
 801a3ce:	4413      	add	r3, r2
 801a3d0:	00db      	lsls	r3, r3, #3
 801a3d2:	440b      	add	r3, r1
 801a3d4:	3314      	adds	r3, #20
 801a3d6:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801a3d8:	2b01      	cmp	r3, #1
 801a3da:	d10e      	bne.n	801a3fa <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801a3dc:	4932      	ldr	r1, [pc, #200]	@ (801a4a8 <etharp_tmr+0x14c>)
 801a3de:	687a      	ldr	r2, [r7, #4]
 801a3e0:	4613      	mov	r3, r2
 801a3e2:	005b      	lsls	r3, r3, #1
 801a3e4:	4413      	add	r3, r2
 801a3e6:	00db      	lsls	r3, r3, #3
 801a3e8:	440b      	add	r3, r1
 801a3ea:	3312      	adds	r3, #18
 801a3ec:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801a3ee:	2b04      	cmp	r3, #4
 801a3f0:	d903      	bls.n	801a3fa <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801a3f2:	6878      	ldr	r0, [r7, #4]
 801a3f4:	f7ff ff80 	bl	801a2f8 <etharp_free_entry>
 801a3f8:	e04a      	b.n	801a490 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801a3fa:	492b      	ldr	r1, [pc, #172]	@ (801a4a8 <etharp_tmr+0x14c>)
 801a3fc:	687a      	ldr	r2, [r7, #4]
 801a3fe:	4613      	mov	r3, r2
 801a400:	005b      	lsls	r3, r3, #1
 801a402:	4413      	add	r3, r2
 801a404:	00db      	lsls	r3, r3, #3
 801a406:	440b      	add	r3, r1
 801a408:	3314      	adds	r3, #20
 801a40a:	781b      	ldrb	r3, [r3, #0]
 801a40c:	2b03      	cmp	r3, #3
 801a40e:	d10a      	bne.n	801a426 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801a410:	4925      	ldr	r1, [pc, #148]	@ (801a4a8 <etharp_tmr+0x14c>)
 801a412:	687a      	ldr	r2, [r7, #4]
 801a414:	4613      	mov	r3, r2
 801a416:	005b      	lsls	r3, r3, #1
 801a418:	4413      	add	r3, r2
 801a41a:	00db      	lsls	r3, r3, #3
 801a41c:	440b      	add	r3, r1
 801a41e:	3314      	adds	r3, #20
 801a420:	2204      	movs	r2, #4
 801a422:	701a      	strb	r2, [r3, #0]
 801a424:	e034      	b.n	801a490 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801a426:	4920      	ldr	r1, [pc, #128]	@ (801a4a8 <etharp_tmr+0x14c>)
 801a428:	687a      	ldr	r2, [r7, #4]
 801a42a:	4613      	mov	r3, r2
 801a42c:	005b      	lsls	r3, r3, #1
 801a42e:	4413      	add	r3, r2
 801a430:	00db      	lsls	r3, r3, #3
 801a432:	440b      	add	r3, r1
 801a434:	3314      	adds	r3, #20
 801a436:	781b      	ldrb	r3, [r3, #0]
 801a438:	2b04      	cmp	r3, #4
 801a43a:	d10a      	bne.n	801a452 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801a43c:	491a      	ldr	r1, [pc, #104]	@ (801a4a8 <etharp_tmr+0x14c>)
 801a43e:	687a      	ldr	r2, [r7, #4]
 801a440:	4613      	mov	r3, r2
 801a442:	005b      	lsls	r3, r3, #1
 801a444:	4413      	add	r3, r2
 801a446:	00db      	lsls	r3, r3, #3
 801a448:	440b      	add	r3, r1
 801a44a:	3314      	adds	r3, #20
 801a44c:	2202      	movs	r2, #2
 801a44e:	701a      	strb	r2, [r3, #0]
 801a450:	e01e      	b.n	801a490 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801a452:	4915      	ldr	r1, [pc, #84]	@ (801a4a8 <etharp_tmr+0x14c>)
 801a454:	687a      	ldr	r2, [r7, #4]
 801a456:	4613      	mov	r3, r2
 801a458:	005b      	lsls	r3, r3, #1
 801a45a:	4413      	add	r3, r2
 801a45c:	00db      	lsls	r3, r3, #3
 801a45e:	440b      	add	r3, r1
 801a460:	3314      	adds	r3, #20
 801a462:	781b      	ldrb	r3, [r3, #0]
 801a464:	2b01      	cmp	r3, #1
 801a466:	d113      	bne.n	801a490 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801a468:	490f      	ldr	r1, [pc, #60]	@ (801a4a8 <etharp_tmr+0x14c>)
 801a46a:	687a      	ldr	r2, [r7, #4]
 801a46c:	4613      	mov	r3, r2
 801a46e:	005b      	lsls	r3, r3, #1
 801a470:	4413      	add	r3, r2
 801a472:	00db      	lsls	r3, r3, #3
 801a474:	440b      	add	r3, r1
 801a476:	3308      	adds	r3, #8
 801a478:	6818      	ldr	r0, [r3, #0]
 801a47a:	687a      	ldr	r2, [r7, #4]
 801a47c:	4613      	mov	r3, r2
 801a47e:	005b      	lsls	r3, r3, #1
 801a480:	4413      	add	r3, r2
 801a482:	00db      	lsls	r3, r3, #3
 801a484:	4a08      	ldr	r2, [pc, #32]	@ (801a4a8 <etharp_tmr+0x14c>)
 801a486:	4413      	add	r3, r2
 801a488:	3304      	adds	r3, #4
 801a48a:	4619      	mov	r1, r3
 801a48c:	f000 fe6e 	bl	801b16c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a490:	687b      	ldr	r3, [r7, #4]
 801a492:	3301      	adds	r3, #1
 801a494:	607b      	str	r3, [r7, #4]
 801a496:	687b      	ldr	r3, [r7, #4]
 801a498:	2b09      	cmp	r3, #9
 801a49a:	f77f af65 	ble.w	801a368 <etharp_tmr+0xc>
      }
    }
  }
}
 801a49e:	bf00      	nop
 801a4a0:	bf00      	nop
 801a4a2:	3708      	adds	r7, #8
 801a4a4:	46bd      	mov	sp, r7
 801a4a6:	bd80      	pop	{r7, pc}
 801a4a8:	2000f43c 	.word	0x2000f43c

0801a4ac <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801a4ac:	b580      	push	{r7, lr}
 801a4ae:	b08a      	sub	sp, #40	@ 0x28
 801a4b0:	af00      	add	r7, sp, #0
 801a4b2:	60f8      	str	r0, [r7, #12]
 801a4b4:	460b      	mov	r3, r1
 801a4b6:	607a      	str	r2, [r7, #4]
 801a4b8:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801a4ba:	230a      	movs	r3, #10
 801a4bc:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801a4be:	230a      	movs	r3, #10
 801a4c0:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801a4c2:	230a      	movs	r3, #10
 801a4c4:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801a4c6:	2300      	movs	r3, #0
 801a4c8:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801a4ca:	230a      	movs	r3, #10
 801a4cc:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801a4ce:	2300      	movs	r3, #0
 801a4d0:	83bb      	strh	r3, [r7, #28]
 801a4d2:	2300      	movs	r3, #0
 801a4d4:	837b      	strh	r3, [r7, #26]
 801a4d6:	2300      	movs	r3, #0
 801a4d8:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a4da:	2300      	movs	r3, #0
 801a4dc:	843b      	strh	r3, [r7, #32]
 801a4de:	e0ae      	b.n	801a63e <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801a4e0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a4e4:	49a6      	ldr	r1, [pc, #664]	@ (801a780 <etharp_find_entry+0x2d4>)
 801a4e6:	4613      	mov	r3, r2
 801a4e8:	005b      	lsls	r3, r3, #1
 801a4ea:	4413      	add	r3, r2
 801a4ec:	00db      	lsls	r3, r3, #3
 801a4ee:	440b      	add	r3, r1
 801a4f0:	3314      	adds	r3, #20
 801a4f2:	781b      	ldrb	r3, [r3, #0]
 801a4f4:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801a4f6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801a4fa:	2b0a      	cmp	r3, #10
 801a4fc:	d105      	bne.n	801a50a <etharp_find_entry+0x5e>
 801a4fe:	7dfb      	ldrb	r3, [r7, #23]
 801a500:	2b00      	cmp	r3, #0
 801a502:	d102      	bne.n	801a50a <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801a504:	8c3b      	ldrh	r3, [r7, #32]
 801a506:	847b      	strh	r3, [r7, #34]	@ 0x22
 801a508:	e095      	b.n	801a636 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801a50a:	7dfb      	ldrb	r3, [r7, #23]
 801a50c:	2b00      	cmp	r3, #0
 801a50e:	f000 8092 	beq.w	801a636 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801a512:	7dfb      	ldrb	r3, [r7, #23]
 801a514:	2b01      	cmp	r3, #1
 801a516:	d009      	beq.n	801a52c <etharp_find_entry+0x80>
 801a518:	7dfb      	ldrb	r3, [r7, #23]
 801a51a:	2b01      	cmp	r3, #1
 801a51c:	d806      	bhi.n	801a52c <etharp_find_entry+0x80>
 801a51e:	4b99      	ldr	r3, [pc, #612]	@ (801a784 <etharp_find_entry+0x2d8>)
 801a520:	f240 1223 	movw	r2, #291	@ 0x123
 801a524:	4998      	ldr	r1, [pc, #608]	@ (801a788 <etharp_find_entry+0x2dc>)
 801a526:	4899      	ldr	r0, [pc, #612]	@ (801a78c <etharp_find_entry+0x2e0>)
 801a528:	f003 f8e6 	bl	801d6f8 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801a52c:	68fb      	ldr	r3, [r7, #12]
 801a52e:	2b00      	cmp	r3, #0
 801a530:	d020      	beq.n	801a574 <etharp_find_entry+0xc8>
 801a532:	68fb      	ldr	r3, [r7, #12]
 801a534:	6819      	ldr	r1, [r3, #0]
 801a536:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a53a:	4891      	ldr	r0, [pc, #580]	@ (801a780 <etharp_find_entry+0x2d4>)
 801a53c:	4613      	mov	r3, r2
 801a53e:	005b      	lsls	r3, r3, #1
 801a540:	4413      	add	r3, r2
 801a542:	00db      	lsls	r3, r3, #3
 801a544:	4403      	add	r3, r0
 801a546:	3304      	adds	r3, #4
 801a548:	681b      	ldr	r3, [r3, #0]
 801a54a:	4299      	cmp	r1, r3
 801a54c:	d112      	bne.n	801a574 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801a54e:	687b      	ldr	r3, [r7, #4]
 801a550:	2b00      	cmp	r3, #0
 801a552:	d00c      	beq.n	801a56e <etharp_find_entry+0xc2>
 801a554:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a558:	4989      	ldr	r1, [pc, #548]	@ (801a780 <etharp_find_entry+0x2d4>)
 801a55a:	4613      	mov	r3, r2
 801a55c:	005b      	lsls	r3, r3, #1
 801a55e:	4413      	add	r3, r2
 801a560:	00db      	lsls	r3, r3, #3
 801a562:	440b      	add	r3, r1
 801a564:	3308      	adds	r3, #8
 801a566:	681b      	ldr	r3, [r3, #0]
 801a568:	687a      	ldr	r2, [r7, #4]
 801a56a:	429a      	cmp	r2, r3
 801a56c:	d102      	bne.n	801a574 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801a56e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a572:	e100      	b.n	801a776 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801a574:	7dfb      	ldrb	r3, [r7, #23]
 801a576:	2b01      	cmp	r3, #1
 801a578:	d140      	bne.n	801a5fc <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801a57a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a57e:	4980      	ldr	r1, [pc, #512]	@ (801a780 <etharp_find_entry+0x2d4>)
 801a580:	4613      	mov	r3, r2
 801a582:	005b      	lsls	r3, r3, #1
 801a584:	4413      	add	r3, r2
 801a586:	00db      	lsls	r3, r3, #3
 801a588:	440b      	add	r3, r1
 801a58a:	681b      	ldr	r3, [r3, #0]
 801a58c:	2b00      	cmp	r3, #0
 801a58e:	d01a      	beq.n	801a5c6 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801a590:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a594:	497a      	ldr	r1, [pc, #488]	@ (801a780 <etharp_find_entry+0x2d4>)
 801a596:	4613      	mov	r3, r2
 801a598:	005b      	lsls	r3, r3, #1
 801a59a:	4413      	add	r3, r2
 801a59c:	00db      	lsls	r3, r3, #3
 801a59e:	440b      	add	r3, r1
 801a5a0:	3312      	adds	r3, #18
 801a5a2:	881b      	ldrh	r3, [r3, #0]
 801a5a4:	8bba      	ldrh	r2, [r7, #28]
 801a5a6:	429a      	cmp	r2, r3
 801a5a8:	d845      	bhi.n	801a636 <etharp_find_entry+0x18a>
            old_queue = i;
 801a5aa:	8c3b      	ldrh	r3, [r7, #32]
 801a5ac:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801a5ae:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a5b2:	4973      	ldr	r1, [pc, #460]	@ (801a780 <etharp_find_entry+0x2d4>)
 801a5b4:	4613      	mov	r3, r2
 801a5b6:	005b      	lsls	r3, r3, #1
 801a5b8:	4413      	add	r3, r2
 801a5ba:	00db      	lsls	r3, r3, #3
 801a5bc:	440b      	add	r3, r1
 801a5be:	3312      	adds	r3, #18
 801a5c0:	881b      	ldrh	r3, [r3, #0]
 801a5c2:	83bb      	strh	r3, [r7, #28]
 801a5c4:	e037      	b.n	801a636 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801a5c6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a5ca:	496d      	ldr	r1, [pc, #436]	@ (801a780 <etharp_find_entry+0x2d4>)
 801a5cc:	4613      	mov	r3, r2
 801a5ce:	005b      	lsls	r3, r3, #1
 801a5d0:	4413      	add	r3, r2
 801a5d2:	00db      	lsls	r3, r3, #3
 801a5d4:	440b      	add	r3, r1
 801a5d6:	3312      	adds	r3, #18
 801a5d8:	881b      	ldrh	r3, [r3, #0]
 801a5da:	8b7a      	ldrh	r2, [r7, #26]
 801a5dc:	429a      	cmp	r2, r3
 801a5de:	d82a      	bhi.n	801a636 <etharp_find_entry+0x18a>
            old_pending = i;
 801a5e0:	8c3b      	ldrh	r3, [r7, #32]
 801a5e2:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 801a5e4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a5e8:	4965      	ldr	r1, [pc, #404]	@ (801a780 <etharp_find_entry+0x2d4>)
 801a5ea:	4613      	mov	r3, r2
 801a5ec:	005b      	lsls	r3, r3, #1
 801a5ee:	4413      	add	r3, r2
 801a5f0:	00db      	lsls	r3, r3, #3
 801a5f2:	440b      	add	r3, r1
 801a5f4:	3312      	adds	r3, #18
 801a5f6:	881b      	ldrh	r3, [r3, #0]
 801a5f8:	837b      	strh	r3, [r7, #26]
 801a5fa:	e01c      	b.n	801a636 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801a5fc:	7dfb      	ldrb	r3, [r7, #23]
 801a5fe:	2b01      	cmp	r3, #1
 801a600:	d919      	bls.n	801a636 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801a602:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a606:	495e      	ldr	r1, [pc, #376]	@ (801a780 <etharp_find_entry+0x2d4>)
 801a608:	4613      	mov	r3, r2
 801a60a:	005b      	lsls	r3, r3, #1
 801a60c:	4413      	add	r3, r2
 801a60e:	00db      	lsls	r3, r3, #3
 801a610:	440b      	add	r3, r1
 801a612:	3312      	adds	r3, #18
 801a614:	881b      	ldrh	r3, [r3, #0]
 801a616:	8b3a      	ldrh	r2, [r7, #24]
 801a618:	429a      	cmp	r2, r3
 801a61a:	d80c      	bhi.n	801a636 <etharp_find_entry+0x18a>
            old_stable = i;
 801a61c:	8c3b      	ldrh	r3, [r7, #32]
 801a61e:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 801a620:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a624:	4956      	ldr	r1, [pc, #344]	@ (801a780 <etharp_find_entry+0x2d4>)
 801a626:	4613      	mov	r3, r2
 801a628:	005b      	lsls	r3, r3, #1
 801a62a:	4413      	add	r3, r2
 801a62c:	00db      	lsls	r3, r3, #3
 801a62e:	440b      	add	r3, r1
 801a630:	3312      	adds	r3, #18
 801a632:	881b      	ldrh	r3, [r3, #0]
 801a634:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a636:	8c3b      	ldrh	r3, [r7, #32]
 801a638:	3301      	adds	r3, #1
 801a63a:	b29b      	uxth	r3, r3
 801a63c:	843b      	strh	r3, [r7, #32]
 801a63e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a642:	2b09      	cmp	r3, #9
 801a644:	f77f af4c 	ble.w	801a4e0 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801a648:	7afb      	ldrb	r3, [r7, #11]
 801a64a:	f003 0302 	and.w	r3, r3, #2
 801a64e:	2b00      	cmp	r3, #0
 801a650:	d108      	bne.n	801a664 <etharp_find_entry+0x1b8>
 801a652:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801a656:	2b0a      	cmp	r3, #10
 801a658:	d107      	bne.n	801a66a <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801a65a:	7afb      	ldrb	r3, [r7, #11]
 801a65c:	f003 0301 	and.w	r3, r3, #1
 801a660:	2b00      	cmp	r3, #0
 801a662:	d102      	bne.n	801a66a <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801a664:	f04f 33ff 	mov.w	r3, #4294967295
 801a668:	e085      	b.n	801a776 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801a66a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801a66e:	2b09      	cmp	r3, #9
 801a670:	dc02      	bgt.n	801a678 <etharp_find_entry+0x1cc>
    i = empty;
 801a672:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801a674:	843b      	strh	r3, [r7, #32]
 801a676:	e039      	b.n	801a6ec <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801a678:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 801a67c:	2b09      	cmp	r3, #9
 801a67e:	dc14      	bgt.n	801a6aa <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801a680:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801a682:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801a684:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a688:	493d      	ldr	r1, [pc, #244]	@ (801a780 <etharp_find_entry+0x2d4>)
 801a68a:	4613      	mov	r3, r2
 801a68c:	005b      	lsls	r3, r3, #1
 801a68e:	4413      	add	r3, r2
 801a690:	00db      	lsls	r3, r3, #3
 801a692:	440b      	add	r3, r1
 801a694:	681b      	ldr	r3, [r3, #0]
 801a696:	2b00      	cmp	r3, #0
 801a698:	d018      	beq.n	801a6cc <etharp_find_entry+0x220>
 801a69a:	4b3a      	ldr	r3, [pc, #232]	@ (801a784 <etharp_find_entry+0x2d8>)
 801a69c:	f240 126d 	movw	r2, #365	@ 0x16d
 801a6a0:	493b      	ldr	r1, [pc, #236]	@ (801a790 <etharp_find_entry+0x2e4>)
 801a6a2:	483a      	ldr	r0, [pc, #232]	@ (801a78c <etharp_find_entry+0x2e0>)
 801a6a4:	f003 f828 	bl	801d6f8 <iprintf>
 801a6a8:	e010      	b.n	801a6cc <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801a6aa:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 801a6ae:	2b09      	cmp	r3, #9
 801a6b0:	dc02      	bgt.n	801a6b8 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801a6b2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801a6b4:	843b      	strh	r3, [r7, #32]
 801a6b6:	e009      	b.n	801a6cc <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801a6b8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801a6bc:	2b09      	cmp	r3, #9
 801a6be:	dc02      	bgt.n	801a6c6 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801a6c0:	8bfb      	ldrh	r3, [r7, #30]
 801a6c2:	843b      	strh	r3, [r7, #32]
 801a6c4:	e002      	b.n	801a6cc <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801a6c6:	f04f 33ff 	mov.w	r3, #4294967295
 801a6ca:	e054      	b.n	801a776 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801a6cc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a6d0:	2b09      	cmp	r3, #9
 801a6d2:	dd06      	ble.n	801a6e2 <etharp_find_entry+0x236>
 801a6d4:	4b2b      	ldr	r3, [pc, #172]	@ (801a784 <etharp_find_entry+0x2d8>)
 801a6d6:	f240 127f 	movw	r2, #383	@ 0x17f
 801a6da:	492e      	ldr	r1, [pc, #184]	@ (801a794 <etharp_find_entry+0x2e8>)
 801a6dc:	482b      	ldr	r0, [pc, #172]	@ (801a78c <etharp_find_entry+0x2e0>)
 801a6de:	f003 f80b 	bl	801d6f8 <iprintf>
    etharp_free_entry(i);
 801a6e2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a6e6:	4618      	mov	r0, r3
 801a6e8:	f7ff fe06 	bl	801a2f8 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801a6ec:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a6f0:	2b09      	cmp	r3, #9
 801a6f2:	dd06      	ble.n	801a702 <etharp_find_entry+0x256>
 801a6f4:	4b23      	ldr	r3, [pc, #140]	@ (801a784 <etharp_find_entry+0x2d8>)
 801a6f6:	f240 1283 	movw	r2, #387	@ 0x183
 801a6fa:	4926      	ldr	r1, [pc, #152]	@ (801a794 <etharp_find_entry+0x2e8>)
 801a6fc:	4823      	ldr	r0, [pc, #140]	@ (801a78c <etharp_find_entry+0x2e0>)
 801a6fe:	f002 fffb 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801a702:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a706:	491e      	ldr	r1, [pc, #120]	@ (801a780 <etharp_find_entry+0x2d4>)
 801a708:	4613      	mov	r3, r2
 801a70a:	005b      	lsls	r3, r3, #1
 801a70c:	4413      	add	r3, r2
 801a70e:	00db      	lsls	r3, r3, #3
 801a710:	440b      	add	r3, r1
 801a712:	3314      	adds	r3, #20
 801a714:	781b      	ldrb	r3, [r3, #0]
 801a716:	2b00      	cmp	r3, #0
 801a718:	d006      	beq.n	801a728 <etharp_find_entry+0x27c>
 801a71a:	4b1a      	ldr	r3, [pc, #104]	@ (801a784 <etharp_find_entry+0x2d8>)
 801a71c:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 801a720:	491d      	ldr	r1, [pc, #116]	@ (801a798 <etharp_find_entry+0x2ec>)
 801a722:	481a      	ldr	r0, [pc, #104]	@ (801a78c <etharp_find_entry+0x2e0>)
 801a724:	f002 ffe8 	bl	801d6f8 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801a728:	68fb      	ldr	r3, [r7, #12]
 801a72a:	2b00      	cmp	r3, #0
 801a72c:	d00b      	beq.n	801a746 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801a72e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a732:	68fb      	ldr	r3, [r7, #12]
 801a734:	6819      	ldr	r1, [r3, #0]
 801a736:	4812      	ldr	r0, [pc, #72]	@ (801a780 <etharp_find_entry+0x2d4>)
 801a738:	4613      	mov	r3, r2
 801a73a:	005b      	lsls	r3, r3, #1
 801a73c:	4413      	add	r3, r2
 801a73e:	00db      	lsls	r3, r3, #3
 801a740:	4403      	add	r3, r0
 801a742:	3304      	adds	r3, #4
 801a744:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801a746:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a74a:	490d      	ldr	r1, [pc, #52]	@ (801a780 <etharp_find_entry+0x2d4>)
 801a74c:	4613      	mov	r3, r2
 801a74e:	005b      	lsls	r3, r3, #1
 801a750:	4413      	add	r3, r2
 801a752:	00db      	lsls	r3, r3, #3
 801a754:	440b      	add	r3, r1
 801a756:	3312      	adds	r3, #18
 801a758:	2200      	movs	r2, #0
 801a75a:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801a75c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a760:	4907      	ldr	r1, [pc, #28]	@ (801a780 <etharp_find_entry+0x2d4>)
 801a762:	4613      	mov	r3, r2
 801a764:	005b      	lsls	r3, r3, #1
 801a766:	4413      	add	r3, r2
 801a768:	00db      	lsls	r3, r3, #3
 801a76a:	440b      	add	r3, r1
 801a76c:	3308      	adds	r3, #8
 801a76e:	687a      	ldr	r2, [r7, #4]
 801a770:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801a772:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801a776:	4618      	mov	r0, r3
 801a778:	3728      	adds	r7, #40	@ 0x28
 801a77a:	46bd      	mov	sp, r7
 801a77c:	bd80      	pop	{r7, pc}
 801a77e:	bf00      	nop
 801a780:	2000f43c 	.word	0x2000f43c
 801a784:	08022d48 	.word	0x08022d48
 801a788:	08022d80 	.word	0x08022d80
 801a78c:	08022dc0 	.word	0x08022dc0
 801a790:	08022de8 	.word	0x08022de8
 801a794:	08022e00 	.word	0x08022e00
 801a798:	08022e14 	.word	0x08022e14

0801a79c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801a79c:	b580      	push	{r7, lr}
 801a79e:	b088      	sub	sp, #32
 801a7a0:	af02      	add	r7, sp, #8
 801a7a2:	60f8      	str	r0, [r7, #12]
 801a7a4:	60b9      	str	r1, [r7, #8]
 801a7a6:	607a      	str	r2, [r7, #4]
 801a7a8:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801a7aa:	68fb      	ldr	r3, [r7, #12]
 801a7ac:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801a7b0:	2b06      	cmp	r3, #6
 801a7b2:	d006      	beq.n	801a7c2 <etharp_update_arp_entry+0x26>
 801a7b4:	4b48      	ldr	r3, [pc, #288]	@ (801a8d8 <etharp_update_arp_entry+0x13c>)
 801a7b6:	f240 12a9 	movw	r2, #425	@ 0x1a9
 801a7ba:	4948      	ldr	r1, [pc, #288]	@ (801a8dc <etharp_update_arp_entry+0x140>)
 801a7bc:	4848      	ldr	r0, [pc, #288]	@ (801a8e0 <etharp_update_arp_entry+0x144>)
 801a7be:	f002 ff9b 	bl	801d6f8 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801a7c2:	68bb      	ldr	r3, [r7, #8]
 801a7c4:	2b00      	cmp	r3, #0
 801a7c6:	d012      	beq.n	801a7ee <etharp_update_arp_entry+0x52>
 801a7c8:	68bb      	ldr	r3, [r7, #8]
 801a7ca:	681b      	ldr	r3, [r3, #0]
 801a7cc:	2b00      	cmp	r3, #0
 801a7ce:	d00e      	beq.n	801a7ee <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801a7d0:	68bb      	ldr	r3, [r7, #8]
 801a7d2:	681b      	ldr	r3, [r3, #0]
 801a7d4:	68f9      	ldr	r1, [r7, #12]
 801a7d6:	4618      	mov	r0, r3
 801a7d8:	f001 f8fe 	bl	801b9d8 <ip4_addr_isbroadcast_u32>
 801a7dc:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801a7de:	2b00      	cmp	r3, #0
 801a7e0:	d105      	bne.n	801a7ee <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801a7e2:	68bb      	ldr	r3, [r7, #8]
 801a7e4:	681b      	ldr	r3, [r3, #0]
 801a7e6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801a7ea:	2be0      	cmp	r3, #224	@ 0xe0
 801a7ec:	d102      	bne.n	801a7f4 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801a7ee:	f06f 030f 	mvn.w	r3, #15
 801a7f2:	e06c      	b.n	801a8ce <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801a7f4:	78fb      	ldrb	r3, [r7, #3]
 801a7f6:	68fa      	ldr	r2, [r7, #12]
 801a7f8:	4619      	mov	r1, r3
 801a7fa:	68b8      	ldr	r0, [r7, #8]
 801a7fc:	f7ff fe56 	bl	801a4ac <etharp_find_entry>
 801a800:	4603      	mov	r3, r0
 801a802:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801a804:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801a808:	2b00      	cmp	r3, #0
 801a80a:	da02      	bge.n	801a812 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801a80c:	8afb      	ldrh	r3, [r7, #22]
 801a80e:	b25b      	sxtb	r3, r3
 801a810:	e05d      	b.n	801a8ce <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801a812:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a816:	4933      	ldr	r1, [pc, #204]	@ (801a8e4 <etharp_update_arp_entry+0x148>)
 801a818:	4613      	mov	r3, r2
 801a81a:	005b      	lsls	r3, r3, #1
 801a81c:	4413      	add	r3, r2
 801a81e:	00db      	lsls	r3, r3, #3
 801a820:	440b      	add	r3, r1
 801a822:	3314      	adds	r3, #20
 801a824:	2202      	movs	r2, #2
 801a826:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801a828:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a82c:	492d      	ldr	r1, [pc, #180]	@ (801a8e4 <etharp_update_arp_entry+0x148>)
 801a82e:	4613      	mov	r3, r2
 801a830:	005b      	lsls	r3, r3, #1
 801a832:	4413      	add	r3, r2
 801a834:	00db      	lsls	r3, r3, #3
 801a836:	440b      	add	r3, r1
 801a838:	3308      	adds	r3, #8
 801a83a:	68fa      	ldr	r2, [r7, #12]
 801a83c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801a83e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a842:	4613      	mov	r3, r2
 801a844:	005b      	lsls	r3, r3, #1
 801a846:	4413      	add	r3, r2
 801a848:	00db      	lsls	r3, r3, #3
 801a84a:	3308      	adds	r3, #8
 801a84c:	4a25      	ldr	r2, [pc, #148]	@ (801a8e4 <etharp_update_arp_entry+0x148>)
 801a84e:	4413      	add	r3, r2
 801a850:	3304      	adds	r3, #4
 801a852:	2206      	movs	r2, #6
 801a854:	6879      	ldr	r1, [r7, #4]
 801a856:	4618      	mov	r0, r3
 801a858:	f003 f8db 	bl	801da12 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801a85c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a860:	4920      	ldr	r1, [pc, #128]	@ (801a8e4 <etharp_update_arp_entry+0x148>)
 801a862:	4613      	mov	r3, r2
 801a864:	005b      	lsls	r3, r3, #1
 801a866:	4413      	add	r3, r2
 801a868:	00db      	lsls	r3, r3, #3
 801a86a:	440b      	add	r3, r1
 801a86c:	3312      	adds	r3, #18
 801a86e:	2200      	movs	r2, #0
 801a870:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801a872:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a876:	491b      	ldr	r1, [pc, #108]	@ (801a8e4 <etharp_update_arp_entry+0x148>)
 801a878:	4613      	mov	r3, r2
 801a87a:	005b      	lsls	r3, r3, #1
 801a87c:	4413      	add	r3, r2
 801a87e:	00db      	lsls	r3, r3, #3
 801a880:	440b      	add	r3, r1
 801a882:	681b      	ldr	r3, [r3, #0]
 801a884:	2b00      	cmp	r3, #0
 801a886:	d021      	beq.n	801a8cc <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801a888:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a88c:	4915      	ldr	r1, [pc, #84]	@ (801a8e4 <etharp_update_arp_entry+0x148>)
 801a88e:	4613      	mov	r3, r2
 801a890:	005b      	lsls	r3, r3, #1
 801a892:	4413      	add	r3, r2
 801a894:	00db      	lsls	r3, r3, #3
 801a896:	440b      	add	r3, r1
 801a898:	681b      	ldr	r3, [r3, #0]
 801a89a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801a89c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a8a0:	4910      	ldr	r1, [pc, #64]	@ (801a8e4 <etharp_update_arp_entry+0x148>)
 801a8a2:	4613      	mov	r3, r2
 801a8a4:	005b      	lsls	r3, r3, #1
 801a8a6:	4413      	add	r3, r2
 801a8a8:	00db      	lsls	r3, r3, #3
 801a8aa:	440b      	add	r3, r1
 801a8ac:	2200      	movs	r2, #0
 801a8ae:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801a8b0:	68fb      	ldr	r3, [r7, #12]
 801a8b2:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801a8b6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801a8ba:	9300      	str	r3, [sp, #0]
 801a8bc:	687b      	ldr	r3, [r7, #4]
 801a8be:	6939      	ldr	r1, [r7, #16]
 801a8c0:	68f8      	ldr	r0, [r7, #12]
 801a8c2:	f001 ff97 	bl	801c7f4 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801a8c6:	6938      	ldr	r0, [r7, #16]
 801a8c8:	f7f8 fb56 	bl	8012f78 <pbuf_free>
  }
  return ERR_OK;
 801a8cc:	2300      	movs	r3, #0
}
 801a8ce:	4618      	mov	r0, r3
 801a8d0:	3718      	adds	r7, #24
 801a8d2:	46bd      	mov	sp, r7
 801a8d4:	bd80      	pop	{r7, pc}
 801a8d6:	bf00      	nop
 801a8d8:	08022d48 	.word	0x08022d48
 801a8dc:	08022e40 	.word	0x08022e40
 801a8e0:	08022dc0 	.word	0x08022dc0
 801a8e4:	2000f43c 	.word	0x2000f43c

0801a8e8 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801a8e8:	b580      	push	{r7, lr}
 801a8ea:	b084      	sub	sp, #16
 801a8ec:	af00      	add	r7, sp, #0
 801a8ee:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a8f0:	2300      	movs	r3, #0
 801a8f2:	60fb      	str	r3, [r7, #12]
 801a8f4:	e01e      	b.n	801a934 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801a8f6:	4913      	ldr	r1, [pc, #76]	@ (801a944 <etharp_cleanup_netif+0x5c>)
 801a8f8:	68fa      	ldr	r2, [r7, #12]
 801a8fa:	4613      	mov	r3, r2
 801a8fc:	005b      	lsls	r3, r3, #1
 801a8fe:	4413      	add	r3, r2
 801a900:	00db      	lsls	r3, r3, #3
 801a902:	440b      	add	r3, r1
 801a904:	3314      	adds	r3, #20
 801a906:	781b      	ldrb	r3, [r3, #0]
 801a908:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801a90a:	7afb      	ldrb	r3, [r7, #11]
 801a90c:	2b00      	cmp	r3, #0
 801a90e:	d00e      	beq.n	801a92e <etharp_cleanup_netif+0x46>
 801a910:	490c      	ldr	r1, [pc, #48]	@ (801a944 <etharp_cleanup_netif+0x5c>)
 801a912:	68fa      	ldr	r2, [r7, #12]
 801a914:	4613      	mov	r3, r2
 801a916:	005b      	lsls	r3, r3, #1
 801a918:	4413      	add	r3, r2
 801a91a:	00db      	lsls	r3, r3, #3
 801a91c:	440b      	add	r3, r1
 801a91e:	3308      	adds	r3, #8
 801a920:	681b      	ldr	r3, [r3, #0]
 801a922:	687a      	ldr	r2, [r7, #4]
 801a924:	429a      	cmp	r2, r3
 801a926:	d102      	bne.n	801a92e <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801a928:	68f8      	ldr	r0, [r7, #12]
 801a92a:	f7ff fce5 	bl	801a2f8 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a92e:	68fb      	ldr	r3, [r7, #12]
 801a930:	3301      	adds	r3, #1
 801a932:	60fb      	str	r3, [r7, #12]
 801a934:	68fb      	ldr	r3, [r7, #12]
 801a936:	2b09      	cmp	r3, #9
 801a938:	dddd      	ble.n	801a8f6 <etharp_cleanup_netif+0xe>
    }
  }
}
 801a93a:	bf00      	nop
 801a93c:	bf00      	nop
 801a93e:	3710      	adds	r7, #16
 801a940:	46bd      	mov	sp, r7
 801a942:	bd80      	pop	{r7, pc}
 801a944:	2000f43c 	.word	0x2000f43c

0801a948 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801a948:	b5b0      	push	{r4, r5, r7, lr}
 801a94a:	b08a      	sub	sp, #40	@ 0x28
 801a94c:	af04      	add	r7, sp, #16
 801a94e:	6078      	str	r0, [r7, #4]
 801a950:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801a952:	683b      	ldr	r3, [r7, #0]
 801a954:	2b00      	cmp	r3, #0
 801a956:	d107      	bne.n	801a968 <etharp_input+0x20>
 801a958:	4b3d      	ldr	r3, [pc, #244]	@ (801aa50 <etharp_input+0x108>)
 801a95a:	f240 228a 	movw	r2, #650	@ 0x28a
 801a95e:	493d      	ldr	r1, [pc, #244]	@ (801aa54 <etharp_input+0x10c>)
 801a960:	483d      	ldr	r0, [pc, #244]	@ (801aa58 <etharp_input+0x110>)
 801a962:	f002 fec9 	bl	801d6f8 <iprintf>
 801a966:	e06f      	b.n	801aa48 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801a968:	687b      	ldr	r3, [r7, #4]
 801a96a:	685b      	ldr	r3, [r3, #4]
 801a96c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801a96e:	693b      	ldr	r3, [r7, #16]
 801a970:	881b      	ldrh	r3, [r3, #0]
 801a972:	b29b      	uxth	r3, r3
 801a974:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801a978:	d10c      	bne.n	801a994 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801a97a:	693b      	ldr	r3, [r7, #16]
 801a97c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801a97e:	2b06      	cmp	r3, #6
 801a980:	d108      	bne.n	801a994 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801a982:	693b      	ldr	r3, [r7, #16]
 801a984:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801a986:	2b04      	cmp	r3, #4
 801a988:	d104      	bne.n	801a994 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801a98a:	693b      	ldr	r3, [r7, #16]
 801a98c:	885b      	ldrh	r3, [r3, #2]
 801a98e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801a990:	2b08      	cmp	r3, #8
 801a992:	d003      	beq.n	801a99c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801a994:	6878      	ldr	r0, [r7, #4]
 801a996:	f7f8 faef 	bl	8012f78 <pbuf_free>
    return;
 801a99a:	e055      	b.n	801aa48 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801a99c:	693b      	ldr	r3, [r7, #16]
 801a99e:	330e      	adds	r3, #14
 801a9a0:	681b      	ldr	r3, [r3, #0]
 801a9a2:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801a9a4:	693b      	ldr	r3, [r7, #16]
 801a9a6:	3318      	adds	r3, #24
 801a9a8:	681b      	ldr	r3, [r3, #0]
 801a9aa:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801a9ac:	683b      	ldr	r3, [r7, #0]
 801a9ae:	3304      	adds	r3, #4
 801a9b0:	681b      	ldr	r3, [r3, #0]
 801a9b2:	2b00      	cmp	r3, #0
 801a9b4:	d102      	bne.n	801a9bc <etharp_input+0x74>
    for_us = 0;
 801a9b6:	2300      	movs	r3, #0
 801a9b8:	75fb      	strb	r3, [r7, #23]
 801a9ba:	e009      	b.n	801a9d0 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801a9bc:	68ba      	ldr	r2, [r7, #8]
 801a9be:	683b      	ldr	r3, [r7, #0]
 801a9c0:	3304      	adds	r3, #4
 801a9c2:	681b      	ldr	r3, [r3, #0]
 801a9c4:	429a      	cmp	r2, r3
 801a9c6:	bf0c      	ite	eq
 801a9c8:	2301      	moveq	r3, #1
 801a9ca:	2300      	movne	r3, #0
 801a9cc:	b2db      	uxtb	r3, r3
 801a9ce:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801a9d0:	693b      	ldr	r3, [r7, #16]
 801a9d2:	f103 0208 	add.w	r2, r3, #8
 801a9d6:	7dfb      	ldrb	r3, [r7, #23]
 801a9d8:	2b00      	cmp	r3, #0
 801a9da:	d001      	beq.n	801a9e0 <etharp_input+0x98>
 801a9dc:	2301      	movs	r3, #1
 801a9de:	e000      	b.n	801a9e2 <etharp_input+0x9a>
 801a9e0:	2302      	movs	r3, #2
 801a9e2:	f107 010c 	add.w	r1, r7, #12
 801a9e6:	6838      	ldr	r0, [r7, #0]
 801a9e8:	f7ff fed8 	bl	801a79c <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801a9ec:	693b      	ldr	r3, [r7, #16]
 801a9ee:	88db      	ldrh	r3, [r3, #6]
 801a9f0:	b29b      	uxth	r3, r3
 801a9f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801a9f6:	d003      	beq.n	801aa00 <etharp_input+0xb8>
 801a9f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a9fc:	d01e      	beq.n	801aa3c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801a9fe:	e020      	b.n	801aa42 <etharp_input+0xfa>
      if (for_us) {
 801aa00:	7dfb      	ldrb	r3, [r7, #23]
 801aa02:	2b00      	cmp	r3, #0
 801aa04:	d01c      	beq.n	801aa40 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801aa06:	683b      	ldr	r3, [r7, #0]
 801aa08:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801aa0c:	693b      	ldr	r3, [r7, #16]
 801aa0e:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801aa12:	683b      	ldr	r3, [r7, #0]
 801aa14:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 801aa18:	683b      	ldr	r3, [r7, #0]
 801aa1a:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801aa1c:	693a      	ldr	r2, [r7, #16]
 801aa1e:	3208      	adds	r2, #8
        etharp_raw(netif,
 801aa20:	2102      	movs	r1, #2
 801aa22:	9103      	str	r1, [sp, #12]
 801aa24:	f107 010c 	add.w	r1, r7, #12
 801aa28:	9102      	str	r1, [sp, #8]
 801aa2a:	9201      	str	r2, [sp, #4]
 801aa2c:	9300      	str	r3, [sp, #0]
 801aa2e:	462b      	mov	r3, r5
 801aa30:	4622      	mov	r2, r4
 801aa32:	4601      	mov	r1, r0
 801aa34:	6838      	ldr	r0, [r7, #0]
 801aa36:	f000 faeb 	bl	801b010 <etharp_raw>
      break;
 801aa3a:	e001      	b.n	801aa40 <etharp_input+0xf8>
      break;
 801aa3c:	bf00      	nop
 801aa3e:	e000      	b.n	801aa42 <etharp_input+0xfa>
      break;
 801aa40:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801aa42:	6878      	ldr	r0, [r7, #4]
 801aa44:	f7f8 fa98 	bl	8012f78 <pbuf_free>
}
 801aa48:	3718      	adds	r7, #24
 801aa4a:	46bd      	mov	sp, r7
 801aa4c:	bdb0      	pop	{r4, r5, r7, pc}
 801aa4e:	bf00      	nop
 801aa50:	08022d48 	.word	0x08022d48
 801aa54:	08022e98 	.word	0x08022e98
 801aa58:	08022dc0 	.word	0x08022dc0

0801aa5c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801aa5c:	b580      	push	{r7, lr}
 801aa5e:	b086      	sub	sp, #24
 801aa60:	af02      	add	r7, sp, #8
 801aa62:	60f8      	str	r0, [r7, #12]
 801aa64:	60b9      	str	r1, [r7, #8]
 801aa66:	4613      	mov	r3, r2
 801aa68:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801aa6a:	79fa      	ldrb	r2, [r7, #7]
 801aa6c:	4944      	ldr	r1, [pc, #272]	@ (801ab80 <etharp_output_to_arp_index+0x124>)
 801aa6e:	4613      	mov	r3, r2
 801aa70:	005b      	lsls	r3, r3, #1
 801aa72:	4413      	add	r3, r2
 801aa74:	00db      	lsls	r3, r3, #3
 801aa76:	440b      	add	r3, r1
 801aa78:	3314      	adds	r3, #20
 801aa7a:	781b      	ldrb	r3, [r3, #0]
 801aa7c:	2b01      	cmp	r3, #1
 801aa7e:	d806      	bhi.n	801aa8e <etharp_output_to_arp_index+0x32>
 801aa80:	4b40      	ldr	r3, [pc, #256]	@ (801ab84 <etharp_output_to_arp_index+0x128>)
 801aa82:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801aa86:	4940      	ldr	r1, [pc, #256]	@ (801ab88 <etharp_output_to_arp_index+0x12c>)
 801aa88:	4840      	ldr	r0, [pc, #256]	@ (801ab8c <etharp_output_to_arp_index+0x130>)
 801aa8a:	f002 fe35 	bl	801d6f8 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801aa8e:	79fa      	ldrb	r2, [r7, #7]
 801aa90:	493b      	ldr	r1, [pc, #236]	@ (801ab80 <etharp_output_to_arp_index+0x124>)
 801aa92:	4613      	mov	r3, r2
 801aa94:	005b      	lsls	r3, r3, #1
 801aa96:	4413      	add	r3, r2
 801aa98:	00db      	lsls	r3, r3, #3
 801aa9a:	440b      	add	r3, r1
 801aa9c:	3314      	adds	r3, #20
 801aa9e:	781b      	ldrb	r3, [r3, #0]
 801aaa0:	2b02      	cmp	r3, #2
 801aaa2:	d153      	bne.n	801ab4c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801aaa4:	79fa      	ldrb	r2, [r7, #7]
 801aaa6:	4936      	ldr	r1, [pc, #216]	@ (801ab80 <etharp_output_to_arp_index+0x124>)
 801aaa8:	4613      	mov	r3, r2
 801aaaa:	005b      	lsls	r3, r3, #1
 801aaac:	4413      	add	r3, r2
 801aaae:	00db      	lsls	r3, r3, #3
 801aab0:	440b      	add	r3, r1
 801aab2:	3312      	adds	r3, #18
 801aab4:	881b      	ldrh	r3, [r3, #0]
 801aab6:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801aaba:	d919      	bls.n	801aaf0 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801aabc:	79fa      	ldrb	r2, [r7, #7]
 801aabe:	4613      	mov	r3, r2
 801aac0:	005b      	lsls	r3, r3, #1
 801aac2:	4413      	add	r3, r2
 801aac4:	00db      	lsls	r3, r3, #3
 801aac6:	4a2e      	ldr	r2, [pc, #184]	@ (801ab80 <etharp_output_to_arp_index+0x124>)
 801aac8:	4413      	add	r3, r2
 801aaca:	3304      	adds	r3, #4
 801aacc:	4619      	mov	r1, r3
 801aace:	68f8      	ldr	r0, [r7, #12]
 801aad0:	f000 fb4c 	bl	801b16c <etharp_request>
 801aad4:	4603      	mov	r3, r0
 801aad6:	2b00      	cmp	r3, #0
 801aad8:	d138      	bne.n	801ab4c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801aada:	79fa      	ldrb	r2, [r7, #7]
 801aadc:	4928      	ldr	r1, [pc, #160]	@ (801ab80 <etharp_output_to_arp_index+0x124>)
 801aade:	4613      	mov	r3, r2
 801aae0:	005b      	lsls	r3, r3, #1
 801aae2:	4413      	add	r3, r2
 801aae4:	00db      	lsls	r3, r3, #3
 801aae6:	440b      	add	r3, r1
 801aae8:	3314      	adds	r3, #20
 801aaea:	2203      	movs	r2, #3
 801aaec:	701a      	strb	r2, [r3, #0]
 801aaee:	e02d      	b.n	801ab4c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801aaf0:	79fa      	ldrb	r2, [r7, #7]
 801aaf2:	4923      	ldr	r1, [pc, #140]	@ (801ab80 <etharp_output_to_arp_index+0x124>)
 801aaf4:	4613      	mov	r3, r2
 801aaf6:	005b      	lsls	r3, r3, #1
 801aaf8:	4413      	add	r3, r2
 801aafa:	00db      	lsls	r3, r3, #3
 801aafc:	440b      	add	r3, r1
 801aafe:	3312      	adds	r3, #18
 801ab00:	881b      	ldrh	r3, [r3, #0]
 801ab02:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801ab06:	d321      	bcc.n	801ab4c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801ab08:	79fa      	ldrb	r2, [r7, #7]
 801ab0a:	4613      	mov	r3, r2
 801ab0c:	005b      	lsls	r3, r3, #1
 801ab0e:	4413      	add	r3, r2
 801ab10:	00db      	lsls	r3, r3, #3
 801ab12:	4a1b      	ldr	r2, [pc, #108]	@ (801ab80 <etharp_output_to_arp_index+0x124>)
 801ab14:	4413      	add	r3, r2
 801ab16:	1d19      	adds	r1, r3, #4
 801ab18:	79fa      	ldrb	r2, [r7, #7]
 801ab1a:	4613      	mov	r3, r2
 801ab1c:	005b      	lsls	r3, r3, #1
 801ab1e:	4413      	add	r3, r2
 801ab20:	00db      	lsls	r3, r3, #3
 801ab22:	3308      	adds	r3, #8
 801ab24:	4a16      	ldr	r2, [pc, #88]	@ (801ab80 <etharp_output_to_arp_index+0x124>)
 801ab26:	4413      	add	r3, r2
 801ab28:	3304      	adds	r3, #4
 801ab2a:	461a      	mov	r2, r3
 801ab2c:	68f8      	ldr	r0, [r7, #12]
 801ab2e:	f000 fafb 	bl	801b128 <etharp_request_dst>
 801ab32:	4603      	mov	r3, r0
 801ab34:	2b00      	cmp	r3, #0
 801ab36:	d109      	bne.n	801ab4c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801ab38:	79fa      	ldrb	r2, [r7, #7]
 801ab3a:	4911      	ldr	r1, [pc, #68]	@ (801ab80 <etharp_output_to_arp_index+0x124>)
 801ab3c:	4613      	mov	r3, r2
 801ab3e:	005b      	lsls	r3, r3, #1
 801ab40:	4413      	add	r3, r2
 801ab42:	00db      	lsls	r3, r3, #3
 801ab44:	440b      	add	r3, r1
 801ab46:	3314      	adds	r3, #20
 801ab48:	2203      	movs	r2, #3
 801ab4a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801ab4c:	68fb      	ldr	r3, [r7, #12]
 801ab4e:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 801ab52:	79fa      	ldrb	r2, [r7, #7]
 801ab54:	4613      	mov	r3, r2
 801ab56:	005b      	lsls	r3, r3, #1
 801ab58:	4413      	add	r3, r2
 801ab5a:	00db      	lsls	r3, r3, #3
 801ab5c:	3308      	adds	r3, #8
 801ab5e:	4a08      	ldr	r2, [pc, #32]	@ (801ab80 <etharp_output_to_arp_index+0x124>)
 801ab60:	4413      	add	r3, r2
 801ab62:	3304      	adds	r3, #4
 801ab64:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801ab68:	9200      	str	r2, [sp, #0]
 801ab6a:	460a      	mov	r2, r1
 801ab6c:	68b9      	ldr	r1, [r7, #8]
 801ab6e:	68f8      	ldr	r0, [r7, #12]
 801ab70:	f001 fe40 	bl	801c7f4 <ethernet_output>
 801ab74:	4603      	mov	r3, r0
}
 801ab76:	4618      	mov	r0, r3
 801ab78:	3710      	adds	r7, #16
 801ab7a:	46bd      	mov	sp, r7
 801ab7c:	bd80      	pop	{r7, pc}
 801ab7e:	bf00      	nop
 801ab80:	2000f43c 	.word	0x2000f43c
 801ab84:	08022d48 	.word	0x08022d48
 801ab88:	08022eb8 	.word	0x08022eb8
 801ab8c:	08022dc0 	.word	0x08022dc0

0801ab90 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801ab90:	b580      	push	{r7, lr}
 801ab92:	b08a      	sub	sp, #40	@ 0x28
 801ab94:	af02      	add	r7, sp, #8
 801ab96:	60f8      	str	r0, [r7, #12]
 801ab98:	60b9      	str	r1, [r7, #8]
 801ab9a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801ab9c:	687b      	ldr	r3, [r7, #4]
 801ab9e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801aba0:	68fb      	ldr	r3, [r7, #12]
 801aba2:	2b00      	cmp	r3, #0
 801aba4:	d106      	bne.n	801abb4 <etharp_output+0x24>
 801aba6:	4b73      	ldr	r3, [pc, #460]	@ (801ad74 <etharp_output+0x1e4>)
 801aba8:	f240 321e 	movw	r2, #798	@ 0x31e
 801abac:	4972      	ldr	r1, [pc, #456]	@ (801ad78 <etharp_output+0x1e8>)
 801abae:	4873      	ldr	r0, [pc, #460]	@ (801ad7c <etharp_output+0x1ec>)
 801abb0:	f002 fda2 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801abb4:	68bb      	ldr	r3, [r7, #8]
 801abb6:	2b00      	cmp	r3, #0
 801abb8:	d106      	bne.n	801abc8 <etharp_output+0x38>
 801abba:	4b6e      	ldr	r3, [pc, #440]	@ (801ad74 <etharp_output+0x1e4>)
 801abbc:	f240 321f 	movw	r2, #799	@ 0x31f
 801abc0:	496f      	ldr	r1, [pc, #444]	@ (801ad80 <etharp_output+0x1f0>)
 801abc2:	486e      	ldr	r0, [pc, #440]	@ (801ad7c <etharp_output+0x1ec>)
 801abc4:	f002 fd98 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801abc8:	687b      	ldr	r3, [r7, #4]
 801abca:	2b00      	cmp	r3, #0
 801abcc:	d106      	bne.n	801abdc <etharp_output+0x4c>
 801abce:	4b69      	ldr	r3, [pc, #420]	@ (801ad74 <etharp_output+0x1e4>)
 801abd0:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801abd4:	496b      	ldr	r1, [pc, #428]	@ (801ad84 <etharp_output+0x1f4>)
 801abd6:	4869      	ldr	r0, [pc, #420]	@ (801ad7c <etharp_output+0x1ec>)
 801abd8:	f002 fd8e 	bl	801d6f8 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801abdc:	687b      	ldr	r3, [r7, #4]
 801abde:	681b      	ldr	r3, [r3, #0]
 801abe0:	68f9      	ldr	r1, [r7, #12]
 801abe2:	4618      	mov	r0, r3
 801abe4:	f000 fef8 	bl	801b9d8 <ip4_addr_isbroadcast_u32>
 801abe8:	4603      	mov	r3, r0
 801abea:	2b00      	cmp	r3, #0
 801abec:	d002      	beq.n	801abf4 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801abee:	4b66      	ldr	r3, [pc, #408]	@ (801ad88 <etharp_output+0x1f8>)
 801abf0:	61fb      	str	r3, [r7, #28]
 801abf2:	e0af      	b.n	801ad54 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801abf4:	687b      	ldr	r3, [r7, #4]
 801abf6:	681b      	ldr	r3, [r3, #0]
 801abf8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801abfc:	2be0      	cmp	r3, #224	@ 0xe0
 801abfe:	d118      	bne.n	801ac32 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801ac00:	2301      	movs	r3, #1
 801ac02:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801ac04:	2300      	movs	r3, #0
 801ac06:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801ac08:	235e      	movs	r3, #94	@ 0x5e
 801ac0a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801ac0c:	687b      	ldr	r3, [r7, #4]
 801ac0e:	3301      	adds	r3, #1
 801ac10:	781b      	ldrb	r3, [r3, #0]
 801ac12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801ac16:	b2db      	uxtb	r3, r3
 801ac18:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801ac1a:	687b      	ldr	r3, [r7, #4]
 801ac1c:	3302      	adds	r3, #2
 801ac1e:	781b      	ldrb	r3, [r3, #0]
 801ac20:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801ac22:	687b      	ldr	r3, [r7, #4]
 801ac24:	3303      	adds	r3, #3
 801ac26:	781b      	ldrb	r3, [r3, #0]
 801ac28:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801ac2a:	f107 0310 	add.w	r3, r7, #16
 801ac2e:	61fb      	str	r3, [r7, #28]
 801ac30:	e090      	b.n	801ad54 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801ac32:	687b      	ldr	r3, [r7, #4]
 801ac34:	681a      	ldr	r2, [r3, #0]
 801ac36:	68fb      	ldr	r3, [r7, #12]
 801ac38:	3304      	adds	r3, #4
 801ac3a:	681b      	ldr	r3, [r3, #0]
 801ac3c:	405a      	eors	r2, r3
 801ac3e:	68fb      	ldr	r3, [r7, #12]
 801ac40:	3308      	adds	r3, #8
 801ac42:	681b      	ldr	r3, [r3, #0]
 801ac44:	4013      	ands	r3, r2
 801ac46:	2b00      	cmp	r3, #0
 801ac48:	d012      	beq.n	801ac70 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801ac4a:	687b      	ldr	r3, [r7, #4]
 801ac4c:	681b      	ldr	r3, [r3, #0]
 801ac4e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801ac50:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801ac54:	4293      	cmp	r3, r2
 801ac56:	d00b      	beq.n	801ac70 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801ac58:	68fb      	ldr	r3, [r7, #12]
 801ac5a:	330c      	adds	r3, #12
 801ac5c:	681b      	ldr	r3, [r3, #0]
 801ac5e:	2b00      	cmp	r3, #0
 801ac60:	d003      	beq.n	801ac6a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801ac62:	68fb      	ldr	r3, [r7, #12]
 801ac64:	330c      	adds	r3, #12
 801ac66:	61bb      	str	r3, [r7, #24]
 801ac68:	e002      	b.n	801ac70 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801ac6a:	f06f 0303 	mvn.w	r3, #3
 801ac6e:	e07d      	b.n	801ad6c <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801ac70:	4b46      	ldr	r3, [pc, #280]	@ (801ad8c <etharp_output+0x1fc>)
 801ac72:	781b      	ldrb	r3, [r3, #0]
 801ac74:	4619      	mov	r1, r3
 801ac76:	4a46      	ldr	r2, [pc, #280]	@ (801ad90 <etharp_output+0x200>)
 801ac78:	460b      	mov	r3, r1
 801ac7a:	005b      	lsls	r3, r3, #1
 801ac7c:	440b      	add	r3, r1
 801ac7e:	00db      	lsls	r3, r3, #3
 801ac80:	4413      	add	r3, r2
 801ac82:	3314      	adds	r3, #20
 801ac84:	781b      	ldrb	r3, [r3, #0]
 801ac86:	2b01      	cmp	r3, #1
 801ac88:	d925      	bls.n	801acd6 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801ac8a:	4b40      	ldr	r3, [pc, #256]	@ (801ad8c <etharp_output+0x1fc>)
 801ac8c:	781b      	ldrb	r3, [r3, #0]
 801ac8e:	4619      	mov	r1, r3
 801ac90:	4a3f      	ldr	r2, [pc, #252]	@ (801ad90 <etharp_output+0x200>)
 801ac92:	460b      	mov	r3, r1
 801ac94:	005b      	lsls	r3, r3, #1
 801ac96:	440b      	add	r3, r1
 801ac98:	00db      	lsls	r3, r3, #3
 801ac9a:	4413      	add	r3, r2
 801ac9c:	3308      	adds	r3, #8
 801ac9e:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801aca0:	68fa      	ldr	r2, [r7, #12]
 801aca2:	429a      	cmp	r2, r3
 801aca4:	d117      	bne.n	801acd6 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801aca6:	69bb      	ldr	r3, [r7, #24]
 801aca8:	681a      	ldr	r2, [r3, #0]
 801acaa:	4b38      	ldr	r3, [pc, #224]	@ (801ad8c <etharp_output+0x1fc>)
 801acac:	781b      	ldrb	r3, [r3, #0]
 801acae:	4618      	mov	r0, r3
 801acb0:	4937      	ldr	r1, [pc, #220]	@ (801ad90 <etharp_output+0x200>)
 801acb2:	4603      	mov	r3, r0
 801acb4:	005b      	lsls	r3, r3, #1
 801acb6:	4403      	add	r3, r0
 801acb8:	00db      	lsls	r3, r3, #3
 801acba:	440b      	add	r3, r1
 801acbc:	3304      	adds	r3, #4
 801acbe:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801acc0:	429a      	cmp	r2, r3
 801acc2:	d108      	bne.n	801acd6 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801acc4:	4b31      	ldr	r3, [pc, #196]	@ (801ad8c <etharp_output+0x1fc>)
 801acc6:	781b      	ldrb	r3, [r3, #0]
 801acc8:	461a      	mov	r2, r3
 801acca:	68b9      	ldr	r1, [r7, #8]
 801accc:	68f8      	ldr	r0, [r7, #12]
 801acce:	f7ff fec5 	bl	801aa5c <etharp_output_to_arp_index>
 801acd2:	4603      	mov	r3, r0
 801acd4:	e04a      	b.n	801ad6c <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801acd6:	2300      	movs	r3, #0
 801acd8:	75fb      	strb	r3, [r7, #23]
 801acda:	e031      	b.n	801ad40 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801acdc:	7dfa      	ldrb	r2, [r7, #23]
 801acde:	492c      	ldr	r1, [pc, #176]	@ (801ad90 <etharp_output+0x200>)
 801ace0:	4613      	mov	r3, r2
 801ace2:	005b      	lsls	r3, r3, #1
 801ace4:	4413      	add	r3, r2
 801ace6:	00db      	lsls	r3, r3, #3
 801ace8:	440b      	add	r3, r1
 801acea:	3314      	adds	r3, #20
 801acec:	781b      	ldrb	r3, [r3, #0]
 801acee:	2b01      	cmp	r3, #1
 801acf0:	d923      	bls.n	801ad3a <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801acf2:	7dfa      	ldrb	r2, [r7, #23]
 801acf4:	4926      	ldr	r1, [pc, #152]	@ (801ad90 <etharp_output+0x200>)
 801acf6:	4613      	mov	r3, r2
 801acf8:	005b      	lsls	r3, r3, #1
 801acfa:	4413      	add	r3, r2
 801acfc:	00db      	lsls	r3, r3, #3
 801acfe:	440b      	add	r3, r1
 801ad00:	3308      	adds	r3, #8
 801ad02:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801ad04:	68fa      	ldr	r2, [r7, #12]
 801ad06:	429a      	cmp	r2, r3
 801ad08:	d117      	bne.n	801ad3a <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801ad0a:	69bb      	ldr	r3, [r7, #24]
 801ad0c:	6819      	ldr	r1, [r3, #0]
 801ad0e:	7dfa      	ldrb	r2, [r7, #23]
 801ad10:	481f      	ldr	r0, [pc, #124]	@ (801ad90 <etharp_output+0x200>)
 801ad12:	4613      	mov	r3, r2
 801ad14:	005b      	lsls	r3, r3, #1
 801ad16:	4413      	add	r3, r2
 801ad18:	00db      	lsls	r3, r3, #3
 801ad1a:	4403      	add	r3, r0
 801ad1c:	3304      	adds	r3, #4
 801ad1e:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801ad20:	4299      	cmp	r1, r3
 801ad22:	d10a      	bne.n	801ad3a <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801ad24:	4a19      	ldr	r2, [pc, #100]	@ (801ad8c <etharp_output+0x1fc>)
 801ad26:	7dfb      	ldrb	r3, [r7, #23]
 801ad28:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801ad2a:	7dfb      	ldrb	r3, [r7, #23]
 801ad2c:	461a      	mov	r2, r3
 801ad2e:	68b9      	ldr	r1, [r7, #8]
 801ad30:	68f8      	ldr	r0, [r7, #12]
 801ad32:	f7ff fe93 	bl	801aa5c <etharp_output_to_arp_index>
 801ad36:	4603      	mov	r3, r0
 801ad38:	e018      	b.n	801ad6c <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801ad3a:	7dfb      	ldrb	r3, [r7, #23]
 801ad3c:	3301      	adds	r3, #1
 801ad3e:	75fb      	strb	r3, [r7, #23]
 801ad40:	7dfb      	ldrb	r3, [r7, #23]
 801ad42:	2b09      	cmp	r3, #9
 801ad44:	d9ca      	bls.n	801acdc <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801ad46:	68ba      	ldr	r2, [r7, #8]
 801ad48:	69b9      	ldr	r1, [r7, #24]
 801ad4a:	68f8      	ldr	r0, [r7, #12]
 801ad4c:	f000 f822 	bl	801ad94 <etharp_query>
 801ad50:	4603      	mov	r3, r0
 801ad52:	e00b      	b.n	801ad6c <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801ad54:	68fb      	ldr	r3, [r7, #12]
 801ad56:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801ad5a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801ad5e:	9300      	str	r3, [sp, #0]
 801ad60:	69fb      	ldr	r3, [r7, #28]
 801ad62:	68b9      	ldr	r1, [r7, #8]
 801ad64:	68f8      	ldr	r0, [r7, #12]
 801ad66:	f001 fd45 	bl	801c7f4 <ethernet_output>
 801ad6a:	4603      	mov	r3, r0
}
 801ad6c:	4618      	mov	r0, r3
 801ad6e:	3720      	adds	r7, #32
 801ad70:	46bd      	mov	sp, r7
 801ad72:	bd80      	pop	{r7, pc}
 801ad74:	08022d48 	.word	0x08022d48
 801ad78:	08022e98 	.word	0x08022e98
 801ad7c:	08022dc0 	.word	0x08022dc0
 801ad80:	08022ee8 	.word	0x08022ee8
 801ad84:	08022e88 	.word	0x08022e88
 801ad88:	08024208 	.word	0x08024208
 801ad8c:	2000f52c 	.word	0x2000f52c
 801ad90:	2000f43c 	.word	0x2000f43c

0801ad94 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801ad94:	b580      	push	{r7, lr}
 801ad96:	b08c      	sub	sp, #48	@ 0x30
 801ad98:	af02      	add	r7, sp, #8
 801ad9a:	60f8      	str	r0, [r7, #12]
 801ad9c:	60b9      	str	r1, [r7, #8]
 801ad9e:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801ada0:	68fb      	ldr	r3, [r7, #12]
 801ada2:	3326      	adds	r3, #38	@ 0x26
 801ada4:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801ada6:	23ff      	movs	r3, #255	@ 0xff
 801ada8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 801adac:	2300      	movs	r3, #0
 801adae:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801adb0:	68bb      	ldr	r3, [r7, #8]
 801adb2:	681b      	ldr	r3, [r3, #0]
 801adb4:	68f9      	ldr	r1, [r7, #12]
 801adb6:	4618      	mov	r0, r3
 801adb8:	f000 fe0e 	bl	801b9d8 <ip4_addr_isbroadcast_u32>
 801adbc:	4603      	mov	r3, r0
 801adbe:	2b00      	cmp	r3, #0
 801adc0:	d10c      	bne.n	801addc <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801adc2:	68bb      	ldr	r3, [r7, #8]
 801adc4:	681b      	ldr	r3, [r3, #0]
 801adc6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801adca:	2be0      	cmp	r3, #224	@ 0xe0
 801adcc:	d006      	beq.n	801addc <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801adce:	68bb      	ldr	r3, [r7, #8]
 801add0:	2b00      	cmp	r3, #0
 801add2:	d003      	beq.n	801addc <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801add4:	68bb      	ldr	r3, [r7, #8]
 801add6:	681b      	ldr	r3, [r3, #0]
 801add8:	2b00      	cmp	r3, #0
 801adda:	d102      	bne.n	801ade2 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801addc:	f06f 030f 	mvn.w	r3, #15
 801ade0:	e101      	b.n	801afe6 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801ade2:	68fa      	ldr	r2, [r7, #12]
 801ade4:	2101      	movs	r1, #1
 801ade6:	68b8      	ldr	r0, [r7, #8]
 801ade8:	f7ff fb60 	bl	801a4ac <etharp_find_entry>
 801adec:	4603      	mov	r3, r0
 801adee:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801adf0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801adf4:	2b00      	cmp	r3, #0
 801adf6:	da02      	bge.n	801adfe <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801adf8:	8a7b      	ldrh	r3, [r7, #18]
 801adfa:	b25b      	sxtb	r3, r3
 801adfc:	e0f3      	b.n	801afe6 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801adfe:	8a7b      	ldrh	r3, [r7, #18]
 801ae00:	2b7e      	cmp	r3, #126	@ 0x7e
 801ae02:	d906      	bls.n	801ae12 <etharp_query+0x7e>
 801ae04:	4b7a      	ldr	r3, [pc, #488]	@ (801aff0 <etharp_query+0x25c>)
 801ae06:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801ae0a:	497a      	ldr	r1, [pc, #488]	@ (801aff4 <etharp_query+0x260>)
 801ae0c:	487a      	ldr	r0, [pc, #488]	@ (801aff8 <etharp_query+0x264>)
 801ae0e:	f002 fc73 	bl	801d6f8 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801ae12:	8a7b      	ldrh	r3, [r7, #18]
 801ae14:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801ae16:	7c7a      	ldrb	r2, [r7, #17]
 801ae18:	4978      	ldr	r1, [pc, #480]	@ (801affc <etharp_query+0x268>)
 801ae1a:	4613      	mov	r3, r2
 801ae1c:	005b      	lsls	r3, r3, #1
 801ae1e:	4413      	add	r3, r2
 801ae20:	00db      	lsls	r3, r3, #3
 801ae22:	440b      	add	r3, r1
 801ae24:	3314      	adds	r3, #20
 801ae26:	781b      	ldrb	r3, [r3, #0]
 801ae28:	2b00      	cmp	r3, #0
 801ae2a:	d115      	bne.n	801ae58 <etharp_query+0xc4>
    is_new_entry = 1;
 801ae2c:	2301      	movs	r3, #1
 801ae2e:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801ae30:	7c7a      	ldrb	r2, [r7, #17]
 801ae32:	4972      	ldr	r1, [pc, #456]	@ (801affc <etharp_query+0x268>)
 801ae34:	4613      	mov	r3, r2
 801ae36:	005b      	lsls	r3, r3, #1
 801ae38:	4413      	add	r3, r2
 801ae3a:	00db      	lsls	r3, r3, #3
 801ae3c:	440b      	add	r3, r1
 801ae3e:	3314      	adds	r3, #20
 801ae40:	2201      	movs	r2, #1
 801ae42:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801ae44:	7c7a      	ldrb	r2, [r7, #17]
 801ae46:	496d      	ldr	r1, [pc, #436]	@ (801affc <etharp_query+0x268>)
 801ae48:	4613      	mov	r3, r2
 801ae4a:	005b      	lsls	r3, r3, #1
 801ae4c:	4413      	add	r3, r2
 801ae4e:	00db      	lsls	r3, r3, #3
 801ae50:	440b      	add	r3, r1
 801ae52:	3308      	adds	r3, #8
 801ae54:	68fa      	ldr	r2, [r7, #12]
 801ae56:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801ae58:	7c7a      	ldrb	r2, [r7, #17]
 801ae5a:	4968      	ldr	r1, [pc, #416]	@ (801affc <etharp_query+0x268>)
 801ae5c:	4613      	mov	r3, r2
 801ae5e:	005b      	lsls	r3, r3, #1
 801ae60:	4413      	add	r3, r2
 801ae62:	00db      	lsls	r3, r3, #3
 801ae64:	440b      	add	r3, r1
 801ae66:	3314      	adds	r3, #20
 801ae68:	781b      	ldrb	r3, [r3, #0]
 801ae6a:	2b01      	cmp	r3, #1
 801ae6c:	d011      	beq.n	801ae92 <etharp_query+0xfe>
 801ae6e:	7c7a      	ldrb	r2, [r7, #17]
 801ae70:	4962      	ldr	r1, [pc, #392]	@ (801affc <etharp_query+0x268>)
 801ae72:	4613      	mov	r3, r2
 801ae74:	005b      	lsls	r3, r3, #1
 801ae76:	4413      	add	r3, r2
 801ae78:	00db      	lsls	r3, r3, #3
 801ae7a:	440b      	add	r3, r1
 801ae7c:	3314      	adds	r3, #20
 801ae7e:	781b      	ldrb	r3, [r3, #0]
 801ae80:	2b01      	cmp	r3, #1
 801ae82:	d806      	bhi.n	801ae92 <etharp_query+0xfe>
 801ae84:	4b5a      	ldr	r3, [pc, #360]	@ (801aff0 <etharp_query+0x25c>)
 801ae86:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801ae8a:	495d      	ldr	r1, [pc, #372]	@ (801b000 <etharp_query+0x26c>)
 801ae8c:	485a      	ldr	r0, [pc, #360]	@ (801aff8 <etharp_query+0x264>)
 801ae8e:	f002 fc33 	bl	801d6f8 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801ae92:	6a3b      	ldr	r3, [r7, #32]
 801ae94:	2b00      	cmp	r3, #0
 801ae96:	d102      	bne.n	801ae9e <etharp_query+0x10a>
 801ae98:	687b      	ldr	r3, [r7, #4]
 801ae9a:	2b00      	cmp	r3, #0
 801ae9c:	d10c      	bne.n	801aeb8 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801ae9e:	68b9      	ldr	r1, [r7, #8]
 801aea0:	68f8      	ldr	r0, [r7, #12]
 801aea2:	f000 f963 	bl	801b16c <etharp_request>
 801aea6:	4603      	mov	r3, r0
 801aea8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801aeac:	687b      	ldr	r3, [r7, #4]
 801aeae:	2b00      	cmp	r3, #0
 801aeb0:	d102      	bne.n	801aeb8 <etharp_query+0x124>
      return result;
 801aeb2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801aeb6:	e096      	b.n	801afe6 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801aeb8:	687b      	ldr	r3, [r7, #4]
 801aeba:	2b00      	cmp	r3, #0
 801aebc:	d106      	bne.n	801aecc <etharp_query+0x138>
 801aebe:	4b4c      	ldr	r3, [pc, #304]	@ (801aff0 <etharp_query+0x25c>)
 801aec0:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801aec4:	494f      	ldr	r1, [pc, #316]	@ (801b004 <etharp_query+0x270>)
 801aec6:	484c      	ldr	r0, [pc, #304]	@ (801aff8 <etharp_query+0x264>)
 801aec8:	f002 fc16 	bl	801d6f8 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801aecc:	7c7a      	ldrb	r2, [r7, #17]
 801aece:	494b      	ldr	r1, [pc, #300]	@ (801affc <etharp_query+0x268>)
 801aed0:	4613      	mov	r3, r2
 801aed2:	005b      	lsls	r3, r3, #1
 801aed4:	4413      	add	r3, r2
 801aed6:	00db      	lsls	r3, r3, #3
 801aed8:	440b      	add	r3, r1
 801aeda:	3314      	adds	r3, #20
 801aedc:	781b      	ldrb	r3, [r3, #0]
 801aede:	2b01      	cmp	r3, #1
 801aee0:	d917      	bls.n	801af12 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801aee2:	4a49      	ldr	r2, [pc, #292]	@ (801b008 <etharp_query+0x274>)
 801aee4:	7c7b      	ldrb	r3, [r7, #17]
 801aee6:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801aee8:	7c7a      	ldrb	r2, [r7, #17]
 801aeea:	4613      	mov	r3, r2
 801aeec:	005b      	lsls	r3, r3, #1
 801aeee:	4413      	add	r3, r2
 801aef0:	00db      	lsls	r3, r3, #3
 801aef2:	3308      	adds	r3, #8
 801aef4:	4a41      	ldr	r2, [pc, #260]	@ (801affc <etharp_query+0x268>)
 801aef6:	4413      	add	r3, r2
 801aef8:	3304      	adds	r3, #4
 801aefa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801aefe:	9200      	str	r2, [sp, #0]
 801af00:	697a      	ldr	r2, [r7, #20]
 801af02:	6879      	ldr	r1, [r7, #4]
 801af04:	68f8      	ldr	r0, [r7, #12]
 801af06:	f001 fc75 	bl	801c7f4 <ethernet_output>
 801af0a:	4603      	mov	r3, r0
 801af0c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801af10:	e067      	b.n	801afe2 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801af12:	7c7a      	ldrb	r2, [r7, #17]
 801af14:	4939      	ldr	r1, [pc, #228]	@ (801affc <etharp_query+0x268>)
 801af16:	4613      	mov	r3, r2
 801af18:	005b      	lsls	r3, r3, #1
 801af1a:	4413      	add	r3, r2
 801af1c:	00db      	lsls	r3, r3, #3
 801af1e:	440b      	add	r3, r1
 801af20:	3314      	adds	r3, #20
 801af22:	781b      	ldrb	r3, [r3, #0]
 801af24:	2b01      	cmp	r3, #1
 801af26:	d15c      	bne.n	801afe2 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801af28:	2300      	movs	r3, #0
 801af2a:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801af2c:	687b      	ldr	r3, [r7, #4]
 801af2e:	61fb      	str	r3, [r7, #28]
    while (p) {
 801af30:	e01c      	b.n	801af6c <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801af32:	69fb      	ldr	r3, [r7, #28]
 801af34:	895a      	ldrh	r2, [r3, #10]
 801af36:	69fb      	ldr	r3, [r7, #28]
 801af38:	891b      	ldrh	r3, [r3, #8]
 801af3a:	429a      	cmp	r2, r3
 801af3c:	d10a      	bne.n	801af54 <etharp_query+0x1c0>
 801af3e:	69fb      	ldr	r3, [r7, #28]
 801af40:	681b      	ldr	r3, [r3, #0]
 801af42:	2b00      	cmp	r3, #0
 801af44:	d006      	beq.n	801af54 <etharp_query+0x1c0>
 801af46:	4b2a      	ldr	r3, [pc, #168]	@ (801aff0 <etharp_query+0x25c>)
 801af48:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801af4c:	492f      	ldr	r1, [pc, #188]	@ (801b00c <etharp_query+0x278>)
 801af4e:	482a      	ldr	r0, [pc, #168]	@ (801aff8 <etharp_query+0x264>)
 801af50:	f002 fbd2 	bl	801d6f8 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801af54:	69fb      	ldr	r3, [r7, #28]
 801af56:	7b1b      	ldrb	r3, [r3, #12]
 801af58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801af5c:	2b00      	cmp	r3, #0
 801af5e:	d002      	beq.n	801af66 <etharp_query+0x1d2>
        copy_needed = 1;
 801af60:	2301      	movs	r3, #1
 801af62:	61bb      	str	r3, [r7, #24]
        break;
 801af64:	e005      	b.n	801af72 <etharp_query+0x1de>
      }
      p = p->next;
 801af66:	69fb      	ldr	r3, [r7, #28]
 801af68:	681b      	ldr	r3, [r3, #0]
 801af6a:	61fb      	str	r3, [r7, #28]
    while (p) {
 801af6c:	69fb      	ldr	r3, [r7, #28]
 801af6e:	2b00      	cmp	r3, #0
 801af70:	d1df      	bne.n	801af32 <etharp_query+0x19e>
    }
    if (copy_needed) {
 801af72:	69bb      	ldr	r3, [r7, #24]
 801af74:	2b00      	cmp	r3, #0
 801af76:	d007      	beq.n	801af88 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801af78:	687a      	ldr	r2, [r7, #4]
 801af7a:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801af7e:	200e      	movs	r0, #14
 801af80:	f7f8 fa72 	bl	8013468 <pbuf_clone>
 801af84:	61f8      	str	r0, [r7, #28]
 801af86:	e004      	b.n	801af92 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801af88:	687b      	ldr	r3, [r7, #4]
 801af8a:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801af8c:	69f8      	ldr	r0, [r7, #28]
 801af8e:	f7f8 f899 	bl	80130c4 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801af92:	69fb      	ldr	r3, [r7, #28]
 801af94:	2b00      	cmp	r3, #0
 801af96:	d021      	beq.n	801afdc <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801af98:	7c7a      	ldrb	r2, [r7, #17]
 801af9a:	4918      	ldr	r1, [pc, #96]	@ (801affc <etharp_query+0x268>)
 801af9c:	4613      	mov	r3, r2
 801af9e:	005b      	lsls	r3, r3, #1
 801afa0:	4413      	add	r3, r2
 801afa2:	00db      	lsls	r3, r3, #3
 801afa4:	440b      	add	r3, r1
 801afa6:	681b      	ldr	r3, [r3, #0]
 801afa8:	2b00      	cmp	r3, #0
 801afaa:	d00a      	beq.n	801afc2 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801afac:	7c7a      	ldrb	r2, [r7, #17]
 801afae:	4913      	ldr	r1, [pc, #76]	@ (801affc <etharp_query+0x268>)
 801afb0:	4613      	mov	r3, r2
 801afb2:	005b      	lsls	r3, r3, #1
 801afb4:	4413      	add	r3, r2
 801afb6:	00db      	lsls	r3, r3, #3
 801afb8:	440b      	add	r3, r1
 801afba:	681b      	ldr	r3, [r3, #0]
 801afbc:	4618      	mov	r0, r3
 801afbe:	f7f7 ffdb 	bl	8012f78 <pbuf_free>
      }
      arp_table[i].q = p;
 801afc2:	7c7a      	ldrb	r2, [r7, #17]
 801afc4:	490d      	ldr	r1, [pc, #52]	@ (801affc <etharp_query+0x268>)
 801afc6:	4613      	mov	r3, r2
 801afc8:	005b      	lsls	r3, r3, #1
 801afca:	4413      	add	r3, r2
 801afcc:	00db      	lsls	r3, r3, #3
 801afce:	440b      	add	r3, r1
 801afd0:	69fa      	ldr	r2, [r7, #28]
 801afd2:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801afd4:	2300      	movs	r3, #0
 801afd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801afda:	e002      	b.n	801afe2 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801afdc:	23ff      	movs	r3, #255	@ 0xff
 801afde:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801afe2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801afe6:	4618      	mov	r0, r3
 801afe8:	3728      	adds	r7, #40	@ 0x28
 801afea:	46bd      	mov	sp, r7
 801afec:	bd80      	pop	{r7, pc}
 801afee:	bf00      	nop
 801aff0:	08022d48 	.word	0x08022d48
 801aff4:	08022ef4 	.word	0x08022ef4
 801aff8:	08022dc0 	.word	0x08022dc0
 801affc:	2000f43c 	.word	0x2000f43c
 801b000:	08022f04 	.word	0x08022f04
 801b004:	08022ee8 	.word	0x08022ee8
 801b008:	2000f52c 	.word	0x2000f52c
 801b00c:	08022f2c 	.word	0x08022f2c

0801b010 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801b010:	b580      	push	{r7, lr}
 801b012:	b08a      	sub	sp, #40	@ 0x28
 801b014:	af02      	add	r7, sp, #8
 801b016:	60f8      	str	r0, [r7, #12]
 801b018:	60b9      	str	r1, [r7, #8]
 801b01a:	607a      	str	r2, [r7, #4]
 801b01c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801b01e:	2300      	movs	r3, #0
 801b020:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801b022:	68fb      	ldr	r3, [r7, #12]
 801b024:	2b00      	cmp	r3, #0
 801b026:	d106      	bne.n	801b036 <etharp_raw+0x26>
 801b028:	4b3a      	ldr	r3, [pc, #232]	@ (801b114 <etharp_raw+0x104>)
 801b02a:	f240 4257 	movw	r2, #1111	@ 0x457
 801b02e:	493a      	ldr	r1, [pc, #232]	@ (801b118 <etharp_raw+0x108>)
 801b030:	483a      	ldr	r0, [pc, #232]	@ (801b11c <etharp_raw+0x10c>)
 801b032:	f002 fb61 	bl	801d6f8 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801b036:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b03a:	211c      	movs	r1, #28
 801b03c:	200e      	movs	r0, #14
 801b03e:	f7f7 fcb7 	bl	80129b0 <pbuf_alloc>
 801b042:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801b044:	69bb      	ldr	r3, [r7, #24]
 801b046:	2b00      	cmp	r3, #0
 801b048:	d102      	bne.n	801b050 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801b04a:	f04f 33ff 	mov.w	r3, #4294967295
 801b04e:	e05d      	b.n	801b10c <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801b050:	69bb      	ldr	r3, [r7, #24]
 801b052:	895b      	ldrh	r3, [r3, #10]
 801b054:	2b1b      	cmp	r3, #27
 801b056:	d806      	bhi.n	801b066 <etharp_raw+0x56>
 801b058:	4b2e      	ldr	r3, [pc, #184]	@ (801b114 <etharp_raw+0x104>)
 801b05a:	f240 4262 	movw	r2, #1122	@ 0x462
 801b05e:	4930      	ldr	r1, [pc, #192]	@ (801b120 <etharp_raw+0x110>)
 801b060:	482e      	ldr	r0, [pc, #184]	@ (801b11c <etharp_raw+0x10c>)
 801b062:	f002 fb49 	bl	801d6f8 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801b066:	69bb      	ldr	r3, [r7, #24]
 801b068:	685b      	ldr	r3, [r3, #4]
 801b06a:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801b06c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801b06e:	4618      	mov	r0, r3
 801b070:	f7f6 fb5a 	bl	8011728 <lwip_htons>
 801b074:	4603      	mov	r3, r0
 801b076:	461a      	mov	r2, r3
 801b078:	697b      	ldr	r3, [r7, #20]
 801b07a:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801b07c:	68fb      	ldr	r3, [r7, #12]
 801b07e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801b082:	2b06      	cmp	r3, #6
 801b084:	d006      	beq.n	801b094 <etharp_raw+0x84>
 801b086:	4b23      	ldr	r3, [pc, #140]	@ (801b114 <etharp_raw+0x104>)
 801b088:	f240 4269 	movw	r2, #1129	@ 0x469
 801b08c:	4925      	ldr	r1, [pc, #148]	@ (801b124 <etharp_raw+0x114>)
 801b08e:	4823      	ldr	r0, [pc, #140]	@ (801b11c <etharp_raw+0x10c>)
 801b090:	f002 fb32 	bl	801d6f8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801b094:	697b      	ldr	r3, [r7, #20]
 801b096:	3308      	adds	r3, #8
 801b098:	2206      	movs	r2, #6
 801b09a:	6839      	ldr	r1, [r7, #0]
 801b09c:	4618      	mov	r0, r3
 801b09e:	f002 fcb8 	bl	801da12 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801b0a2:	697b      	ldr	r3, [r7, #20]
 801b0a4:	3312      	adds	r3, #18
 801b0a6:	2206      	movs	r2, #6
 801b0a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801b0aa:	4618      	mov	r0, r3
 801b0ac:	f002 fcb1 	bl	801da12 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801b0b0:	697b      	ldr	r3, [r7, #20]
 801b0b2:	330e      	adds	r3, #14
 801b0b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801b0b6:	6812      	ldr	r2, [r2, #0]
 801b0b8:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801b0ba:	697b      	ldr	r3, [r7, #20]
 801b0bc:	3318      	adds	r3, #24
 801b0be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801b0c0:	6812      	ldr	r2, [r2, #0]
 801b0c2:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801b0c4:	697b      	ldr	r3, [r7, #20]
 801b0c6:	2200      	movs	r2, #0
 801b0c8:	701a      	strb	r2, [r3, #0]
 801b0ca:	2200      	movs	r2, #0
 801b0cc:	f042 0201 	orr.w	r2, r2, #1
 801b0d0:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801b0d2:	697b      	ldr	r3, [r7, #20]
 801b0d4:	2200      	movs	r2, #0
 801b0d6:	f042 0208 	orr.w	r2, r2, #8
 801b0da:	709a      	strb	r2, [r3, #2]
 801b0dc:	2200      	movs	r2, #0
 801b0de:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801b0e0:	697b      	ldr	r3, [r7, #20]
 801b0e2:	2206      	movs	r2, #6
 801b0e4:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801b0e6:	697b      	ldr	r3, [r7, #20]
 801b0e8:	2204      	movs	r2, #4
 801b0ea:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801b0ec:	f640 0306 	movw	r3, #2054	@ 0x806
 801b0f0:	9300      	str	r3, [sp, #0]
 801b0f2:	687b      	ldr	r3, [r7, #4]
 801b0f4:	68ba      	ldr	r2, [r7, #8]
 801b0f6:	69b9      	ldr	r1, [r7, #24]
 801b0f8:	68f8      	ldr	r0, [r7, #12]
 801b0fa:	f001 fb7b 	bl	801c7f4 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801b0fe:	69b8      	ldr	r0, [r7, #24]
 801b100:	f7f7 ff3a 	bl	8012f78 <pbuf_free>
  p = NULL;
 801b104:	2300      	movs	r3, #0
 801b106:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801b108:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801b10c:	4618      	mov	r0, r3
 801b10e:	3720      	adds	r7, #32
 801b110:	46bd      	mov	sp, r7
 801b112:	bd80      	pop	{r7, pc}
 801b114:	08022d48 	.word	0x08022d48
 801b118:	08022e98 	.word	0x08022e98
 801b11c:	08022dc0 	.word	0x08022dc0
 801b120:	08022f48 	.word	0x08022f48
 801b124:	08022f7c 	.word	0x08022f7c

0801b128 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801b128:	b580      	push	{r7, lr}
 801b12a:	b088      	sub	sp, #32
 801b12c:	af04      	add	r7, sp, #16
 801b12e:	60f8      	str	r0, [r7, #12]
 801b130:	60b9      	str	r1, [r7, #8]
 801b132:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801b134:	68fb      	ldr	r3, [r7, #12]
 801b136:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801b13a:	68fb      	ldr	r3, [r7, #12]
 801b13c:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801b140:	68fb      	ldr	r3, [r7, #12]
 801b142:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801b144:	2201      	movs	r2, #1
 801b146:	9203      	str	r2, [sp, #12]
 801b148:	68ba      	ldr	r2, [r7, #8]
 801b14a:	9202      	str	r2, [sp, #8]
 801b14c:	4a06      	ldr	r2, [pc, #24]	@ (801b168 <etharp_request_dst+0x40>)
 801b14e:	9201      	str	r2, [sp, #4]
 801b150:	9300      	str	r3, [sp, #0]
 801b152:	4603      	mov	r3, r0
 801b154:	687a      	ldr	r2, [r7, #4]
 801b156:	68f8      	ldr	r0, [r7, #12]
 801b158:	f7ff ff5a 	bl	801b010 <etharp_raw>
 801b15c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801b15e:	4618      	mov	r0, r3
 801b160:	3710      	adds	r7, #16
 801b162:	46bd      	mov	sp, r7
 801b164:	bd80      	pop	{r7, pc}
 801b166:	bf00      	nop
 801b168:	08024210 	.word	0x08024210

0801b16c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801b16c:	b580      	push	{r7, lr}
 801b16e:	b082      	sub	sp, #8
 801b170:	af00      	add	r7, sp, #0
 801b172:	6078      	str	r0, [r7, #4]
 801b174:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801b176:	4a05      	ldr	r2, [pc, #20]	@ (801b18c <etharp_request+0x20>)
 801b178:	6839      	ldr	r1, [r7, #0]
 801b17a:	6878      	ldr	r0, [r7, #4]
 801b17c:	f7ff ffd4 	bl	801b128 <etharp_request_dst>
 801b180:	4603      	mov	r3, r0
}
 801b182:	4618      	mov	r0, r3
 801b184:	3708      	adds	r7, #8
 801b186:	46bd      	mov	sp, r7
 801b188:	bd80      	pop	{r7, pc}
 801b18a:	bf00      	nop
 801b18c:	08024208 	.word	0x08024208

0801b190 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801b190:	b580      	push	{r7, lr}
 801b192:	b08e      	sub	sp, #56	@ 0x38
 801b194:	af04      	add	r7, sp, #16
 801b196:	6078      	str	r0, [r7, #4]
 801b198:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801b19a:	4b79      	ldr	r3, [pc, #484]	@ (801b380 <icmp_input+0x1f0>)
 801b19c:	689b      	ldr	r3, [r3, #8]
 801b19e:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801b1a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b1a2:	781b      	ldrb	r3, [r3, #0]
 801b1a4:	f003 030f 	and.w	r3, r3, #15
 801b1a8:	b2db      	uxtb	r3, r3
 801b1aa:	009b      	lsls	r3, r3, #2
 801b1ac:	b2db      	uxtb	r3, r3
 801b1ae:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 801b1b0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b1b2:	2b13      	cmp	r3, #19
 801b1b4:	f240 80cd 	bls.w	801b352 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801b1b8:	687b      	ldr	r3, [r7, #4]
 801b1ba:	895b      	ldrh	r3, [r3, #10]
 801b1bc:	2b03      	cmp	r3, #3
 801b1be:	f240 80ca 	bls.w	801b356 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801b1c2:	687b      	ldr	r3, [r7, #4]
 801b1c4:	685b      	ldr	r3, [r3, #4]
 801b1c6:	781b      	ldrb	r3, [r3, #0]
 801b1c8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801b1cc:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801b1d0:	2b00      	cmp	r3, #0
 801b1d2:	f000 80b7 	beq.w	801b344 <icmp_input+0x1b4>
 801b1d6:	2b08      	cmp	r3, #8
 801b1d8:	f040 80b7 	bne.w	801b34a <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801b1dc:	4b69      	ldr	r3, [pc, #420]	@ (801b384 <icmp_input+0x1f4>)
 801b1de:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b1e0:	4b67      	ldr	r3, [pc, #412]	@ (801b380 <icmp_input+0x1f0>)
 801b1e2:	695b      	ldr	r3, [r3, #20]
 801b1e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b1e8:	2be0      	cmp	r3, #224	@ 0xe0
 801b1ea:	f000 80bb 	beq.w	801b364 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801b1ee:	4b64      	ldr	r3, [pc, #400]	@ (801b380 <icmp_input+0x1f0>)
 801b1f0:	695b      	ldr	r3, [r3, #20]
 801b1f2:	4a63      	ldr	r2, [pc, #396]	@ (801b380 <icmp_input+0x1f0>)
 801b1f4:	6812      	ldr	r2, [r2, #0]
 801b1f6:	4611      	mov	r1, r2
 801b1f8:	4618      	mov	r0, r3
 801b1fa:	f000 fbed 	bl	801b9d8 <ip4_addr_isbroadcast_u32>
 801b1fe:	4603      	mov	r3, r0
 801b200:	2b00      	cmp	r3, #0
 801b202:	f040 80b1 	bne.w	801b368 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801b206:	687b      	ldr	r3, [r7, #4]
 801b208:	891b      	ldrh	r3, [r3, #8]
 801b20a:	2b07      	cmp	r3, #7
 801b20c:	f240 80a5 	bls.w	801b35a <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801b210:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b212:	330e      	adds	r3, #14
 801b214:	4619      	mov	r1, r3
 801b216:	6878      	ldr	r0, [r7, #4]
 801b218:	f7f7 fe18 	bl	8012e4c <pbuf_add_header>
 801b21c:	4603      	mov	r3, r0
 801b21e:	2b00      	cmp	r3, #0
 801b220:	d04b      	beq.n	801b2ba <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801b222:	687b      	ldr	r3, [r7, #4]
 801b224:	891a      	ldrh	r2, [r3, #8]
 801b226:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b228:	4413      	add	r3, r2
 801b22a:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801b22c:	687b      	ldr	r3, [r7, #4]
 801b22e:	891b      	ldrh	r3, [r3, #8]
 801b230:	8b7a      	ldrh	r2, [r7, #26]
 801b232:	429a      	cmp	r2, r3
 801b234:	f0c0 809a 	bcc.w	801b36c <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801b238:	8b7b      	ldrh	r3, [r7, #26]
 801b23a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b23e:	4619      	mov	r1, r3
 801b240:	200e      	movs	r0, #14
 801b242:	f7f7 fbb5 	bl	80129b0 <pbuf_alloc>
 801b246:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801b248:	697b      	ldr	r3, [r7, #20]
 801b24a:	2b00      	cmp	r3, #0
 801b24c:	f000 8090 	beq.w	801b370 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801b250:	697b      	ldr	r3, [r7, #20]
 801b252:	895b      	ldrh	r3, [r3, #10]
 801b254:	461a      	mov	r2, r3
 801b256:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b258:	3308      	adds	r3, #8
 801b25a:	429a      	cmp	r2, r3
 801b25c:	d203      	bcs.n	801b266 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801b25e:	6978      	ldr	r0, [r7, #20]
 801b260:	f7f7 fe8a 	bl	8012f78 <pbuf_free>
          goto icmperr;
 801b264:	e085      	b.n	801b372 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801b266:	697b      	ldr	r3, [r7, #20]
 801b268:	685b      	ldr	r3, [r3, #4]
 801b26a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801b26c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801b26e:	4618      	mov	r0, r3
 801b270:	f002 fbcf 	bl	801da12 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801b274:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b276:	4619      	mov	r1, r3
 801b278:	6978      	ldr	r0, [r7, #20]
 801b27a:	f7f7 fdf7 	bl	8012e6c <pbuf_remove_header>
 801b27e:	4603      	mov	r3, r0
 801b280:	2b00      	cmp	r3, #0
 801b282:	d009      	beq.n	801b298 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801b284:	4b40      	ldr	r3, [pc, #256]	@ (801b388 <icmp_input+0x1f8>)
 801b286:	22b6      	movs	r2, #182	@ 0xb6
 801b288:	4940      	ldr	r1, [pc, #256]	@ (801b38c <icmp_input+0x1fc>)
 801b28a:	4841      	ldr	r0, [pc, #260]	@ (801b390 <icmp_input+0x200>)
 801b28c:	f002 fa34 	bl	801d6f8 <iprintf>
          pbuf_free(r);
 801b290:	6978      	ldr	r0, [r7, #20]
 801b292:	f7f7 fe71 	bl	8012f78 <pbuf_free>
          goto icmperr;
 801b296:	e06c      	b.n	801b372 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801b298:	6879      	ldr	r1, [r7, #4]
 801b29a:	6978      	ldr	r0, [r7, #20]
 801b29c:	f7f7 ffa0 	bl	80131e0 <pbuf_copy>
 801b2a0:	4603      	mov	r3, r0
 801b2a2:	2b00      	cmp	r3, #0
 801b2a4:	d003      	beq.n	801b2ae <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801b2a6:	6978      	ldr	r0, [r7, #20]
 801b2a8:	f7f7 fe66 	bl	8012f78 <pbuf_free>
          goto icmperr;
 801b2ac:	e061      	b.n	801b372 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801b2ae:	6878      	ldr	r0, [r7, #4]
 801b2b0:	f7f7 fe62 	bl	8012f78 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801b2b4:	697b      	ldr	r3, [r7, #20]
 801b2b6:	607b      	str	r3, [r7, #4]
 801b2b8:	e00f      	b.n	801b2da <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801b2ba:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b2bc:	330e      	adds	r3, #14
 801b2be:	4619      	mov	r1, r3
 801b2c0:	6878      	ldr	r0, [r7, #4]
 801b2c2:	f7f7 fdd3 	bl	8012e6c <pbuf_remove_header>
 801b2c6:	4603      	mov	r3, r0
 801b2c8:	2b00      	cmp	r3, #0
 801b2ca:	d006      	beq.n	801b2da <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801b2cc:	4b2e      	ldr	r3, [pc, #184]	@ (801b388 <icmp_input+0x1f8>)
 801b2ce:	22c7      	movs	r2, #199	@ 0xc7
 801b2d0:	4930      	ldr	r1, [pc, #192]	@ (801b394 <icmp_input+0x204>)
 801b2d2:	482f      	ldr	r0, [pc, #188]	@ (801b390 <icmp_input+0x200>)
 801b2d4:	f002 fa10 	bl	801d6f8 <iprintf>
          goto icmperr;
 801b2d8:	e04b      	b.n	801b372 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801b2da:	687b      	ldr	r3, [r7, #4]
 801b2dc:	685b      	ldr	r3, [r3, #4]
 801b2de:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801b2e0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b2e2:	4619      	mov	r1, r3
 801b2e4:	6878      	ldr	r0, [r7, #4]
 801b2e6:	f7f7 fdb1 	bl	8012e4c <pbuf_add_header>
 801b2ea:	4603      	mov	r3, r0
 801b2ec:	2b00      	cmp	r3, #0
 801b2ee:	d12b      	bne.n	801b348 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801b2f0:	687b      	ldr	r3, [r7, #4]
 801b2f2:	685b      	ldr	r3, [r3, #4]
 801b2f4:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801b2f6:	69fb      	ldr	r3, [r7, #28]
 801b2f8:	681a      	ldr	r2, [r3, #0]
 801b2fa:	68fb      	ldr	r3, [r7, #12]
 801b2fc:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801b2fe:	4b20      	ldr	r3, [pc, #128]	@ (801b380 <icmp_input+0x1f0>)
 801b300:	691a      	ldr	r2, [r3, #16]
 801b302:	68fb      	ldr	r3, [r7, #12]
 801b304:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801b306:	693b      	ldr	r3, [r7, #16]
 801b308:	2200      	movs	r2, #0
 801b30a:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801b30c:	693b      	ldr	r3, [r7, #16]
 801b30e:	2200      	movs	r2, #0
 801b310:	709a      	strb	r2, [r3, #2]
 801b312:	2200      	movs	r2, #0
 801b314:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801b316:	68fb      	ldr	r3, [r7, #12]
 801b318:	22ff      	movs	r2, #255	@ 0xff
 801b31a:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801b31c:	68fb      	ldr	r3, [r7, #12]
 801b31e:	2200      	movs	r2, #0
 801b320:	729a      	strb	r2, [r3, #10]
 801b322:	2200      	movs	r2, #0
 801b324:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801b326:	683b      	ldr	r3, [r7, #0]
 801b328:	9302      	str	r3, [sp, #8]
 801b32a:	2301      	movs	r3, #1
 801b32c:	9301      	str	r3, [sp, #4]
 801b32e:	2300      	movs	r3, #0
 801b330:	9300      	str	r3, [sp, #0]
 801b332:	23ff      	movs	r3, #255	@ 0xff
 801b334:	2200      	movs	r2, #0
 801b336:	69f9      	ldr	r1, [r7, #28]
 801b338:	6878      	ldr	r0, [r7, #4]
 801b33a:	f000 fa75 	bl	801b828 <ip4_output_if>
 801b33e:	4603      	mov	r3, r0
 801b340:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801b342:	e001      	b.n	801b348 <icmp_input+0x1b8>
      break;
 801b344:	bf00      	nop
 801b346:	e000      	b.n	801b34a <icmp_input+0x1ba>
      break;
 801b348:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801b34a:	6878      	ldr	r0, [r7, #4]
 801b34c:	f7f7 fe14 	bl	8012f78 <pbuf_free>
  return;
 801b350:	e013      	b.n	801b37a <icmp_input+0x1ea>
    goto lenerr;
 801b352:	bf00      	nop
 801b354:	e002      	b.n	801b35c <icmp_input+0x1cc>
    goto lenerr;
 801b356:	bf00      	nop
 801b358:	e000      	b.n	801b35c <icmp_input+0x1cc>
        goto lenerr;
 801b35a:	bf00      	nop
lenerr:
  pbuf_free(p);
 801b35c:	6878      	ldr	r0, [r7, #4]
 801b35e:	f7f7 fe0b 	bl	8012f78 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801b362:	e00a      	b.n	801b37a <icmp_input+0x1ea>
        goto icmperr;
 801b364:	bf00      	nop
 801b366:	e004      	b.n	801b372 <icmp_input+0x1e2>
        goto icmperr;
 801b368:	bf00      	nop
 801b36a:	e002      	b.n	801b372 <icmp_input+0x1e2>
          goto icmperr;
 801b36c:	bf00      	nop
 801b36e:	e000      	b.n	801b372 <icmp_input+0x1e2>
          goto icmperr;
 801b370:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801b372:	6878      	ldr	r0, [r7, #4]
 801b374:	f7f7 fe00 	bl	8012f78 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801b378:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801b37a:	3728      	adds	r7, #40	@ 0x28
 801b37c:	46bd      	mov	sp, r7
 801b37e:	bd80      	pop	{r7, pc}
 801b380:	2000bc88 	.word	0x2000bc88
 801b384:	2000bc9c 	.word	0x2000bc9c
 801b388:	08022fc0 	.word	0x08022fc0
 801b38c:	08022ff8 	.word	0x08022ff8
 801b390:	08023030 	.word	0x08023030
 801b394:	08023058 	.word	0x08023058

0801b398 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801b398:	b580      	push	{r7, lr}
 801b39a:	b082      	sub	sp, #8
 801b39c:	af00      	add	r7, sp, #0
 801b39e:	6078      	str	r0, [r7, #4]
 801b3a0:	460b      	mov	r3, r1
 801b3a2:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801b3a4:	78fb      	ldrb	r3, [r7, #3]
 801b3a6:	461a      	mov	r2, r3
 801b3a8:	2103      	movs	r1, #3
 801b3aa:	6878      	ldr	r0, [r7, #4]
 801b3ac:	f000 f814 	bl	801b3d8 <icmp_send_response>
}
 801b3b0:	bf00      	nop
 801b3b2:	3708      	adds	r7, #8
 801b3b4:	46bd      	mov	sp, r7
 801b3b6:	bd80      	pop	{r7, pc}

0801b3b8 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801b3b8:	b580      	push	{r7, lr}
 801b3ba:	b082      	sub	sp, #8
 801b3bc:	af00      	add	r7, sp, #0
 801b3be:	6078      	str	r0, [r7, #4]
 801b3c0:	460b      	mov	r3, r1
 801b3c2:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801b3c4:	78fb      	ldrb	r3, [r7, #3]
 801b3c6:	461a      	mov	r2, r3
 801b3c8:	210b      	movs	r1, #11
 801b3ca:	6878      	ldr	r0, [r7, #4]
 801b3cc:	f000 f804 	bl	801b3d8 <icmp_send_response>
}
 801b3d0:	bf00      	nop
 801b3d2:	3708      	adds	r7, #8
 801b3d4:	46bd      	mov	sp, r7
 801b3d6:	bd80      	pop	{r7, pc}

0801b3d8 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801b3d8:	b580      	push	{r7, lr}
 801b3da:	b08c      	sub	sp, #48	@ 0x30
 801b3dc:	af04      	add	r7, sp, #16
 801b3de:	6078      	str	r0, [r7, #4]
 801b3e0:	460b      	mov	r3, r1
 801b3e2:	70fb      	strb	r3, [r7, #3]
 801b3e4:	4613      	mov	r3, r2
 801b3e6:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801b3e8:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b3ec:	2124      	movs	r1, #36	@ 0x24
 801b3ee:	2022      	movs	r0, #34	@ 0x22
 801b3f0:	f7f7 fade 	bl	80129b0 <pbuf_alloc>
 801b3f4:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801b3f6:	69fb      	ldr	r3, [r7, #28]
 801b3f8:	2b00      	cmp	r3, #0
 801b3fa:	d04c      	beq.n	801b496 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801b3fc:	69fb      	ldr	r3, [r7, #28]
 801b3fe:	895b      	ldrh	r3, [r3, #10]
 801b400:	2b23      	cmp	r3, #35	@ 0x23
 801b402:	d806      	bhi.n	801b412 <icmp_send_response+0x3a>
 801b404:	4b26      	ldr	r3, [pc, #152]	@ (801b4a0 <icmp_send_response+0xc8>)
 801b406:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 801b40a:	4926      	ldr	r1, [pc, #152]	@ (801b4a4 <icmp_send_response+0xcc>)
 801b40c:	4826      	ldr	r0, [pc, #152]	@ (801b4a8 <icmp_send_response+0xd0>)
 801b40e:	f002 f973 	bl	801d6f8 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801b412:	687b      	ldr	r3, [r7, #4]
 801b414:	685b      	ldr	r3, [r3, #4]
 801b416:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801b418:	69fb      	ldr	r3, [r7, #28]
 801b41a:	685b      	ldr	r3, [r3, #4]
 801b41c:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801b41e:	697b      	ldr	r3, [r7, #20]
 801b420:	78fa      	ldrb	r2, [r7, #3]
 801b422:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801b424:	697b      	ldr	r3, [r7, #20]
 801b426:	78ba      	ldrb	r2, [r7, #2]
 801b428:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801b42a:	697b      	ldr	r3, [r7, #20]
 801b42c:	2200      	movs	r2, #0
 801b42e:	711a      	strb	r2, [r3, #4]
 801b430:	2200      	movs	r2, #0
 801b432:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801b434:	697b      	ldr	r3, [r7, #20]
 801b436:	2200      	movs	r2, #0
 801b438:	719a      	strb	r2, [r3, #6]
 801b43a:	2200      	movs	r2, #0
 801b43c:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801b43e:	69fb      	ldr	r3, [r7, #28]
 801b440:	685b      	ldr	r3, [r3, #4]
 801b442:	f103 0008 	add.w	r0, r3, #8
 801b446:	687b      	ldr	r3, [r7, #4]
 801b448:	685b      	ldr	r3, [r3, #4]
 801b44a:	221c      	movs	r2, #28
 801b44c:	4619      	mov	r1, r3
 801b44e:	f002 fae0 	bl	801da12 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801b452:	69bb      	ldr	r3, [r7, #24]
 801b454:	68db      	ldr	r3, [r3, #12]
 801b456:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801b458:	f107 030c 	add.w	r3, r7, #12
 801b45c:	4618      	mov	r0, r3
 801b45e:	f000 f825 	bl	801b4ac <ip4_route>
 801b462:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801b464:	693b      	ldr	r3, [r7, #16]
 801b466:	2b00      	cmp	r3, #0
 801b468:	d011      	beq.n	801b48e <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801b46a:	697b      	ldr	r3, [r7, #20]
 801b46c:	2200      	movs	r2, #0
 801b46e:	709a      	strb	r2, [r3, #2]
 801b470:	2200      	movs	r2, #0
 801b472:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801b474:	f107 020c 	add.w	r2, r7, #12
 801b478:	693b      	ldr	r3, [r7, #16]
 801b47a:	9302      	str	r3, [sp, #8]
 801b47c:	2301      	movs	r3, #1
 801b47e:	9301      	str	r3, [sp, #4]
 801b480:	2300      	movs	r3, #0
 801b482:	9300      	str	r3, [sp, #0]
 801b484:	23ff      	movs	r3, #255	@ 0xff
 801b486:	2100      	movs	r1, #0
 801b488:	69f8      	ldr	r0, [r7, #28]
 801b48a:	f000 f9cd 	bl	801b828 <ip4_output_if>
  }
  pbuf_free(q);
 801b48e:	69f8      	ldr	r0, [r7, #28]
 801b490:	f7f7 fd72 	bl	8012f78 <pbuf_free>
 801b494:	e000      	b.n	801b498 <icmp_send_response+0xc0>
    return;
 801b496:	bf00      	nop
}
 801b498:	3720      	adds	r7, #32
 801b49a:	46bd      	mov	sp, r7
 801b49c:	bd80      	pop	{r7, pc}
 801b49e:	bf00      	nop
 801b4a0:	08022fc0 	.word	0x08022fc0
 801b4a4:	0802308c 	.word	0x0802308c
 801b4a8:	08023030 	.word	0x08023030

0801b4ac <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801b4ac:	b480      	push	{r7}
 801b4ae:	b085      	sub	sp, #20
 801b4b0:	af00      	add	r7, sp, #0
 801b4b2:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801b4b4:	4b33      	ldr	r3, [pc, #204]	@ (801b584 <ip4_route+0xd8>)
 801b4b6:	681b      	ldr	r3, [r3, #0]
 801b4b8:	60fb      	str	r3, [r7, #12]
 801b4ba:	e036      	b.n	801b52a <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801b4bc:	68fb      	ldr	r3, [r7, #12]
 801b4be:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801b4c2:	f003 0301 	and.w	r3, r3, #1
 801b4c6:	b2db      	uxtb	r3, r3
 801b4c8:	2b00      	cmp	r3, #0
 801b4ca:	d02b      	beq.n	801b524 <ip4_route+0x78>
 801b4cc:	68fb      	ldr	r3, [r7, #12]
 801b4ce:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801b4d2:	089b      	lsrs	r3, r3, #2
 801b4d4:	f003 0301 	and.w	r3, r3, #1
 801b4d8:	b2db      	uxtb	r3, r3
 801b4da:	2b00      	cmp	r3, #0
 801b4dc:	d022      	beq.n	801b524 <ip4_route+0x78>
 801b4de:	68fb      	ldr	r3, [r7, #12]
 801b4e0:	3304      	adds	r3, #4
 801b4e2:	681b      	ldr	r3, [r3, #0]
 801b4e4:	2b00      	cmp	r3, #0
 801b4e6:	d01d      	beq.n	801b524 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801b4e8:	687b      	ldr	r3, [r7, #4]
 801b4ea:	681a      	ldr	r2, [r3, #0]
 801b4ec:	68fb      	ldr	r3, [r7, #12]
 801b4ee:	3304      	adds	r3, #4
 801b4f0:	681b      	ldr	r3, [r3, #0]
 801b4f2:	405a      	eors	r2, r3
 801b4f4:	68fb      	ldr	r3, [r7, #12]
 801b4f6:	3308      	adds	r3, #8
 801b4f8:	681b      	ldr	r3, [r3, #0]
 801b4fa:	4013      	ands	r3, r2
 801b4fc:	2b00      	cmp	r3, #0
 801b4fe:	d101      	bne.n	801b504 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801b500:	68fb      	ldr	r3, [r7, #12]
 801b502:	e038      	b.n	801b576 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801b504:	68fb      	ldr	r3, [r7, #12]
 801b506:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801b50a:	f003 0302 	and.w	r3, r3, #2
 801b50e:	2b00      	cmp	r3, #0
 801b510:	d108      	bne.n	801b524 <ip4_route+0x78>
 801b512:	687b      	ldr	r3, [r7, #4]
 801b514:	681a      	ldr	r2, [r3, #0]
 801b516:	68fb      	ldr	r3, [r7, #12]
 801b518:	330c      	adds	r3, #12
 801b51a:	681b      	ldr	r3, [r3, #0]
 801b51c:	429a      	cmp	r2, r3
 801b51e:	d101      	bne.n	801b524 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801b520:	68fb      	ldr	r3, [r7, #12]
 801b522:	e028      	b.n	801b576 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801b524:	68fb      	ldr	r3, [r7, #12]
 801b526:	681b      	ldr	r3, [r3, #0]
 801b528:	60fb      	str	r3, [r7, #12]
 801b52a:	68fb      	ldr	r3, [r7, #12]
 801b52c:	2b00      	cmp	r3, #0
 801b52e:	d1c5      	bne.n	801b4bc <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801b530:	4b15      	ldr	r3, [pc, #84]	@ (801b588 <ip4_route+0xdc>)
 801b532:	681b      	ldr	r3, [r3, #0]
 801b534:	2b00      	cmp	r3, #0
 801b536:	d01a      	beq.n	801b56e <ip4_route+0xc2>
 801b538:	4b13      	ldr	r3, [pc, #76]	@ (801b588 <ip4_route+0xdc>)
 801b53a:	681b      	ldr	r3, [r3, #0]
 801b53c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801b540:	f003 0301 	and.w	r3, r3, #1
 801b544:	2b00      	cmp	r3, #0
 801b546:	d012      	beq.n	801b56e <ip4_route+0xc2>
 801b548:	4b0f      	ldr	r3, [pc, #60]	@ (801b588 <ip4_route+0xdc>)
 801b54a:	681b      	ldr	r3, [r3, #0]
 801b54c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801b550:	f003 0304 	and.w	r3, r3, #4
 801b554:	2b00      	cmp	r3, #0
 801b556:	d00a      	beq.n	801b56e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801b558:	4b0b      	ldr	r3, [pc, #44]	@ (801b588 <ip4_route+0xdc>)
 801b55a:	681b      	ldr	r3, [r3, #0]
 801b55c:	3304      	adds	r3, #4
 801b55e:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801b560:	2b00      	cmp	r3, #0
 801b562:	d004      	beq.n	801b56e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801b564:	687b      	ldr	r3, [r7, #4]
 801b566:	681b      	ldr	r3, [r3, #0]
 801b568:	b2db      	uxtb	r3, r3
 801b56a:	2b7f      	cmp	r3, #127	@ 0x7f
 801b56c:	d101      	bne.n	801b572 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801b56e:	2300      	movs	r3, #0
 801b570:	e001      	b.n	801b576 <ip4_route+0xca>
  }

  return netif_default;
 801b572:	4b05      	ldr	r3, [pc, #20]	@ (801b588 <ip4_route+0xdc>)
 801b574:	681b      	ldr	r3, [r3, #0]
}
 801b576:	4618      	mov	r0, r3
 801b578:	3714      	adds	r7, #20
 801b57a:	46bd      	mov	sp, r7
 801b57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b580:	4770      	bx	lr
 801b582:	bf00      	nop
 801b584:	2000f3d0 	.word	0x2000f3d0
 801b588:	2000f3d4 	.word	0x2000f3d4

0801b58c <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801b58c:	b580      	push	{r7, lr}
 801b58e:	b082      	sub	sp, #8
 801b590:	af00      	add	r7, sp, #0
 801b592:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801b594:	687b      	ldr	r3, [r7, #4]
 801b596:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801b59a:	f003 0301 	and.w	r3, r3, #1
 801b59e:	b2db      	uxtb	r3, r3
 801b5a0:	2b00      	cmp	r3, #0
 801b5a2:	d016      	beq.n	801b5d2 <ip4_input_accept+0x46>
 801b5a4:	687b      	ldr	r3, [r7, #4]
 801b5a6:	3304      	adds	r3, #4
 801b5a8:	681b      	ldr	r3, [r3, #0]
 801b5aa:	2b00      	cmp	r3, #0
 801b5ac:	d011      	beq.n	801b5d2 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801b5ae:	4b0b      	ldr	r3, [pc, #44]	@ (801b5dc <ip4_input_accept+0x50>)
 801b5b0:	695a      	ldr	r2, [r3, #20]
 801b5b2:	687b      	ldr	r3, [r7, #4]
 801b5b4:	3304      	adds	r3, #4
 801b5b6:	681b      	ldr	r3, [r3, #0]
 801b5b8:	429a      	cmp	r2, r3
 801b5ba:	d008      	beq.n	801b5ce <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801b5bc:	4b07      	ldr	r3, [pc, #28]	@ (801b5dc <ip4_input_accept+0x50>)
 801b5be:	695b      	ldr	r3, [r3, #20]
 801b5c0:	6879      	ldr	r1, [r7, #4]
 801b5c2:	4618      	mov	r0, r3
 801b5c4:	f000 fa08 	bl	801b9d8 <ip4_addr_isbroadcast_u32>
 801b5c8:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801b5ca:	2b00      	cmp	r3, #0
 801b5cc:	d001      	beq.n	801b5d2 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801b5ce:	2301      	movs	r3, #1
 801b5d0:	e000      	b.n	801b5d4 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801b5d2:	2300      	movs	r3, #0
}
 801b5d4:	4618      	mov	r0, r3
 801b5d6:	3708      	adds	r7, #8
 801b5d8:	46bd      	mov	sp, r7
 801b5da:	bd80      	pop	{r7, pc}
 801b5dc:	2000bc88 	.word	0x2000bc88

0801b5e0 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801b5e0:	b580      	push	{r7, lr}
 801b5e2:	b086      	sub	sp, #24
 801b5e4:	af00      	add	r7, sp, #0
 801b5e6:	6078      	str	r0, [r7, #4]
 801b5e8:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801b5ea:	687b      	ldr	r3, [r7, #4]
 801b5ec:	685b      	ldr	r3, [r3, #4]
 801b5ee:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801b5f0:	697b      	ldr	r3, [r7, #20]
 801b5f2:	781b      	ldrb	r3, [r3, #0]
 801b5f4:	091b      	lsrs	r3, r3, #4
 801b5f6:	b2db      	uxtb	r3, r3
 801b5f8:	2b04      	cmp	r3, #4
 801b5fa:	d004      	beq.n	801b606 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801b5fc:	6878      	ldr	r0, [r7, #4]
 801b5fe:	f7f7 fcbb 	bl	8012f78 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801b602:	2300      	movs	r3, #0
 801b604:	e107      	b.n	801b816 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801b606:	697b      	ldr	r3, [r7, #20]
 801b608:	781b      	ldrb	r3, [r3, #0]
 801b60a:	f003 030f 	and.w	r3, r3, #15
 801b60e:	b2db      	uxtb	r3, r3
 801b610:	009b      	lsls	r3, r3, #2
 801b612:	b2db      	uxtb	r3, r3
 801b614:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801b616:	697b      	ldr	r3, [r7, #20]
 801b618:	885b      	ldrh	r3, [r3, #2]
 801b61a:	b29b      	uxth	r3, r3
 801b61c:	4618      	mov	r0, r3
 801b61e:	f7f6 f883 	bl	8011728 <lwip_htons>
 801b622:	4603      	mov	r3, r0
 801b624:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801b626:	687b      	ldr	r3, [r7, #4]
 801b628:	891b      	ldrh	r3, [r3, #8]
 801b62a:	89ba      	ldrh	r2, [r7, #12]
 801b62c:	429a      	cmp	r2, r3
 801b62e:	d204      	bcs.n	801b63a <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801b630:	89bb      	ldrh	r3, [r7, #12]
 801b632:	4619      	mov	r1, r3
 801b634:	6878      	ldr	r0, [r7, #4]
 801b636:	f7f7 fb19 	bl	8012c6c <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801b63a:	687b      	ldr	r3, [r7, #4]
 801b63c:	895b      	ldrh	r3, [r3, #10]
 801b63e:	89fa      	ldrh	r2, [r7, #14]
 801b640:	429a      	cmp	r2, r3
 801b642:	d807      	bhi.n	801b654 <ip4_input+0x74>
 801b644:	687b      	ldr	r3, [r7, #4]
 801b646:	891b      	ldrh	r3, [r3, #8]
 801b648:	89ba      	ldrh	r2, [r7, #12]
 801b64a:	429a      	cmp	r2, r3
 801b64c:	d802      	bhi.n	801b654 <ip4_input+0x74>
 801b64e:	89fb      	ldrh	r3, [r7, #14]
 801b650:	2b13      	cmp	r3, #19
 801b652:	d804      	bhi.n	801b65e <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801b654:	6878      	ldr	r0, [r7, #4]
 801b656:	f7f7 fc8f 	bl	8012f78 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801b65a:	2300      	movs	r3, #0
 801b65c:	e0db      	b.n	801b816 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801b65e:	697b      	ldr	r3, [r7, #20]
 801b660:	691b      	ldr	r3, [r3, #16]
 801b662:	4a6f      	ldr	r2, [pc, #444]	@ (801b820 <ip4_input+0x240>)
 801b664:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801b666:	697b      	ldr	r3, [r7, #20]
 801b668:	68db      	ldr	r3, [r3, #12]
 801b66a:	4a6d      	ldr	r2, [pc, #436]	@ (801b820 <ip4_input+0x240>)
 801b66c:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b66e:	4b6c      	ldr	r3, [pc, #432]	@ (801b820 <ip4_input+0x240>)
 801b670:	695b      	ldr	r3, [r3, #20]
 801b672:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b676:	2be0      	cmp	r3, #224	@ 0xe0
 801b678:	d112      	bne.n	801b6a0 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801b67a:	683b      	ldr	r3, [r7, #0]
 801b67c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801b680:	f003 0301 	and.w	r3, r3, #1
 801b684:	b2db      	uxtb	r3, r3
 801b686:	2b00      	cmp	r3, #0
 801b688:	d007      	beq.n	801b69a <ip4_input+0xba>
 801b68a:	683b      	ldr	r3, [r7, #0]
 801b68c:	3304      	adds	r3, #4
 801b68e:	681b      	ldr	r3, [r3, #0]
 801b690:	2b00      	cmp	r3, #0
 801b692:	d002      	beq.n	801b69a <ip4_input+0xba>
      netif = inp;
 801b694:	683b      	ldr	r3, [r7, #0]
 801b696:	613b      	str	r3, [r7, #16]
 801b698:	e02a      	b.n	801b6f0 <ip4_input+0x110>
    } else {
      netif = NULL;
 801b69a:	2300      	movs	r3, #0
 801b69c:	613b      	str	r3, [r7, #16]
 801b69e:	e027      	b.n	801b6f0 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801b6a0:	6838      	ldr	r0, [r7, #0]
 801b6a2:	f7ff ff73 	bl	801b58c <ip4_input_accept>
 801b6a6:	4603      	mov	r3, r0
 801b6a8:	2b00      	cmp	r3, #0
 801b6aa:	d002      	beq.n	801b6b2 <ip4_input+0xd2>
      netif = inp;
 801b6ac:	683b      	ldr	r3, [r7, #0]
 801b6ae:	613b      	str	r3, [r7, #16]
 801b6b0:	e01e      	b.n	801b6f0 <ip4_input+0x110>
    } else {
      netif = NULL;
 801b6b2:	2300      	movs	r3, #0
 801b6b4:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801b6b6:	4b5a      	ldr	r3, [pc, #360]	@ (801b820 <ip4_input+0x240>)
 801b6b8:	695b      	ldr	r3, [r3, #20]
 801b6ba:	b2db      	uxtb	r3, r3
 801b6bc:	2b7f      	cmp	r3, #127	@ 0x7f
 801b6be:	d017      	beq.n	801b6f0 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801b6c0:	4b58      	ldr	r3, [pc, #352]	@ (801b824 <ip4_input+0x244>)
 801b6c2:	681b      	ldr	r3, [r3, #0]
 801b6c4:	613b      	str	r3, [r7, #16]
 801b6c6:	e00e      	b.n	801b6e6 <ip4_input+0x106>
          if (netif == inp) {
 801b6c8:	693a      	ldr	r2, [r7, #16]
 801b6ca:	683b      	ldr	r3, [r7, #0]
 801b6cc:	429a      	cmp	r2, r3
 801b6ce:	d006      	beq.n	801b6de <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801b6d0:	6938      	ldr	r0, [r7, #16]
 801b6d2:	f7ff ff5b 	bl	801b58c <ip4_input_accept>
 801b6d6:	4603      	mov	r3, r0
 801b6d8:	2b00      	cmp	r3, #0
 801b6da:	d108      	bne.n	801b6ee <ip4_input+0x10e>
 801b6dc:	e000      	b.n	801b6e0 <ip4_input+0x100>
            continue;
 801b6de:	bf00      	nop
        NETIF_FOREACH(netif) {
 801b6e0:	693b      	ldr	r3, [r7, #16]
 801b6e2:	681b      	ldr	r3, [r3, #0]
 801b6e4:	613b      	str	r3, [r7, #16]
 801b6e6:	693b      	ldr	r3, [r7, #16]
 801b6e8:	2b00      	cmp	r3, #0
 801b6ea:	d1ed      	bne.n	801b6c8 <ip4_input+0xe8>
 801b6ec:	e000      	b.n	801b6f0 <ip4_input+0x110>
            break;
 801b6ee:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801b6f0:	4b4b      	ldr	r3, [pc, #300]	@ (801b820 <ip4_input+0x240>)
 801b6f2:	691b      	ldr	r3, [r3, #16]
 801b6f4:	6839      	ldr	r1, [r7, #0]
 801b6f6:	4618      	mov	r0, r3
 801b6f8:	f000 f96e 	bl	801b9d8 <ip4_addr_isbroadcast_u32>
 801b6fc:	4603      	mov	r3, r0
 801b6fe:	2b00      	cmp	r3, #0
 801b700:	d105      	bne.n	801b70e <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801b702:	4b47      	ldr	r3, [pc, #284]	@ (801b820 <ip4_input+0x240>)
 801b704:	691b      	ldr	r3, [r3, #16]
 801b706:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801b70a:	2be0      	cmp	r3, #224	@ 0xe0
 801b70c:	d104      	bne.n	801b718 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801b70e:	6878      	ldr	r0, [r7, #4]
 801b710:	f7f7 fc32 	bl	8012f78 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801b714:	2300      	movs	r3, #0
 801b716:	e07e      	b.n	801b816 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801b718:	693b      	ldr	r3, [r7, #16]
 801b71a:	2b00      	cmp	r3, #0
 801b71c:	d104      	bne.n	801b728 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801b71e:	6878      	ldr	r0, [r7, #4]
 801b720:	f7f7 fc2a 	bl	8012f78 <pbuf_free>
    return ERR_OK;
 801b724:	2300      	movs	r3, #0
 801b726:	e076      	b.n	801b816 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801b728:	697b      	ldr	r3, [r7, #20]
 801b72a:	88db      	ldrh	r3, [r3, #6]
 801b72c:	b29b      	uxth	r3, r3
 801b72e:	461a      	mov	r2, r3
 801b730:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 801b734:	4013      	ands	r3, r2
 801b736:	2b00      	cmp	r3, #0
 801b738:	d00b      	beq.n	801b752 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801b73a:	6878      	ldr	r0, [r7, #4]
 801b73c:	f000 fc92 	bl	801c064 <ip4_reass>
 801b740:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801b742:	687b      	ldr	r3, [r7, #4]
 801b744:	2b00      	cmp	r3, #0
 801b746:	d101      	bne.n	801b74c <ip4_input+0x16c>
      return ERR_OK;
 801b748:	2300      	movs	r3, #0
 801b74a:	e064      	b.n	801b816 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801b74c:	687b      	ldr	r3, [r7, #4]
 801b74e:	685b      	ldr	r3, [r3, #4]
 801b750:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801b752:	4a33      	ldr	r2, [pc, #204]	@ (801b820 <ip4_input+0x240>)
 801b754:	693b      	ldr	r3, [r7, #16]
 801b756:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801b758:	4a31      	ldr	r2, [pc, #196]	@ (801b820 <ip4_input+0x240>)
 801b75a:	683b      	ldr	r3, [r7, #0]
 801b75c:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801b75e:	4a30      	ldr	r2, [pc, #192]	@ (801b820 <ip4_input+0x240>)
 801b760:	697b      	ldr	r3, [r7, #20]
 801b762:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801b764:	697b      	ldr	r3, [r7, #20]
 801b766:	781b      	ldrb	r3, [r3, #0]
 801b768:	f003 030f 	and.w	r3, r3, #15
 801b76c:	b2db      	uxtb	r3, r3
 801b76e:	009b      	lsls	r3, r3, #2
 801b770:	b2db      	uxtb	r3, r3
 801b772:	461a      	mov	r2, r3
 801b774:	4b2a      	ldr	r3, [pc, #168]	@ (801b820 <ip4_input+0x240>)
 801b776:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801b778:	89fb      	ldrh	r3, [r7, #14]
 801b77a:	4619      	mov	r1, r3
 801b77c:	6878      	ldr	r0, [r7, #4]
 801b77e:	f7f7 fb75 	bl	8012e6c <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801b782:	697b      	ldr	r3, [r7, #20]
 801b784:	7a5b      	ldrb	r3, [r3, #9]
 801b786:	2b11      	cmp	r3, #17
 801b788:	d006      	beq.n	801b798 <ip4_input+0x1b8>
 801b78a:	2b11      	cmp	r3, #17
 801b78c:	dc13      	bgt.n	801b7b6 <ip4_input+0x1d6>
 801b78e:	2b01      	cmp	r3, #1
 801b790:	d00c      	beq.n	801b7ac <ip4_input+0x1cc>
 801b792:	2b06      	cmp	r3, #6
 801b794:	d005      	beq.n	801b7a2 <ip4_input+0x1c2>
 801b796:	e00e      	b.n	801b7b6 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801b798:	6839      	ldr	r1, [r7, #0]
 801b79a:	6878      	ldr	r0, [r7, #4]
 801b79c:	f7fe f970 	bl	8019a80 <udp_input>
        break;
 801b7a0:	e026      	b.n	801b7f0 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801b7a2:	6839      	ldr	r1, [r7, #0]
 801b7a4:	6878      	ldr	r0, [r7, #4]
 801b7a6:	f7f9 fd2f 	bl	8015208 <tcp_input>
        break;
 801b7aa:	e021      	b.n	801b7f0 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801b7ac:	6839      	ldr	r1, [r7, #0]
 801b7ae:	6878      	ldr	r0, [r7, #4]
 801b7b0:	f7ff fcee 	bl	801b190 <icmp_input>
        break;
 801b7b4:	e01c      	b.n	801b7f0 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801b7b6:	4b1a      	ldr	r3, [pc, #104]	@ (801b820 <ip4_input+0x240>)
 801b7b8:	695b      	ldr	r3, [r3, #20]
 801b7ba:	6939      	ldr	r1, [r7, #16]
 801b7bc:	4618      	mov	r0, r3
 801b7be:	f000 f90b 	bl	801b9d8 <ip4_addr_isbroadcast_u32>
 801b7c2:	4603      	mov	r3, r0
 801b7c4:	2b00      	cmp	r3, #0
 801b7c6:	d10f      	bne.n	801b7e8 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b7c8:	4b15      	ldr	r3, [pc, #84]	@ (801b820 <ip4_input+0x240>)
 801b7ca:	695b      	ldr	r3, [r3, #20]
 801b7cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801b7d0:	2be0      	cmp	r3, #224	@ 0xe0
 801b7d2:	d009      	beq.n	801b7e8 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801b7d4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801b7d8:	4619      	mov	r1, r3
 801b7da:	6878      	ldr	r0, [r7, #4]
 801b7dc:	f7f7 fbb9 	bl	8012f52 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801b7e0:	2102      	movs	r1, #2
 801b7e2:	6878      	ldr	r0, [r7, #4]
 801b7e4:	f7ff fdd8 	bl	801b398 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801b7e8:	6878      	ldr	r0, [r7, #4]
 801b7ea:	f7f7 fbc5 	bl	8012f78 <pbuf_free>
        break;
 801b7ee:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801b7f0:	4b0b      	ldr	r3, [pc, #44]	@ (801b820 <ip4_input+0x240>)
 801b7f2:	2200      	movs	r2, #0
 801b7f4:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801b7f6:	4b0a      	ldr	r3, [pc, #40]	@ (801b820 <ip4_input+0x240>)
 801b7f8:	2200      	movs	r2, #0
 801b7fa:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801b7fc:	4b08      	ldr	r3, [pc, #32]	@ (801b820 <ip4_input+0x240>)
 801b7fe:	2200      	movs	r2, #0
 801b800:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801b802:	4b07      	ldr	r3, [pc, #28]	@ (801b820 <ip4_input+0x240>)
 801b804:	2200      	movs	r2, #0
 801b806:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801b808:	4b05      	ldr	r3, [pc, #20]	@ (801b820 <ip4_input+0x240>)
 801b80a:	2200      	movs	r2, #0
 801b80c:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801b80e:	4b04      	ldr	r3, [pc, #16]	@ (801b820 <ip4_input+0x240>)
 801b810:	2200      	movs	r2, #0
 801b812:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801b814:	2300      	movs	r3, #0
}
 801b816:	4618      	mov	r0, r3
 801b818:	3718      	adds	r7, #24
 801b81a:	46bd      	mov	sp, r7
 801b81c:	bd80      	pop	{r7, pc}
 801b81e:	bf00      	nop
 801b820:	2000bc88 	.word	0x2000bc88
 801b824:	2000f3d0 	.word	0x2000f3d0

0801b828 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801b828:	b580      	push	{r7, lr}
 801b82a:	b08a      	sub	sp, #40	@ 0x28
 801b82c:	af04      	add	r7, sp, #16
 801b82e:	60f8      	str	r0, [r7, #12]
 801b830:	60b9      	str	r1, [r7, #8]
 801b832:	607a      	str	r2, [r7, #4]
 801b834:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801b836:	68bb      	ldr	r3, [r7, #8]
 801b838:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801b83a:	687b      	ldr	r3, [r7, #4]
 801b83c:	2b00      	cmp	r3, #0
 801b83e:	d009      	beq.n	801b854 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801b840:	68bb      	ldr	r3, [r7, #8]
 801b842:	2b00      	cmp	r3, #0
 801b844:	d003      	beq.n	801b84e <ip4_output_if+0x26>
 801b846:	68bb      	ldr	r3, [r7, #8]
 801b848:	681b      	ldr	r3, [r3, #0]
 801b84a:	2b00      	cmp	r3, #0
 801b84c:	d102      	bne.n	801b854 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801b84e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b850:	3304      	adds	r3, #4
 801b852:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801b854:	78fa      	ldrb	r2, [r7, #3]
 801b856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b858:	9302      	str	r3, [sp, #8]
 801b85a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801b85e:	9301      	str	r3, [sp, #4]
 801b860:	f897 3020 	ldrb.w	r3, [r7, #32]
 801b864:	9300      	str	r3, [sp, #0]
 801b866:	4613      	mov	r3, r2
 801b868:	687a      	ldr	r2, [r7, #4]
 801b86a:	6979      	ldr	r1, [r7, #20]
 801b86c:	68f8      	ldr	r0, [r7, #12]
 801b86e:	f000 f805 	bl	801b87c <ip4_output_if_src>
 801b872:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801b874:	4618      	mov	r0, r3
 801b876:	3718      	adds	r7, #24
 801b878:	46bd      	mov	sp, r7
 801b87a:	bd80      	pop	{r7, pc}

0801b87c <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801b87c:	b580      	push	{r7, lr}
 801b87e:	b088      	sub	sp, #32
 801b880:	af00      	add	r7, sp, #0
 801b882:	60f8      	str	r0, [r7, #12]
 801b884:	60b9      	str	r1, [r7, #8]
 801b886:	607a      	str	r2, [r7, #4]
 801b888:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801b88a:	68fb      	ldr	r3, [r7, #12]
 801b88c:	7b9b      	ldrb	r3, [r3, #14]
 801b88e:	2b01      	cmp	r3, #1
 801b890:	d006      	beq.n	801b8a0 <ip4_output_if_src+0x24>
 801b892:	4b4b      	ldr	r3, [pc, #300]	@ (801b9c0 <ip4_output_if_src+0x144>)
 801b894:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801b898:	494a      	ldr	r1, [pc, #296]	@ (801b9c4 <ip4_output_if_src+0x148>)
 801b89a:	484b      	ldr	r0, [pc, #300]	@ (801b9c8 <ip4_output_if_src+0x14c>)
 801b89c:	f001 ff2c 	bl	801d6f8 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801b8a0:	687b      	ldr	r3, [r7, #4]
 801b8a2:	2b00      	cmp	r3, #0
 801b8a4:	d060      	beq.n	801b968 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801b8a6:	2314      	movs	r3, #20
 801b8a8:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801b8aa:	2114      	movs	r1, #20
 801b8ac:	68f8      	ldr	r0, [r7, #12]
 801b8ae:	f7f7 facd 	bl	8012e4c <pbuf_add_header>
 801b8b2:	4603      	mov	r3, r0
 801b8b4:	2b00      	cmp	r3, #0
 801b8b6:	d002      	beq.n	801b8be <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801b8b8:	f06f 0301 	mvn.w	r3, #1
 801b8bc:	e07c      	b.n	801b9b8 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801b8be:	68fb      	ldr	r3, [r7, #12]
 801b8c0:	685b      	ldr	r3, [r3, #4]
 801b8c2:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801b8c4:	68fb      	ldr	r3, [r7, #12]
 801b8c6:	895b      	ldrh	r3, [r3, #10]
 801b8c8:	2b13      	cmp	r3, #19
 801b8ca:	d806      	bhi.n	801b8da <ip4_output_if_src+0x5e>
 801b8cc:	4b3c      	ldr	r3, [pc, #240]	@ (801b9c0 <ip4_output_if_src+0x144>)
 801b8ce:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801b8d2:	493e      	ldr	r1, [pc, #248]	@ (801b9cc <ip4_output_if_src+0x150>)
 801b8d4:	483c      	ldr	r0, [pc, #240]	@ (801b9c8 <ip4_output_if_src+0x14c>)
 801b8d6:	f001 ff0f 	bl	801d6f8 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801b8da:	69fb      	ldr	r3, [r7, #28]
 801b8dc:	78fa      	ldrb	r2, [r7, #3]
 801b8de:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801b8e0:	69fb      	ldr	r3, [r7, #28]
 801b8e2:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801b8e6:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801b8e8:	687b      	ldr	r3, [r7, #4]
 801b8ea:	681a      	ldr	r2, [r3, #0]
 801b8ec:	69fb      	ldr	r3, [r7, #28]
 801b8ee:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801b8f0:	8b7b      	ldrh	r3, [r7, #26]
 801b8f2:	089b      	lsrs	r3, r3, #2
 801b8f4:	b29b      	uxth	r3, r3
 801b8f6:	b2db      	uxtb	r3, r3
 801b8f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b8fc:	b2da      	uxtb	r2, r3
 801b8fe:	69fb      	ldr	r3, [r7, #28]
 801b900:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801b902:	69fb      	ldr	r3, [r7, #28]
 801b904:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801b908:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801b90a:	68fb      	ldr	r3, [r7, #12]
 801b90c:	891b      	ldrh	r3, [r3, #8]
 801b90e:	4618      	mov	r0, r3
 801b910:	f7f5 ff0a 	bl	8011728 <lwip_htons>
 801b914:	4603      	mov	r3, r0
 801b916:	461a      	mov	r2, r3
 801b918:	69fb      	ldr	r3, [r7, #28]
 801b91a:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801b91c:	69fb      	ldr	r3, [r7, #28]
 801b91e:	2200      	movs	r2, #0
 801b920:	719a      	strb	r2, [r3, #6]
 801b922:	2200      	movs	r2, #0
 801b924:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801b926:	4b2a      	ldr	r3, [pc, #168]	@ (801b9d0 <ip4_output_if_src+0x154>)
 801b928:	881b      	ldrh	r3, [r3, #0]
 801b92a:	4618      	mov	r0, r3
 801b92c:	f7f5 fefc 	bl	8011728 <lwip_htons>
 801b930:	4603      	mov	r3, r0
 801b932:	461a      	mov	r2, r3
 801b934:	69fb      	ldr	r3, [r7, #28]
 801b936:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801b938:	4b25      	ldr	r3, [pc, #148]	@ (801b9d0 <ip4_output_if_src+0x154>)
 801b93a:	881b      	ldrh	r3, [r3, #0]
 801b93c:	3301      	adds	r3, #1
 801b93e:	b29a      	uxth	r2, r3
 801b940:	4b23      	ldr	r3, [pc, #140]	@ (801b9d0 <ip4_output_if_src+0x154>)
 801b942:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801b944:	68bb      	ldr	r3, [r7, #8]
 801b946:	2b00      	cmp	r3, #0
 801b948:	d104      	bne.n	801b954 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801b94a:	4b22      	ldr	r3, [pc, #136]	@ (801b9d4 <ip4_output_if_src+0x158>)
 801b94c:	681a      	ldr	r2, [r3, #0]
 801b94e:	69fb      	ldr	r3, [r7, #28]
 801b950:	60da      	str	r2, [r3, #12]
 801b952:	e003      	b.n	801b95c <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801b954:	68bb      	ldr	r3, [r7, #8]
 801b956:	681a      	ldr	r2, [r3, #0]
 801b958:	69fb      	ldr	r3, [r7, #28]
 801b95a:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801b95c:	69fb      	ldr	r3, [r7, #28]
 801b95e:	2200      	movs	r2, #0
 801b960:	729a      	strb	r2, [r3, #10]
 801b962:	2200      	movs	r2, #0
 801b964:	72da      	strb	r2, [r3, #11]
 801b966:	e00f      	b.n	801b988 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801b968:	68fb      	ldr	r3, [r7, #12]
 801b96a:	895b      	ldrh	r3, [r3, #10]
 801b96c:	2b13      	cmp	r3, #19
 801b96e:	d802      	bhi.n	801b976 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801b970:	f06f 0301 	mvn.w	r3, #1
 801b974:	e020      	b.n	801b9b8 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801b976:	68fb      	ldr	r3, [r7, #12]
 801b978:	685b      	ldr	r3, [r3, #4]
 801b97a:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801b97c:	69fb      	ldr	r3, [r7, #28]
 801b97e:	691b      	ldr	r3, [r3, #16]
 801b980:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801b982:	f107 0314 	add.w	r3, r7, #20
 801b986:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801b988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b98a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801b98c:	2b00      	cmp	r3, #0
 801b98e:	d00c      	beq.n	801b9aa <ip4_output_if_src+0x12e>
 801b990:	68fb      	ldr	r3, [r7, #12]
 801b992:	891a      	ldrh	r2, [r3, #8]
 801b994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b996:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801b998:	429a      	cmp	r2, r3
 801b99a:	d906      	bls.n	801b9aa <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801b99c:	687a      	ldr	r2, [r7, #4]
 801b99e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801b9a0:	68f8      	ldr	r0, [r7, #12]
 801b9a2:	f000 fd53 	bl	801c44c <ip4_frag>
 801b9a6:	4603      	mov	r3, r0
 801b9a8:	e006      	b.n	801b9b8 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801b9aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b9ac:	695b      	ldr	r3, [r3, #20]
 801b9ae:	687a      	ldr	r2, [r7, #4]
 801b9b0:	68f9      	ldr	r1, [r7, #12]
 801b9b2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801b9b4:	4798      	blx	r3
 801b9b6:	4603      	mov	r3, r0
}
 801b9b8:	4618      	mov	r0, r3
 801b9ba:	3720      	adds	r7, #32
 801b9bc:	46bd      	mov	sp, r7
 801b9be:	bd80      	pop	{r7, pc}
 801b9c0:	080230b8 	.word	0x080230b8
 801b9c4:	080230ec 	.word	0x080230ec
 801b9c8:	080230f8 	.word	0x080230f8
 801b9cc:	08023120 	.word	0x08023120
 801b9d0:	2000f52e 	.word	0x2000f52e
 801b9d4:	08024204 	.word	0x08024204

0801b9d8 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801b9d8:	b480      	push	{r7}
 801b9da:	b085      	sub	sp, #20
 801b9dc:	af00      	add	r7, sp, #0
 801b9de:	6078      	str	r0, [r7, #4]
 801b9e0:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801b9e2:	687b      	ldr	r3, [r7, #4]
 801b9e4:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801b9e6:	687b      	ldr	r3, [r7, #4]
 801b9e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b9ec:	d002      	beq.n	801b9f4 <ip4_addr_isbroadcast_u32+0x1c>
 801b9ee:	687b      	ldr	r3, [r7, #4]
 801b9f0:	2b00      	cmp	r3, #0
 801b9f2:	d101      	bne.n	801b9f8 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801b9f4:	2301      	movs	r3, #1
 801b9f6:	e02a      	b.n	801ba4e <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801b9f8:	683b      	ldr	r3, [r7, #0]
 801b9fa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801b9fe:	f003 0302 	and.w	r3, r3, #2
 801ba02:	2b00      	cmp	r3, #0
 801ba04:	d101      	bne.n	801ba0a <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801ba06:	2300      	movs	r3, #0
 801ba08:	e021      	b.n	801ba4e <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801ba0a:	683b      	ldr	r3, [r7, #0]
 801ba0c:	3304      	adds	r3, #4
 801ba0e:	681b      	ldr	r3, [r3, #0]
 801ba10:	687a      	ldr	r2, [r7, #4]
 801ba12:	429a      	cmp	r2, r3
 801ba14:	d101      	bne.n	801ba1a <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801ba16:	2300      	movs	r3, #0
 801ba18:	e019      	b.n	801ba4e <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801ba1a:	68fa      	ldr	r2, [r7, #12]
 801ba1c:	683b      	ldr	r3, [r7, #0]
 801ba1e:	3304      	adds	r3, #4
 801ba20:	681b      	ldr	r3, [r3, #0]
 801ba22:	405a      	eors	r2, r3
 801ba24:	683b      	ldr	r3, [r7, #0]
 801ba26:	3308      	adds	r3, #8
 801ba28:	681b      	ldr	r3, [r3, #0]
 801ba2a:	4013      	ands	r3, r2
 801ba2c:	2b00      	cmp	r3, #0
 801ba2e:	d10d      	bne.n	801ba4c <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801ba30:	683b      	ldr	r3, [r7, #0]
 801ba32:	3308      	adds	r3, #8
 801ba34:	681b      	ldr	r3, [r3, #0]
 801ba36:	43da      	mvns	r2, r3
 801ba38:	687b      	ldr	r3, [r7, #4]
 801ba3a:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801ba3c:	683b      	ldr	r3, [r7, #0]
 801ba3e:	3308      	adds	r3, #8
 801ba40:	681b      	ldr	r3, [r3, #0]
 801ba42:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801ba44:	429a      	cmp	r2, r3
 801ba46:	d101      	bne.n	801ba4c <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801ba48:	2301      	movs	r3, #1
 801ba4a:	e000      	b.n	801ba4e <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801ba4c:	2300      	movs	r3, #0
  }
}
 801ba4e:	4618      	mov	r0, r3
 801ba50:	3714      	adds	r7, #20
 801ba52:	46bd      	mov	sp, r7
 801ba54:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ba58:	4770      	bx	lr
	...

0801ba5c <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801ba5c:	b580      	push	{r7, lr}
 801ba5e:	b084      	sub	sp, #16
 801ba60:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801ba62:	2300      	movs	r3, #0
 801ba64:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801ba66:	4b12      	ldr	r3, [pc, #72]	@ (801bab0 <ip_reass_tmr+0x54>)
 801ba68:	681b      	ldr	r3, [r3, #0]
 801ba6a:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801ba6c:	e018      	b.n	801baa0 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801ba6e:	68fb      	ldr	r3, [r7, #12]
 801ba70:	7fdb      	ldrb	r3, [r3, #31]
 801ba72:	2b00      	cmp	r3, #0
 801ba74:	d00b      	beq.n	801ba8e <ip_reass_tmr+0x32>
      r->timer--;
 801ba76:	68fb      	ldr	r3, [r7, #12]
 801ba78:	7fdb      	ldrb	r3, [r3, #31]
 801ba7a:	3b01      	subs	r3, #1
 801ba7c:	b2da      	uxtb	r2, r3
 801ba7e:	68fb      	ldr	r3, [r7, #12]
 801ba80:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801ba82:	68fb      	ldr	r3, [r7, #12]
 801ba84:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801ba86:	68fb      	ldr	r3, [r7, #12]
 801ba88:	681b      	ldr	r3, [r3, #0]
 801ba8a:	60fb      	str	r3, [r7, #12]
 801ba8c:	e008      	b.n	801baa0 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801ba8e:	68fb      	ldr	r3, [r7, #12]
 801ba90:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801ba92:	68fb      	ldr	r3, [r7, #12]
 801ba94:	681b      	ldr	r3, [r3, #0]
 801ba96:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801ba98:	68b9      	ldr	r1, [r7, #8]
 801ba9a:	6878      	ldr	r0, [r7, #4]
 801ba9c:	f000 f80a 	bl	801bab4 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801baa0:	68fb      	ldr	r3, [r7, #12]
 801baa2:	2b00      	cmp	r3, #0
 801baa4:	d1e3      	bne.n	801ba6e <ip_reass_tmr+0x12>
    }
  }
}
 801baa6:	bf00      	nop
 801baa8:	bf00      	nop
 801baaa:	3710      	adds	r7, #16
 801baac:	46bd      	mov	sp, r7
 801baae:	bd80      	pop	{r7, pc}
 801bab0:	2000f530 	.word	0x2000f530

0801bab4 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801bab4:	b580      	push	{r7, lr}
 801bab6:	b088      	sub	sp, #32
 801bab8:	af00      	add	r7, sp, #0
 801baba:	6078      	str	r0, [r7, #4]
 801babc:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801babe:	2300      	movs	r3, #0
 801bac0:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801bac2:	683a      	ldr	r2, [r7, #0]
 801bac4:	687b      	ldr	r3, [r7, #4]
 801bac6:	429a      	cmp	r2, r3
 801bac8:	d105      	bne.n	801bad6 <ip_reass_free_complete_datagram+0x22>
 801baca:	4b45      	ldr	r3, [pc, #276]	@ (801bbe0 <ip_reass_free_complete_datagram+0x12c>)
 801bacc:	22ab      	movs	r2, #171	@ 0xab
 801bace:	4945      	ldr	r1, [pc, #276]	@ (801bbe4 <ip_reass_free_complete_datagram+0x130>)
 801bad0:	4845      	ldr	r0, [pc, #276]	@ (801bbe8 <ip_reass_free_complete_datagram+0x134>)
 801bad2:	f001 fe11 	bl	801d6f8 <iprintf>
  if (prev != NULL) {
 801bad6:	683b      	ldr	r3, [r7, #0]
 801bad8:	2b00      	cmp	r3, #0
 801bada:	d00a      	beq.n	801baf2 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801badc:	683b      	ldr	r3, [r7, #0]
 801bade:	681b      	ldr	r3, [r3, #0]
 801bae0:	687a      	ldr	r2, [r7, #4]
 801bae2:	429a      	cmp	r2, r3
 801bae4:	d005      	beq.n	801baf2 <ip_reass_free_complete_datagram+0x3e>
 801bae6:	4b3e      	ldr	r3, [pc, #248]	@ (801bbe0 <ip_reass_free_complete_datagram+0x12c>)
 801bae8:	22ad      	movs	r2, #173	@ 0xad
 801baea:	4940      	ldr	r1, [pc, #256]	@ (801bbec <ip_reass_free_complete_datagram+0x138>)
 801baec:	483e      	ldr	r0, [pc, #248]	@ (801bbe8 <ip_reass_free_complete_datagram+0x134>)
 801baee:	f001 fe03 	bl	801d6f8 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801baf2:	687b      	ldr	r3, [r7, #4]
 801baf4:	685b      	ldr	r3, [r3, #4]
 801baf6:	685b      	ldr	r3, [r3, #4]
 801baf8:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801bafa:	697b      	ldr	r3, [r7, #20]
 801bafc:	889b      	ldrh	r3, [r3, #4]
 801bafe:	b29b      	uxth	r3, r3
 801bb00:	2b00      	cmp	r3, #0
 801bb02:	d12a      	bne.n	801bb5a <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801bb04:	687b      	ldr	r3, [r7, #4]
 801bb06:	685b      	ldr	r3, [r3, #4]
 801bb08:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801bb0a:	697b      	ldr	r3, [r7, #20]
 801bb0c:	681a      	ldr	r2, [r3, #0]
 801bb0e:	687b      	ldr	r3, [r7, #4]
 801bb10:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801bb12:	69bb      	ldr	r3, [r7, #24]
 801bb14:	6858      	ldr	r0, [r3, #4]
 801bb16:	687b      	ldr	r3, [r7, #4]
 801bb18:	3308      	adds	r3, #8
 801bb1a:	2214      	movs	r2, #20
 801bb1c:	4619      	mov	r1, r3
 801bb1e:	f001 ff78 	bl	801da12 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801bb22:	2101      	movs	r1, #1
 801bb24:	69b8      	ldr	r0, [r7, #24]
 801bb26:	f7ff fc47 	bl	801b3b8 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801bb2a:	69b8      	ldr	r0, [r7, #24]
 801bb2c:	f7f7 fab2 	bl	8013094 <pbuf_clen>
 801bb30:	4603      	mov	r3, r0
 801bb32:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801bb34:	8bfa      	ldrh	r2, [r7, #30]
 801bb36:	8a7b      	ldrh	r3, [r7, #18]
 801bb38:	4413      	add	r3, r2
 801bb3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801bb3e:	db05      	blt.n	801bb4c <ip_reass_free_complete_datagram+0x98>
 801bb40:	4b27      	ldr	r3, [pc, #156]	@ (801bbe0 <ip_reass_free_complete_datagram+0x12c>)
 801bb42:	22bc      	movs	r2, #188	@ 0xbc
 801bb44:	492a      	ldr	r1, [pc, #168]	@ (801bbf0 <ip_reass_free_complete_datagram+0x13c>)
 801bb46:	4828      	ldr	r0, [pc, #160]	@ (801bbe8 <ip_reass_free_complete_datagram+0x134>)
 801bb48:	f001 fdd6 	bl	801d6f8 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801bb4c:	8bfa      	ldrh	r2, [r7, #30]
 801bb4e:	8a7b      	ldrh	r3, [r7, #18]
 801bb50:	4413      	add	r3, r2
 801bb52:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801bb54:	69b8      	ldr	r0, [r7, #24]
 801bb56:	f7f7 fa0f 	bl	8012f78 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801bb5a:	687b      	ldr	r3, [r7, #4]
 801bb5c:	685b      	ldr	r3, [r3, #4]
 801bb5e:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801bb60:	e01f      	b.n	801bba2 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801bb62:	69bb      	ldr	r3, [r7, #24]
 801bb64:	685b      	ldr	r3, [r3, #4]
 801bb66:	617b      	str	r3, [r7, #20]
    pcur = p;
 801bb68:	69bb      	ldr	r3, [r7, #24]
 801bb6a:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801bb6c:	697b      	ldr	r3, [r7, #20]
 801bb6e:	681b      	ldr	r3, [r3, #0]
 801bb70:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801bb72:	68f8      	ldr	r0, [r7, #12]
 801bb74:	f7f7 fa8e 	bl	8013094 <pbuf_clen>
 801bb78:	4603      	mov	r3, r0
 801bb7a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801bb7c:	8bfa      	ldrh	r2, [r7, #30]
 801bb7e:	8a7b      	ldrh	r3, [r7, #18]
 801bb80:	4413      	add	r3, r2
 801bb82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801bb86:	db05      	blt.n	801bb94 <ip_reass_free_complete_datagram+0xe0>
 801bb88:	4b15      	ldr	r3, [pc, #84]	@ (801bbe0 <ip_reass_free_complete_datagram+0x12c>)
 801bb8a:	22cc      	movs	r2, #204	@ 0xcc
 801bb8c:	4918      	ldr	r1, [pc, #96]	@ (801bbf0 <ip_reass_free_complete_datagram+0x13c>)
 801bb8e:	4816      	ldr	r0, [pc, #88]	@ (801bbe8 <ip_reass_free_complete_datagram+0x134>)
 801bb90:	f001 fdb2 	bl	801d6f8 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801bb94:	8bfa      	ldrh	r2, [r7, #30]
 801bb96:	8a7b      	ldrh	r3, [r7, #18]
 801bb98:	4413      	add	r3, r2
 801bb9a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801bb9c:	68f8      	ldr	r0, [r7, #12]
 801bb9e:	f7f7 f9eb 	bl	8012f78 <pbuf_free>
  while (p != NULL) {
 801bba2:	69bb      	ldr	r3, [r7, #24]
 801bba4:	2b00      	cmp	r3, #0
 801bba6:	d1dc      	bne.n	801bb62 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801bba8:	6839      	ldr	r1, [r7, #0]
 801bbaa:	6878      	ldr	r0, [r7, #4]
 801bbac:	f000 f8c2 	bl	801bd34 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801bbb0:	4b10      	ldr	r3, [pc, #64]	@ (801bbf4 <ip_reass_free_complete_datagram+0x140>)
 801bbb2:	881b      	ldrh	r3, [r3, #0]
 801bbb4:	8bfa      	ldrh	r2, [r7, #30]
 801bbb6:	429a      	cmp	r2, r3
 801bbb8:	d905      	bls.n	801bbc6 <ip_reass_free_complete_datagram+0x112>
 801bbba:	4b09      	ldr	r3, [pc, #36]	@ (801bbe0 <ip_reass_free_complete_datagram+0x12c>)
 801bbbc:	22d2      	movs	r2, #210	@ 0xd2
 801bbbe:	490e      	ldr	r1, [pc, #56]	@ (801bbf8 <ip_reass_free_complete_datagram+0x144>)
 801bbc0:	4809      	ldr	r0, [pc, #36]	@ (801bbe8 <ip_reass_free_complete_datagram+0x134>)
 801bbc2:	f001 fd99 	bl	801d6f8 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801bbc6:	4b0b      	ldr	r3, [pc, #44]	@ (801bbf4 <ip_reass_free_complete_datagram+0x140>)
 801bbc8:	881a      	ldrh	r2, [r3, #0]
 801bbca:	8bfb      	ldrh	r3, [r7, #30]
 801bbcc:	1ad3      	subs	r3, r2, r3
 801bbce:	b29a      	uxth	r2, r3
 801bbd0:	4b08      	ldr	r3, [pc, #32]	@ (801bbf4 <ip_reass_free_complete_datagram+0x140>)
 801bbd2:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801bbd4:	8bfb      	ldrh	r3, [r7, #30]
}
 801bbd6:	4618      	mov	r0, r3
 801bbd8:	3720      	adds	r7, #32
 801bbda:	46bd      	mov	sp, r7
 801bbdc:	bd80      	pop	{r7, pc}
 801bbde:	bf00      	nop
 801bbe0:	08023150 	.word	0x08023150
 801bbe4:	0802318c 	.word	0x0802318c
 801bbe8:	08023198 	.word	0x08023198
 801bbec:	080231c0 	.word	0x080231c0
 801bbf0:	080231d4 	.word	0x080231d4
 801bbf4:	2000f534 	.word	0x2000f534
 801bbf8:	080231f4 	.word	0x080231f4

0801bbfc <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801bbfc:	b580      	push	{r7, lr}
 801bbfe:	b08a      	sub	sp, #40	@ 0x28
 801bc00:	af00      	add	r7, sp, #0
 801bc02:	6078      	str	r0, [r7, #4]
 801bc04:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801bc06:	2300      	movs	r3, #0
 801bc08:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801bc0a:	2300      	movs	r3, #0
 801bc0c:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801bc0e:	2300      	movs	r3, #0
 801bc10:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801bc12:	2300      	movs	r3, #0
 801bc14:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801bc16:	2300      	movs	r3, #0
 801bc18:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801bc1a:	4b28      	ldr	r3, [pc, #160]	@ (801bcbc <ip_reass_remove_oldest_datagram+0xc0>)
 801bc1c:	681b      	ldr	r3, [r3, #0]
 801bc1e:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801bc20:	e030      	b.n	801bc84 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801bc22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bc24:	695a      	ldr	r2, [r3, #20]
 801bc26:	687b      	ldr	r3, [r7, #4]
 801bc28:	68db      	ldr	r3, [r3, #12]
 801bc2a:	429a      	cmp	r2, r3
 801bc2c:	d10c      	bne.n	801bc48 <ip_reass_remove_oldest_datagram+0x4c>
 801bc2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bc30:	699a      	ldr	r2, [r3, #24]
 801bc32:	687b      	ldr	r3, [r7, #4]
 801bc34:	691b      	ldr	r3, [r3, #16]
 801bc36:	429a      	cmp	r2, r3
 801bc38:	d106      	bne.n	801bc48 <ip_reass_remove_oldest_datagram+0x4c>
 801bc3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bc3c:	899a      	ldrh	r2, [r3, #12]
 801bc3e:	687b      	ldr	r3, [r7, #4]
 801bc40:	889b      	ldrh	r3, [r3, #4]
 801bc42:	b29b      	uxth	r3, r3
 801bc44:	429a      	cmp	r2, r3
 801bc46:	d014      	beq.n	801bc72 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801bc48:	693b      	ldr	r3, [r7, #16]
 801bc4a:	3301      	adds	r3, #1
 801bc4c:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801bc4e:	6a3b      	ldr	r3, [r7, #32]
 801bc50:	2b00      	cmp	r3, #0
 801bc52:	d104      	bne.n	801bc5e <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801bc54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bc56:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801bc58:	69fb      	ldr	r3, [r7, #28]
 801bc5a:	61bb      	str	r3, [r7, #24]
 801bc5c:	e009      	b.n	801bc72 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801bc5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bc60:	7fda      	ldrb	r2, [r3, #31]
 801bc62:	6a3b      	ldr	r3, [r7, #32]
 801bc64:	7fdb      	ldrb	r3, [r3, #31]
 801bc66:	429a      	cmp	r2, r3
 801bc68:	d803      	bhi.n	801bc72 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801bc6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bc6c:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801bc6e:	69fb      	ldr	r3, [r7, #28]
 801bc70:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801bc72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bc74:	681b      	ldr	r3, [r3, #0]
 801bc76:	2b00      	cmp	r3, #0
 801bc78:	d001      	beq.n	801bc7e <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801bc7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bc7c:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801bc7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bc80:	681b      	ldr	r3, [r3, #0]
 801bc82:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801bc84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bc86:	2b00      	cmp	r3, #0
 801bc88:	d1cb      	bne.n	801bc22 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801bc8a:	6a3b      	ldr	r3, [r7, #32]
 801bc8c:	2b00      	cmp	r3, #0
 801bc8e:	d008      	beq.n	801bca2 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801bc90:	69b9      	ldr	r1, [r7, #24]
 801bc92:	6a38      	ldr	r0, [r7, #32]
 801bc94:	f7ff ff0e 	bl	801bab4 <ip_reass_free_complete_datagram>
 801bc98:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801bc9a:	697a      	ldr	r2, [r7, #20]
 801bc9c:	68fb      	ldr	r3, [r7, #12]
 801bc9e:	4413      	add	r3, r2
 801bca0:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801bca2:	697a      	ldr	r2, [r7, #20]
 801bca4:	683b      	ldr	r3, [r7, #0]
 801bca6:	429a      	cmp	r2, r3
 801bca8:	da02      	bge.n	801bcb0 <ip_reass_remove_oldest_datagram+0xb4>
 801bcaa:	693b      	ldr	r3, [r7, #16]
 801bcac:	2b01      	cmp	r3, #1
 801bcae:	dcac      	bgt.n	801bc0a <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801bcb0:	697b      	ldr	r3, [r7, #20]
}
 801bcb2:	4618      	mov	r0, r3
 801bcb4:	3728      	adds	r7, #40	@ 0x28
 801bcb6:	46bd      	mov	sp, r7
 801bcb8:	bd80      	pop	{r7, pc}
 801bcba:	bf00      	nop
 801bcbc:	2000f530 	.word	0x2000f530

0801bcc0 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801bcc0:	b580      	push	{r7, lr}
 801bcc2:	b084      	sub	sp, #16
 801bcc4:	af00      	add	r7, sp, #0
 801bcc6:	6078      	str	r0, [r7, #4]
 801bcc8:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801bcca:	2004      	movs	r0, #4
 801bccc:	f7f6 fa3a 	bl	8012144 <memp_malloc>
 801bcd0:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801bcd2:	68fb      	ldr	r3, [r7, #12]
 801bcd4:	2b00      	cmp	r3, #0
 801bcd6:	d110      	bne.n	801bcfa <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801bcd8:	6839      	ldr	r1, [r7, #0]
 801bcda:	6878      	ldr	r0, [r7, #4]
 801bcdc:	f7ff ff8e 	bl	801bbfc <ip_reass_remove_oldest_datagram>
 801bce0:	4602      	mov	r2, r0
 801bce2:	683b      	ldr	r3, [r7, #0]
 801bce4:	4293      	cmp	r3, r2
 801bce6:	dc03      	bgt.n	801bcf0 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801bce8:	2004      	movs	r0, #4
 801bcea:	f7f6 fa2b 	bl	8012144 <memp_malloc>
 801bcee:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801bcf0:	68fb      	ldr	r3, [r7, #12]
 801bcf2:	2b00      	cmp	r3, #0
 801bcf4:	d101      	bne.n	801bcfa <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801bcf6:	2300      	movs	r3, #0
 801bcf8:	e016      	b.n	801bd28 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801bcfa:	2220      	movs	r2, #32
 801bcfc:	2100      	movs	r1, #0
 801bcfe:	68f8      	ldr	r0, [r7, #12]
 801bd00:	f001 fd99 	bl	801d836 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801bd04:	68fb      	ldr	r3, [r7, #12]
 801bd06:	220f      	movs	r2, #15
 801bd08:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801bd0a:	4b09      	ldr	r3, [pc, #36]	@ (801bd30 <ip_reass_enqueue_new_datagram+0x70>)
 801bd0c:	681a      	ldr	r2, [r3, #0]
 801bd0e:	68fb      	ldr	r3, [r7, #12]
 801bd10:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801bd12:	4a07      	ldr	r2, [pc, #28]	@ (801bd30 <ip_reass_enqueue_new_datagram+0x70>)
 801bd14:	68fb      	ldr	r3, [r7, #12]
 801bd16:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801bd18:	68fb      	ldr	r3, [r7, #12]
 801bd1a:	3308      	adds	r3, #8
 801bd1c:	2214      	movs	r2, #20
 801bd1e:	6879      	ldr	r1, [r7, #4]
 801bd20:	4618      	mov	r0, r3
 801bd22:	f001 fe76 	bl	801da12 <memcpy>
  return ipr;
 801bd26:	68fb      	ldr	r3, [r7, #12]
}
 801bd28:	4618      	mov	r0, r3
 801bd2a:	3710      	adds	r7, #16
 801bd2c:	46bd      	mov	sp, r7
 801bd2e:	bd80      	pop	{r7, pc}
 801bd30:	2000f530 	.word	0x2000f530

0801bd34 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801bd34:	b580      	push	{r7, lr}
 801bd36:	b082      	sub	sp, #8
 801bd38:	af00      	add	r7, sp, #0
 801bd3a:	6078      	str	r0, [r7, #4]
 801bd3c:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801bd3e:	4b10      	ldr	r3, [pc, #64]	@ (801bd80 <ip_reass_dequeue_datagram+0x4c>)
 801bd40:	681b      	ldr	r3, [r3, #0]
 801bd42:	687a      	ldr	r2, [r7, #4]
 801bd44:	429a      	cmp	r2, r3
 801bd46:	d104      	bne.n	801bd52 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801bd48:	687b      	ldr	r3, [r7, #4]
 801bd4a:	681b      	ldr	r3, [r3, #0]
 801bd4c:	4a0c      	ldr	r2, [pc, #48]	@ (801bd80 <ip_reass_dequeue_datagram+0x4c>)
 801bd4e:	6013      	str	r3, [r2, #0]
 801bd50:	e00d      	b.n	801bd6e <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801bd52:	683b      	ldr	r3, [r7, #0]
 801bd54:	2b00      	cmp	r3, #0
 801bd56:	d106      	bne.n	801bd66 <ip_reass_dequeue_datagram+0x32>
 801bd58:	4b0a      	ldr	r3, [pc, #40]	@ (801bd84 <ip_reass_dequeue_datagram+0x50>)
 801bd5a:	f240 1245 	movw	r2, #325	@ 0x145
 801bd5e:	490a      	ldr	r1, [pc, #40]	@ (801bd88 <ip_reass_dequeue_datagram+0x54>)
 801bd60:	480a      	ldr	r0, [pc, #40]	@ (801bd8c <ip_reass_dequeue_datagram+0x58>)
 801bd62:	f001 fcc9 	bl	801d6f8 <iprintf>
    prev->next = ipr->next;
 801bd66:	687b      	ldr	r3, [r7, #4]
 801bd68:	681a      	ldr	r2, [r3, #0]
 801bd6a:	683b      	ldr	r3, [r7, #0]
 801bd6c:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801bd6e:	6879      	ldr	r1, [r7, #4]
 801bd70:	2004      	movs	r0, #4
 801bd72:	f7f6 fa5d 	bl	8012230 <memp_free>
}
 801bd76:	bf00      	nop
 801bd78:	3708      	adds	r7, #8
 801bd7a:	46bd      	mov	sp, r7
 801bd7c:	bd80      	pop	{r7, pc}
 801bd7e:	bf00      	nop
 801bd80:	2000f530 	.word	0x2000f530
 801bd84:	08023150 	.word	0x08023150
 801bd88:	08023218 	.word	0x08023218
 801bd8c:	08023198 	.word	0x08023198

0801bd90 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801bd90:	b580      	push	{r7, lr}
 801bd92:	b08c      	sub	sp, #48	@ 0x30
 801bd94:	af00      	add	r7, sp, #0
 801bd96:	60f8      	str	r0, [r7, #12]
 801bd98:	60b9      	str	r1, [r7, #8]
 801bd9a:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801bd9c:	2300      	movs	r3, #0
 801bd9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801bda0:	2301      	movs	r3, #1
 801bda2:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801bda4:	68bb      	ldr	r3, [r7, #8]
 801bda6:	685b      	ldr	r3, [r3, #4]
 801bda8:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801bdaa:	69fb      	ldr	r3, [r7, #28]
 801bdac:	885b      	ldrh	r3, [r3, #2]
 801bdae:	b29b      	uxth	r3, r3
 801bdb0:	4618      	mov	r0, r3
 801bdb2:	f7f5 fcb9 	bl	8011728 <lwip_htons>
 801bdb6:	4603      	mov	r3, r0
 801bdb8:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801bdba:	69fb      	ldr	r3, [r7, #28]
 801bdbc:	781b      	ldrb	r3, [r3, #0]
 801bdbe:	f003 030f 	and.w	r3, r3, #15
 801bdc2:	b2db      	uxtb	r3, r3
 801bdc4:	009b      	lsls	r3, r3, #2
 801bdc6:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801bdc8:	7e7b      	ldrb	r3, [r7, #25]
 801bdca:	b29b      	uxth	r3, r3
 801bdcc:	8b7a      	ldrh	r2, [r7, #26]
 801bdce:	429a      	cmp	r2, r3
 801bdd0:	d202      	bcs.n	801bdd8 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801bdd2:	f04f 33ff 	mov.w	r3, #4294967295
 801bdd6:	e135      	b.n	801c044 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801bdd8:	7e7b      	ldrb	r3, [r7, #25]
 801bdda:	b29b      	uxth	r3, r3
 801bddc:	8b7a      	ldrh	r2, [r7, #26]
 801bdde:	1ad3      	subs	r3, r2, r3
 801bde0:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801bde2:	69fb      	ldr	r3, [r7, #28]
 801bde4:	88db      	ldrh	r3, [r3, #6]
 801bde6:	b29b      	uxth	r3, r3
 801bde8:	4618      	mov	r0, r3
 801bdea:	f7f5 fc9d 	bl	8011728 <lwip_htons>
 801bdee:	4603      	mov	r3, r0
 801bdf0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801bdf4:	b29b      	uxth	r3, r3
 801bdf6:	00db      	lsls	r3, r3, #3
 801bdf8:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801bdfa:	68bb      	ldr	r3, [r7, #8]
 801bdfc:	685b      	ldr	r3, [r3, #4]
 801bdfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801be00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801be02:	2200      	movs	r2, #0
 801be04:	701a      	strb	r2, [r3, #0]
 801be06:	2200      	movs	r2, #0
 801be08:	705a      	strb	r2, [r3, #1]
 801be0a:	2200      	movs	r2, #0
 801be0c:	709a      	strb	r2, [r3, #2]
 801be0e:	2200      	movs	r2, #0
 801be10:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801be12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801be14:	8afa      	ldrh	r2, [r7, #22]
 801be16:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801be18:	8afa      	ldrh	r2, [r7, #22]
 801be1a:	8b7b      	ldrh	r3, [r7, #26]
 801be1c:	4413      	add	r3, r2
 801be1e:	b29a      	uxth	r2, r3
 801be20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801be22:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801be24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801be26:	88db      	ldrh	r3, [r3, #6]
 801be28:	b29b      	uxth	r3, r3
 801be2a:	8afa      	ldrh	r2, [r7, #22]
 801be2c:	429a      	cmp	r2, r3
 801be2e:	d902      	bls.n	801be36 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801be30:	f04f 33ff 	mov.w	r3, #4294967295
 801be34:	e106      	b.n	801c044 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801be36:	68fb      	ldr	r3, [r7, #12]
 801be38:	685b      	ldr	r3, [r3, #4]
 801be3a:	627b      	str	r3, [r7, #36]	@ 0x24
 801be3c:	e068      	b.n	801bf10 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801be3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801be40:	685b      	ldr	r3, [r3, #4]
 801be42:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801be44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801be46:	889b      	ldrh	r3, [r3, #4]
 801be48:	b29a      	uxth	r2, r3
 801be4a:	693b      	ldr	r3, [r7, #16]
 801be4c:	889b      	ldrh	r3, [r3, #4]
 801be4e:	b29b      	uxth	r3, r3
 801be50:	429a      	cmp	r2, r3
 801be52:	d235      	bcs.n	801bec0 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801be54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801be56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801be58:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801be5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801be5c:	2b00      	cmp	r3, #0
 801be5e:	d020      	beq.n	801bea2 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801be60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801be62:	889b      	ldrh	r3, [r3, #4]
 801be64:	b29a      	uxth	r2, r3
 801be66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801be68:	88db      	ldrh	r3, [r3, #6]
 801be6a:	b29b      	uxth	r3, r3
 801be6c:	429a      	cmp	r2, r3
 801be6e:	d307      	bcc.n	801be80 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801be70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801be72:	88db      	ldrh	r3, [r3, #6]
 801be74:	b29a      	uxth	r2, r3
 801be76:	693b      	ldr	r3, [r7, #16]
 801be78:	889b      	ldrh	r3, [r3, #4]
 801be7a:	b29b      	uxth	r3, r3
 801be7c:	429a      	cmp	r2, r3
 801be7e:	d902      	bls.n	801be86 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801be80:	f04f 33ff 	mov.w	r3, #4294967295
 801be84:	e0de      	b.n	801c044 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801be86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801be88:	68ba      	ldr	r2, [r7, #8]
 801be8a:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801be8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801be8e:	88db      	ldrh	r3, [r3, #6]
 801be90:	b29a      	uxth	r2, r3
 801be92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801be94:	889b      	ldrh	r3, [r3, #4]
 801be96:	b29b      	uxth	r3, r3
 801be98:	429a      	cmp	r2, r3
 801be9a:	d03d      	beq.n	801bf18 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801be9c:	2300      	movs	r3, #0
 801be9e:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801bea0:	e03a      	b.n	801bf18 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801bea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bea4:	88db      	ldrh	r3, [r3, #6]
 801bea6:	b29a      	uxth	r2, r3
 801bea8:	693b      	ldr	r3, [r7, #16]
 801beaa:	889b      	ldrh	r3, [r3, #4]
 801beac:	b29b      	uxth	r3, r3
 801beae:	429a      	cmp	r2, r3
 801beb0:	d902      	bls.n	801beb8 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801beb2:	f04f 33ff 	mov.w	r3, #4294967295
 801beb6:	e0c5      	b.n	801c044 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801beb8:	68fb      	ldr	r3, [r7, #12]
 801beba:	68ba      	ldr	r2, [r7, #8]
 801bebc:	605a      	str	r2, [r3, #4]
      break;
 801bebe:	e02b      	b.n	801bf18 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801bec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bec2:	889b      	ldrh	r3, [r3, #4]
 801bec4:	b29a      	uxth	r2, r3
 801bec6:	693b      	ldr	r3, [r7, #16]
 801bec8:	889b      	ldrh	r3, [r3, #4]
 801beca:	b29b      	uxth	r3, r3
 801becc:	429a      	cmp	r2, r3
 801bece:	d102      	bne.n	801bed6 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801bed0:	f04f 33ff 	mov.w	r3, #4294967295
 801bed4:	e0b6      	b.n	801c044 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801bed6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bed8:	889b      	ldrh	r3, [r3, #4]
 801beda:	b29a      	uxth	r2, r3
 801bedc:	693b      	ldr	r3, [r7, #16]
 801bede:	88db      	ldrh	r3, [r3, #6]
 801bee0:	b29b      	uxth	r3, r3
 801bee2:	429a      	cmp	r2, r3
 801bee4:	d202      	bcs.n	801beec <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801bee6:	f04f 33ff 	mov.w	r3, #4294967295
 801beea:	e0ab      	b.n	801c044 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801beec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801beee:	2b00      	cmp	r3, #0
 801bef0:	d009      	beq.n	801bf06 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801bef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bef4:	88db      	ldrh	r3, [r3, #6]
 801bef6:	b29a      	uxth	r2, r3
 801bef8:	693b      	ldr	r3, [r7, #16]
 801befa:	889b      	ldrh	r3, [r3, #4]
 801befc:	b29b      	uxth	r3, r3
 801befe:	429a      	cmp	r2, r3
 801bf00:	d001      	beq.n	801bf06 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801bf02:	2300      	movs	r3, #0
 801bf04:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801bf06:	693b      	ldr	r3, [r7, #16]
 801bf08:	681b      	ldr	r3, [r3, #0]
 801bf0a:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 801bf0c:	693b      	ldr	r3, [r7, #16]
 801bf0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801bf10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bf12:	2b00      	cmp	r3, #0
 801bf14:	d193      	bne.n	801be3e <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801bf16:	e000      	b.n	801bf1a <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801bf18:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801bf1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bf1c:	2b00      	cmp	r3, #0
 801bf1e:	d12d      	bne.n	801bf7c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801bf20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bf22:	2b00      	cmp	r3, #0
 801bf24:	d01c      	beq.n	801bf60 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801bf26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bf28:	88db      	ldrh	r3, [r3, #6]
 801bf2a:	b29a      	uxth	r2, r3
 801bf2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bf2e:	889b      	ldrh	r3, [r3, #4]
 801bf30:	b29b      	uxth	r3, r3
 801bf32:	429a      	cmp	r2, r3
 801bf34:	d906      	bls.n	801bf44 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801bf36:	4b45      	ldr	r3, [pc, #276]	@ (801c04c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801bf38:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801bf3c:	4944      	ldr	r1, [pc, #272]	@ (801c050 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801bf3e:	4845      	ldr	r0, [pc, #276]	@ (801c054 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801bf40:	f001 fbda 	bl	801d6f8 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801bf44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bf46:	68ba      	ldr	r2, [r7, #8]
 801bf48:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801bf4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bf4c:	88db      	ldrh	r3, [r3, #6]
 801bf4e:	b29a      	uxth	r2, r3
 801bf50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bf52:	889b      	ldrh	r3, [r3, #4]
 801bf54:	b29b      	uxth	r3, r3
 801bf56:	429a      	cmp	r2, r3
 801bf58:	d010      	beq.n	801bf7c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801bf5a:	2300      	movs	r3, #0
 801bf5c:	623b      	str	r3, [r7, #32]
 801bf5e:	e00d      	b.n	801bf7c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801bf60:	68fb      	ldr	r3, [r7, #12]
 801bf62:	685b      	ldr	r3, [r3, #4]
 801bf64:	2b00      	cmp	r3, #0
 801bf66:	d006      	beq.n	801bf76 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801bf68:	4b38      	ldr	r3, [pc, #224]	@ (801c04c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801bf6a:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801bf6e:	493a      	ldr	r1, [pc, #232]	@ (801c058 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801bf70:	4838      	ldr	r0, [pc, #224]	@ (801c054 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801bf72:	f001 fbc1 	bl	801d6f8 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801bf76:	68fb      	ldr	r3, [r7, #12]
 801bf78:	68ba      	ldr	r2, [r7, #8]
 801bf7a:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801bf7c:	687b      	ldr	r3, [r7, #4]
 801bf7e:	2b00      	cmp	r3, #0
 801bf80:	d105      	bne.n	801bf8e <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801bf82:	68fb      	ldr	r3, [r7, #12]
 801bf84:	7f9b      	ldrb	r3, [r3, #30]
 801bf86:	f003 0301 	and.w	r3, r3, #1
 801bf8a:	2b00      	cmp	r3, #0
 801bf8c:	d059      	beq.n	801c042 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801bf8e:	6a3b      	ldr	r3, [r7, #32]
 801bf90:	2b00      	cmp	r3, #0
 801bf92:	d04f      	beq.n	801c034 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801bf94:	68fb      	ldr	r3, [r7, #12]
 801bf96:	685b      	ldr	r3, [r3, #4]
 801bf98:	2b00      	cmp	r3, #0
 801bf9a:	d006      	beq.n	801bfaa <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801bf9c:	68fb      	ldr	r3, [r7, #12]
 801bf9e:	685b      	ldr	r3, [r3, #4]
 801bfa0:	685b      	ldr	r3, [r3, #4]
 801bfa2:	889b      	ldrh	r3, [r3, #4]
 801bfa4:	b29b      	uxth	r3, r3
 801bfa6:	2b00      	cmp	r3, #0
 801bfa8:	d002      	beq.n	801bfb0 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801bfaa:	2300      	movs	r3, #0
 801bfac:	623b      	str	r3, [r7, #32]
 801bfae:	e041      	b.n	801c034 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801bfb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bfb2:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801bfb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bfb6:	681b      	ldr	r3, [r3, #0]
 801bfb8:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801bfba:	e012      	b.n	801bfe2 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801bfbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bfbe:	685b      	ldr	r3, [r3, #4]
 801bfc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801bfc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bfc4:	88db      	ldrh	r3, [r3, #6]
 801bfc6:	b29a      	uxth	r2, r3
 801bfc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bfca:	889b      	ldrh	r3, [r3, #4]
 801bfcc:	b29b      	uxth	r3, r3
 801bfce:	429a      	cmp	r2, r3
 801bfd0:	d002      	beq.n	801bfd8 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801bfd2:	2300      	movs	r3, #0
 801bfd4:	623b      	str	r3, [r7, #32]
            break;
 801bfd6:	e007      	b.n	801bfe8 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801bfd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bfda:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 801bfdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bfde:	681b      	ldr	r3, [r3, #0]
 801bfe0:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801bfe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bfe4:	2b00      	cmp	r3, #0
 801bfe6:	d1e9      	bne.n	801bfbc <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801bfe8:	6a3b      	ldr	r3, [r7, #32]
 801bfea:	2b00      	cmp	r3, #0
 801bfec:	d022      	beq.n	801c034 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801bfee:	68fb      	ldr	r3, [r7, #12]
 801bff0:	685b      	ldr	r3, [r3, #4]
 801bff2:	2b00      	cmp	r3, #0
 801bff4:	d106      	bne.n	801c004 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801bff6:	4b15      	ldr	r3, [pc, #84]	@ (801c04c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801bff8:	f240 12df 	movw	r2, #479	@ 0x1df
 801bffc:	4917      	ldr	r1, [pc, #92]	@ (801c05c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801bffe:	4815      	ldr	r0, [pc, #84]	@ (801c054 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c000:	f001 fb7a 	bl	801d6f8 <iprintf>
          LWIP_ASSERT("sanity check",
 801c004:	68fb      	ldr	r3, [r7, #12]
 801c006:	685b      	ldr	r3, [r3, #4]
 801c008:	685b      	ldr	r3, [r3, #4]
 801c00a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c00c:	429a      	cmp	r2, r3
 801c00e:	d106      	bne.n	801c01e <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801c010:	4b0e      	ldr	r3, [pc, #56]	@ (801c04c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c012:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801c016:	4911      	ldr	r1, [pc, #68]	@ (801c05c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801c018:	480e      	ldr	r0, [pc, #56]	@ (801c054 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c01a:	f001 fb6d 	bl	801d6f8 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801c01e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c020:	681b      	ldr	r3, [r3, #0]
 801c022:	2b00      	cmp	r3, #0
 801c024:	d006      	beq.n	801c034 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801c026:	4b09      	ldr	r3, [pc, #36]	@ (801c04c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c028:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801c02c:	490c      	ldr	r1, [pc, #48]	@ (801c060 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801c02e:	4809      	ldr	r0, [pc, #36]	@ (801c054 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c030:	f001 fb62 	bl	801d6f8 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801c034:	6a3b      	ldr	r3, [r7, #32]
 801c036:	2b00      	cmp	r3, #0
 801c038:	bf14      	ite	ne
 801c03a:	2301      	movne	r3, #1
 801c03c:	2300      	moveq	r3, #0
 801c03e:	b2db      	uxtb	r3, r3
 801c040:	e000      	b.n	801c044 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801c042:	2300      	movs	r3, #0
}
 801c044:	4618      	mov	r0, r3
 801c046:	3730      	adds	r7, #48	@ 0x30
 801c048:	46bd      	mov	sp, r7
 801c04a:	bd80      	pop	{r7, pc}
 801c04c:	08023150 	.word	0x08023150
 801c050:	08023234 	.word	0x08023234
 801c054:	08023198 	.word	0x08023198
 801c058:	08023254 	.word	0x08023254
 801c05c:	0802328c 	.word	0x0802328c
 801c060:	0802329c 	.word	0x0802329c

0801c064 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801c064:	b580      	push	{r7, lr}
 801c066:	b08e      	sub	sp, #56	@ 0x38
 801c068:	af00      	add	r7, sp, #0
 801c06a:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801c06c:	687b      	ldr	r3, [r7, #4]
 801c06e:	685b      	ldr	r3, [r3, #4]
 801c070:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801c072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c074:	781b      	ldrb	r3, [r3, #0]
 801c076:	f003 030f 	and.w	r3, r3, #15
 801c07a:	b2db      	uxtb	r3, r3
 801c07c:	009b      	lsls	r3, r3, #2
 801c07e:	b2db      	uxtb	r3, r3
 801c080:	2b14      	cmp	r3, #20
 801c082:	f040 8171 	bne.w	801c368 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801c086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c088:	88db      	ldrh	r3, [r3, #6]
 801c08a:	b29b      	uxth	r3, r3
 801c08c:	4618      	mov	r0, r3
 801c08e:	f7f5 fb4b 	bl	8011728 <lwip_htons>
 801c092:	4603      	mov	r3, r0
 801c094:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c098:	b29b      	uxth	r3, r3
 801c09a:	00db      	lsls	r3, r3, #3
 801c09c:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801c09e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c0a0:	885b      	ldrh	r3, [r3, #2]
 801c0a2:	b29b      	uxth	r3, r3
 801c0a4:	4618      	mov	r0, r3
 801c0a6:	f7f5 fb3f 	bl	8011728 <lwip_htons>
 801c0aa:	4603      	mov	r3, r0
 801c0ac:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801c0ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c0b0:	781b      	ldrb	r3, [r3, #0]
 801c0b2:	f003 030f 	and.w	r3, r3, #15
 801c0b6:	b2db      	uxtb	r3, r3
 801c0b8:	009b      	lsls	r3, r3, #2
 801c0ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801c0be:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801c0c2:	b29b      	uxth	r3, r3
 801c0c4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801c0c6:	429a      	cmp	r2, r3
 801c0c8:	f0c0 8150 	bcc.w	801c36c <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801c0cc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801c0d0:	b29b      	uxth	r3, r3
 801c0d2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801c0d4:	1ad3      	subs	r3, r2, r3
 801c0d6:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801c0d8:	6878      	ldr	r0, [r7, #4]
 801c0da:	f7f6 ffdb 	bl	8013094 <pbuf_clen>
 801c0de:	4603      	mov	r3, r0
 801c0e0:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801c0e2:	4b8c      	ldr	r3, [pc, #560]	@ (801c314 <ip4_reass+0x2b0>)
 801c0e4:	881b      	ldrh	r3, [r3, #0]
 801c0e6:	461a      	mov	r2, r3
 801c0e8:	8c3b      	ldrh	r3, [r7, #32]
 801c0ea:	4413      	add	r3, r2
 801c0ec:	2b0a      	cmp	r3, #10
 801c0ee:	dd10      	ble.n	801c112 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801c0f0:	8c3b      	ldrh	r3, [r7, #32]
 801c0f2:	4619      	mov	r1, r3
 801c0f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801c0f6:	f7ff fd81 	bl	801bbfc <ip_reass_remove_oldest_datagram>
 801c0fa:	4603      	mov	r3, r0
 801c0fc:	2b00      	cmp	r3, #0
 801c0fe:	f000 8137 	beq.w	801c370 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801c102:	4b84      	ldr	r3, [pc, #528]	@ (801c314 <ip4_reass+0x2b0>)
 801c104:	881b      	ldrh	r3, [r3, #0]
 801c106:	461a      	mov	r2, r3
 801c108:	8c3b      	ldrh	r3, [r7, #32]
 801c10a:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801c10c:	2b0a      	cmp	r3, #10
 801c10e:	f300 812f 	bgt.w	801c370 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801c112:	4b81      	ldr	r3, [pc, #516]	@ (801c318 <ip4_reass+0x2b4>)
 801c114:	681b      	ldr	r3, [r3, #0]
 801c116:	633b      	str	r3, [r7, #48]	@ 0x30
 801c118:	e015      	b.n	801c146 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801c11a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c11c:	695a      	ldr	r2, [r3, #20]
 801c11e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c120:	68db      	ldr	r3, [r3, #12]
 801c122:	429a      	cmp	r2, r3
 801c124:	d10c      	bne.n	801c140 <ip4_reass+0xdc>
 801c126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c128:	699a      	ldr	r2, [r3, #24]
 801c12a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c12c:	691b      	ldr	r3, [r3, #16]
 801c12e:	429a      	cmp	r2, r3
 801c130:	d106      	bne.n	801c140 <ip4_reass+0xdc>
 801c132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c134:	899a      	ldrh	r2, [r3, #12]
 801c136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c138:	889b      	ldrh	r3, [r3, #4]
 801c13a:	b29b      	uxth	r3, r3
 801c13c:	429a      	cmp	r2, r3
 801c13e:	d006      	beq.n	801c14e <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801c140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c142:	681b      	ldr	r3, [r3, #0]
 801c144:	633b      	str	r3, [r7, #48]	@ 0x30
 801c146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c148:	2b00      	cmp	r3, #0
 801c14a:	d1e6      	bne.n	801c11a <ip4_reass+0xb6>
 801c14c:	e000      	b.n	801c150 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801c14e:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801c150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c152:	2b00      	cmp	r3, #0
 801c154:	d109      	bne.n	801c16a <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801c156:	8c3b      	ldrh	r3, [r7, #32]
 801c158:	4619      	mov	r1, r3
 801c15a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801c15c:	f7ff fdb0 	bl	801bcc0 <ip_reass_enqueue_new_datagram>
 801c160:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801c162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c164:	2b00      	cmp	r3, #0
 801c166:	d11c      	bne.n	801c1a2 <ip4_reass+0x13e>
      goto nullreturn;
 801c168:	e105      	b.n	801c376 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801c16a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c16c:	88db      	ldrh	r3, [r3, #6]
 801c16e:	b29b      	uxth	r3, r3
 801c170:	4618      	mov	r0, r3
 801c172:	f7f5 fad9 	bl	8011728 <lwip_htons>
 801c176:	4603      	mov	r3, r0
 801c178:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c17c:	2b00      	cmp	r3, #0
 801c17e:	d110      	bne.n	801c1a2 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801c180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c182:	89db      	ldrh	r3, [r3, #14]
 801c184:	4618      	mov	r0, r3
 801c186:	f7f5 facf 	bl	8011728 <lwip_htons>
 801c18a:	4603      	mov	r3, r0
 801c18c:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801c190:	2b00      	cmp	r3, #0
 801c192:	d006      	beq.n	801c1a2 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801c194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c196:	3308      	adds	r3, #8
 801c198:	2214      	movs	r2, #20
 801c19a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801c19c:	4618      	mov	r0, r3
 801c19e:	f001 fc38 	bl	801da12 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801c1a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c1a4:	88db      	ldrh	r3, [r3, #6]
 801c1a6:	b29b      	uxth	r3, r3
 801c1a8:	f003 0320 	and.w	r3, r3, #32
 801c1ac:	2b00      	cmp	r3, #0
 801c1ae:	bf0c      	ite	eq
 801c1b0:	2301      	moveq	r3, #1
 801c1b2:	2300      	movne	r3, #0
 801c1b4:	b2db      	uxtb	r3, r3
 801c1b6:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801c1b8:	69fb      	ldr	r3, [r7, #28]
 801c1ba:	2b00      	cmp	r3, #0
 801c1bc:	d00e      	beq.n	801c1dc <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801c1be:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801c1c0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c1c2:	4413      	add	r3, r2
 801c1c4:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801c1c6:	8b7a      	ldrh	r2, [r7, #26]
 801c1c8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801c1ca:	429a      	cmp	r2, r3
 801c1cc:	f0c0 80a0 	bcc.w	801c310 <ip4_reass+0x2ac>
 801c1d0:	8b7b      	ldrh	r3, [r7, #26]
 801c1d2:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801c1d6:	4293      	cmp	r3, r2
 801c1d8:	f200 809a 	bhi.w	801c310 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801c1dc:	69fa      	ldr	r2, [r7, #28]
 801c1de:	6879      	ldr	r1, [r7, #4]
 801c1e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801c1e2:	f7ff fdd5 	bl	801bd90 <ip_reass_chain_frag_into_datagram_and_validate>
 801c1e6:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801c1e8:	697b      	ldr	r3, [r7, #20]
 801c1ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c1ee:	f000 809b 	beq.w	801c328 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801c1f2:	4b48      	ldr	r3, [pc, #288]	@ (801c314 <ip4_reass+0x2b0>)
 801c1f4:	881a      	ldrh	r2, [r3, #0]
 801c1f6:	8c3b      	ldrh	r3, [r7, #32]
 801c1f8:	4413      	add	r3, r2
 801c1fa:	b29a      	uxth	r2, r3
 801c1fc:	4b45      	ldr	r3, [pc, #276]	@ (801c314 <ip4_reass+0x2b0>)
 801c1fe:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801c200:	69fb      	ldr	r3, [r7, #28]
 801c202:	2b00      	cmp	r3, #0
 801c204:	d00d      	beq.n	801c222 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801c206:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801c208:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c20a:	4413      	add	r3, r2
 801c20c:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801c20e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c210:	8a7a      	ldrh	r2, [r7, #18]
 801c212:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801c214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c216:	7f9b      	ldrb	r3, [r3, #30]
 801c218:	f043 0301 	orr.w	r3, r3, #1
 801c21c:	b2da      	uxtb	r2, r3
 801c21e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c220:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801c222:	697b      	ldr	r3, [r7, #20]
 801c224:	2b01      	cmp	r3, #1
 801c226:	d171      	bne.n	801c30c <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801c228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c22a:	8b9b      	ldrh	r3, [r3, #28]
 801c22c:	3314      	adds	r3, #20
 801c22e:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801c230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c232:	685b      	ldr	r3, [r3, #4]
 801c234:	685b      	ldr	r3, [r3, #4]
 801c236:	681b      	ldr	r3, [r3, #0]
 801c238:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801c23a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c23c:	685b      	ldr	r3, [r3, #4]
 801c23e:	685b      	ldr	r3, [r3, #4]
 801c240:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801c242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c244:	3308      	adds	r3, #8
 801c246:	2214      	movs	r2, #20
 801c248:	4619      	mov	r1, r3
 801c24a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801c24c:	f001 fbe1 	bl	801da12 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801c250:	8a3b      	ldrh	r3, [r7, #16]
 801c252:	4618      	mov	r0, r3
 801c254:	f7f5 fa68 	bl	8011728 <lwip_htons>
 801c258:	4603      	mov	r3, r0
 801c25a:	461a      	mov	r2, r3
 801c25c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c25e:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801c260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c262:	2200      	movs	r2, #0
 801c264:	719a      	strb	r2, [r3, #6]
 801c266:	2200      	movs	r2, #0
 801c268:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801c26a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c26c:	2200      	movs	r2, #0
 801c26e:	729a      	strb	r2, [r3, #10]
 801c270:	2200      	movs	r2, #0
 801c272:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801c274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c276:	685b      	ldr	r3, [r3, #4]
 801c278:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801c27a:	e00d      	b.n	801c298 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801c27c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c27e:	685b      	ldr	r3, [r3, #4]
 801c280:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801c282:	2114      	movs	r1, #20
 801c284:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801c286:	f7f6 fdf1 	bl	8012e6c <pbuf_remove_header>
      pbuf_cat(p, r);
 801c28a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801c28c:	6878      	ldr	r0, [r7, #4]
 801c28e:	f7f6 ff41 	bl	8013114 <pbuf_cat>
      r = iprh->next_pbuf;
 801c292:	68fb      	ldr	r3, [r7, #12]
 801c294:	681b      	ldr	r3, [r3, #0]
 801c296:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 801c298:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c29a:	2b00      	cmp	r3, #0
 801c29c:	d1ee      	bne.n	801c27c <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801c29e:	4b1e      	ldr	r3, [pc, #120]	@ (801c318 <ip4_reass+0x2b4>)
 801c2a0:	681b      	ldr	r3, [r3, #0]
 801c2a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801c2a4:	429a      	cmp	r2, r3
 801c2a6:	d102      	bne.n	801c2ae <ip4_reass+0x24a>
      ipr_prev = NULL;
 801c2a8:	2300      	movs	r3, #0
 801c2aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c2ac:	e010      	b.n	801c2d0 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801c2ae:	4b1a      	ldr	r3, [pc, #104]	@ (801c318 <ip4_reass+0x2b4>)
 801c2b0:	681b      	ldr	r3, [r3, #0]
 801c2b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c2b4:	e007      	b.n	801c2c6 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801c2b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c2b8:	681b      	ldr	r3, [r3, #0]
 801c2ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801c2bc:	429a      	cmp	r2, r3
 801c2be:	d006      	beq.n	801c2ce <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801c2c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c2c2:	681b      	ldr	r3, [r3, #0]
 801c2c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c2c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c2c8:	2b00      	cmp	r3, #0
 801c2ca:	d1f4      	bne.n	801c2b6 <ip4_reass+0x252>
 801c2cc:	e000      	b.n	801c2d0 <ip4_reass+0x26c>
          break;
 801c2ce:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801c2d0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801c2d2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801c2d4:	f7ff fd2e 	bl	801bd34 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801c2d8:	6878      	ldr	r0, [r7, #4]
 801c2da:	f7f6 fedb 	bl	8013094 <pbuf_clen>
 801c2de:	4603      	mov	r3, r0
 801c2e0:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801c2e2:	4b0c      	ldr	r3, [pc, #48]	@ (801c314 <ip4_reass+0x2b0>)
 801c2e4:	881b      	ldrh	r3, [r3, #0]
 801c2e6:	8c3a      	ldrh	r2, [r7, #32]
 801c2e8:	429a      	cmp	r2, r3
 801c2ea:	d906      	bls.n	801c2fa <ip4_reass+0x296>
 801c2ec:	4b0b      	ldr	r3, [pc, #44]	@ (801c31c <ip4_reass+0x2b8>)
 801c2ee:	f240 229b 	movw	r2, #667	@ 0x29b
 801c2f2:	490b      	ldr	r1, [pc, #44]	@ (801c320 <ip4_reass+0x2bc>)
 801c2f4:	480b      	ldr	r0, [pc, #44]	@ (801c324 <ip4_reass+0x2c0>)
 801c2f6:	f001 f9ff 	bl	801d6f8 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801c2fa:	4b06      	ldr	r3, [pc, #24]	@ (801c314 <ip4_reass+0x2b0>)
 801c2fc:	881a      	ldrh	r2, [r3, #0]
 801c2fe:	8c3b      	ldrh	r3, [r7, #32]
 801c300:	1ad3      	subs	r3, r2, r3
 801c302:	b29a      	uxth	r2, r3
 801c304:	4b03      	ldr	r3, [pc, #12]	@ (801c314 <ip4_reass+0x2b0>)
 801c306:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801c308:	687b      	ldr	r3, [r7, #4]
 801c30a:	e038      	b.n	801c37e <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801c30c:	2300      	movs	r3, #0
 801c30e:	e036      	b.n	801c37e <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801c310:	bf00      	nop
 801c312:	e00a      	b.n	801c32a <ip4_reass+0x2c6>
 801c314:	2000f534 	.word	0x2000f534
 801c318:	2000f530 	.word	0x2000f530
 801c31c:	08023150 	.word	0x08023150
 801c320:	080232c0 	.word	0x080232c0
 801c324:	08023198 	.word	0x08023198
    goto nullreturn_ipr;
 801c328:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801c32a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c32c:	2b00      	cmp	r3, #0
 801c32e:	d106      	bne.n	801c33e <ip4_reass+0x2da>
 801c330:	4b15      	ldr	r3, [pc, #84]	@ (801c388 <ip4_reass+0x324>)
 801c332:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801c336:	4915      	ldr	r1, [pc, #84]	@ (801c38c <ip4_reass+0x328>)
 801c338:	4815      	ldr	r0, [pc, #84]	@ (801c390 <ip4_reass+0x32c>)
 801c33a:	f001 f9dd 	bl	801d6f8 <iprintf>
  if (ipr->p == NULL) {
 801c33e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c340:	685b      	ldr	r3, [r3, #4]
 801c342:	2b00      	cmp	r3, #0
 801c344:	d116      	bne.n	801c374 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801c346:	4b13      	ldr	r3, [pc, #76]	@ (801c394 <ip4_reass+0x330>)
 801c348:	681b      	ldr	r3, [r3, #0]
 801c34a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801c34c:	429a      	cmp	r2, r3
 801c34e:	d006      	beq.n	801c35e <ip4_reass+0x2fa>
 801c350:	4b0d      	ldr	r3, [pc, #52]	@ (801c388 <ip4_reass+0x324>)
 801c352:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801c356:	4910      	ldr	r1, [pc, #64]	@ (801c398 <ip4_reass+0x334>)
 801c358:	480d      	ldr	r0, [pc, #52]	@ (801c390 <ip4_reass+0x32c>)
 801c35a:	f001 f9cd 	bl	801d6f8 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801c35e:	2100      	movs	r1, #0
 801c360:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801c362:	f7ff fce7 	bl	801bd34 <ip_reass_dequeue_datagram>
 801c366:	e006      	b.n	801c376 <ip4_reass+0x312>
    goto nullreturn;
 801c368:	bf00      	nop
 801c36a:	e004      	b.n	801c376 <ip4_reass+0x312>
    goto nullreturn;
 801c36c:	bf00      	nop
 801c36e:	e002      	b.n	801c376 <ip4_reass+0x312>
      goto nullreturn;
 801c370:	bf00      	nop
 801c372:	e000      	b.n	801c376 <ip4_reass+0x312>
  }

nullreturn:
 801c374:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801c376:	6878      	ldr	r0, [r7, #4]
 801c378:	f7f6 fdfe 	bl	8012f78 <pbuf_free>
  return NULL;
 801c37c:	2300      	movs	r3, #0
}
 801c37e:	4618      	mov	r0, r3
 801c380:	3738      	adds	r7, #56	@ 0x38
 801c382:	46bd      	mov	sp, r7
 801c384:	bd80      	pop	{r7, pc}
 801c386:	bf00      	nop
 801c388:	08023150 	.word	0x08023150
 801c38c:	080232dc 	.word	0x080232dc
 801c390:	08023198 	.word	0x08023198
 801c394:	2000f530 	.word	0x2000f530
 801c398:	080232e8 	.word	0x080232e8

0801c39c <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801c39c:	b580      	push	{r7, lr}
 801c39e:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801c3a0:	2005      	movs	r0, #5
 801c3a2:	f7f5 fecf 	bl	8012144 <memp_malloc>
 801c3a6:	4603      	mov	r3, r0
}
 801c3a8:	4618      	mov	r0, r3
 801c3aa:	bd80      	pop	{r7, pc}

0801c3ac <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801c3ac:	b580      	push	{r7, lr}
 801c3ae:	b082      	sub	sp, #8
 801c3b0:	af00      	add	r7, sp, #0
 801c3b2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801c3b4:	687b      	ldr	r3, [r7, #4]
 801c3b6:	2b00      	cmp	r3, #0
 801c3b8:	d106      	bne.n	801c3c8 <ip_frag_free_pbuf_custom_ref+0x1c>
 801c3ba:	4b07      	ldr	r3, [pc, #28]	@ (801c3d8 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801c3bc:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801c3c0:	4906      	ldr	r1, [pc, #24]	@ (801c3dc <ip_frag_free_pbuf_custom_ref+0x30>)
 801c3c2:	4807      	ldr	r0, [pc, #28]	@ (801c3e0 <ip_frag_free_pbuf_custom_ref+0x34>)
 801c3c4:	f001 f998 	bl	801d6f8 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801c3c8:	6879      	ldr	r1, [r7, #4]
 801c3ca:	2005      	movs	r0, #5
 801c3cc:	f7f5 ff30 	bl	8012230 <memp_free>
}
 801c3d0:	bf00      	nop
 801c3d2:	3708      	adds	r7, #8
 801c3d4:	46bd      	mov	sp, r7
 801c3d6:	bd80      	pop	{r7, pc}
 801c3d8:	08023150 	.word	0x08023150
 801c3dc:	08023308 	.word	0x08023308
 801c3e0:	08023198 	.word	0x08023198

0801c3e4 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801c3e4:	b580      	push	{r7, lr}
 801c3e6:	b084      	sub	sp, #16
 801c3e8:	af00      	add	r7, sp, #0
 801c3ea:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801c3ec:	687b      	ldr	r3, [r7, #4]
 801c3ee:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801c3f0:	68fb      	ldr	r3, [r7, #12]
 801c3f2:	2b00      	cmp	r3, #0
 801c3f4:	d106      	bne.n	801c404 <ipfrag_free_pbuf_custom+0x20>
 801c3f6:	4b11      	ldr	r3, [pc, #68]	@ (801c43c <ipfrag_free_pbuf_custom+0x58>)
 801c3f8:	f240 22ce 	movw	r2, #718	@ 0x2ce
 801c3fc:	4910      	ldr	r1, [pc, #64]	@ (801c440 <ipfrag_free_pbuf_custom+0x5c>)
 801c3fe:	4811      	ldr	r0, [pc, #68]	@ (801c444 <ipfrag_free_pbuf_custom+0x60>)
 801c400:	f001 f97a 	bl	801d6f8 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801c404:	68fa      	ldr	r2, [r7, #12]
 801c406:	687b      	ldr	r3, [r7, #4]
 801c408:	429a      	cmp	r2, r3
 801c40a:	d006      	beq.n	801c41a <ipfrag_free_pbuf_custom+0x36>
 801c40c:	4b0b      	ldr	r3, [pc, #44]	@ (801c43c <ipfrag_free_pbuf_custom+0x58>)
 801c40e:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801c412:	490d      	ldr	r1, [pc, #52]	@ (801c448 <ipfrag_free_pbuf_custom+0x64>)
 801c414:	480b      	ldr	r0, [pc, #44]	@ (801c444 <ipfrag_free_pbuf_custom+0x60>)
 801c416:	f001 f96f 	bl	801d6f8 <iprintf>
  if (pcr->original != NULL) {
 801c41a:	68fb      	ldr	r3, [r7, #12]
 801c41c:	695b      	ldr	r3, [r3, #20]
 801c41e:	2b00      	cmp	r3, #0
 801c420:	d004      	beq.n	801c42c <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801c422:	68fb      	ldr	r3, [r7, #12]
 801c424:	695b      	ldr	r3, [r3, #20]
 801c426:	4618      	mov	r0, r3
 801c428:	f7f6 fda6 	bl	8012f78 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801c42c:	68f8      	ldr	r0, [r7, #12]
 801c42e:	f7ff ffbd 	bl	801c3ac <ip_frag_free_pbuf_custom_ref>
}
 801c432:	bf00      	nop
 801c434:	3710      	adds	r7, #16
 801c436:	46bd      	mov	sp, r7
 801c438:	bd80      	pop	{r7, pc}
 801c43a:	bf00      	nop
 801c43c:	08023150 	.word	0x08023150
 801c440:	08023314 	.word	0x08023314
 801c444:	08023198 	.word	0x08023198
 801c448:	08023320 	.word	0x08023320

0801c44c <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801c44c:	b580      	push	{r7, lr}
 801c44e:	b094      	sub	sp, #80	@ 0x50
 801c450:	af02      	add	r7, sp, #8
 801c452:	60f8      	str	r0, [r7, #12]
 801c454:	60b9      	str	r1, [r7, #8]
 801c456:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801c458:	2300      	movs	r3, #0
 801c45a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801c45e:	68bb      	ldr	r3, [r7, #8]
 801c460:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801c462:	3b14      	subs	r3, #20
 801c464:	2b00      	cmp	r3, #0
 801c466:	da00      	bge.n	801c46a <ip4_frag+0x1e>
 801c468:	3307      	adds	r3, #7
 801c46a:	10db      	asrs	r3, r3, #3
 801c46c:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801c46e:	2314      	movs	r3, #20
 801c470:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801c472:	68fb      	ldr	r3, [r7, #12]
 801c474:	685b      	ldr	r3, [r3, #4]
 801c476:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801c478:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c47a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801c47c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c47e:	781b      	ldrb	r3, [r3, #0]
 801c480:	f003 030f 	and.w	r3, r3, #15
 801c484:	b2db      	uxtb	r3, r3
 801c486:	009b      	lsls	r3, r3, #2
 801c488:	b2db      	uxtb	r3, r3
 801c48a:	2b14      	cmp	r3, #20
 801c48c:	d002      	beq.n	801c494 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801c48e:	f06f 0305 	mvn.w	r3, #5
 801c492:	e110      	b.n	801c6b6 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801c494:	68fb      	ldr	r3, [r7, #12]
 801c496:	895b      	ldrh	r3, [r3, #10]
 801c498:	2b13      	cmp	r3, #19
 801c49a:	d809      	bhi.n	801c4b0 <ip4_frag+0x64>
 801c49c:	4b88      	ldr	r3, [pc, #544]	@ (801c6c0 <ip4_frag+0x274>)
 801c49e:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801c4a2:	4988      	ldr	r1, [pc, #544]	@ (801c6c4 <ip4_frag+0x278>)
 801c4a4:	4888      	ldr	r0, [pc, #544]	@ (801c6c8 <ip4_frag+0x27c>)
 801c4a6:	f001 f927 	bl	801d6f8 <iprintf>
 801c4aa:	f06f 0305 	mvn.w	r3, #5
 801c4ae:	e102      	b.n	801c6b6 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801c4b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c4b2:	88db      	ldrh	r3, [r3, #6]
 801c4b4:	b29b      	uxth	r3, r3
 801c4b6:	4618      	mov	r0, r3
 801c4b8:	f7f5 f936 	bl	8011728 <lwip_htons>
 801c4bc:	4603      	mov	r3, r0
 801c4be:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801c4c0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801c4c2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c4c6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801c4ca:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801c4cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801c4d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801c4d2:	68fb      	ldr	r3, [r7, #12]
 801c4d4:	891b      	ldrh	r3, [r3, #8]
 801c4d6:	3b14      	subs	r3, #20
 801c4d8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801c4dc:	e0e1      	b.n	801c6a2 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801c4de:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801c4e0:	00db      	lsls	r3, r3, #3
 801c4e2:	b29b      	uxth	r3, r3
 801c4e4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801c4e8:	4293      	cmp	r3, r2
 801c4ea:	bf28      	it	cs
 801c4ec:	4613      	movcs	r3, r2
 801c4ee:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801c4f0:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c4f4:	2114      	movs	r1, #20
 801c4f6:	200e      	movs	r0, #14
 801c4f8:	f7f6 fa5a 	bl	80129b0 <pbuf_alloc>
 801c4fc:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801c4fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c500:	2b00      	cmp	r3, #0
 801c502:	f000 80d5 	beq.w	801c6b0 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801c506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c508:	895b      	ldrh	r3, [r3, #10]
 801c50a:	2b13      	cmp	r3, #19
 801c50c:	d806      	bhi.n	801c51c <ip4_frag+0xd0>
 801c50e:	4b6c      	ldr	r3, [pc, #432]	@ (801c6c0 <ip4_frag+0x274>)
 801c510:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801c514:	496d      	ldr	r1, [pc, #436]	@ (801c6cc <ip4_frag+0x280>)
 801c516:	486c      	ldr	r0, [pc, #432]	@ (801c6c8 <ip4_frag+0x27c>)
 801c518:	f001 f8ee 	bl	801d6f8 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801c51c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c51e:	685b      	ldr	r3, [r3, #4]
 801c520:	2214      	movs	r2, #20
 801c522:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801c524:	4618      	mov	r0, r3
 801c526:	f001 fa74 	bl	801da12 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801c52a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c52c:	685b      	ldr	r3, [r3, #4]
 801c52e:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 801c530:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801c532:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801c536:	e064      	b.n	801c602 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801c538:	68fb      	ldr	r3, [r7, #12]
 801c53a:	895a      	ldrh	r2, [r3, #10]
 801c53c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801c53e:	1ad3      	subs	r3, r2, r3
 801c540:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801c542:	68fb      	ldr	r3, [r7, #12]
 801c544:	895b      	ldrh	r3, [r3, #10]
 801c546:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801c548:	429a      	cmp	r2, r3
 801c54a:	d906      	bls.n	801c55a <ip4_frag+0x10e>
 801c54c:	4b5c      	ldr	r3, [pc, #368]	@ (801c6c0 <ip4_frag+0x274>)
 801c54e:	f240 322d 	movw	r2, #813	@ 0x32d
 801c552:	495f      	ldr	r1, [pc, #380]	@ (801c6d0 <ip4_frag+0x284>)
 801c554:	485c      	ldr	r0, [pc, #368]	@ (801c6c8 <ip4_frag+0x27c>)
 801c556:	f001 f8cf 	bl	801d6f8 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801c55a:	8bfa      	ldrh	r2, [r7, #30]
 801c55c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801c560:	4293      	cmp	r3, r2
 801c562:	bf28      	it	cs
 801c564:	4613      	movcs	r3, r2
 801c566:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801c56a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801c56e:	2b00      	cmp	r3, #0
 801c570:	d105      	bne.n	801c57e <ip4_frag+0x132>
        poff = 0;
 801c572:	2300      	movs	r3, #0
 801c574:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801c576:	68fb      	ldr	r3, [r7, #12]
 801c578:	681b      	ldr	r3, [r3, #0]
 801c57a:	60fb      	str	r3, [r7, #12]
        continue;
 801c57c:	e041      	b.n	801c602 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801c57e:	f7ff ff0d 	bl	801c39c <ip_frag_alloc_pbuf_custom_ref>
 801c582:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801c584:	69bb      	ldr	r3, [r7, #24]
 801c586:	2b00      	cmp	r3, #0
 801c588:	d103      	bne.n	801c592 <ip4_frag+0x146>
        pbuf_free(rambuf);
 801c58a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c58c:	f7f6 fcf4 	bl	8012f78 <pbuf_free>
        goto memerr;
 801c590:	e08f      	b.n	801c6b2 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801c592:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801c594:	68fb      	ldr	r3, [r7, #12]
 801c596:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801c598:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801c59a:	4413      	add	r3, r2
 801c59c:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801c5a0:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801c5a4:	9201      	str	r2, [sp, #4]
 801c5a6:	9300      	str	r3, [sp, #0]
 801c5a8:	4603      	mov	r3, r0
 801c5aa:	2241      	movs	r2, #65	@ 0x41
 801c5ac:	2000      	movs	r0, #0
 801c5ae:	f7f6 fb29 	bl	8012c04 <pbuf_alloced_custom>
 801c5b2:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801c5b4:	697b      	ldr	r3, [r7, #20]
 801c5b6:	2b00      	cmp	r3, #0
 801c5b8:	d106      	bne.n	801c5c8 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801c5ba:	69b8      	ldr	r0, [r7, #24]
 801c5bc:	f7ff fef6 	bl	801c3ac <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801c5c0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c5c2:	f7f6 fcd9 	bl	8012f78 <pbuf_free>
        goto memerr;
 801c5c6:	e074      	b.n	801c6b2 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801c5c8:	68f8      	ldr	r0, [r7, #12]
 801c5ca:	f7f6 fd7b 	bl	80130c4 <pbuf_ref>
      pcr->original = p;
 801c5ce:	69bb      	ldr	r3, [r7, #24]
 801c5d0:	68fa      	ldr	r2, [r7, #12]
 801c5d2:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801c5d4:	69bb      	ldr	r3, [r7, #24]
 801c5d6:	4a3f      	ldr	r2, [pc, #252]	@ (801c6d4 <ip4_frag+0x288>)
 801c5d8:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801c5da:	6979      	ldr	r1, [r7, #20]
 801c5dc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c5de:	f7f6 fd99 	bl	8013114 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801c5e2:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801c5e6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801c5ea:	1ad3      	subs	r3, r2, r3
 801c5ec:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801c5f0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801c5f4:	2b00      	cmp	r3, #0
 801c5f6:	d004      	beq.n	801c602 <ip4_frag+0x1b6>
        poff = 0;
 801c5f8:	2300      	movs	r3, #0
 801c5fa:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801c5fc:	68fb      	ldr	r3, [r7, #12]
 801c5fe:	681b      	ldr	r3, [r3, #0]
 801c600:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801c602:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801c606:	2b00      	cmp	r3, #0
 801c608:	d196      	bne.n	801c538 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801c60a:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801c60c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801c610:	4413      	add	r3, r2
 801c612:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801c614:	68bb      	ldr	r3, [r7, #8]
 801c616:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801c618:	f1a3 0213 	sub.w	r2, r3, #19
 801c61c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801c620:	429a      	cmp	r2, r3
 801c622:	bfcc      	ite	gt
 801c624:	2301      	movgt	r3, #1
 801c626:	2300      	movle	r3, #0
 801c628:	b2db      	uxtb	r3, r3
 801c62a:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801c62c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801c630:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c634:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801c636:	6a3b      	ldr	r3, [r7, #32]
 801c638:	2b00      	cmp	r3, #0
 801c63a:	d002      	beq.n	801c642 <ip4_frag+0x1f6>
 801c63c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c63e:	2b00      	cmp	r3, #0
 801c640:	d003      	beq.n	801c64a <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801c642:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801c644:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801c648:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801c64a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801c64c:	4618      	mov	r0, r3
 801c64e:	f7f5 f86b 	bl	8011728 <lwip_htons>
 801c652:	4603      	mov	r3, r0
 801c654:	461a      	mov	r2, r3
 801c656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c658:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801c65a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801c65c:	3314      	adds	r3, #20
 801c65e:	b29b      	uxth	r3, r3
 801c660:	4618      	mov	r0, r3
 801c662:	f7f5 f861 	bl	8011728 <lwip_htons>
 801c666:	4603      	mov	r3, r0
 801c668:	461a      	mov	r2, r3
 801c66a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c66c:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801c66e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c670:	2200      	movs	r2, #0
 801c672:	729a      	strb	r2, [r3, #10]
 801c674:	2200      	movs	r2, #0
 801c676:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801c678:	68bb      	ldr	r3, [r7, #8]
 801c67a:	695b      	ldr	r3, [r3, #20]
 801c67c:	687a      	ldr	r2, [r7, #4]
 801c67e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801c680:	68b8      	ldr	r0, [r7, #8]
 801c682:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801c684:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c686:	f7f6 fc77 	bl	8012f78 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801c68a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801c68e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801c690:	1ad3      	subs	r3, r2, r3
 801c692:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801c696:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801c69a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801c69c:	4413      	add	r3, r2
 801c69e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801c6a2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801c6a6:	2b00      	cmp	r3, #0
 801c6a8:	f47f af19 	bne.w	801c4de <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801c6ac:	2300      	movs	r3, #0
 801c6ae:	e002      	b.n	801c6b6 <ip4_frag+0x26a>
      goto memerr;
 801c6b0:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801c6b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 801c6b6:	4618      	mov	r0, r3
 801c6b8:	3748      	adds	r7, #72	@ 0x48
 801c6ba:	46bd      	mov	sp, r7
 801c6bc:	bd80      	pop	{r7, pc}
 801c6be:	bf00      	nop
 801c6c0:	08023150 	.word	0x08023150
 801c6c4:	0802332c 	.word	0x0802332c
 801c6c8:	08023198 	.word	0x08023198
 801c6cc:	08023348 	.word	0x08023348
 801c6d0:	08023368 	.word	0x08023368
 801c6d4:	0801c3e5 	.word	0x0801c3e5

0801c6d8 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801c6d8:	b580      	push	{r7, lr}
 801c6da:	b086      	sub	sp, #24
 801c6dc:	af00      	add	r7, sp, #0
 801c6de:	6078      	str	r0, [r7, #4]
 801c6e0:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801c6e2:	230e      	movs	r3, #14
 801c6e4:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801c6e6:	687b      	ldr	r3, [r7, #4]
 801c6e8:	895b      	ldrh	r3, [r3, #10]
 801c6ea:	2b0e      	cmp	r3, #14
 801c6ec:	d96e      	bls.n	801c7cc <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801c6ee:	687b      	ldr	r3, [r7, #4]
 801c6f0:	7bdb      	ldrb	r3, [r3, #15]
 801c6f2:	2b00      	cmp	r3, #0
 801c6f4:	d106      	bne.n	801c704 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801c6f6:	683b      	ldr	r3, [r7, #0]
 801c6f8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801c6fc:	3301      	adds	r3, #1
 801c6fe:	b2da      	uxtb	r2, r3
 801c700:	687b      	ldr	r3, [r7, #4]
 801c702:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801c704:	687b      	ldr	r3, [r7, #4]
 801c706:	685b      	ldr	r3, [r3, #4]
 801c708:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801c70a:	693b      	ldr	r3, [r7, #16]
 801c70c:	7b1a      	ldrb	r2, [r3, #12]
 801c70e:	7b5b      	ldrb	r3, [r3, #13]
 801c710:	021b      	lsls	r3, r3, #8
 801c712:	4313      	orrs	r3, r2
 801c714:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801c716:	693b      	ldr	r3, [r7, #16]
 801c718:	781b      	ldrb	r3, [r3, #0]
 801c71a:	f003 0301 	and.w	r3, r3, #1
 801c71e:	2b00      	cmp	r3, #0
 801c720:	d023      	beq.n	801c76a <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801c722:	693b      	ldr	r3, [r7, #16]
 801c724:	781b      	ldrb	r3, [r3, #0]
 801c726:	2b01      	cmp	r3, #1
 801c728:	d10f      	bne.n	801c74a <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801c72a:	693b      	ldr	r3, [r7, #16]
 801c72c:	785b      	ldrb	r3, [r3, #1]
 801c72e:	2b00      	cmp	r3, #0
 801c730:	d11b      	bne.n	801c76a <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801c732:	693b      	ldr	r3, [r7, #16]
 801c734:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801c736:	2b5e      	cmp	r3, #94	@ 0x5e
 801c738:	d117      	bne.n	801c76a <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801c73a:	687b      	ldr	r3, [r7, #4]
 801c73c:	7b5b      	ldrb	r3, [r3, #13]
 801c73e:	f043 0310 	orr.w	r3, r3, #16
 801c742:	b2da      	uxtb	r2, r3
 801c744:	687b      	ldr	r3, [r7, #4]
 801c746:	735a      	strb	r2, [r3, #13]
 801c748:	e00f      	b.n	801c76a <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801c74a:	693b      	ldr	r3, [r7, #16]
 801c74c:	2206      	movs	r2, #6
 801c74e:	4928      	ldr	r1, [pc, #160]	@ (801c7f0 <ethernet_input+0x118>)
 801c750:	4618      	mov	r0, r3
 801c752:	f001 f846 	bl	801d7e2 <memcmp>
 801c756:	4603      	mov	r3, r0
 801c758:	2b00      	cmp	r3, #0
 801c75a:	d106      	bne.n	801c76a <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801c75c:	687b      	ldr	r3, [r7, #4]
 801c75e:	7b5b      	ldrb	r3, [r3, #13]
 801c760:	f043 0308 	orr.w	r3, r3, #8
 801c764:	b2da      	uxtb	r2, r3
 801c766:	687b      	ldr	r3, [r7, #4]
 801c768:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801c76a:	89fb      	ldrh	r3, [r7, #14]
 801c76c:	2b08      	cmp	r3, #8
 801c76e:	d003      	beq.n	801c778 <ethernet_input+0xa0>
 801c770:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801c774:	d014      	beq.n	801c7a0 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801c776:	e032      	b.n	801c7de <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801c778:	683b      	ldr	r3, [r7, #0]
 801c77a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c77e:	f003 0308 	and.w	r3, r3, #8
 801c782:	2b00      	cmp	r3, #0
 801c784:	d024      	beq.n	801c7d0 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801c786:	8afb      	ldrh	r3, [r7, #22]
 801c788:	4619      	mov	r1, r3
 801c78a:	6878      	ldr	r0, [r7, #4]
 801c78c:	f7f6 fb6e 	bl	8012e6c <pbuf_remove_header>
 801c790:	4603      	mov	r3, r0
 801c792:	2b00      	cmp	r3, #0
 801c794:	d11e      	bne.n	801c7d4 <ethernet_input+0xfc>
        ip4_input(p, netif);
 801c796:	6839      	ldr	r1, [r7, #0]
 801c798:	6878      	ldr	r0, [r7, #4]
 801c79a:	f7fe ff21 	bl	801b5e0 <ip4_input>
      break;
 801c79e:	e013      	b.n	801c7c8 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801c7a0:	683b      	ldr	r3, [r7, #0]
 801c7a2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c7a6:	f003 0308 	and.w	r3, r3, #8
 801c7aa:	2b00      	cmp	r3, #0
 801c7ac:	d014      	beq.n	801c7d8 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801c7ae:	8afb      	ldrh	r3, [r7, #22]
 801c7b0:	4619      	mov	r1, r3
 801c7b2:	6878      	ldr	r0, [r7, #4]
 801c7b4:	f7f6 fb5a 	bl	8012e6c <pbuf_remove_header>
 801c7b8:	4603      	mov	r3, r0
 801c7ba:	2b00      	cmp	r3, #0
 801c7bc:	d10e      	bne.n	801c7dc <ethernet_input+0x104>
        etharp_input(p, netif);
 801c7be:	6839      	ldr	r1, [r7, #0]
 801c7c0:	6878      	ldr	r0, [r7, #4]
 801c7c2:	f7fe f8c1 	bl	801a948 <etharp_input>
      break;
 801c7c6:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801c7c8:	2300      	movs	r3, #0
 801c7ca:	e00c      	b.n	801c7e6 <ethernet_input+0x10e>
    goto free_and_return;
 801c7cc:	bf00      	nop
 801c7ce:	e006      	b.n	801c7de <ethernet_input+0x106>
        goto free_and_return;
 801c7d0:	bf00      	nop
 801c7d2:	e004      	b.n	801c7de <ethernet_input+0x106>
        goto free_and_return;
 801c7d4:	bf00      	nop
 801c7d6:	e002      	b.n	801c7de <ethernet_input+0x106>
        goto free_and_return;
 801c7d8:	bf00      	nop
 801c7da:	e000      	b.n	801c7de <ethernet_input+0x106>
        goto free_and_return;
 801c7dc:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801c7de:	6878      	ldr	r0, [r7, #4]
 801c7e0:	f7f6 fbca 	bl	8012f78 <pbuf_free>
  return ERR_OK;
 801c7e4:	2300      	movs	r3, #0
}
 801c7e6:	4618      	mov	r0, r3
 801c7e8:	3718      	adds	r7, #24
 801c7ea:	46bd      	mov	sp, r7
 801c7ec:	bd80      	pop	{r7, pc}
 801c7ee:	bf00      	nop
 801c7f0:	08024208 	.word	0x08024208

0801c7f4 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801c7f4:	b580      	push	{r7, lr}
 801c7f6:	b086      	sub	sp, #24
 801c7f8:	af00      	add	r7, sp, #0
 801c7fa:	60f8      	str	r0, [r7, #12]
 801c7fc:	60b9      	str	r1, [r7, #8]
 801c7fe:	607a      	str	r2, [r7, #4]
 801c800:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801c802:	8c3b      	ldrh	r3, [r7, #32]
 801c804:	4618      	mov	r0, r3
 801c806:	f7f4 ff8f 	bl	8011728 <lwip_htons>
 801c80a:	4603      	mov	r3, r0
 801c80c:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801c80e:	210e      	movs	r1, #14
 801c810:	68b8      	ldr	r0, [r7, #8]
 801c812:	f7f6 fb1b 	bl	8012e4c <pbuf_add_header>
 801c816:	4603      	mov	r3, r0
 801c818:	2b00      	cmp	r3, #0
 801c81a:	d125      	bne.n	801c868 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801c81c:	68bb      	ldr	r3, [r7, #8]
 801c81e:	685b      	ldr	r3, [r3, #4]
 801c820:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801c822:	693b      	ldr	r3, [r7, #16]
 801c824:	8afa      	ldrh	r2, [r7, #22]
 801c826:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801c828:	693b      	ldr	r3, [r7, #16]
 801c82a:	2206      	movs	r2, #6
 801c82c:	6839      	ldr	r1, [r7, #0]
 801c82e:	4618      	mov	r0, r3
 801c830:	f001 f8ef 	bl	801da12 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801c834:	693b      	ldr	r3, [r7, #16]
 801c836:	3306      	adds	r3, #6
 801c838:	2206      	movs	r2, #6
 801c83a:	6879      	ldr	r1, [r7, #4]
 801c83c:	4618      	mov	r0, r3
 801c83e:	f001 f8e8 	bl	801da12 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801c842:	68fb      	ldr	r3, [r7, #12]
 801c844:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801c848:	2b06      	cmp	r3, #6
 801c84a:	d006      	beq.n	801c85a <ethernet_output+0x66>
 801c84c:	4b0a      	ldr	r3, [pc, #40]	@ (801c878 <ethernet_output+0x84>)
 801c84e:	f44f 7299 	mov.w	r2, #306	@ 0x132
 801c852:	490a      	ldr	r1, [pc, #40]	@ (801c87c <ethernet_output+0x88>)
 801c854:	480a      	ldr	r0, [pc, #40]	@ (801c880 <ethernet_output+0x8c>)
 801c856:	f000 ff4f 	bl	801d6f8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801c85a:	68fb      	ldr	r3, [r7, #12]
 801c85c:	699b      	ldr	r3, [r3, #24]
 801c85e:	68b9      	ldr	r1, [r7, #8]
 801c860:	68f8      	ldr	r0, [r7, #12]
 801c862:	4798      	blx	r3
 801c864:	4603      	mov	r3, r0
 801c866:	e002      	b.n	801c86e <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801c868:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801c86a:	f06f 0301 	mvn.w	r3, #1
}
 801c86e:	4618      	mov	r0, r3
 801c870:	3718      	adds	r7, #24
 801c872:	46bd      	mov	sp, r7
 801c874:	bd80      	pop	{r7, pc}
 801c876:	bf00      	nop
 801c878:	08023378 	.word	0x08023378
 801c87c:	080233b0 	.word	0x080233b0
 801c880:	080233e4 	.word	0x080233e4

0801c884 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801c884:	b580      	push	{r7, lr}
 801c886:	b086      	sub	sp, #24
 801c888:	af00      	add	r7, sp, #0
 801c88a:	6078      	str	r0, [r7, #4]
 801c88c:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801c88e:	683b      	ldr	r3, [r7, #0]
 801c890:	60bb      	str	r3, [r7, #8]
 801c892:	2304      	movs	r3, #4
 801c894:	60fb      	str	r3, [r7, #12]
 801c896:	2300      	movs	r3, #0
 801c898:	613b      	str	r3, [r7, #16]
 801c89a:	2300      	movs	r3, #0
 801c89c:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801c89e:	f107 0308 	add.w	r3, r7, #8
 801c8a2:	2100      	movs	r1, #0
 801c8a4:	4618      	mov	r0, r3
 801c8a6:	f7ee feb8 	bl	800b61a <osMessageCreate>
 801c8aa:	4602      	mov	r2, r0
 801c8ac:	687b      	ldr	r3, [r7, #4]
 801c8ae:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801c8b0:	687b      	ldr	r3, [r7, #4]
 801c8b2:	681b      	ldr	r3, [r3, #0]
 801c8b4:	2b00      	cmp	r3, #0
 801c8b6:	d102      	bne.n	801c8be <sys_mbox_new+0x3a>
    return ERR_MEM;
 801c8b8:	f04f 33ff 	mov.w	r3, #4294967295
 801c8bc:	e000      	b.n	801c8c0 <sys_mbox_new+0x3c>

  return ERR_OK;
 801c8be:	2300      	movs	r3, #0
}
 801c8c0:	4618      	mov	r0, r3
 801c8c2:	3718      	adds	r7, #24
 801c8c4:	46bd      	mov	sp, r7
 801c8c6:	bd80      	pop	{r7, pc}

0801c8c8 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 801c8c8:	b580      	push	{r7, lr}
 801c8ca:	b082      	sub	sp, #8
 801c8cc:	af00      	add	r7, sp, #0
 801c8ce:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 801c8d0:	687b      	ldr	r3, [r7, #4]
 801c8d2:	681b      	ldr	r3, [r3, #0]
 801c8d4:	4618      	mov	r0, r3
 801c8d6:	f7ee ff7d 	bl	800b7d4 <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 801c8da:	687b      	ldr	r3, [r7, #4]
 801c8dc:	681b      	ldr	r3, [r3, #0]
 801c8de:	4618      	mov	r0, r3
 801c8e0:	f7ee ff8e 	bl	800b800 <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 801c8e4:	bf00      	nop
 801c8e6:	3708      	adds	r7, #8
 801c8e8:	46bd      	mov	sp, r7
 801c8ea:	bd80      	pop	{r7, pc}

0801c8ec <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801c8ec:	b580      	push	{r7, lr}
 801c8ee:	b084      	sub	sp, #16
 801c8f0:	af00      	add	r7, sp, #0
 801c8f2:	6078      	str	r0, [r7, #4]
 801c8f4:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801c8f6:	687b      	ldr	r3, [r7, #4]
 801c8f8:	681b      	ldr	r3, [r3, #0]
 801c8fa:	6839      	ldr	r1, [r7, #0]
 801c8fc:	2200      	movs	r2, #0
 801c8fe:	4618      	mov	r0, r3
 801c900:	f7ee feb4 	bl	800b66c <osMessagePut>
 801c904:	4603      	mov	r3, r0
 801c906:	2b00      	cmp	r3, #0
 801c908:	d102      	bne.n	801c910 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 801c90a:	2300      	movs	r3, #0
 801c90c:	73fb      	strb	r3, [r7, #15]
 801c90e:	e001      	b.n	801c914 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801c910:	23ff      	movs	r3, #255	@ 0xff
 801c912:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801c914:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801c918:	4618      	mov	r0, r3
 801c91a:	3710      	adds	r7, #16
 801c91c:	46bd      	mov	sp, r7
 801c91e:	bd80      	pop	{r7, pc}

0801c920 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801c920:	b580      	push	{r7, lr}
 801c922:	b08c      	sub	sp, #48	@ 0x30
 801c924:	af00      	add	r7, sp, #0
 801c926:	61f8      	str	r0, [r7, #28]
 801c928:	61b9      	str	r1, [r7, #24]
 801c92a:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 801c92c:	f7ee fca0 	bl	800b270 <osKernelSysTick>
 801c930:	62f8      	str	r0, [r7, #44]	@ 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801c932:	697b      	ldr	r3, [r7, #20]
 801c934:	2b00      	cmp	r3, #0
 801c936:	d017      	beq.n	801c968 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 801c938:	69fb      	ldr	r3, [r7, #28]
 801c93a:	6819      	ldr	r1, [r3, #0]
 801c93c:	f107 0320 	add.w	r3, r7, #32
 801c940:	697a      	ldr	r2, [r7, #20]
 801c942:	4618      	mov	r0, r3
 801c944:	f7ee fed2 	bl	800b6ec <osMessageGet>

    if(event.status == osEventMessage)
 801c948:	6a3b      	ldr	r3, [r7, #32]
 801c94a:	2b10      	cmp	r3, #16
 801c94c:	d109      	bne.n	801c962 <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 801c94e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c950:	461a      	mov	r2, r3
 801c952:	69bb      	ldr	r3, [r7, #24]
 801c954:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 801c956:	f7ee fc8b 	bl	800b270 <osKernelSysTick>
 801c95a:	4602      	mov	r2, r0
 801c95c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c95e:	1ad3      	subs	r3, r2, r3
 801c960:	e019      	b.n	801c996 <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801c962:	f04f 33ff 	mov.w	r3, #4294967295
 801c966:	e016      	b.n	801c996 <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 801c968:	69fb      	ldr	r3, [r7, #28]
 801c96a:	6819      	ldr	r1, [r3, #0]
 801c96c:	463b      	mov	r3, r7
 801c96e:	f04f 32ff 	mov.w	r2, #4294967295
 801c972:	4618      	mov	r0, r3
 801c974:	f7ee feba 	bl	800b6ec <osMessageGet>
 801c978:	f107 0320 	add.w	r3, r7, #32
 801c97c:	463a      	mov	r2, r7
 801c97e:	ca07      	ldmia	r2, {r0, r1, r2}
 801c980:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 801c984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c986:	461a      	mov	r2, r3
 801c988:	69bb      	ldr	r3, [r7, #24]
 801c98a:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 801c98c:	f7ee fc70 	bl	800b270 <osKernelSysTick>
 801c990:	4602      	mov	r2, r0
 801c992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c994:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801c996:	4618      	mov	r0, r3
 801c998:	3730      	adds	r7, #48	@ 0x30
 801c99a:	46bd      	mov	sp, r7
 801c99c:	bd80      	pop	{r7, pc}

0801c99e <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 801c99e:	b580      	push	{r7, lr}
 801c9a0:	b086      	sub	sp, #24
 801c9a2:	af00      	add	r7, sp, #0
 801c9a4:	6078      	str	r0, [r7, #4]
 801c9a6:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 801c9a8:	687b      	ldr	r3, [r7, #4]
 801c9aa:	6819      	ldr	r1, [r3, #0]
 801c9ac:	f107 030c 	add.w	r3, r7, #12
 801c9b0:	2200      	movs	r2, #0
 801c9b2:	4618      	mov	r0, r3
 801c9b4:	f7ee fe9a 	bl	800b6ec <osMessageGet>

  if(event.status == osEventMessage)
 801c9b8:	68fb      	ldr	r3, [r7, #12]
 801c9ba:	2b10      	cmp	r3, #16
 801c9bc:	d105      	bne.n	801c9ca <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 801c9be:	693b      	ldr	r3, [r7, #16]
 801c9c0:	461a      	mov	r2, r3
 801c9c2:	683b      	ldr	r3, [r7, #0]
 801c9c4:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 801c9c6:	2300      	movs	r3, #0
 801c9c8:	e001      	b.n	801c9ce <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 801c9ca:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 801c9ce:	4618      	mov	r0, r3
 801c9d0:	3718      	adds	r7, #24
 801c9d2:	46bd      	mov	sp, r7
 801c9d4:	bd80      	pop	{r7, pc}

0801c9d6 <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801c9d6:	b480      	push	{r7}
 801c9d8:	b083      	sub	sp, #12
 801c9da:	af00      	add	r7, sp, #0
 801c9dc:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801c9de:	687b      	ldr	r3, [r7, #4]
 801c9e0:	681b      	ldr	r3, [r3, #0]
 801c9e2:	2b00      	cmp	r3, #0
 801c9e4:	d101      	bne.n	801c9ea <sys_mbox_valid+0x14>
    return 0;
 801c9e6:	2300      	movs	r3, #0
 801c9e8:	e000      	b.n	801c9ec <sys_mbox_valid+0x16>
  else
    return 1;
 801c9ea:	2301      	movs	r3, #1
}
 801c9ec:	4618      	mov	r0, r3
 801c9ee:	370c      	adds	r7, #12
 801c9f0:	46bd      	mov	sp, r7
 801c9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c9f6:	4770      	bx	lr

0801c9f8 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 801c9f8:	b480      	push	{r7}
 801c9fa:	b083      	sub	sp, #12
 801c9fc:	af00      	add	r7, sp, #0
 801c9fe:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 801ca00:	687b      	ldr	r3, [r7, #4]
 801ca02:	2200      	movs	r2, #0
 801ca04:	601a      	str	r2, [r3, #0]
}
 801ca06:	bf00      	nop
 801ca08:	370c      	adds	r7, #12
 801ca0a:	46bd      	mov	sp, r7
 801ca0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ca10:	4770      	bx	lr

0801ca12 <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 801ca12:	b580      	push	{r7, lr}
 801ca14:	b084      	sub	sp, #16
 801ca16:	af00      	add	r7, sp, #0
 801ca18:	6078      	str	r0, [r7, #4]
 801ca1a:	460b      	mov	r3, r1
 801ca1c:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 801ca1e:	2300      	movs	r3, #0
 801ca20:	60bb      	str	r3, [r7, #8]
 801ca22:	2300      	movs	r3, #0
 801ca24:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 801ca26:	f107 0308 	add.w	r3, r7, #8
 801ca2a:	2101      	movs	r1, #1
 801ca2c:	4618      	mov	r0, r3
 801ca2e:	f7ee fd2b 	bl	800b488 <osSemaphoreCreate>
 801ca32:	4602      	mov	r2, r0
 801ca34:	687b      	ldr	r3, [r7, #4]
 801ca36:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 801ca38:	687b      	ldr	r3, [r7, #4]
 801ca3a:	681b      	ldr	r3, [r3, #0]
 801ca3c:	2b00      	cmp	r3, #0
 801ca3e:	d102      	bne.n	801ca46 <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801ca40:	f04f 33ff 	mov.w	r3, #4294967295
 801ca44:	e009      	b.n	801ca5a <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 801ca46:	78fb      	ldrb	r3, [r7, #3]
 801ca48:	2b00      	cmp	r3, #0
 801ca4a:	d105      	bne.n	801ca58 <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 801ca4c:	687b      	ldr	r3, [r7, #4]
 801ca4e:	681b      	ldr	r3, [r3, #0]
 801ca50:	2100      	movs	r1, #0
 801ca52:	4618      	mov	r0, r3
 801ca54:	f7ee fd4a 	bl	800b4ec <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 801ca58:	2300      	movs	r3, #0
}
 801ca5a:	4618      	mov	r0, r3
 801ca5c:	3710      	adds	r7, #16
 801ca5e:	46bd      	mov	sp, r7
 801ca60:	bd80      	pop	{r7, pc}

0801ca62 <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 801ca62:	b580      	push	{r7, lr}
 801ca64:	b084      	sub	sp, #16
 801ca66:	af00      	add	r7, sp, #0
 801ca68:	6078      	str	r0, [r7, #4]
 801ca6a:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
 801ca6c:	f7ee fc00 	bl	800b270 <osKernelSysTick>
 801ca70:	60f8      	str	r0, [r7, #12]
#else
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801ca72:	683b      	ldr	r3, [r7, #0]
 801ca74:	2b00      	cmp	r3, #0
 801ca76:	d011      	beq.n	801ca9c <sys_arch_sem_wait+0x3a>
  {
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
 801ca78:	687b      	ldr	r3, [r7, #4]
 801ca7a:	681b      	ldr	r3, [r3, #0]
 801ca7c:	6839      	ldr	r1, [r7, #0]
 801ca7e:	4618      	mov	r0, r3
 801ca80:	f7ee fd34 	bl	800b4ec <osSemaphoreWait>
 801ca84:	4603      	mov	r3, r0
 801ca86:	2b00      	cmp	r3, #0
 801ca88:	d105      	bne.n	801ca96 <sys_arch_sem_wait+0x34>
    {
      return (osKernelSysTick() - starttime);
 801ca8a:	f7ee fbf1 	bl	800b270 <osKernelSysTick>
 801ca8e:	4602      	mov	r2, r0
 801ca90:	68fb      	ldr	r3, [r7, #12]
 801ca92:	1ad3      	subs	r3, r2, r3
 801ca94:	e012      	b.n	801cabc <sys_arch_sem_wait+0x5a>
        return (osKernelGetTickCount() - starttime);
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 801ca96:	f04f 33ff 	mov.w	r3, #4294967295
 801ca9a:	e00f      	b.n	801cabc <sys_arch_sem_wait+0x5a>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
 801ca9c:	bf00      	nop
 801ca9e:	687b      	ldr	r3, [r7, #4]
 801caa0:	681b      	ldr	r3, [r3, #0]
 801caa2:	f04f 31ff 	mov.w	r1, #4294967295
 801caa6:	4618      	mov	r0, r3
 801caa8:	f7ee fd20 	bl	800b4ec <osSemaphoreWait>
 801caac:	4603      	mov	r3, r0
 801caae:	2b00      	cmp	r3, #0
 801cab0:	d1f5      	bne.n	801ca9e <sys_arch_sem_wait+0x3c>
    return (osKernelSysTick() - starttime);
 801cab2:	f7ee fbdd 	bl	800b270 <osKernelSysTick>
 801cab6:	4602      	mov	r2, r0
 801cab8:	68fb      	ldr	r3, [r7, #12]
 801caba:	1ad3      	subs	r3, r2, r3
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801cabc:	4618      	mov	r0, r3
 801cabe:	3710      	adds	r7, #16
 801cac0:	46bd      	mov	sp, r7
 801cac2:	bd80      	pop	{r7, pc}

0801cac4 <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 801cac4:	b580      	push	{r7, lr}
 801cac6:	b082      	sub	sp, #8
 801cac8:	af00      	add	r7, sp, #0
 801caca:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 801cacc:	687b      	ldr	r3, [r7, #4]
 801cace:	681b      	ldr	r3, [r3, #0]
 801cad0:	4618      	mov	r0, r3
 801cad2:	f7ee fd59 	bl	800b588 <osSemaphoreRelease>
}
 801cad6:	bf00      	nop
 801cad8:	3708      	adds	r7, #8
 801cada:	46bd      	mov	sp, r7
 801cadc:	bd80      	pop	{r7, pc}

0801cade <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 801cade:	b580      	push	{r7, lr}
 801cae0:	b082      	sub	sp, #8
 801cae2:	af00      	add	r7, sp, #0
 801cae4:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 801cae6:	687b      	ldr	r3, [r7, #4]
 801cae8:	681b      	ldr	r3, [r3, #0]
 801caea:	4618      	mov	r0, r3
 801caec:	f7ee fd82 	bl	800b5f4 <osSemaphoreDelete>
}
 801caf0:	bf00      	nop
 801caf2:	3708      	adds	r7, #8
 801caf4:	46bd      	mov	sp, r7
 801caf6:	bd80      	pop	{r7, pc}

0801caf8 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 801caf8:	b480      	push	{r7}
 801cafa:	b083      	sub	sp, #12
 801cafc:	af00      	add	r7, sp, #0
 801cafe:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 801cb00:	687b      	ldr	r3, [r7, #4]
 801cb02:	681b      	ldr	r3, [r3, #0]
 801cb04:	2b00      	cmp	r3, #0
 801cb06:	d101      	bne.n	801cb0c <sys_sem_valid+0x14>
    return 0;
 801cb08:	2300      	movs	r3, #0
 801cb0a:	e000      	b.n	801cb0e <sys_sem_valid+0x16>
  else
    return 1;
 801cb0c:	2301      	movs	r3, #1
}
 801cb0e:	4618      	mov	r0, r3
 801cb10:	370c      	adds	r7, #12
 801cb12:	46bd      	mov	sp, r7
 801cb14:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cb18:	4770      	bx	lr

0801cb1a <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 801cb1a:	b480      	push	{r7}
 801cb1c:	b083      	sub	sp, #12
 801cb1e:	af00      	add	r7, sp, #0
 801cb20:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 801cb22:	687b      	ldr	r3, [r7, #4]
 801cb24:	2200      	movs	r2, #0
 801cb26:	601a      	str	r2, [r3, #0]
}
 801cb28:	bf00      	nop
 801cb2a:	370c      	adds	r7, #12
 801cb2c:	46bd      	mov	sp, r7
 801cb2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cb32:	4770      	bx	lr

0801cb34 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801cb34:	b580      	push	{r7, lr}
 801cb36:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 801cb38:	4803      	ldr	r0, [pc, #12]	@ (801cb48 <sys_init+0x14>)
 801cb3a:	f7ee fc09 	bl	800b350 <osMutexCreate>
 801cb3e:	4603      	mov	r3, r0
 801cb40:	4a02      	ldr	r2, [pc, #8]	@ (801cb4c <sys_init+0x18>)
 801cb42:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 801cb44:	bf00      	nop
 801cb46:	bd80      	pop	{r7, pc}
 801cb48:	08024218 	.word	0x08024218
 801cb4c:	2000f538 	.word	0x2000f538

0801cb50 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801cb50:	b580      	push	{r7, lr}
 801cb52:	b084      	sub	sp, #16
 801cb54:	af00      	add	r7, sp, #0
 801cb56:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 801cb58:	2300      	movs	r3, #0
 801cb5a:	60bb      	str	r3, [r7, #8]
 801cb5c:	2300      	movs	r3, #0
 801cb5e:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 801cb60:	f107 0308 	add.w	r3, r7, #8
 801cb64:	4618      	mov	r0, r3
 801cb66:	f7ee fbf3 	bl	800b350 <osMutexCreate>
 801cb6a:	4602      	mov	r2, r0
 801cb6c:	687b      	ldr	r3, [r7, #4]
 801cb6e:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 801cb70:	687b      	ldr	r3, [r7, #4]
 801cb72:	681b      	ldr	r3, [r3, #0]
 801cb74:	2b00      	cmp	r3, #0
 801cb76:	d102      	bne.n	801cb7e <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801cb78:	f04f 33ff 	mov.w	r3, #4294967295
 801cb7c:	e000      	b.n	801cb80 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801cb7e:	2300      	movs	r3, #0
}
 801cb80:	4618      	mov	r0, r3
 801cb82:	3710      	adds	r7, #16
 801cb84:	46bd      	mov	sp, r7
 801cb86:	bd80      	pop	{r7, pc}

0801cb88 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801cb88:	b580      	push	{r7, lr}
 801cb8a:	b082      	sub	sp, #8
 801cb8c:	af00      	add	r7, sp, #0
 801cb8e:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 801cb90:	687b      	ldr	r3, [r7, #4]
 801cb92:	681b      	ldr	r3, [r3, #0]
 801cb94:	f04f 31ff 	mov.w	r1, #4294967295
 801cb98:	4618      	mov	r0, r3
 801cb9a:	f7ee fbf1 	bl	800b380 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 801cb9e:	bf00      	nop
 801cba0:	3708      	adds	r7, #8
 801cba2:	46bd      	mov	sp, r7
 801cba4:	bd80      	pop	{r7, pc}

0801cba6 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801cba6:	b580      	push	{r7, lr}
 801cba8:	b082      	sub	sp, #8
 801cbaa:	af00      	add	r7, sp, #0
 801cbac:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801cbae:	687b      	ldr	r3, [r7, #4]
 801cbb0:	681b      	ldr	r3, [r3, #0]
 801cbb2:	4618      	mov	r0, r3
 801cbb4:	f7ee fc32 	bl	800b41c <osMutexRelease>
}
 801cbb8:	bf00      	nop
 801cbba:	3708      	adds	r7, #8
 801cbbc:	46bd      	mov	sp, r7
 801cbbe:	bd80      	pop	{r7, pc}

0801cbc0 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801cbc0:	b580      	push	{r7, lr}
 801cbc2:	b08c      	sub	sp, #48	@ 0x30
 801cbc4:	af00      	add	r7, sp, #0
 801cbc6:	60f8      	str	r0, [r7, #12]
 801cbc8:	60b9      	str	r1, [r7, #8]
 801cbca:	607a      	str	r2, [r7, #4]
 801cbcc:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801cbce:	f107 0314 	add.w	r3, r7, #20
 801cbd2:	2200      	movs	r2, #0
 801cbd4:	601a      	str	r2, [r3, #0]
 801cbd6:	605a      	str	r2, [r3, #4]
 801cbd8:	609a      	str	r2, [r3, #8]
 801cbda:	60da      	str	r2, [r3, #12]
 801cbdc:	611a      	str	r2, [r3, #16]
 801cbde:	615a      	str	r2, [r3, #20]
 801cbe0:	619a      	str	r2, [r3, #24]
 801cbe2:	68fb      	ldr	r3, [r7, #12]
 801cbe4:	617b      	str	r3, [r7, #20]
 801cbe6:	68bb      	ldr	r3, [r7, #8]
 801cbe8:	61bb      	str	r3, [r7, #24]
 801cbea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cbec:	b21b      	sxth	r3, r3
 801cbee:	83bb      	strh	r3, [r7, #28]
 801cbf0:	683b      	ldr	r3, [r7, #0]
 801cbf2:	627b      	str	r3, [r7, #36]	@ 0x24
  return osThreadCreate(&os_thread_def, arg);
 801cbf4:	f107 0314 	add.w	r3, r7, #20
 801cbf8:	6879      	ldr	r1, [r7, #4]
 801cbfa:	4618      	mov	r0, r3
 801cbfc:	f7ee fb48 	bl	800b290 <osThreadCreate>
 801cc00:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801cc02:	4618      	mov	r0, r3
 801cc04:	3730      	adds	r7, #48	@ 0x30
 801cc06:	46bd      	mov	sp, r7
 801cc08:	bd80      	pop	{r7, pc}
	...

0801cc0c <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801cc0c:	b580      	push	{r7, lr}
 801cc0e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 801cc10:	4b04      	ldr	r3, [pc, #16]	@ (801cc24 <sys_arch_protect+0x18>)
 801cc12:	681b      	ldr	r3, [r3, #0]
 801cc14:	f04f 31ff 	mov.w	r1, #4294967295
 801cc18:	4618      	mov	r0, r3
 801cc1a:	f7ee fbb1 	bl	800b380 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 801cc1e:	2301      	movs	r3, #1
}
 801cc20:	4618      	mov	r0, r3
 801cc22:	bd80      	pop	{r7, pc}
 801cc24:	2000f538 	.word	0x2000f538

0801cc28 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801cc28:	b580      	push	{r7, lr}
 801cc2a:	b082      	sub	sp, #8
 801cc2c:	af00      	add	r7, sp, #0
 801cc2e:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801cc30:	4b04      	ldr	r3, [pc, #16]	@ (801cc44 <sys_arch_unprotect+0x1c>)
 801cc32:	681b      	ldr	r3, [r3, #0]
 801cc34:	4618      	mov	r0, r3
 801cc36:	f7ee fbf1 	bl	800b41c <osMutexRelease>
}
 801cc3a:	bf00      	nop
 801cc3c:	3708      	adds	r7, #8
 801cc3e:	46bd      	mov	sp, r7
 801cc40:	bd80      	pop	{r7, pc}
 801cc42:	bf00      	nop
 801cc44:	2000f538 	.word	0x2000f538

0801cc48 <rand>:
 801cc48:	4b16      	ldr	r3, [pc, #88]	@ (801cca4 <rand+0x5c>)
 801cc4a:	b510      	push	{r4, lr}
 801cc4c:	681c      	ldr	r4, [r3, #0]
 801cc4e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801cc50:	b9b3      	cbnz	r3, 801cc80 <rand+0x38>
 801cc52:	2018      	movs	r0, #24
 801cc54:	f001 fda2 	bl	801e79c <malloc>
 801cc58:	4602      	mov	r2, r0
 801cc5a:	6320      	str	r0, [r4, #48]	@ 0x30
 801cc5c:	b920      	cbnz	r0, 801cc68 <rand+0x20>
 801cc5e:	4b12      	ldr	r3, [pc, #72]	@ (801cca8 <rand+0x60>)
 801cc60:	4812      	ldr	r0, [pc, #72]	@ (801ccac <rand+0x64>)
 801cc62:	2152      	movs	r1, #82	@ 0x52
 801cc64:	f000 fee4 	bl	801da30 <__assert_func>
 801cc68:	4911      	ldr	r1, [pc, #68]	@ (801ccb0 <rand+0x68>)
 801cc6a:	4b12      	ldr	r3, [pc, #72]	@ (801ccb4 <rand+0x6c>)
 801cc6c:	e9c0 1300 	strd	r1, r3, [r0]
 801cc70:	4b11      	ldr	r3, [pc, #68]	@ (801ccb8 <rand+0x70>)
 801cc72:	6083      	str	r3, [r0, #8]
 801cc74:	230b      	movs	r3, #11
 801cc76:	8183      	strh	r3, [r0, #12]
 801cc78:	2100      	movs	r1, #0
 801cc7a:	2001      	movs	r0, #1
 801cc7c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801cc80:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801cc82:	480e      	ldr	r0, [pc, #56]	@ (801ccbc <rand+0x74>)
 801cc84:	690b      	ldr	r3, [r1, #16]
 801cc86:	694c      	ldr	r4, [r1, #20]
 801cc88:	4a0d      	ldr	r2, [pc, #52]	@ (801ccc0 <rand+0x78>)
 801cc8a:	4358      	muls	r0, r3
 801cc8c:	fb02 0004 	mla	r0, r2, r4, r0
 801cc90:	fba3 3202 	umull	r3, r2, r3, r2
 801cc94:	3301      	adds	r3, #1
 801cc96:	eb40 0002 	adc.w	r0, r0, r2
 801cc9a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801cc9e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801cca2:	bd10      	pop	{r4, pc}
 801cca4:	20000090 	.word	0x20000090
 801cca8:	08024220 	.word	0x08024220
 801ccac:	08024237 	.word	0x08024237
 801ccb0:	abcd330e 	.word	0xabcd330e
 801ccb4:	e66d1234 	.word	0xe66d1234
 801ccb8:	0005deec 	.word	0x0005deec
 801ccbc:	5851f42d 	.word	0x5851f42d
 801ccc0:	4c957f2d 	.word	0x4c957f2d

0801ccc4 <__cvt>:
 801ccc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801ccc8:	ec57 6b10 	vmov	r6, r7, d0
 801cccc:	2f00      	cmp	r7, #0
 801ccce:	460c      	mov	r4, r1
 801ccd0:	4619      	mov	r1, r3
 801ccd2:	463b      	mov	r3, r7
 801ccd4:	bfbb      	ittet	lt
 801ccd6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801ccda:	461f      	movlt	r7, r3
 801ccdc:	2300      	movge	r3, #0
 801ccde:	232d      	movlt	r3, #45	@ 0x2d
 801cce0:	700b      	strb	r3, [r1, #0]
 801cce2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801cce4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801cce8:	4691      	mov	r9, r2
 801ccea:	f023 0820 	bic.w	r8, r3, #32
 801ccee:	bfbc      	itt	lt
 801ccf0:	4632      	movlt	r2, r6
 801ccf2:	4616      	movlt	r6, r2
 801ccf4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801ccf8:	d005      	beq.n	801cd06 <__cvt+0x42>
 801ccfa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801ccfe:	d100      	bne.n	801cd02 <__cvt+0x3e>
 801cd00:	3401      	adds	r4, #1
 801cd02:	2102      	movs	r1, #2
 801cd04:	e000      	b.n	801cd08 <__cvt+0x44>
 801cd06:	2103      	movs	r1, #3
 801cd08:	ab03      	add	r3, sp, #12
 801cd0a:	9301      	str	r3, [sp, #4]
 801cd0c:	ab02      	add	r3, sp, #8
 801cd0e:	9300      	str	r3, [sp, #0]
 801cd10:	ec47 6b10 	vmov	d0, r6, r7
 801cd14:	4653      	mov	r3, sl
 801cd16:	4622      	mov	r2, r4
 801cd18:	f000 ff32 	bl	801db80 <_dtoa_r>
 801cd1c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801cd20:	4605      	mov	r5, r0
 801cd22:	d119      	bne.n	801cd58 <__cvt+0x94>
 801cd24:	f019 0f01 	tst.w	r9, #1
 801cd28:	d00e      	beq.n	801cd48 <__cvt+0x84>
 801cd2a:	eb00 0904 	add.w	r9, r0, r4
 801cd2e:	2200      	movs	r2, #0
 801cd30:	2300      	movs	r3, #0
 801cd32:	4630      	mov	r0, r6
 801cd34:	4639      	mov	r1, r7
 801cd36:	f7e3 fef7 	bl	8000b28 <__aeabi_dcmpeq>
 801cd3a:	b108      	cbz	r0, 801cd40 <__cvt+0x7c>
 801cd3c:	f8cd 900c 	str.w	r9, [sp, #12]
 801cd40:	2230      	movs	r2, #48	@ 0x30
 801cd42:	9b03      	ldr	r3, [sp, #12]
 801cd44:	454b      	cmp	r3, r9
 801cd46:	d31e      	bcc.n	801cd86 <__cvt+0xc2>
 801cd48:	9b03      	ldr	r3, [sp, #12]
 801cd4a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801cd4c:	1b5b      	subs	r3, r3, r5
 801cd4e:	4628      	mov	r0, r5
 801cd50:	6013      	str	r3, [r2, #0]
 801cd52:	b004      	add	sp, #16
 801cd54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cd58:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801cd5c:	eb00 0904 	add.w	r9, r0, r4
 801cd60:	d1e5      	bne.n	801cd2e <__cvt+0x6a>
 801cd62:	7803      	ldrb	r3, [r0, #0]
 801cd64:	2b30      	cmp	r3, #48	@ 0x30
 801cd66:	d10a      	bne.n	801cd7e <__cvt+0xba>
 801cd68:	2200      	movs	r2, #0
 801cd6a:	2300      	movs	r3, #0
 801cd6c:	4630      	mov	r0, r6
 801cd6e:	4639      	mov	r1, r7
 801cd70:	f7e3 feda 	bl	8000b28 <__aeabi_dcmpeq>
 801cd74:	b918      	cbnz	r0, 801cd7e <__cvt+0xba>
 801cd76:	f1c4 0401 	rsb	r4, r4, #1
 801cd7a:	f8ca 4000 	str.w	r4, [sl]
 801cd7e:	f8da 3000 	ldr.w	r3, [sl]
 801cd82:	4499      	add	r9, r3
 801cd84:	e7d3      	b.n	801cd2e <__cvt+0x6a>
 801cd86:	1c59      	adds	r1, r3, #1
 801cd88:	9103      	str	r1, [sp, #12]
 801cd8a:	701a      	strb	r2, [r3, #0]
 801cd8c:	e7d9      	b.n	801cd42 <__cvt+0x7e>

0801cd8e <__exponent>:
 801cd8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801cd90:	2900      	cmp	r1, #0
 801cd92:	bfba      	itte	lt
 801cd94:	4249      	neglt	r1, r1
 801cd96:	232d      	movlt	r3, #45	@ 0x2d
 801cd98:	232b      	movge	r3, #43	@ 0x2b
 801cd9a:	2909      	cmp	r1, #9
 801cd9c:	7002      	strb	r2, [r0, #0]
 801cd9e:	7043      	strb	r3, [r0, #1]
 801cda0:	dd29      	ble.n	801cdf6 <__exponent+0x68>
 801cda2:	f10d 0307 	add.w	r3, sp, #7
 801cda6:	461d      	mov	r5, r3
 801cda8:	270a      	movs	r7, #10
 801cdaa:	461a      	mov	r2, r3
 801cdac:	fbb1 f6f7 	udiv	r6, r1, r7
 801cdb0:	fb07 1416 	mls	r4, r7, r6, r1
 801cdb4:	3430      	adds	r4, #48	@ 0x30
 801cdb6:	f802 4c01 	strb.w	r4, [r2, #-1]
 801cdba:	460c      	mov	r4, r1
 801cdbc:	2c63      	cmp	r4, #99	@ 0x63
 801cdbe:	f103 33ff 	add.w	r3, r3, #4294967295
 801cdc2:	4631      	mov	r1, r6
 801cdc4:	dcf1      	bgt.n	801cdaa <__exponent+0x1c>
 801cdc6:	3130      	adds	r1, #48	@ 0x30
 801cdc8:	1e94      	subs	r4, r2, #2
 801cdca:	f803 1c01 	strb.w	r1, [r3, #-1]
 801cdce:	1c41      	adds	r1, r0, #1
 801cdd0:	4623      	mov	r3, r4
 801cdd2:	42ab      	cmp	r3, r5
 801cdd4:	d30a      	bcc.n	801cdec <__exponent+0x5e>
 801cdd6:	f10d 0309 	add.w	r3, sp, #9
 801cdda:	1a9b      	subs	r3, r3, r2
 801cddc:	42ac      	cmp	r4, r5
 801cdde:	bf88      	it	hi
 801cde0:	2300      	movhi	r3, #0
 801cde2:	3302      	adds	r3, #2
 801cde4:	4403      	add	r3, r0
 801cde6:	1a18      	subs	r0, r3, r0
 801cde8:	b003      	add	sp, #12
 801cdea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801cdec:	f813 6b01 	ldrb.w	r6, [r3], #1
 801cdf0:	f801 6f01 	strb.w	r6, [r1, #1]!
 801cdf4:	e7ed      	b.n	801cdd2 <__exponent+0x44>
 801cdf6:	2330      	movs	r3, #48	@ 0x30
 801cdf8:	3130      	adds	r1, #48	@ 0x30
 801cdfa:	7083      	strb	r3, [r0, #2]
 801cdfc:	70c1      	strb	r1, [r0, #3]
 801cdfe:	1d03      	adds	r3, r0, #4
 801ce00:	e7f1      	b.n	801cde6 <__exponent+0x58>
	...

0801ce04 <_printf_float>:
 801ce04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ce08:	b08d      	sub	sp, #52	@ 0x34
 801ce0a:	460c      	mov	r4, r1
 801ce0c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801ce10:	4616      	mov	r6, r2
 801ce12:	461f      	mov	r7, r3
 801ce14:	4605      	mov	r5, r0
 801ce16:	f000 fd35 	bl	801d884 <_localeconv_r>
 801ce1a:	6803      	ldr	r3, [r0, #0]
 801ce1c:	9304      	str	r3, [sp, #16]
 801ce1e:	4618      	mov	r0, r3
 801ce20:	f7e3 fa56 	bl	80002d0 <strlen>
 801ce24:	2300      	movs	r3, #0
 801ce26:	930a      	str	r3, [sp, #40]	@ 0x28
 801ce28:	f8d8 3000 	ldr.w	r3, [r8]
 801ce2c:	9005      	str	r0, [sp, #20]
 801ce2e:	3307      	adds	r3, #7
 801ce30:	f023 0307 	bic.w	r3, r3, #7
 801ce34:	f103 0208 	add.w	r2, r3, #8
 801ce38:	f894 a018 	ldrb.w	sl, [r4, #24]
 801ce3c:	f8d4 b000 	ldr.w	fp, [r4]
 801ce40:	f8c8 2000 	str.w	r2, [r8]
 801ce44:	e9d3 8900 	ldrd	r8, r9, [r3]
 801ce48:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801ce4c:	9307      	str	r3, [sp, #28]
 801ce4e:	f8cd 8018 	str.w	r8, [sp, #24]
 801ce52:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801ce56:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801ce5a:	4b9c      	ldr	r3, [pc, #624]	@ (801d0cc <_printf_float+0x2c8>)
 801ce5c:	f04f 32ff 	mov.w	r2, #4294967295
 801ce60:	f7e3 fe94 	bl	8000b8c <__aeabi_dcmpun>
 801ce64:	bb70      	cbnz	r0, 801cec4 <_printf_float+0xc0>
 801ce66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801ce6a:	4b98      	ldr	r3, [pc, #608]	@ (801d0cc <_printf_float+0x2c8>)
 801ce6c:	f04f 32ff 	mov.w	r2, #4294967295
 801ce70:	f7e3 fe6e 	bl	8000b50 <__aeabi_dcmple>
 801ce74:	bb30      	cbnz	r0, 801cec4 <_printf_float+0xc0>
 801ce76:	2200      	movs	r2, #0
 801ce78:	2300      	movs	r3, #0
 801ce7a:	4640      	mov	r0, r8
 801ce7c:	4649      	mov	r1, r9
 801ce7e:	f7e3 fe5d 	bl	8000b3c <__aeabi_dcmplt>
 801ce82:	b110      	cbz	r0, 801ce8a <_printf_float+0x86>
 801ce84:	232d      	movs	r3, #45	@ 0x2d
 801ce86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ce8a:	4a91      	ldr	r2, [pc, #580]	@ (801d0d0 <_printf_float+0x2cc>)
 801ce8c:	4b91      	ldr	r3, [pc, #580]	@ (801d0d4 <_printf_float+0x2d0>)
 801ce8e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801ce92:	bf94      	ite	ls
 801ce94:	4690      	movls	r8, r2
 801ce96:	4698      	movhi	r8, r3
 801ce98:	2303      	movs	r3, #3
 801ce9a:	6123      	str	r3, [r4, #16]
 801ce9c:	f02b 0304 	bic.w	r3, fp, #4
 801cea0:	6023      	str	r3, [r4, #0]
 801cea2:	f04f 0900 	mov.w	r9, #0
 801cea6:	9700      	str	r7, [sp, #0]
 801cea8:	4633      	mov	r3, r6
 801ceaa:	aa0b      	add	r2, sp, #44	@ 0x2c
 801ceac:	4621      	mov	r1, r4
 801ceae:	4628      	mov	r0, r5
 801ceb0:	f000 f9d2 	bl	801d258 <_printf_common>
 801ceb4:	3001      	adds	r0, #1
 801ceb6:	f040 808d 	bne.w	801cfd4 <_printf_float+0x1d0>
 801ceba:	f04f 30ff 	mov.w	r0, #4294967295
 801cebe:	b00d      	add	sp, #52	@ 0x34
 801cec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cec4:	4642      	mov	r2, r8
 801cec6:	464b      	mov	r3, r9
 801cec8:	4640      	mov	r0, r8
 801ceca:	4649      	mov	r1, r9
 801cecc:	f7e3 fe5e 	bl	8000b8c <__aeabi_dcmpun>
 801ced0:	b140      	cbz	r0, 801cee4 <_printf_float+0xe0>
 801ced2:	464b      	mov	r3, r9
 801ced4:	2b00      	cmp	r3, #0
 801ced6:	bfbc      	itt	lt
 801ced8:	232d      	movlt	r3, #45	@ 0x2d
 801ceda:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801cede:	4a7e      	ldr	r2, [pc, #504]	@ (801d0d8 <_printf_float+0x2d4>)
 801cee0:	4b7e      	ldr	r3, [pc, #504]	@ (801d0dc <_printf_float+0x2d8>)
 801cee2:	e7d4      	b.n	801ce8e <_printf_float+0x8a>
 801cee4:	6863      	ldr	r3, [r4, #4]
 801cee6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801ceea:	9206      	str	r2, [sp, #24]
 801ceec:	1c5a      	adds	r2, r3, #1
 801ceee:	d13b      	bne.n	801cf68 <_printf_float+0x164>
 801cef0:	2306      	movs	r3, #6
 801cef2:	6063      	str	r3, [r4, #4]
 801cef4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801cef8:	2300      	movs	r3, #0
 801cefa:	6022      	str	r2, [r4, #0]
 801cefc:	9303      	str	r3, [sp, #12]
 801cefe:	ab0a      	add	r3, sp, #40	@ 0x28
 801cf00:	e9cd a301 	strd	sl, r3, [sp, #4]
 801cf04:	ab09      	add	r3, sp, #36	@ 0x24
 801cf06:	9300      	str	r3, [sp, #0]
 801cf08:	6861      	ldr	r1, [r4, #4]
 801cf0a:	ec49 8b10 	vmov	d0, r8, r9
 801cf0e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801cf12:	4628      	mov	r0, r5
 801cf14:	f7ff fed6 	bl	801ccc4 <__cvt>
 801cf18:	9b06      	ldr	r3, [sp, #24]
 801cf1a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801cf1c:	2b47      	cmp	r3, #71	@ 0x47
 801cf1e:	4680      	mov	r8, r0
 801cf20:	d129      	bne.n	801cf76 <_printf_float+0x172>
 801cf22:	1cc8      	adds	r0, r1, #3
 801cf24:	db02      	blt.n	801cf2c <_printf_float+0x128>
 801cf26:	6863      	ldr	r3, [r4, #4]
 801cf28:	4299      	cmp	r1, r3
 801cf2a:	dd41      	ble.n	801cfb0 <_printf_float+0x1ac>
 801cf2c:	f1aa 0a02 	sub.w	sl, sl, #2
 801cf30:	fa5f fa8a 	uxtb.w	sl, sl
 801cf34:	3901      	subs	r1, #1
 801cf36:	4652      	mov	r2, sl
 801cf38:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801cf3c:	9109      	str	r1, [sp, #36]	@ 0x24
 801cf3e:	f7ff ff26 	bl	801cd8e <__exponent>
 801cf42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801cf44:	1813      	adds	r3, r2, r0
 801cf46:	2a01      	cmp	r2, #1
 801cf48:	4681      	mov	r9, r0
 801cf4a:	6123      	str	r3, [r4, #16]
 801cf4c:	dc02      	bgt.n	801cf54 <_printf_float+0x150>
 801cf4e:	6822      	ldr	r2, [r4, #0]
 801cf50:	07d2      	lsls	r2, r2, #31
 801cf52:	d501      	bpl.n	801cf58 <_printf_float+0x154>
 801cf54:	3301      	adds	r3, #1
 801cf56:	6123      	str	r3, [r4, #16]
 801cf58:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801cf5c:	2b00      	cmp	r3, #0
 801cf5e:	d0a2      	beq.n	801cea6 <_printf_float+0xa2>
 801cf60:	232d      	movs	r3, #45	@ 0x2d
 801cf62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801cf66:	e79e      	b.n	801cea6 <_printf_float+0xa2>
 801cf68:	9a06      	ldr	r2, [sp, #24]
 801cf6a:	2a47      	cmp	r2, #71	@ 0x47
 801cf6c:	d1c2      	bne.n	801cef4 <_printf_float+0xf0>
 801cf6e:	2b00      	cmp	r3, #0
 801cf70:	d1c0      	bne.n	801cef4 <_printf_float+0xf0>
 801cf72:	2301      	movs	r3, #1
 801cf74:	e7bd      	b.n	801cef2 <_printf_float+0xee>
 801cf76:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801cf7a:	d9db      	bls.n	801cf34 <_printf_float+0x130>
 801cf7c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 801cf80:	d118      	bne.n	801cfb4 <_printf_float+0x1b0>
 801cf82:	2900      	cmp	r1, #0
 801cf84:	6863      	ldr	r3, [r4, #4]
 801cf86:	dd0b      	ble.n	801cfa0 <_printf_float+0x19c>
 801cf88:	6121      	str	r1, [r4, #16]
 801cf8a:	b913      	cbnz	r3, 801cf92 <_printf_float+0x18e>
 801cf8c:	6822      	ldr	r2, [r4, #0]
 801cf8e:	07d0      	lsls	r0, r2, #31
 801cf90:	d502      	bpl.n	801cf98 <_printf_float+0x194>
 801cf92:	3301      	adds	r3, #1
 801cf94:	440b      	add	r3, r1
 801cf96:	6123      	str	r3, [r4, #16]
 801cf98:	65a1      	str	r1, [r4, #88]	@ 0x58
 801cf9a:	f04f 0900 	mov.w	r9, #0
 801cf9e:	e7db      	b.n	801cf58 <_printf_float+0x154>
 801cfa0:	b913      	cbnz	r3, 801cfa8 <_printf_float+0x1a4>
 801cfa2:	6822      	ldr	r2, [r4, #0]
 801cfa4:	07d2      	lsls	r2, r2, #31
 801cfa6:	d501      	bpl.n	801cfac <_printf_float+0x1a8>
 801cfa8:	3302      	adds	r3, #2
 801cfaa:	e7f4      	b.n	801cf96 <_printf_float+0x192>
 801cfac:	2301      	movs	r3, #1
 801cfae:	e7f2      	b.n	801cf96 <_printf_float+0x192>
 801cfb0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 801cfb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801cfb6:	4299      	cmp	r1, r3
 801cfb8:	db05      	blt.n	801cfc6 <_printf_float+0x1c2>
 801cfba:	6823      	ldr	r3, [r4, #0]
 801cfbc:	6121      	str	r1, [r4, #16]
 801cfbe:	07d8      	lsls	r0, r3, #31
 801cfc0:	d5ea      	bpl.n	801cf98 <_printf_float+0x194>
 801cfc2:	1c4b      	adds	r3, r1, #1
 801cfc4:	e7e7      	b.n	801cf96 <_printf_float+0x192>
 801cfc6:	2900      	cmp	r1, #0
 801cfc8:	bfd4      	ite	le
 801cfca:	f1c1 0202 	rsble	r2, r1, #2
 801cfce:	2201      	movgt	r2, #1
 801cfd0:	4413      	add	r3, r2
 801cfd2:	e7e0      	b.n	801cf96 <_printf_float+0x192>
 801cfd4:	6823      	ldr	r3, [r4, #0]
 801cfd6:	055a      	lsls	r2, r3, #21
 801cfd8:	d407      	bmi.n	801cfea <_printf_float+0x1e6>
 801cfda:	6923      	ldr	r3, [r4, #16]
 801cfdc:	4642      	mov	r2, r8
 801cfde:	4631      	mov	r1, r6
 801cfe0:	4628      	mov	r0, r5
 801cfe2:	47b8      	blx	r7
 801cfe4:	3001      	adds	r0, #1
 801cfe6:	d12b      	bne.n	801d040 <_printf_float+0x23c>
 801cfe8:	e767      	b.n	801ceba <_printf_float+0xb6>
 801cfea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801cfee:	f240 80dd 	bls.w	801d1ac <_printf_float+0x3a8>
 801cff2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801cff6:	2200      	movs	r2, #0
 801cff8:	2300      	movs	r3, #0
 801cffa:	f7e3 fd95 	bl	8000b28 <__aeabi_dcmpeq>
 801cffe:	2800      	cmp	r0, #0
 801d000:	d033      	beq.n	801d06a <_printf_float+0x266>
 801d002:	4a37      	ldr	r2, [pc, #220]	@ (801d0e0 <_printf_float+0x2dc>)
 801d004:	2301      	movs	r3, #1
 801d006:	4631      	mov	r1, r6
 801d008:	4628      	mov	r0, r5
 801d00a:	47b8      	blx	r7
 801d00c:	3001      	adds	r0, #1
 801d00e:	f43f af54 	beq.w	801ceba <_printf_float+0xb6>
 801d012:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801d016:	4543      	cmp	r3, r8
 801d018:	db02      	blt.n	801d020 <_printf_float+0x21c>
 801d01a:	6823      	ldr	r3, [r4, #0]
 801d01c:	07d8      	lsls	r0, r3, #31
 801d01e:	d50f      	bpl.n	801d040 <_printf_float+0x23c>
 801d020:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801d024:	4631      	mov	r1, r6
 801d026:	4628      	mov	r0, r5
 801d028:	47b8      	blx	r7
 801d02a:	3001      	adds	r0, #1
 801d02c:	f43f af45 	beq.w	801ceba <_printf_float+0xb6>
 801d030:	f04f 0900 	mov.w	r9, #0
 801d034:	f108 38ff 	add.w	r8, r8, #4294967295
 801d038:	f104 0a1a 	add.w	sl, r4, #26
 801d03c:	45c8      	cmp	r8, r9
 801d03e:	dc09      	bgt.n	801d054 <_printf_float+0x250>
 801d040:	6823      	ldr	r3, [r4, #0]
 801d042:	079b      	lsls	r3, r3, #30
 801d044:	f100 8103 	bmi.w	801d24e <_printf_float+0x44a>
 801d048:	68e0      	ldr	r0, [r4, #12]
 801d04a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d04c:	4298      	cmp	r0, r3
 801d04e:	bfb8      	it	lt
 801d050:	4618      	movlt	r0, r3
 801d052:	e734      	b.n	801cebe <_printf_float+0xba>
 801d054:	2301      	movs	r3, #1
 801d056:	4652      	mov	r2, sl
 801d058:	4631      	mov	r1, r6
 801d05a:	4628      	mov	r0, r5
 801d05c:	47b8      	blx	r7
 801d05e:	3001      	adds	r0, #1
 801d060:	f43f af2b 	beq.w	801ceba <_printf_float+0xb6>
 801d064:	f109 0901 	add.w	r9, r9, #1
 801d068:	e7e8      	b.n	801d03c <_printf_float+0x238>
 801d06a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d06c:	2b00      	cmp	r3, #0
 801d06e:	dc39      	bgt.n	801d0e4 <_printf_float+0x2e0>
 801d070:	4a1b      	ldr	r2, [pc, #108]	@ (801d0e0 <_printf_float+0x2dc>)
 801d072:	2301      	movs	r3, #1
 801d074:	4631      	mov	r1, r6
 801d076:	4628      	mov	r0, r5
 801d078:	47b8      	blx	r7
 801d07a:	3001      	adds	r0, #1
 801d07c:	f43f af1d 	beq.w	801ceba <_printf_float+0xb6>
 801d080:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801d084:	ea59 0303 	orrs.w	r3, r9, r3
 801d088:	d102      	bne.n	801d090 <_printf_float+0x28c>
 801d08a:	6823      	ldr	r3, [r4, #0]
 801d08c:	07d9      	lsls	r1, r3, #31
 801d08e:	d5d7      	bpl.n	801d040 <_printf_float+0x23c>
 801d090:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801d094:	4631      	mov	r1, r6
 801d096:	4628      	mov	r0, r5
 801d098:	47b8      	blx	r7
 801d09a:	3001      	adds	r0, #1
 801d09c:	f43f af0d 	beq.w	801ceba <_printf_float+0xb6>
 801d0a0:	f04f 0a00 	mov.w	sl, #0
 801d0a4:	f104 0b1a 	add.w	fp, r4, #26
 801d0a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d0aa:	425b      	negs	r3, r3
 801d0ac:	4553      	cmp	r3, sl
 801d0ae:	dc01      	bgt.n	801d0b4 <_printf_float+0x2b0>
 801d0b0:	464b      	mov	r3, r9
 801d0b2:	e793      	b.n	801cfdc <_printf_float+0x1d8>
 801d0b4:	2301      	movs	r3, #1
 801d0b6:	465a      	mov	r2, fp
 801d0b8:	4631      	mov	r1, r6
 801d0ba:	4628      	mov	r0, r5
 801d0bc:	47b8      	blx	r7
 801d0be:	3001      	adds	r0, #1
 801d0c0:	f43f aefb 	beq.w	801ceba <_printf_float+0xb6>
 801d0c4:	f10a 0a01 	add.w	sl, sl, #1
 801d0c8:	e7ee      	b.n	801d0a8 <_printf_float+0x2a4>
 801d0ca:	bf00      	nop
 801d0cc:	7fefffff 	.word	0x7fefffff
 801d0d0:	08024390 	.word	0x08024390
 801d0d4:	08024394 	.word	0x08024394
 801d0d8:	08024398 	.word	0x08024398
 801d0dc:	0802439c 	.word	0x0802439c
 801d0e0:	080243a0 	.word	0x080243a0
 801d0e4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801d0e6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801d0ea:	4553      	cmp	r3, sl
 801d0ec:	bfa8      	it	ge
 801d0ee:	4653      	movge	r3, sl
 801d0f0:	2b00      	cmp	r3, #0
 801d0f2:	4699      	mov	r9, r3
 801d0f4:	dc36      	bgt.n	801d164 <_printf_float+0x360>
 801d0f6:	f04f 0b00 	mov.w	fp, #0
 801d0fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801d0fe:	f104 021a 	add.w	r2, r4, #26
 801d102:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801d104:	9306      	str	r3, [sp, #24]
 801d106:	eba3 0309 	sub.w	r3, r3, r9
 801d10a:	455b      	cmp	r3, fp
 801d10c:	dc31      	bgt.n	801d172 <_printf_float+0x36e>
 801d10e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d110:	459a      	cmp	sl, r3
 801d112:	dc3a      	bgt.n	801d18a <_printf_float+0x386>
 801d114:	6823      	ldr	r3, [r4, #0]
 801d116:	07da      	lsls	r2, r3, #31
 801d118:	d437      	bmi.n	801d18a <_printf_float+0x386>
 801d11a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d11c:	ebaa 0903 	sub.w	r9, sl, r3
 801d120:	9b06      	ldr	r3, [sp, #24]
 801d122:	ebaa 0303 	sub.w	r3, sl, r3
 801d126:	4599      	cmp	r9, r3
 801d128:	bfa8      	it	ge
 801d12a:	4699      	movge	r9, r3
 801d12c:	f1b9 0f00 	cmp.w	r9, #0
 801d130:	dc33      	bgt.n	801d19a <_printf_float+0x396>
 801d132:	f04f 0800 	mov.w	r8, #0
 801d136:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801d13a:	f104 0b1a 	add.w	fp, r4, #26
 801d13e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d140:	ebaa 0303 	sub.w	r3, sl, r3
 801d144:	eba3 0309 	sub.w	r3, r3, r9
 801d148:	4543      	cmp	r3, r8
 801d14a:	f77f af79 	ble.w	801d040 <_printf_float+0x23c>
 801d14e:	2301      	movs	r3, #1
 801d150:	465a      	mov	r2, fp
 801d152:	4631      	mov	r1, r6
 801d154:	4628      	mov	r0, r5
 801d156:	47b8      	blx	r7
 801d158:	3001      	adds	r0, #1
 801d15a:	f43f aeae 	beq.w	801ceba <_printf_float+0xb6>
 801d15e:	f108 0801 	add.w	r8, r8, #1
 801d162:	e7ec      	b.n	801d13e <_printf_float+0x33a>
 801d164:	4642      	mov	r2, r8
 801d166:	4631      	mov	r1, r6
 801d168:	4628      	mov	r0, r5
 801d16a:	47b8      	blx	r7
 801d16c:	3001      	adds	r0, #1
 801d16e:	d1c2      	bne.n	801d0f6 <_printf_float+0x2f2>
 801d170:	e6a3      	b.n	801ceba <_printf_float+0xb6>
 801d172:	2301      	movs	r3, #1
 801d174:	4631      	mov	r1, r6
 801d176:	4628      	mov	r0, r5
 801d178:	9206      	str	r2, [sp, #24]
 801d17a:	47b8      	blx	r7
 801d17c:	3001      	adds	r0, #1
 801d17e:	f43f ae9c 	beq.w	801ceba <_printf_float+0xb6>
 801d182:	9a06      	ldr	r2, [sp, #24]
 801d184:	f10b 0b01 	add.w	fp, fp, #1
 801d188:	e7bb      	b.n	801d102 <_printf_float+0x2fe>
 801d18a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801d18e:	4631      	mov	r1, r6
 801d190:	4628      	mov	r0, r5
 801d192:	47b8      	blx	r7
 801d194:	3001      	adds	r0, #1
 801d196:	d1c0      	bne.n	801d11a <_printf_float+0x316>
 801d198:	e68f      	b.n	801ceba <_printf_float+0xb6>
 801d19a:	9a06      	ldr	r2, [sp, #24]
 801d19c:	464b      	mov	r3, r9
 801d19e:	4442      	add	r2, r8
 801d1a0:	4631      	mov	r1, r6
 801d1a2:	4628      	mov	r0, r5
 801d1a4:	47b8      	blx	r7
 801d1a6:	3001      	adds	r0, #1
 801d1a8:	d1c3      	bne.n	801d132 <_printf_float+0x32e>
 801d1aa:	e686      	b.n	801ceba <_printf_float+0xb6>
 801d1ac:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801d1b0:	f1ba 0f01 	cmp.w	sl, #1
 801d1b4:	dc01      	bgt.n	801d1ba <_printf_float+0x3b6>
 801d1b6:	07db      	lsls	r3, r3, #31
 801d1b8:	d536      	bpl.n	801d228 <_printf_float+0x424>
 801d1ba:	2301      	movs	r3, #1
 801d1bc:	4642      	mov	r2, r8
 801d1be:	4631      	mov	r1, r6
 801d1c0:	4628      	mov	r0, r5
 801d1c2:	47b8      	blx	r7
 801d1c4:	3001      	adds	r0, #1
 801d1c6:	f43f ae78 	beq.w	801ceba <_printf_float+0xb6>
 801d1ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801d1ce:	4631      	mov	r1, r6
 801d1d0:	4628      	mov	r0, r5
 801d1d2:	47b8      	blx	r7
 801d1d4:	3001      	adds	r0, #1
 801d1d6:	f43f ae70 	beq.w	801ceba <_printf_float+0xb6>
 801d1da:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801d1de:	2200      	movs	r2, #0
 801d1e0:	2300      	movs	r3, #0
 801d1e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 801d1e6:	f7e3 fc9f 	bl	8000b28 <__aeabi_dcmpeq>
 801d1ea:	b9c0      	cbnz	r0, 801d21e <_printf_float+0x41a>
 801d1ec:	4653      	mov	r3, sl
 801d1ee:	f108 0201 	add.w	r2, r8, #1
 801d1f2:	4631      	mov	r1, r6
 801d1f4:	4628      	mov	r0, r5
 801d1f6:	47b8      	blx	r7
 801d1f8:	3001      	adds	r0, #1
 801d1fa:	d10c      	bne.n	801d216 <_printf_float+0x412>
 801d1fc:	e65d      	b.n	801ceba <_printf_float+0xb6>
 801d1fe:	2301      	movs	r3, #1
 801d200:	465a      	mov	r2, fp
 801d202:	4631      	mov	r1, r6
 801d204:	4628      	mov	r0, r5
 801d206:	47b8      	blx	r7
 801d208:	3001      	adds	r0, #1
 801d20a:	f43f ae56 	beq.w	801ceba <_printf_float+0xb6>
 801d20e:	f108 0801 	add.w	r8, r8, #1
 801d212:	45d0      	cmp	r8, sl
 801d214:	dbf3      	blt.n	801d1fe <_printf_float+0x3fa>
 801d216:	464b      	mov	r3, r9
 801d218:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801d21c:	e6df      	b.n	801cfde <_printf_float+0x1da>
 801d21e:	f04f 0800 	mov.w	r8, #0
 801d222:	f104 0b1a 	add.w	fp, r4, #26
 801d226:	e7f4      	b.n	801d212 <_printf_float+0x40e>
 801d228:	2301      	movs	r3, #1
 801d22a:	4642      	mov	r2, r8
 801d22c:	e7e1      	b.n	801d1f2 <_printf_float+0x3ee>
 801d22e:	2301      	movs	r3, #1
 801d230:	464a      	mov	r2, r9
 801d232:	4631      	mov	r1, r6
 801d234:	4628      	mov	r0, r5
 801d236:	47b8      	blx	r7
 801d238:	3001      	adds	r0, #1
 801d23a:	f43f ae3e 	beq.w	801ceba <_printf_float+0xb6>
 801d23e:	f108 0801 	add.w	r8, r8, #1
 801d242:	68e3      	ldr	r3, [r4, #12]
 801d244:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801d246:	1a5b      	subs	r3, r3, r1
 801d248:	4543      	cmp	r3, r8
 801d24a:	dcf0      	bgt.n	801d22e <_printf_float+0x42a>
 801d24c:	e6fc      	b.n	801d048 <_printf_float+0x244>
 801d24e:	f04f 0800 	mov.w	r8, #0
 801d252:	f104 0919 	add.w	r9, r4, #25
 801d256:	e7f4      	b.n	801d242 <_printf_float+0x43e>

0801d258 <_printf_common>:
 801d258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d25c:	4616      	mov	r6, r2
 801d25e:	4698      	mov	r8, r3
 801d260:	688a      	ldr	r2, [r1, #8]
 801d262:	690b      	ldr	r3, [r1, #16]
 801d264:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801d268:	4293      	cmp	r3, r2
 801d26a:	bfb8      	it	lt
 801d26c:	4613      	movlt	r3, r2
 801d26e:	6033      	str	r3, [r6, #0]
 801d270:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801d274:	4607      	mov	r7, r0
 801d276:	460c      	mov	r4, r1
 801d278:	b10a      	cbz	r2, 801d27e <_printf_common+0x26>
 801d27a:	3301      	adds	r3, #1
 801d27c:	6033      	str	r3, [r6, #0]
 801d27e:	6823      	ldr	r3, [r4, #0]
 801d280:	0699      	lsls	r1, r3, #26
 801d282:	bf42      	ittt	mi
 801d284:	6833      	ldrmi	r3, [r6, #0]
 801d286:	3302      	addmi	r3, #2
 801d288:	6033      	strmi	r3, [r6, #0]
 801d28a:	6825      	ldr	r5, [r4, #0]
 801d28c:	f015 0506 	ands.w	r5, r5, #6
 801d290:	d106      	bne.n	801d2a0 <_printf_common+0x48>
 801d292:	f104 0a19 	add.w	sl, r4, #25
 801d296:	68e3      	ldr	r3, [r4, #12]
 801d298:	6832      	ldr	r2, [r6, #0]
 801d29a:	1a9b      	subs	r3, r3, r2
 801d29c:	42ab      	cmp	r3, r5
 801d29e:	dc26      	bgt.n	801d2ee <_printf_common+0x96>
 801d2a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801d2a4:	6822      	ldr	r2, [r4, #0]
 801d2a6:	3b00      	subs	r3, #0
 801d2a8:	bf18      	it	ne
 801d2aa:	2301      	movne	r3, #1
 801d2ac:	0692      	lsls	r2, r2, #26
 801d2ae:	d42b      	bmi.n	801d308 <_printf_common+0xb0>
 801d2b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801d2b4:	4641      	mov	r1, r8
 801d2b6:	4638      	mov	r0, r7
 801d2b8:	47c8      	blx	r9
 801d2ba:	3001      	adds	r0, #1
 801d2bc:	d01e      	beq.n	801d2fc <_printf_common+0xa4>
 801d2be:	6823      	ldr	r3, [r4, #0]
 801d2c0:	6922      	ldr	r2, [r4, #16]
 801d2c2:	f003 0306 	and.w	r3, r3, #6
 801d2c6:	2b04      	cmp	r3, #4
 801d2c8:	bf02      	ittt	eq
 801d2ca:	68e5      	ldreq	r5, [r4, #12]
 801d2cc:	6833      	ldreq	r3, [r6, #0]
 801d2ce:	1aed      	subeq	r5, r5, r3
 801d2d0:	68a3      	ldr	r3, [r4, #8]
 801d2d2:	bf0c      	ite	eq
 801d2d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801d2d8:	2500      	movne	r5, #0
 801d2da:	4293      	cmp	r3, r2
 801d2dc:	bfc4      	itt	gt
 801d2de:	1a9b      	subgt	r3, r3, r2
 801d2e0:	18ed      	addgt	r5, r5, r3
 801d2e2:	2600      	movs	r6, #0
 801d2e4:	341a      	adds	r4, #26
 801d2e6:	42b5      	cmp	r5, r6
 801d2e8:	d11a      	bne.n	801d320 <_printf_common+0xc8>
 801d2ea:	2000      	movs	r0, #0
 801d2ec:	e008      	b.n	801d300 <_printf_common+0xa8>
 801d2ee:	2301      	movs	r3, #1
 801d2f0:	4652      	mov	r2, sl
 801d2f2:	4641      	mov	r1, r8
 801d2f4:	4638      	mov	r0, r7
 801d2f6:	47c8      	blx	r9
 801d2f8:	3001      	adds	r0, #1
 801d2fa:	d103      	bne.n	801d304 <_printf_common+0xac>
 801d2fc:	f04f 30ff 	mov.w	r0, #4294967295
 801d300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d304:	3501      	adds	r5, #1
 801d306:	e7c6      	b.n	801d296 <_printf_common+0x3e>
 801d308:	18e1      	adds	r1, r4, r3
 801d30a:	1c5a      	adds	r2, r3, #1
 801d30c:	2030      	movs	r0, #48	@ 0x30
 801d30e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801d312:	4422      	add	r2, r4
 801d314:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801d318:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801d31c:	3302      	adds	r3, #2
 801d31e:	e7c7      	b.n	801d2b0 <_printf_common+0x58>
 801d320:	2301      	movs	r3, #1
 801d322:	4622      	mov	r2, r4
 801d324:	4641      	mov	r1, r8
 801d326:	4638      	mov	r0, r7
 801d328:	47c8      	blx	r9
 801d32a:	3001      	adds	r0, #1
 801d32c:	d0e6      	beq.n	801d2fc <_printf_common+0xa4>
 801d32e:	3601      	adds	r6, #1
 801d330:	e7d9      	b.n	801d2e6 <_printf_common+0x8e>
	...

0801d334 <_printf_i>:
 801d334:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801d338:	7e0f      	ldrb	r7, [r1, #24]
 801d33a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801d33c:	2f78      	cmp	r7, #120	@ 0x78
 801d33e:	4691      	mov	r9, r2
 801d340:	4680      	mov	r8, r0
 801d342:	460c      	mov	r4, r1
 801d344:	469a      	mov	sl, r3
 801d346:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801d34a:	d807      	bhi.n	801d35c <_printf_i+0x28>
 801d34c:	2f62      	cmp	r7, #98	@ 0x62
 801d34e:	d80a      	bhi.n	801d366 <_printf_i+0x32>
 801d350:	2f00      	cmp	r7, #0
 801d352:	f000 80d2 	beq.w	801d4fa <_printf_i+0x1c6>
 801d356:	2f58      	cmp	r7, #88	@ 0x58
 801d358:	f000 80b9 	beq.w	801d4ce <_printf_i+0x19a>
 801d35c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801d360:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801d364:	e03a      	b.n	801d3dc <_printf_i+0xa8>
 801d366:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801d36a:	2b15      	cmp	r3, #21
 801d36c:	d8f6      	bhi.n	801d35c <_printf_i+0x28>
 801d36e:	a101      	add	r1, pc, #4	@ (adr r1, 801d374 <_printf_i+0x40>)
 801d370:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801d374:	0801d3cd 	.word	0x0801d3cd
 801d378:	0801d3e1 	.word	0x0801d3e1
 801d37c:	0801d35d 	.word	0x0801d35d
 801d380:	0801d35d 	.word	0x0801d35d
 801d384:	0801d35d 	.word	0x0801d35d
 801d388:	0801d35d 	.word	0x0801d35d
 801d38c:	0801d3e1 	.word	0x0801d3e1
 801d390:	0801d35d 	.word	0x0801d35d
 801d394:	0801d35d 	.word	0x0801d35d
 801d398:	0801d35d 	.word	0x0801d35d
 801d39c:	0801d35d 	.word	0x0801d35d
 801d3a0:	0801d4e1 	.word	0x0801d4e1
 801d3a4:	0801d40b 	.word	0x0801d40b
 801d3a8:	0801d49b 	.word	0x0801d49b
 801d3ac:	0801d35d 	.word	0x0801d35d
 801d3b0:	0801d35d 	.word	0x0801d35d
 801d3b4:	0801d503 	.word	0x0801d503
 801d3b8:	0801d35d 	.word	0x0801d35d
 801d3bc:	0801d40b 	.word	0x0801d40b
 801d3c0:	0801d35d 	.word	0x0801d35d
 801d3c4:	0801d35d 	.word	0x0801d35d
 801d3c8:	0801d4a3 	.word	0x0801d4a3
 801d3cc:	6833      	ldr	r3, [r6, #0]
 801d3ce:	1d1a      	adds	r2, r3, #4
 801d3d0:	681b      	ldr	r3, [r3, #0]
 801d3d2:	6032      	str	r2, [r6, #0]
 801d3d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801d3d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801d3dc:	2301      	movs	r3, #1
 801d3de:	e09d      	b.n	801d51c <_printf_i+0x1e8>
 801d3e0:	6833      	ldr	r3, [r6, #0]
 801d3e2:	6820      	ldr	r0, [r4, #0]
 801d3e4:	1d19      	adds	r1, r3, #4
 801d3e6:	6031      	str	r1, [r6, #0]
 801d3e8:	0606      	lsls	r6, r0, #24
 801d3ea:	d501      	bpl.n	801d3f0 <_printf_i+0xbc>
 801d3ec:	681d      	ldr	r5, [r3, #0]
 801d3ee:	e003      	b.n	801d3f8 <_printf_i+0xc4>
 801d3f0:	0645      	lsls	r5, r0, #25
 801d3f2:	d5fb      	bpl.n	801d3ec <_printf_i+0xb8>
 801d3f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 801d3f8:	2d00      	cmp	r5, #0
 801d3fa:	da03      	bge.n	801d404 <_printf_i+0xd0>
 801d3fc:	232d      	movs	r3, #45	@ 0x2d
 801d3fe:	426d      	negs	r5, r5
 801d400:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801d404:	4859      	ldr	r0, [pc, #356]	@ (801d56c <_printf_i+0x238>)
 801d406:	230a      	movs	r3, #10
 801d408:	e011      	b.n	801d42e <_printf_i+0xfa>
 801d40a:	6821      	ldr	r1, [r4, #0]
 801d40c:	6833      	ldr	r3, [r6, #0]
 801d40e:	0608      	lsls	r0, r1, #24
 801d410:	f853 5b04 	ldr.w	r5, [r3], #4
 801d414:	d402      	bmi.n	801d41c <_printf_i+0xe8>
 801d416:	0649      	lsls	r1, r1, #25
 801d418:	bf48      	it	mi
 801d41a:	b2ad      	uxthmi	r5, r5
 801d41c:	2f6f      	cmp	r7, #111	@ 0x6f
 801d41e:	4853      	ldr	r0, [pc, #332]	@ (801d56c <_printf_i+0x238>)
 801d420:	6033      	str	r3, [r6, #0]
 801d422:	bf14      	ite	ne
 801d424:	230a      	movne	r3, #10
 801d426:	2308      	moveq	r3, #8
 801d428:	2100      	movs	r1, #0
 801d42a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801d42e:	6866      	ldr	r6, [r4, #4]
 801d430:	60a6      	str	r6, [r4, #8]
 801d432:	2e00      	cmp	r6, #0
 801d434:	bfa2      	ittt	ge
 801d436:	6821      	ldrge	r1, [r4, #0]
 801d438:	f021 0104 	bicge.w	r1, r1, #4
 801d43c:	6021      	strge	r1, [r4, #0]
 801d43e:	b90d      	cbnz	r5, 801d444 <_printf_i+0x110>
 801d440:	2e00      	cmp	r6, #0
 801d442:	d04b      	beq.n	801d4dc <_printf_i+0x1a8>
 801d444:	4616      	mov	r6, r2
 801d446:	fbb5 f1f3 	udiv	r1, r5, r3
 801d44a:	fb03 5711 	mls	r7, r3, r1, r5
 801d44e:	5dc7      	ldrb	r7, [r0, r7]
 801d450:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801d454:	462f      	mov	r7, r5
 801d456:	42bb      	cmp	r3, r7
 801d458:	460d      	mov	r5, r1
 801d45a:	d9f4      	bls.n	801d446 <_printf_i+0x112>
 801d45c:	2b08      	cmp	r3, #8
 801d45e:	d10b      	bne.n	801d478 <_printf_i+0x144>
 801d460:	6823      	ldr	r3, [r4, #0]
 801d462:	07df      	lsls	r7, r3, #31
 801d464:	d508      	bpl.n	801d478 <_printf_i+0x144>
 801d466:	6923      	ldr	r3, [r4, #16]
 801d468:	6861      	ldr	r1, [r4, #4]
 801d46a:	4299      	cmp	r1, r3
 801d46c:	bfde      	ittt	le
 801d46e:	2330      	movle	r3, #48	@ 0x30
 801d470:	f806 3c01 	strble.w	r3, [r6, #-1]
 801d474:	f106 36ff 	addle.w	r6, r6, #4294967295
 801d478:	1b92      	subs	r2, r2, r6
 801d47a:	6122      	str	r2, [r4, #16]
 801d47c:	f8cd a000 	str.w	sl, [sp]
 801d480:	464b      	mov	r3, r9
 801d482:	aa03      	add	r2, sp, #12
 801d484:	4621      	mov	r1, r4
 801d486:	4640      	mov	r0, r8
 801d488:	f7ff fee6 	bl	801d258 <_printf_common>
 801d48c:	3001      	adds	r0, #1
 801d48e:	d14a      	bne.n	801d526 <_printf_i+0x1f2>
 801d490:	f04f 30ff 	mov.w	r0, #4294967295
 801d494:	b004      	add	sp, #16
 801d496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d49a:	6823      	ldr	r3, [r4, #0]
 801d49c:	f043 0320 	orr.w	r3, r3, #32
 801d4a0:	6023      	str	r3, [r4, #0]
 801d4a2:	4833      	ldr	r0, [pc, #204]	@ (801d570 <_printf_i+0x23c>)
 801d4a4:	2778      	movs	r7, #120	@ 0x78
 801d4a6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801d4aa:	6823      	ldr	r3, [r4, #0]
 801d4ac:	6831      	ldr	r1, [r6, #0]
 801d4ae:	061f      	lsls	r7, r3, #24
 801d4b0:	f851 5b04 	ldr.w	r5, [r1], #4
 801d4b4:	d402      	bmi.n	801d4bc <_printf_i+0x188>
 801d4b6:	065f      	lsls	r7, r3, #25
 801d4b8:	bf48      	it	mi
 801d4ba:	b2ad      	uxthmi	r5, r5
 801d4bc:	6031      	str	r1, [r6, #0]
 801d4be:	07d9      	lsls	r1, r3, #31
 801d4c0:	bf44      	itt	mi
 801d4c2:	f043 0320 	orrmi.w	r3, r3, #32
 801d4c6:	6023      	strmi	r3, [r4, #0]
 801d4c8:	b11d      	cbz	r5, 801d4d2 <_printf_i+0x19e>
 801d4ca:	2310      	movs	r3, #16
 801d4cc:	e7ac      	b.n	801d428 <_printf_i+0xf4>
 801d4ce:	4827      	ldr	r0, [pc, #156]	@ (801d56c <_printf_i+0x238>)
 801d4d0:	e7e9      	b.n	801d4a6 <_printf_i+0x172>
 801d4d2:	6823      	ldr	r3, [r4, #0]
 801d4d4:	f023 0320 	bic.w	r3, r3, #32
 801d4d8:	6023      	str	r3, [r4, #0]
 801d4da:	e7f6      	b.n	801d4ca <_printf_i+0x196>
 801d4dc:	4616      	mov	r6, r2
 801d4de:	e7bd      	b.n	801d45c <_printf_i+0x128>
 801d4e0:	6833      	ldr	r3, [r6, #0]
 801d4e2:	6825      	ldr	r5, [r4, #0]
 801d4e4:	6961      	ldr	r1, [r4, #20]
 801d4e6:	1d18      	adds	r0, r3, #4
 801d4e8:	6030      	str	r0, [r6, #0]
 801d4ea:	062e      	lsls	r6, r5, #24
 801d4ec:	681b      	ldr	r3, [r3, #0]
 801d4ee:	d501      	bpl.n	801d4f4 <_printf_i+0x1c0>
 801d4f0:	6019      	str	r1, [r3, #0]
 801d4f2:	e002      	b.n	801d4fa <_printf_i+0x1c6>
 801d4f4:	0668      	lsls	r0, r5, #25
 801d4f6:	d5fb      	bpl.n	801d4f0 <_printf_i+0x1bc>
 801d4f8:	8019      	strh	r1, [r3, #0]
 801d4fa:	2300      	movs	r3, #0
 801d4fc:	6123      	str	r3, [r4, #16]
 801d4fe:	4616      	mov	r6, r2
 801d500:	e7bc      	b.n	801d47c <_printf_i+0x148>
 801d502:	6833      	ldr	r3, [r6, #0]
 801d504:	1d1a      	adds	r2, r3, #4
 801d506:	6032      	str	r2, [r6, #0]
 801d508:	681e      	ldr	r6, [r3, #0]
 801d50a:	6862      	ldr	r2, [r4, #4]
 801d50c:	2100      	movs	r1, #0
 801d50e:	4630      	mov	r0, r6
 801d510:	f7e2 fe8e 	bl	8000230 <memchr>
 801d514:	b108      	cbz	r0, 801d51a <_printf_i+0x1e6>
 801d516:	1b80      	subs	r0, r0, r6
 801d518:	6060      	str	r0, [r4, #4]
 801d51a:	6863      	ldr	r3, [r4, #4]
 801d51c:	6123      	str	r3, [r4, #16]
 801d51e:	2300      	movs	r3, #0
 801d520:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801d524:	e7aa      	b.n	801d47c <_printf_i+0x148>
 801d526:	6923      	ldr	r3, [r4, #16]
 801d528:	4632      	mov	r2, r6
 801d52a:	4649      	mov	r1, r9
 801d52c:	4640      	mov	r0, r8
 801d52e:	47d0      	blx	sl
 801d530:	3001      	adds	r0, #1
 801d532:	d0ad      	beq.n	801d490 <_printf_i+0x15c>
 801d534:	6823      	ldr	r3, [r4, #0]
 801d536:	079b      	lsls	r3, r3, #30
 801d538:	d413      	bmi.n	801d562 <_printf_i+0x22e>
 801d53a:	68e0      	ldr	r0, [r4, #12]
 801d53c:	9b03      	ldr	r3, [sp, #12]
 801d53e:	4298      	cmp	r0, r3
 801d540:	bfb8      	it	lt
 801d542:	4618      	movlt	r0, r3
 801d544:	e7a6      	b.n	801d494 <_printf_i+0x160>
 801d546:	2301      	movs	r3, #1
 801d548:	4632      	mov	r2, r6
 801d54a:	4649      	mov	r1, r9
 801d54c:	4640      	mov	r0, r8
 801d54e:	47d0      	blx	sl
 801d550:	3001      	adds	r0, #1
 801d552:	d09d      	beq.n	801d490 <_printf_i+0x15c>
 801d554:	3501      	adds	r5, #1
 801d556:	68e3      	ldr	r3, [r4, #12]
 801d558:	9903      	ldr	r1, [sp, #12]
 801d55a:	1a5b      	subs	r3, r3, r1
 801d55c:	42ab      	cmp	r3, r5
 801d55e:	dcf2      	bgt.n	801d546 <_printf_i+0x212>
 801d560:	e7eb      	b.n	801d53a <_printf_i+0x206>
 801d562:	2500      	movs	r5, #0
 801d564:	f104 0619 	add.w	r6, r4, #25
 801d568:	e7f5      	b.n	801d556 <_printf_i+0x222>
 801d56a:	bf00      	nop
 801d56c:	080243a2 	.word	0x080243a2
 801d570:	080243b3 	.word	0x080243b3

0801d574 <std>:
 801d574:	2300      	movs	r3, #0
 801d576:	b510      	push	{r4, lr}
 801d578:	4604      	mov	r4, r0
 801d57a:	e9c0 3300 	strd	r3, r3, [r0]
 801d57e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801d582:	6083      	str	r3, [r0, #8]
 801d584:	8181      	strh	r1, [r0, #12]
 801d586:	6643      	str	r3, [r0, #100]	@ 0x64
 801d588:	81c2      	strh	r2, [r0, #14]
 801d58a:	6183      	str	r3, [r0, #24]
 801d58c:	4619      	mov	r1, r3
 801d58e:	2208      	movs	r2, #8
 801d590:	305c      	adds	r0, #92	@ 0x5c
 801d592:	f000 f950 	bl	801d836 <memset>
 801d596:	4b0d      	ldr	r3, [pc, #52]	@ (801d5cc <std+0x58>)
 801d598:	6263      	str	r3, [r4, #36]	@ 0x24
 801d59a:	4b0d      	ldr	r3, [pc, #52]	@ (801d5d0 <std+0x5c>)
 801d59c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801d59e:	4b0d      	ldr	r3, [pc, #52]	@ (801d5d4 <std+0x60>)
 801d5a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801d5a2:	4b0d      	ldr	r3, [pc, #52]	@ (801d5d8 <std+0x64>)
 801d5a4:	6323      	str	r3, [r4, #48]	@ 0x30
 801d5a6:	4b0d      	ldr	r3, [pc, #52]	@ (801d5dc <std+0x68>)
 801d5a8:	6224      	str	r4, [r4, #32]
 801d5aa:	429c      	cmp	r4, r3
 801d5ac:	d006      	beq.n	801d5bc <std+0x48>
 801d5ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801d5b2:	4294      	cmp	r4, r2
 801d5b4:	d002      	beq.n	801d5bc <std+0x48>
 801d5b6:	33d0      	adds	r3, #208	@ 0xd0
 801d5b8:	429c      	cmp	r4, r3
 801d5ba:	d105      	bne.n	801d5c8 <std+0x54>
 801d5bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801d5c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d5c4:	f000 ba22 	b.w	801da0c <__retarget_lock_init_recursive>
 801d5c8:	bd10      	pop	{r4, pc}
 801d5ca:	bf00      	nop
 801d5cc:	0801d75d 	.word	0x0801d75d
 801d5d0:	0801d77f 	.word	0x0801d77f
 801d5d4:	0801d7b7 	.word	0x0801d7b7
 801d5d8:	0801d7db 	.word	0x0801d7db
 801d5dc:	2000f53c 	.word	0x2000f53c

0801d5e0 <stdio_exit_handler>:
 801d5e0:	4a02      	ldr	r2, [pc, #8]	@ (801d5ec <stdio_exit_handler+0xc>)
 801d5e2:	4903      	ldr	r1, [pc, #12]	@ (801d5f0 <stdio_exit_handler+0x10>)
 801d5e4:	4803      	ldr	r0, [pc, #12]	@ (801d5f4 <stdio_exit_handler+0x14>)
 801d5e6:	f000 b869 	b.w	801d6bc <_fwalk_sglue>
 801d5ea:	bf00      	nop
 801d5ec:	20000084 	.word	0x20000084
 801d5f0:	0801f649 	.word	0x0801f649
 801d5f4:	20000094 	.word	0x20000094

0801d5f8 <cleanup_stdio>:
 801d5f8:	6841      	ldr	r1, [r0, #4]
 801d5fa:	4b0c      	ldr	r3, [pc, #48]	@ (801d62c <cleanup_stdio+0x34>)
 801d5fc:	4299      	cmp	r1, r3
 801d5fe:	b510      	push	{r4, lr}
 801d600:	4604      	mov	r4, r0
 801d602:	d001      	beq.n	801d608 <cleanup_stdio+0x10>
 801d604:	f002 f820 	bl	801f648 <_fflush_r>
 801d608:	68a1      	ldr	r1, [r4, #8]
 801d60a:	4b09      	ldr	r3, [pc, #36]	@ (801d630 <cleanup_stdio+0x38>)
 801d60c:	4299      	cmp	r1, r3
 801d60e:	d002      	beq.n	801d616 <cleanup_stdio+0x1e>
 801d610:	4620      	mov	r0, r4
 801d612:	f002 f819 	bl	801f648 <_fflush_r>
 801d616:	68e1      	ldr	r1, [r4, #12]
 801d618:	4b06      	ldr	r3, [pc, #24]	@ (801d634 <cleanup_stdio+0x3c>)
 801d61a:	4299      	cmp	r1, r3
 801d61c:	d004      	beq.n	801d628 <cleanup_stdio+0x30>
 801d61e:	4620      	mov	r0, r4
 801d620:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d624:	f002 b810 	b.w	801f648 <_fflush_r>
 801d628:	bd10      	pop	{r4, pc}
 801d62a:	bf00      	nop
 801d62c:	2000f53c 	.word	0x2000f53c
 801d630:	2000f5a4 	.word	0x2000f5a4
 801d634:	2000f60c 	.word	0x2000f60c

0801d638 <global_stdio_init.part.0>:
 801d638:	b510      	push	{r4, lr}
 801d63a:	4b0b      	ldr	r3, [pc, #44]	@ (801d668 <global_stdio_init.part.0+0x30>)
 801d63c:	4c0b      	ldr	r4, [pc, #44]	@ (801d66c <global_stdio_init.part.0+0x34>)
 801d63e:	4a0c      	ldr	r2, [pc, #48]	@ (801d670 <global_stdio_init.part.0+0x38>)
 801d640:	601a      	str	r2, [r3, #0]
 801d642:	4620      	mov	r0, r4
 801d644:	2200      	movs	r2, #0
 801d646:	2104      	movs	r1, #4
 801d648:	f7ff ff94 	bl	801d574 <std>
 801d64c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801d650:	2201      	movs	r2, #1
 801d652:	2109      	movs	r1, #9
 801d654:	f7ff ff8e 	bl	801d574 <std>
 801d658:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801d65c:	2202      	movs	r2, #2
 801d65e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d662:	2112      	movs	r1, #18
 801d664:	f7ff bf86 	b.w	801d574 <std>
 801d668:	2000f674 	.word	0x2000f674
 801d66c:	2000f53c 	.word	0x2000f53c
 801d670:	0801d5e1 	.word	0x0801d5e1

0801d674 <__sfp_lock_acquire>:
 801d674:	4801      	ldr	r0, [pc, #4]	@ (801d67c <__sfp_lock_acquire+0x8>)
 801d676:	f000 b9ca 	b.w	801da0e <__retarget_lock_acquire_recursive>
 801d67a:	bf00      	nop
 801d67c:	2000f67d 	.word	0x2000f67d

0801d680 <__sfp_lock_release>:
 801d680:	4801      	ldr	r0, [pc, #4]	@ (801d688 <__sfp_lock_release+0x8>)
 801d682:	f000 b9c5 	b.w	801da10 <__retarget_lock_release_recursive>
 801d686:	bf00      	nop
 801d688:	2000f67d 	.word	0x2000f67d

0801d68c <__sinit>:
 801d68c:	b510      	push	{r4, lr}
 801d68e:	4604      	mov	r4, r0
 801d690:	f7ff fff0 	bl	801d674 <__sfp_lock_acquire>
 801d694:	6a23      	ldr	r3, [r4, #32]
 801d696:	b11b      	cbz	r3, 801d6a0 <__sinit+0x14>
 801d698:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d69c:	f7ff bff0 	b.w	801d680 <__sfp_lock_release>
 801d6a0:	4b04      	ldr	r3, [pc, #16]	@ (801d6b4 <__sinit+0x28>)
 801d6a2:	6223      	str	r3, [r4, #32]
 801d6a4:	4b04      	ldr	r3, [pc, #16]	@ (801d6b8 <__sinit+0x2c>)
 801d6a6:	681b      	ldr	r3, [r3, #0]
 801d6a8:	2b00      	cmp	r3, #0
 801d6aa:	d1f5      	bne.n	801d698 <__sinit+0xc>
 801d6ac:	f7ff ffc4 	bl	801d638 <global_stdio_init.part.0>
 801d6b0:	e7f2      	b.n	801d698 <__sinit+0xc>
 801d6b2:	bf00      	nop
 801d6b4:	0801d5f9 	.word	0x0801d5f9
 801d6b8:	2000f674 	.word	0x2000f674

0801d6bc <_fwalk_sglue>:
 801d6bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d6c0:	4607      	mov	r7, r0
 801d6c2:	4688      	mov	r8, r1
 801d6c4:	4614      	mov	r4, r2
 801d6c6:	2600      	movs	r6, #0
 801d6c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801d6cc:	f1b9 0901 	subs.w	r9, r9, #1
 801d6d0:	d505      	bpl.n	801d6de <_fwalk_sglue+0x22>
 801d6d2:	6824      	ldr	r4, [r4, #0]
 801d6d4:	2c00      	cmp	r4, #0
 801d6d6:	d1f7      	bne.n	801d6c8 <_fwalk_sglue+0xc>
 801d6d8:	4630      	mov	r0, r6
 801d6da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d6de:	89ab      	ldrh	r3, [r5, #12]
 801d6e0:	2b01      	cmp	r3, #1
 801d6e2:	d907      	bls.n	801d6f4 <_fwalk_sglue+0x38>
 801d6e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801d6e8:	3301      	adds	r3, #1
 801d6ea:	d003      	beq.n	801d6f4 <_fwalk_sglue+0x38>
 801d6ec:	4629      	mov	r1, r5
 801d6ee:	4638      	mov	r0, r7
 801d6f0:	47c0      	blx	r8
 801d6f2:	4306      	orrs	r6, r0
 801d6f4:	3568      	adds	r5, #104	@ 0x68
 801d6f6:	e7e9      	b.n	801d6cc <_fwalk_sglue+0x10>

0801d6f8 <iprintf>:
 801d6f8:	b40f      	push	{r0, r1, r2, r3}
 801d6fa:	b507      	push	{r0, r1, r2, lr}
 801d6fc:	4906      	ldr	r1, [pc, #24]	@ (801d718 <iprintf+0x20>)
 801d6fe:	ab04      	add	r3, sp, #16
 801d700:	6808      	ldr	r0, [r1, #0]
 801d702:	f853 2b04 	ldr.w	r2, [r3], #4
 801d706:	6881      	ldr	r1, [r0, #8]
 801d708:	9301      	str	r3, [sp, #4]
 801d70a:	f001 fe01 	bl	801f310 <_vfiprintf_r>
 801d70e:	b003      	add	sp, #12
 801d710:	f85d eb04 	ldr.w	lr, [sp], #4
 801d714:	b004      	add	sp, #16
 801d716:	4770      	bx	lr
 801d718:	20000090 	.word	0x20000090

0801d71c <siprintf>:
 801d71c:	b40e      	push	{r1, r2, r3}
 801d71e:	b500      	push	{lr}
 801d720:	b09c      	sub	sp, #112	@ 0x70
 801d722:	ab1d      	add	r3, sp, #116	@ 0x74
 801d724:	9002      	str	r0, [sp, #8]
 801d726:	9006      	str	r0, [sp, #24]
 801d728:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801d72c:	4809      	ldr	r0, [pc, #36]	@ (801d754 <siprintf+0x38>)
 801d72e:	9107      	str	r1, [sp, #28]
 801d730:	9104      	str	r1, [sp, #16]
 801d732:	4909      	ldr	r1, [pc, #36]	@ (801d758 <siprintf+0x3c>)
 801d734:	f853 2b04 	ldr.w	r2, [r3], #4
 801d738:	9105      	str	r1, [sp, #20]
 801d73a:	6800      	ldr	r0, [r0, #0]
 801d73c:	9301      	str	r3, [sp, #4]
 801d73e:	a902      	add	r1, sp, #8
 801d740:	f001 fcc0 	bl	801f0c4 <_svfiprintf_r>
 801d744:	9b02      	ldr	r3, [sp, #8]
 801d746:	2200      	movs	r2, #0
 801d748:	701a      	strb	r2, [r3, #0]
 801d74a:	b01c      	add	sp, #112	@ 0x70
 801d74c:	f85d eb04 	ldr.w	lr, [sp], #4
 801d750:	b003      	add	sp, #12
 801d752:	4770      	bx	lr
 801d754:	20000090 	.word	0x20000090
 801d758:	ffff0208 	.word	0xffff0208

0801d75c <__sread>:
 801d75c:	b510      	push	{r4, lr}
 801d75e:	460c      	mov	r4, r1
 801d760:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d764:	f000 f90a 	bl	801d97c <_read_r>
 801d768:	2800      	cmp	r0, #0
 801d76a:	bfab      	itete	ge
 801d76c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801d76e:	89a3      	ldrhlt	r3, [r4, #12]
 801d770:	181b      	addge	r3, r3, r0
 801d772:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801d776:	bfac      	ite	ge
 801d778:	6563      	strge	r3, [r4, #84]	@ 0x54
 801d77a:	81a3      	strhlt	r3, [r4, #12]
 801d77c:	bd10      	pop	{r4, pc}

0801d77e <__swrite>:
 801d77e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d782:	461f      	mov	r7, r3
 801d784:	898b      	ldrh	r3, [r1, #12]
 801d786:	05db      	lsls	r3, r3, #23
 801d788:	4605      	mov	r5, r0
 801d78a:	460c      	mov	r4, r1
 801d78c:	4616      	mov	r6, r2
 801d78e:	d505      	bpl.n	801d79c <__swrite+0x1e>
 801d790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d794:	2302      	movs	r3, #2
 801d796:	2200      	movs	r2, #0
 801d798:	f000 f8de 	bl	801d958 <_lseek_r>
 801d79c:	89a3      	ldrh	r3, [r4, #12]
 801d79e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801d7a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801d7a6:	81a3      	strh	r3, [r4, #12]
 801d7a8:	4632      	mov	r2, r6
 801d7aa:	463b      	mov	r3, r7
 801d7ac:	4628      	mov	r0, r5
 801d7ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801d7b2:	f000 b8f5 	b.w	801d9a0 <_write_r>

0801d7b6 <__sseek>:
 801d7b6:	b510      	push	{r4, lr}
 801d7b8:	460c      	mov	r4, r1
 801d7ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d7be:	f000 f8cb 	bl	801d958 <_lseek_r>
 801d7c2:	1c43      	adds	r3, r0, #1
 801d7c4:	89a3      	ldrh	r3, [r4, #12]
 801d7c6:	bf15      	itete	ne
 801d7c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 801d7ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801d7ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801d7d2:	81a3      	strheq	r3, [r4, #12]
 801d7d4:	bf18      	it	ne
 801d7d6:	81a3      	strhne	r3, [r4, #12]
 801d7d8:	bd10      	pop	{r4, pc}

0801d7da <__sclose>:
 801d7da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d7de:	f000 b855 	b.w	801d88c <_close_r>

0801d7e2 <memcmp>:
 801d7e2:	b510      	push	{r4, lr}
 801d7e4:	3901      	subs	r1, #1
 801d7e6:	4402      	add	r2, r0
 801d7e8:	4290      	cmp	r0, r2
 801d7ea:	d101      	bne.n	801d7f0 <memcmp+0xe>
 801d7ec:	2000      	movs	r0, #0
 801d7ee:	e005      	b.n	801d7fc <memcmp+0x1a>
 801d7f0:	7803      	ldrb	r3, [r0, #0]
 801d7f2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801d7f6:	42a3      	cmp	r3, r4
 801d7f8:	d001      	beq.n	801d7fe <memcmp+0x1c>
 801d7fa:	1b18      	subs	r0, r3, r4
 801d7fc:	bd10      	pop	{r4, pc}
 801d7fe:	3001      	adds	r0, #1
 801d800:	e7f2      	b.n	801d7e8 <memcmp+0x6>

0801d802 <memmove>:
 801d802:	4288      	cmp	r0, r1
 801d804:	b510      	push	{r4, lr}
 801d806:	eb01 0402 	add.w	r4, r1, r2
 801d80a:	d902      	bls.n	801d812 <memmove+0x10>
 801d80c:	4284      	cmp	r4, r0
 801d80e:	4623      	mov	r3, r4
 801d810:	d807      	bhi.n	801d822 <memmove+0x20>
 801d812:	1e43      	subs	r3, r0, #1
 801d814:	42a1      	cmp	r1, r4
 801d816:	d008      	beq.n	801d82a <memmove+0x28>
 801d818:	f811 2b01 	ldrb.w	r2, [r1], #1
 801d81c:	f803 2f01 	strb.w	r2, [r3, #1]!
 801d820:	e7f8      	b.n	801d814 <memmove+0x12>
 801d822:	4402      	add	r2, r0
 801d824:	4601      	mov	r1, r0
 801d826:	428a      	cmp	r2, r1
 801d828:	d100      	bne.n	801d82c <memmove+0x2a>
 801d82a:	bd10      	pop	{r4, pc}
 801d82c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801d830:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801d834:	e7f7      	b.n	801d826 <memmove+0x24>

0801d836 <memset>:
 801d836:	4402      	add	r2, r0
 801d838:	4603      	mov	r3, r0
 801d83a:	4293      	cmp	r3, r2
 801d83c:	d100      	bne.n	801d840 <memset+0xa>
 801d83e:	4770      	bx	lr
 801d840:	f803 1b01 	strb.w	r1, [r3], #1
 801d844:	e7f9      	b.n	801d83a <memset+0x4>

0801d846 <strchr>:
 801d846:	b2c9      	uxtb	r1, r1
 801d848:	4603      	mov	r3, r0
 801d84a:	4618      	mov	r0, r3
 801d84c:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d850:	b112      	cbz	r2, 801d858 <strchr+0x12>
 801d852:	428a      	cmp	r2, r1
 801d854:	d1f9      	bne.n	801d84a <strchr+0x4>
 801d856:	4770      	bx	lr
 801d858:	2900      	cmp	r1, #0
 801d85a:	bf18      	it	ne
 801d85c:	2000      	movne	r0, #0
 801d85e:	4770      	bx	lr

0801d860 <strncmp>:
 801d860:	b510      	push	{r4, lr}
 801d862:	b16a      	cbz	r2, 801d880 <strncmp+0x20>
 801d864:	3901      	subs	r1, #1
 801d866:	1884      	adds	r4, r0, r2
 801d868:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d86c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801d870:	429a      	cmp	r2, r3
 801d872:	d103      	bne.n	801d87c <strncmp+0x1c>
 801d874:	42a0      	cmp	r0, r4
 801d876:	d001      	beq.n	801d87c <strncmp+0x1c>
 801d878:	2a00      	cmp	r2, #0
 801d87a:	d1f5      	bne.n	801d868 <strncmp+0x8>
 801d87c:	1ad0      	subs	r0, r2, r3
 801d87e:	bd10      	pop	{r4, pc}
 801d880:	4610      	mov	r0, r2
 801d882:	e7fc      	b.n	801d87e <strncmp+0x1e>

0801d884 <_localeconv_r>:
 801d884:	4800      	ldr	r0, [pc, #0]	@ (801d888 <_localeconv_r+0x4>)
 801d886:	4770      	bx	lr
 801d888:	200001d0 	.word	0x200001d0

0801d88c <_close_r>:
 801d88c:	b538      	push	{r3, r4, r5, lr}
 801d88e:	4d06      	ldr	r5, [pc, #24]	@ (801d8a8 <_close_r+0x1c>)
 801d890:	2300      	movs	r3, #0
 801d892:	4604      	mov	r4, r0
 801d894:	4608      	mov	r0, r1
 801d896:	602b      	str	r3, [r5, #0]
 801d898:	f7e5 fc4e 	bl	8003138 <_close>
 801d89c:	1c43      	adds	r3, r0, #1
 801d89e:	d102      	bne.n	801d8a6 <_close_r+0x1a>
 801d8a0:	682b      	ldr	r3, [r5, #0]
 801d8a2:	b103      	cbz	r3, 801d8a6 <_close_r+0x1a>
 801d8a4:	6023      	str	r3, [r4, #0]
 801d8a6:	bd38      	pop	{r3, r4, r5, pc}
 801d8a8:	2000f678 	.word	0x2000f678

0801d8ac <_reclaim_reent>:
 801d8ac:	4b29      	ldr	r3, [pc, #164]	@ (801d954 <_reclaim_reent+0xa8>)
 801d8ae:	681b      	ldr	r3, [r3, #0]
 801d8b0:	4283      	cmp	r3, r0
 801d8b2:	b570      	push	{r4, r5, r6, lr}
 801d8b4:	4604      	mov	r4, r0
 801d8b6:	d04b      	beq.n	801d950 <_reclaim_reent+0xa4>
 801d8b8:	69c3      	ldr	r3, [r0, #28]
 801d8ba:	b1ab      	cbz	r3, 801d8e8 <_reclaim_reent+0x3c>
 801d8bc:	68db      	ldr	r3, [r3, #12]
 801d8be:	b16b      	cbz	r3, 801d8dc <_reclaim_reent+0x30>
 801d8c0:	2500      	movs	r5, #0
 801d8c2:	69e3      	ldr	r3, [r4, #28]
 801d8c4:	68db      	ldr	r3, [r3, #12]
 801d8c6:	5959      	ldr	r1, [r3, r5]
 801d8c8:	2900      	cmp	r1, #0
 801d8ca:	d13b      	bne.n	801d944 <_reclaim_reent+0x98>
 801d8cc:	3504      	adds	r5, #4
 801d8ce:	2d80      	cmp	r5, #128	@ 0x80
 801d8d0:	d1f7      	bne.n	801d8c2 <_reclaim_reent+0x16>
 801d8d2:	69e3      	ldr	r3, [r4, #28]
 801d8d4:	4620      	mov	r0, r4
 801d8d6:	68d9      	ldr	r1, [r3, #12]
 801d8d8:	f000 ff16 	bl	801e708 <_free_r>
 801d8dc:	69e3      	ldr	r3, [r4, #28]
 801d8de:	6819      	ldr	r1, [r3, #0]
 801d8e0:	b111      	cbz	r1, 801d8e8 <_reclaim_reent+0x3c>
 801d8e2:	4620      	mov	r0, r4
 801d8e4:	f000 ff10 	bl	801e708 <_free_r>
 801d8e8:	6961      	ldr	r1, [r4, #20]
 801d8ea:	b111      	cbz	r1, 801d8f2 <_reclaim_reent+0x46>
 801d8ec:	4620      	mov	r0, r4
 801d8ee:	f000 ff0b 	bl	801e708 <_free_r>
 801d8f2:	69e1      	ldr	r1, [r4, #28]
 801d8f4:	b111      	cbz	r1, 801d8fc <_reclaim_reent+0x50>
 801d8f6:	4620      	mov	r0, r4
 801d8f8:	f000 ff06 	bl	801e708 <_free_r>
 801d8fc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801d8fe:	b111      	cbz	r1, 801d906 <_reclaim_reent+0x5a>
 801d900:	4620      	mov	r0, r4
 801d902:	f000 ff01 	bl	801e708 <_free_r>
 801d906:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801d908:	b111      	cbz	r1, 801d910 <_reclaim_reent+0x64>
 801d90a:	4620      	mov	r0, r4
 801d90c:	f000 fefc 	bl	801e708 <_free_r>
 801d910:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801d912:	b111      	cbz	r1, 801d91a <_reclaim_reent+0x6e>
 801d914:	4620      	mov	r0, r4
 801d916:	f000 fef7 	bl	801e708 <_free_r>
 801d91a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801d91c:	b111      	cbz	r1, 801d924 <_reclaim_reent+0x78>
 801d91e:	4620      	mov	r0, r4
 801d920:	f000 fef2 	bl	801e708 <_free_r>
 801d924:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801d926:	b111      	cbz	r1, 801d92e <_reclaim_reent+0x82>
 801d928:	4620      	mov	r0, r4
 801d92a:	f000 feed 	bl	801e708 <_free_r>
 801d92e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801d930:	b111      	cbz	r1, 801d938 <_reclaim_reent+0x8c>
 801d932:	4620      	mov	r0, r4
 801d934:	f000 fee8 	bl	801e708 <_free_r>
 801d938:	6a23      	ldr	r3, [r4, #32]
 801d93a:	b14b      	cbz	r3, 801d950 <_reclaim_reent+0xa4>
 801d93c:	4620      	mov	r0, r4
 801d93e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801d942:	4718      	bx	r3
 801d944:	680e      	ldr	r6, [r1, #0]
 801d946:	4620      	mov	r0, r4
 801d948:	f000 fede 	bl	801e708 <_free_r>
 801d94c:	4631      	mov	r1, r6
 801d94e:	e7bb      	b.n	801d8c8 <_reclaim_reent+0x1c>
 801d950:	bd70      	pop	{r4, r5, r6, pc}
 801d952:	bf00      	nop
 801d954:	20000090 	.word	0x20000090

0801d958 <_lseek_r>:
 801d958:	b538      	push	{r3, r4, r5, lr}
 801d95a:	4d07      	ldr	r5, [pc, #28]	@ (801d978 <_lseek_r+0x20>)
 801d95c:	4604      	mov	r4, r0
 801d95e:	4608      	mov	r0, r1
 801d960:	4611      	mov	r1, r2
 801d962:	2200      	movs	r2, #0
 801d964:	602a      	str	r2, [r5, #0]
 801d966:	461a      	mov	r2, r3
 801d968:	f7e5 fc0d 	bl	8003186 <_lseek>
 801d96c:	1c43      	adds	r3, r0, #1
 801d96e:	d102      	bne.n	801d976 <_lseek_r+0x1e>
 801d970:	682b      	ldr	r3, [r5, #0]
 801d972:	b103      	cbz	r3, 801d976 <_lseek_r+0x1e>
 801d974:	6023      	str	r3, [r4, #0]
 801d976:	bd38      	pop	{r3, r4, r5, pc}
 801d978:	2000f678 	.word	0x2000f678

0801d97c <_read_r>:
 801d97c:	b538      	push	{r3, r4, r5, lr}
 801d97e:	4d07      	ldr	r5, [pc, #28]	@ (801d99c <_read_r+0x20>)
 801d980:	4604      	mov	r4, r0
 801d982:	4608      	mov	r0, r1
 801d984:	4611      	mov	r1, r2
 801d986:	2200      	movs	r2, #0
 801d988:	602a      	str	r2, [r5, #0]
 801d98a:	461a      	mov	r2, r3
 801d98c:	f7e5 fbb7 	bl	80030fe <_read>
 801d990:	1c43      	adds	r3, r0, #1
 801d992:	d102      	bne.n	801d99a <_read_r+0x1e>
 801d994:	682b      	ldr	r3, [r5, #0]
 801d996:	b103      	cbz	r3, 801d99a <_read_r+0x1e>
 801d998:	6023      	str	r3, [r4, #0]
 801d99a:	bd38      	pop	{r3, r4, r5, pc}
 801d99c:	2000f678 	.word	0x2000f678

0801d9a0 <_write_r>:
 801d9a0:	b538      	push	{r3, r4, r5, lr}
 801d9a2:	4d07      	ldr	r5, [pc, #28]	@ (801d9c0 <_write_r+0x20>)
 801d9a4:	4604      	mov	r4, r0
 801d9a6:	4608      	mov	r0, r1
 801d9a8:	4611      	mov	r1, r2
 801d9aa:	2200      	movs	r2, #0
 801d9ac:	602a      	str	r2, [r5, #0]
 801d9ae:	461a      	mov	r2, r3
 801d9b0:	f7e5 f846 	bl	8002a40 <_write>
 801d9b4:	1c43      	adds	r3, r0, #1
 801d9b6:	d102      	bne.n	801d9be <_write_r+0x1e>
 801d9b8:	682b      	ldr	r3, [r5, #0]
 801d9ba:	b103      	cbz	r3, 801d9be <_write_r+0x1e>
 801d9bc:	6023      	str	r3, [r4, #0]
 801d9be:	bd38      	pop	{r3, r4, r5, pc}
 801d9c0:	2000f678 	.word	0x2000f678

0801d9c4 <__libc_init_array>:
 801d9c4:	b570      	push	{r4, r5, r6, lr}
 801d9c6:	4d0d      	ldr	r5, [pc, #52]	@ (801d9fc <__libc_init_array+0x38>)
 801d9c8:	4c0d      	ldr	r4, [pc, #52]	@ (801da00 <__libc_init_array+0x3c>)
 801d9ca:	1b64      	subs	r4, r4, r5
 801d9cc:	10a4      	asrs	r4, r4, #2
 801d9ce:	2600      	movs	r6, #0
 801d9d0:	42a6      	cmp	r6, r4
 801d9d2:	d109      	bne.n	801d9e8 <__libc_init_array+0x24>
 801d9d4:	4d0b      	ldr	r5, [pc, #44]	@ (801da04 <__libc_init_array+0x40>)
 801d9d6:	4c0c      	ldr	r4, [pc, #48]	@ (801da08 <__libc_init_array+0x44>)
 801d9d8:	f002 f84c 	bl	801fa74 <_init>
 801d9dc:	1b64      	subs	r4, r4, r5
 801d9de:	10a4      	asrs	r4, r4, #2
 801d9e0:	2600      	movs	r6, #0
 801d9e2:	42a6      	cmp	r6, r4
 801d9e4:	d105      	bne.n	801d9f2 <__libc_init_array+0x2e>
 801d9e6:	bd70      	pop	{r4, r5, r6, pc}
 801d9e8:	f855 3b04 	ldr.w	r3, [r5], #4
 801d9ec:	4798      	blx	r3
 801d9ee:	3601      	adds	r6, #1
 801d9f0:	e7ee      	b.n	801d9d0 <__libc_init_array+0xc>
 801d9f2:	f855 3b04 	ldr.w	r3, [r5], #4
 801d9f6:	4798      	blx	r3
 801d9f8:	3601      	adds	r6, #1
 801d9fa:	e7f2      	b.n	801d9e2 <__libc_init_array+0x1e>
 801d9fc:	080245f4 	.word	0x080245f4
 801da00:	080245f4 	.word	0x080245f4
 801da04:	080245f4 	.word	0x080245f4
 801da08:	080245f8 	.word	0x080245f8

0801da0c <__retarget_lock_init_recursive>:
 801da0c:	4770      	bx	lr

0801da0e <__retarget_lock_acquire_recursive>:
 801da0e:	4770      	bx	lr

0801da10 <__retarget_lock_release_recursive>:
 801da10:	4770      	bx	lr

0801da12 <memcpy>:
 801da12:	440a      	add	r2, r1
 801da14:	4291      	cmp	r1, r2
 801da16:	f100 33ff 	add.w	r3, r0, #4294967295
 801da1a:	d100      	bne.n	801da1e <memcpy+0xc>
 801da1c:	4770      	bx	lr
 801da1e:	b510      	push	{r4, lr}
 801da20:	f811 4b01 	ldrb.w	r4, [r1], #1
 801da24:	f803 4f01 	strb.w	r4, [r3, #1]!
 801da28:	4291      	cmp	r1, r2
 801da2a:	d1f9      	bne.n	801da20 <memcpy+0xe>
 801da2c:	bd10      	pop	{r4, pc}
	...

0801da30 <__assert_func>:
 801da30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801da32:	4614      	mov	r4, r2
 801da34:	461a      	mov	r2, r3
 801da36:	4b09      	ldr	r3, [pc, #36]	@ (801da5c <__assert_func+0x2c>)
 801da38:	681b      	ldr	r3, [r3, #0]
 801da3a:	4605      	mov	r5, r0
 801da3c:	68d8      	ldr	r0, [r3, #12]
 801da3e:	b954      	cbnz	r4, 801da56 <__assert_func+0x26>
 801da40:	4b07      	ldr	r3, [pc, #28]	@ (801da60 <__assert_func+0x30>)
 801da42:	461c      	mov	r4, r3
 801da44:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801da48:	9100      	str	r1, [sp, #0]
 801da4a:	462b      	mov	r3, r5
 801da4c:	4905      	ldr	r1, [pc, #20]	@ (801da64 <__assert_func+0x34>)
 801da4e:	f001 fe23 	bl	801f698 <fiprintf>
 801da52:	f001 fed7 	bl	801f804 <abort>
 801da56:	4b04      	ldr	r3, [pc, #16]	@ (801da68 <__assert_func+0x38>)
 801da58:	e7f4      	b.n	801da44 <__assert_func+0x14>
 801da5a:	bf00      	nop
 801da5c:	20000090 	.word	0x20000090
 801da60:	080243ff 	.word	0x080243ff
 801da64:	080243d1 	.word	0x080243d1
 801da68:	080243c4 	.word	0x080243c4

0801da6c <quorem>:
 801da6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801da70:	6903      	ldr	r3, [r0, #16]
 801da72:	690c      	ldr	r4, [r1, #16]
 801da74:	42a3      	cmp	r3, r4
 801da76:	4607      	mov	r7, r0
 801da78:	db7e      	blt.n	801db78 <quorem+0x10c>
 801da7a:	3c01      	subs	r4, #1
 801da7c:	f101 0814 	add.w	r8, r1, #20
 801da80:	00a3      	lsls	r3, r4, #2
 801da82:	f100 0514 	add.w	r5, r0, #20
 801da86:	9300      	str	r3, [sp, #0]
 801da88:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801da8c:	9301      	str	r3, [sp, #4]
 801da8e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801da92:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801da96:	3301      	adds	r3, #1
 801da98:	429a      	cmp	r2, r3
 801da9a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801da9e:	fbb2 f6f3 	udiv	r6, r2, r3
 801daa2:	d32e      	bcc.n	801db02 <quorem+0x96>
 801daa4:	f04f 0a00 	mov.w	sl, #0
 801daa8:	46c4      	mov	ip, r8
 801daaa:	46ae      	mov	lr, r5
 801daac:	46d3      	mov	fp, sl
 801daae:	f85c 3b04 	ldr.w	r3, [ip], #4
 801dab2:	b298      	uxth	r0, r3
 801dab4:	fb06 a000 	mla	r0, r6, r0, sl
 801dab8:	0c02      	lsrs	r2, r0, #16
 801daba:	0c1b      	lsrs	r3, r3, #16
 801dabc:	fb06 2303 	mla	r3, r6, r3, r2
 801dac0:	f8de 2000 	ldr.w	r2, [lr]
 801dac4:	b280      	uxth	r0, r0
 801dac6:	b292      	uxth	r2, r2
 801dac8:	1a12      	subs	r2, r2, r0
 801daca:	445a      	add	r2, fp
 801dacc:	f8de 0000 	ldr.w	r0, [lr]
 801dad0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801dad4:	b29b      	uxth	r3, r3
 801dad6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801dada:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801dade:	b292      	uxth	r2, r2
 801dae0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801dae4:	45e1      	cmp	r9, ip
 801dae6:	f84e 2b04 	str.w	r2, [lr], #4
 801daea:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801daee:	d2de      	bcs.n	801daae <quorem+0x42>
 801daf0:	9b00      	ldr	r3, [sp, #0]
 801daf2:	58eb      	ldr	r3, [r5, r3]
 801daf4:	b92b      	cbnz	r3, 801db02 <quorem+0x96>
 801daf6:	9b01      	ldr	r3, [sp, #4]
 801daf8:	3b04      	subs	r3, #4
 801dafa:	429d      	cmp	r5, r3
 801dafc:	461a      	mov	r2, r3
 801dafe:	d32f      	bcc.n	801db60 <quorem+0xf4>
 801db00:	613c      	str	r4, [r7, #16]
 801db02:	4638      	mov	r0, r7
 801db04:	f001 f97a 	bl	801edfc <__mcmp>
 801db08:	2800      	cmp	r0, #0
 801db0a:	db25      	blt.n	801db58 <quorem+0xec>
 801db0c:	4629      	mov	r1, r5
 801db0e:	2000      	movs	r0, #0
 801db10:	f858 2b04 	ldr.w	r2, [r8], #4
 801db14:	f8d1 c000 	ldr.w	ip, [r1]
 801db18:	fa1f fe82 	uxth.w	lr, r2
 801db1c:	fa1f f38c 	uxth.w	r3, ip
 801db20:	eba3 030e 	sub.w	r3, r3, lr
 801db24:	4403      	add	r3, r0
 801db26:	0c12      	lsrs	r2, r2, #16
 801db28:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801db2c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801db30:	b29b      	uxth	r3, r3
 801db32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801db36:	45c1      	cmp	r9, r8
 801db38:	f841 3b04 	str.w	r3, [r1], #4
 801db3c:	ea4f 4022 	mov.w	r0, r2, asr #16
 801db40:	d2e6      	bcs.n	801db10 <quorem+0xa4>
 801db42:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801db46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801db4a:	b922      	cbnz	r2, 801db56 <quorem+0xea>
 801db4c:	3b04      	subs	r3, #4
 801db4e:	429d      	cmp	r5, r3
 801db50:	461a      	mov	r2, r3
 801db52:	d30b      	bcc.n	801db6c <quorem+0x100>
 801db54:	613c      	str	r4, [r7, #16]
 801db56:	3601      	adds	r6, #1
 801db58:	4630      	mov	r0, r6
 801db5a:	b003      	add	sp, #12
 801db5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801db60:	6812      	ldr	r2, [r2, #0]
 801db62:	3b04      	subs	r3, #4
 801db64:	2a00      	cmp	r2, #0
 801db66:	d1cb      	bne.n	801db00 <quorem+0x94>
 801db68:	3c01      	subs	r4, #1
 801db6a:	e7c6      	b.n	801dafa <quorem+0x8e>
 801db6c:	6812      	ldr	r2, [r2, #0]
 801db6e:	3b04      	subs	r3, #4
 801db70:	2a00      	cmp	r2, #0
 801db72:	d1ef      	bne.n	801db54 <quorem+0xe8>
 801db74:	3c01      	subs	r4, #1
 801db76:	e7ea      	b.n	801db4e <quorem+0xe2>
 801db78:	2000      	movs	r0, #0
 801db7a:	e7ee      	b.n	801db5a <quorem+0xee>
 801db7c:	0000      	movs	r0, r0
	...

0801db80 <_dtoa_r>:
 801db80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801db84:	69c7      	ldr	r7, [r0, #28]
 801db86:	b099      	sub	sp, #100	@ 0x64
 801db88:	ed8d 0b02 	vstr	d0, [sp, #8]
 801db8c:	ec55 4b10 	vmov	r4, r5, d0
 801db90:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 801db92:	9109      	str	r1, [sp, #36]	@ 0x24
 801db94:	4683      	mov	fp, r0
 801db96:	920e      	str	r2, [sp, #56]	@ 0x38
 801db98:	9313      	str	r3, [sp, #76]	@ 0x4c
 801db9a:	b97f      	cbnz	r7, 801dbbc <_dtoa_r+0x3c>
 801db9c:	2010      	movs	r0, #16
 801db9e:	f000 fdfd 	bl	801e79c <malloc>
 801dba2:	4602      	mov	r2, r0
 801dba4:	f8cb 001c 	str.w	r0, [fp, #28]
 801dba8:	b920      	cbnz	r0, 801dbb4 <_dtoa_r+0x34>
 801dbaa:	4ba7      	ldr	r3, [pc, #668]	@ (801de48 <_dtoa_r+0x2c8>)
 801dbac:	21ef      	movs	r1, #239	@ 0xef
 801dbae:	48a7      	ldr	r0, [pc, #668]	@ (801de4c <_dtoa_r+0x2cc>)
 801dbb0:	f7ff ff3e 	bl	801da30 <__assert_func>
 801dbb4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801dbb8:	6007      	str	r7, [r0, #0]
 801dbba:	60c7      	str	r7, [r0, #12]
 801dbbc:	f8db 301c 	ldr.w	r3, [fp, #28]
 801dbc0:	6819      	ldr	r1, [r3, #0]
 801dbc2:	b159      	cbz	r1, 801dbdc <_dtoa_r+0x5c>
 801dbc4:	685a      	ldr	r2, [r3, #4]
 801dbc6:	604a      	str	r2, [r1, #4]
 801dbc8:	2301      	movs	r3, #1
 801dbca:	4093      	lsls	r3, r2
 801dbcc:	608b      	str	r3, [r1, #8]
 801dbce:	4658      	mov	r0, fp
 801dbd0:	f000 feda 	bl	801e988 <_Bfree>
 801dbd4:	f8db 301c 	ldr.w	r3, [fp, #28]
 801dbd8:	2200      	movs	r2, #0
 801dbda:	601a      	str	r2, [r3, #0]
 801dbdc:	1e2b      	subs	r3, r5, #0
 801dbde:	bfb9      	ittee	lt
 801dbe0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801dbe4:	9303      	strlt	r3, [sp, #12]
 801dbe6:	2300      	movge	r3, #0
 801dbe8:	6033      	strge	r3, [r6, #0]
 801dbea:	9f03      	ldr	r7, [sp, #12]
 801dbec:	4b98      	ldr	r3, [pc, #608]	@ (801de50 <_dtoa_r+0x2d0>)
 801dbee:	bfbc      	itt	lt
 801dbf0:	2201      	movlt	r2, #1
 801dbf2:	6032      	strlt	r2, [r6, #0]
 801dbf4:	43bb      	bics	r3, r7
 801dbf6:	d112      	bne.n	801dc1e <_dtoa_r+0x9e>
 801dbf8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801dbfa:	f242 730f 	movw	r3, #9999	@ 0x270f
 801dbfe:	6013      	str	r3, [r2, #0]
 801dc00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801dc04:	4323      	orrs	r3, r4
 801dc06:	f000 854d 	beq.w	801e6a4 <_dtoa_r+0xb24>
 801dc0a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801dc0c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801de64 <_dtoa_r+0x2e4>
 801dc10:	2b00      	cmp	r3, #0
 801dc12:	f000 854f 	beq.w	801e6b4 <_dtoa_r+0xb34>
 801dc16:	f10a 0303 	add.w	r3, sl, #3
 801dc1a:	f000 bd49 	b.w	801e6b0 <_dtoa_r+0xb30>
 801dc1e:	ed9d 7b02 	vldr	d7, [sp, #8]
 801dc22:	2200      	movs	r2, #0
 801dc24:	ec51 0b17 	vmov	r0, r1, d7
 801dc28:	2300      	movs	r3, #0
 801dc2a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 801dc2e:	f7e2 ff7b 	bl	8000b28 <__aeabi_dcmpeq>
 801dc32:	4680      	mov	r8, r0
 801dc34:	b158      	cbz	r0, 801dc4e <_dtoa_r+0xce>
 801dc36:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801dc38:	2301      	movs	r3, #1
 801dc3a:	6013      	str	r3, [r2, #0]
 801dc3c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801dc3e:	b113      	cbz	r3, 801dc46 <_dtoa_r+0xc6>
 801dc40:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801dc42:	4b84      	ldr	r3, [pc, #528]	@ (801de54 <_dtoa_r+0x2d4>)
 801dc44:	6013      	str	r3, [r2, #0]
 801dc46:	f8df a220 	ldr.w	sl, [pc, #544]	@ 801de68 <_dtoa_r+0x2e8>
 801dc4a:	f000 bd33 	b.w	801e6b4 <_dtoa_r+0xb34>
 801dc4e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801dc52:	aa16      	add	r2, sp, #88	@ 0x58
 801dc54:	a917      	add	r1, sp, #92	@ 0x5c
 801dc56:	4658      	mov	r0, fp
 801dc58:	f001 f980 	bl	801ef5c <__d2b>
 801dc5c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 801dc60:	4681      	mov	r9, r0
 801dc62:	2e00      	cmp	r6, #0
 801dc64:	d077      	beq.n	801dd56 <_dtoa_r+0x1d6>
 801dc66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801dc68:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 801dc6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801dc70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801dc74:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 801dc78:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801dc7c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 801dc80:	4619      	mov	r1, r3
 801dc82:	2200      	movs	r2, #0
 801dc84:	4b74      	ldr	r3, [pc, #464]	@ (801de58 <_dtoa_r+0x2d8>)
 801dc86:	f7e2 fb2f 	bl	80002e8 <__aeabi_dsub>
 801dc8a:	a369      	add	r3, pc, #420	@ (adr r3, 801de30 <_dtoa_r+0x2b0>)
 801dc8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc90:	f7e2 fce2 	bl	8000658 <__aeabi_dmul>
 801dc94:	a368      	add	r3, pc, #416	@ (adr r3, 801de38 <_dtoa_r+0x2b8>)
 801dc96:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc9a:	f7e2 fb27 	bl	80002ec <__adddf3>
 801dc9e:	4604      	mov	r4, r0
 801dca0:	4630      	mov	r0, r6
 801dca2:	460d      	mov	r5, r1
 801dca4:	f7e2 fc6e 	bl	8000584 <__aeabi_i2d>
 801dca8:	a365      	add	r3, pc, #404	@ (adr r3, 801de40 <_dtoa_r+0x2c0>)
 801dcaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcae:	f7e2 fcd3 	bl	8000658 <__aeabi_dmul>
 801dcb2:	4602      	mov	r2, r0
 801dcb4:	460b      	mov	r3, r1
 801dcb6:	4620      	mov	r0, r4
 801dcb8:	4629      	mov	r1, r5
 801dcba:	f7e2 fb17 	bl	80002ec <__adddf3>
 801dcbe:	4604      	mov	r4, r0
 801dcc0:	460d      	mov	r5, r1
 801dcc2:	f7e2 ff79 	bl	8000bb8 <__aeabi_d2iz>
 801dcc6:	2200      	movs	r2, #0
 801dcc8:	4607      	mov	r7, r0
 801dcca:	2300      	movs	r3, #0
 801dccc:	4620      	mov	r0, r4
 801dcce:	4629      	mov	r1, r5
 801dcd0:	f7e2 ff34 	bl	8000b3c <__aeabi_dcmplt>
 801dcd4:	b140      	cbz	r0, 801dce8 <_dtoa_r+0x168>
 801dcd6:	4638      	mov	r0, r7
 801dcd8:	f7e2 fc54 	bl	8000584 <__aeabi_i2d>
 801dcdc:	4622      	mov	r2, r4
 801dcde:	462b      	mov	r3, r5
 801dce0:	f7e2 ff22 	bl	8000b28 <__aeabi_dcmpeq>
 801dce4:	b900      	cbnz	r0, 801dce8 <_dtoa_r+0x168>
 801dce6:	3f01      	subs	r7, #1
 801dce8:	2f16      	cmp	r7, #22
 801dcea:	d851      	bhi.n	801dd90 <_dtoa_r+0x210>
 801dcec:	4b5b      	ldr	r3, [pc, #364]	@ (801de5c <_dtoa_r+0x2dc>)
 801dcee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801dcf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcf6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801dcfa:	f7e2 ff1f 	bl	8000b3c <__aeabi_dcmplt>
 801dcfe:	2800      	cmp	r0, #0
 801dd00:	d048      	beq.n	801dd94 <_dtoa_r+0x214>
 801dd02:	3f01      	subs	r7, #1
 801dd04:	2300      	movs	r3, #0
 801dd06:	9312      	str	r3, [sp, #72]	@ 0x48
 801dd08:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801dd0a:	1b9b      	subs	r3, r3, r6
 801dd0c:	1e5a      	subs	r2, r3, #1
 801dd0e:	bf44      	itt	mi
 801dd10:	f1c3 0801 	rsbmi	r8, r3, #1
 801dd14:	2300      	movmi	r3, #0
 801dd16:	9208      	str	r2, [sp, #32]
 801dd18:	bf54      	ite	pl
 801dd1a:	f04f 0800 	movpl.w	r8, #0
 801dd1e:	9308      	strmi	r3, [sp, #32]
 801dd20:	2f00      	cmp	r7, #0
 801dd22:	db39      	blt.n	801dd98 <_dtoa_r+0x218>
 801dd24:	9b08      	ldr	r3, [sp, #32]
 801dd26:	970f      	str	r7, [sp, #60]	@ 0x3c
 801dd28:	443b      	add	r3, r7
 801dd2a:	9308      	str	r3, [sp, #32]
 801dd2c:	2300      	movs	r3, #0
 801dd2e:	930a      	str	r3, [sp, #40]	@ 0x28
 801dd30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801dd32:	2b09      	cmp	r3, #9
 801dd34:	d864      	bhi.n	801de00 <_dtoa_r+0x280>
 801dd36:	2b05      	cmp	r3, #5
 801dd38:	bfc4      	itt	gt
 801dd3a:	3b04      	subgt	r3, #4
 801dd3c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 801dd3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801dd40:	f1a3 0302 	sub.w	r3, r3, #2
 801dd44:	bfcc      	ite	gt
 801dd46:	2400      	movgt	r4, #0
 801dd48:	2401      	movle	r4, #1
 801dd4a:	2b03      	cmp	r3, #3
 801dd4c:	d863      	bhi.n	801de16 <_dtoa_r+0x296>
 801dd4e:	e8df f003 	tbb	[pc, r3]
 801dd52:	372a      	.short	0x372a
 801dd54:	5535      	.short	0x5535
 801dd56:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 801dd5a:	441e      	add	r6, r3
 801dd5c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801dd60:	2b20      	cmp	r3, #32
 801dd62:	bfc1      	itttt	gt
 801dd64:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801dd68:	409f      	lslgt	r7, r3
 801dd6a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 801dd6e:	fa24 f303 	lsrgt.w	r3, r4, r3
 801dd72:	bfd6      	itet	le
 801dd74:	f1c3 0320 	rsble	r3, r3, #32
 801dd78:	ea47 0003 	orrgt.w	r0, r7, r3
 801dd7c:	fa04 f003 	lslle.w	r0, r4, r3
 801dd80:	f7e2 fbf0 	bl	8000564 <__aeabi_ui2d>
 801dd84:	2201      	movs	r2, #1
 801dd86:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801dd8a:	3e01      	subs	r6, #1
 801dd8c:	9214      	str	r2, [sp, #80]	@ 0x50
 801dd8e:	e777      	b.n	801dc80 <_dtoa_r+0x100>
 801dd90:	2301      	movs	r3, #1
 801dd92:	e7b8      	b.n	801dd06 <_dtoa_r+0x186>
 801dd94:	9012      	str	r0, [sp, #72]	@ 0x48
 801dd96:	e7b7      	b.n	801dd08 <_dtoa_r+0x188>
 801dd98:	427b      	negs	r3, r7
 801dd9a:	930a      	str	r3, [sp, #40]	@ 0x28
 801dd9c:	2300      	movs	r3, #0
 801dd9e:	eba8 0807 	sub.w	r8, r8, r7
 801dda2:	930f      	str	r3, [sp, #60]	@ 0x3c
 801dda4:	e7c4      	b.n	801dd30 <_dtoa_r+0x1b0>
 801dda6:	2300      	movs	r3, #0
 801dda8:	930b      	str	r3, [sp, #44]	@ 0x2c
 801ddaa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801ddac:	2b00      	cmp	r3, #0
 801ddae:	dc35      	bgt.n	801de1c <_dtoa_r+0x29c>
 801ddb0:	2301      	movs	r3, #1
 801ddb2:	9300      	str	r3, [sp, #0]
 801ddb4:	9307      	str	r3, [sp, #28]
 801ddb6:	461a      	mov	r2, r3
 801ddb8:	920e      	str	r2, [sp, #56]	@ 0x38
 801ddba:	e00b      	b.n	801ddd4 <_dtoa_r+0x254>
 801ddbc:	2301      	movs	r3, #1
 801ddbe:	e7f3      	b.n	801dda8 <_dtoa_r+0x228>
 801ddc0:	2300      	movs	r3, #0
 801ddc2:	930b      	str	r3, [sp, #44]	@ 0x2c
 801ddc4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801ddc6:	18fb      	adds	r3, r7, r3
 801ddc8:	9300      	str	r3, [sp, #0]
 801ddca:	3301      	adds	r3, #1
 801ddcc:	2b01      	cmp	r3, #1
 801ddce:	9307      	str	r3, [sp, #28]
 801ddd0:	bfb8      	it	lt
 801ddd2:	2301      	movlt	r3, #1
 801ddd4:	f8db 001c 	ldr.w	r0, [fp, #28]
 801ddd8:	2100      	movs	r1, #0
 801ddda:	2204      	movs	r2, #4
 801dddc:	f102 0514 	add.w	r5, r2, #20
 801dde0:	429d      	cmp	r5, r3
 801dde2:	d91f      	bls.n	801de24 <_dtoa_r+0x2a4>
 801dde4:	6041      	str	r1, [r0, #4]
 801dde6:	4658      	mov	r0, fp
 801dde8:	f000 fd8e 	bl	801e908 <_Balloc>
 801ddec:	4682      	mov	sl, r0
 801ddee:	2800      	cmp	r0, #0
 801ddf0:	d13c      	bne.n	801de6c <_dtoa_r+0x2ec>
 801ddf2:	4b1b      	ldr	r3, [pc, #108]	@ (801de60 <_dtoa_r+0x2e0>)
 801ddf4:	4602      	mov	r2, r0
 801ddf6:	f240 11af 	movw	r1, #431	@ 0x1af
 801ddfa:	e6d8      	b.n	801dbae <_dtoa_r+0x2e>
 801ddfc:	2301      	movs	r3, #1
 801ddfe:	e7e0      	b.n	801ddc2 <_dtoa_r+0x242>
 801de00:	2401      	movs	r4, #1
 801de02:	2300      	movs	r3, #0
 801de04:	9309      	str	r3, [sp, #36]	@ 0x24
 801de06:	940b      	str	r4, [sp, #44]	@ 0x2c
 801de08:	f04f 33ff 	mov.w	r3, #4294967295
 801de0c:	9300      	str	r3, [sp, #0]
 801de0e:	9307      	str	r3, [sp, #28]
 801de10:	2200      	movs	r2, #0
 801de12:	2312      	movs	r3, #18
 801de14:	e7d0      	b.n	801ddb8 <_dtoa_r+0x238>
 801de16:	2301      	movs	r3, #1
 801de18:	930b      	str	r3, [sp, #44]	@ 0x2c
 801de1a:	e7f5      	b.n	801de08 <_dtoa_r+0x288>
 801de1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801de1e:	9300      	str	r3, [sp, #0]
 801de20:	9307      	str	r3, [sp, #28]
 801de22:	e7d7      	b.n	801ddd4 <_dtoa_r+0x254>
 801de24:	3101      	adds	r1, #1
 801de26:	0052      	lsls	r2, r2, #1
 801de28:	e7d8      	b.n	801dddc <_dtoa_r+0x25c>
 801de2a:	bf00      	nop
 801de2c:	f3af 8000 	nop.w
 801de30:	636f4361 	.word	0x636f4361
 801de34:	3fd287a7 	.word	0x3fd287a7
 801de38:	8b60c8b3 	.word	0x8b60c8b3
 801de3c:	3fc68a28 	.word	0x3fc68a28
 801de40:	509f79fb 	.word	0x509f79fb
 801de44:	3fd34413 	.word	0x3fd34413
 801de48:	08024220 	.word	0x08024220
 801de4c:	0802440d 	.word	0x0802440d
 801de50:	7ff00000 	.word	0x7ff00000
 801de54:	080243a1 	.word	0x080243a1
 801de58:	3ff80000 	.word	0x3ff80000
 801de5c:	08024508 	.word	0x08024508
 801de60:	08024465 	.word	0x08024465
 801de64:	08024409 	.word	0x08024409
 801de68:	080243a0 	.word	0x080243a0
 801de6c:	f8db 301c 	ldr.w	r3, [fp, #28]
 801de70:	6018      	str	r0, [r3, #0]
 801de72:	9b07      	ldr	r3, [sp, #28]
 801de74:	2b0e      	cmp	r3, #14
 801de76:	f200 80a4 	bhi.w	801dfc2 <_dtoa_r+0x442>
 801de7a:	2c00      	cmp	r4, #0
 801de7c:	f000 80a1 	beq.w	801dfc2 <_dtoa_r+0x442>
 801de80:	2f00      	cmp	r7, #0
 801de82:	dd33      	ble.n	801deec <_dtoa_r+0x36c>
 801de84:	4bad      	ldr	r3, [pc, #692]	@ (801e13c <_dtoa_r+0x5bc>)
 801de86:	f007 020f 	and.w	r2, r7, #15
 801de8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801de8e:	ed93 7b00 	vldr	d7, [r3]
 801de92:	05f8      	lsls	r0, r7, #23
 801de94:	ed8d 7b04 	vstr	d7, [sp, #16]
 801de98:	ea4f 1427 	mov.w	r4, r7, asr #4
 801de9c:	d516      	bpl.n	801decc <_dtoa_r+0x34c>
 801de9e:	4ba8      	ldr	r3, [pc, #672]	@ (801e140 <_dtoa_r+0x5c0>)
 801dea0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801dea4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801dea8:	f7e2 fd00 	bl	80008ac <__aeabi_ddiv>
 801deac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801deb0:	f004 040f 	and.w	r4, r4, #15
 801deb4:	2603      	movs	r6, #3
 801deb6:	4da2      	ldr	r5, [pc, #648]	@ (801e140 <_dtoa_r+0x5c0>)
 801deb8:	b954      	cbnz	r4, 801ded0 <_dtoa_r+0x350>
 801deba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801debe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801dec2:	f7e2 fcf3 	bl	80008ac <__aeabi_ddiv>
 801dec6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801deca:	e028      	b.n	801df1e <_dtoa_r+0x39e>
 801decc:	2602      	movs	r6, #2
 801dece:	e7f2      	b.n	801deb6 <_dtoa_r+0x336>
 801ded0:	07e1      	lsls	r1, r4, #31
 801ded2:	d508      	bpl.n	801dee6 <_dtoa_r+0x366>
 801ded4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801ded8:	e9d5 2300 	ldrd	r2, r3, [r5]
 801dedc:	f7e2 fbbc 	bl	8000658 <__aeabi_dmul>
 801dee0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801dee4:	3601      	adds	r6, #1
 801dee6:	1064      	asrs	r4, r4, #1
 801dee8:	3508      	adds	r5, #8
 801deea:	e7e5      	b.n	801deb8 <_dtoa_r+0x338>
 801deec:	f000 80d2 	beq.w	801e094 <_dtoa_r+0x514>
 801def0:	427c      	negs	r4, r7
 801def2:	4b92      	ldr	r3, [pc, #584]	@ (801e13c <_dtoa_r+0x5bc>)
 801def4:	4d92      	ldr	r5, [pc, #584]	@ (801e140 <_dtoa_r+0x5c0>)
 801def6:	f004 020f 	and.w	r2, r4, #15
 801defa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801defe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801df02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801df06:	f7e2 fba7 	bl	8000658 <__aeabi_dmul>
 801df0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801df0e:	1124      	asrs	r4, r4, #4
 801df10:	2300      	movs	r3, #0
 801df12:	2602      	movs	r6, #2
 801df14:	2c00      	cmp	r4, #0
 801df16:	f040 80b2 	bne.w	801e07e <_dtoa_r+0x4fe>
 801df1a:	2b00      	cmp	r3, #0
 801df1c:	d1d3      	bne.n	801dec6 <_dtoa_r+0x346>
 801df1e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801df20:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801df24:	2b00      	cmp	r3, #0
 801df26:	f000 80b7 	beq.w	801e098 <_dtoa_r+0x518>
 801df2a:	4b86      	ldr	r3, [pc, #536]	@ (801e144 <_dtoa_r+0x5c4>)
 801df2c:	2200      	movs	r2, #0
 801df2e:	4620      	mov	r0, r4
 801df30:	4629      	mov	r1, r5
 801df32:	f7e2 fe03 	bl	8000b3c <__aeabi_dcmplt>
 801df36:	2800      	cmp	r0, #0
 801df38:	f000 80ae 	beq.w	801e098 <_dtoa_r+0x518>
 801df3c:	9b07      	ldr	r3, [sp, #28]
 801df3e:	2b00      	cmp	r3, #0
 801df40:	f000 80aa 	beq.w	801e098 <_dtoa_r+0x518>
 801df44:	9b00      	ldr	r3, [sp, #0]
 801df46:	2b00      	cmp	r3, #0
 801df48:	dd37      	ble.n	801dfba <_dtoa_r+0x43a>
 801df4a:	1e7b      	subs	r3, r7, #1
 801df4c:	9304      	str	r3, [sp, #16]
 801df4e:	4620      	mov	r0, r4
 801df50:	4b7d      	ldr	r3, [pc, #500]	@ (801e148 <_dtoa_r+0x5c8>)
 801df52:	2200      	movs	r2, #0
 801df54:	4629      	mov	r1, r5
 801df56:	f7e2 fb7f 	bl	8000658 <__aeabi_dmul>
 801df5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801df5e:	9c00      	ldr	r4, [sp, #0]
 801df60:	3601      	adds	r6, #1
 801df62:	4630      	mov	r0, r6
 801df64:	f7e2 fb0e 	bl	8000584 <__aeabi_i2d>
 801df68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801df6c:	f7e2 fb74 	bl	8000658 <__aeabi_dmul>
 801df70:	4b76      	ldr	r3, [pc, #472]	@ (801e14c <_dtoa_r+0x5cc>)
 801df72:	2200      	movs	r2, #0
 801df74:	f7e2 f9ba 	bl	80002ec <__adddf3>
 801df78:	4605      	mov	r5, r0
 801df7a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801df7e:	2c00      	cmp	r4, #0
 801df80:	f040 808d 	bne.w	801e09e <_dtoa_r+0x51e>
 801df84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801df88:	4b71      	ldr	r3, [pc, #452]	@ (801e150 <_dtoa_r+0x5d0>)
 801df8a:	2200      	movs	r2, #0
 801df8c:	f7e2 f9ac 	bl	80002e8 <__aeabi_dsub>
 801df90:	4602      	mov	r2, r0
 801df92:	460b      	mov	r3, r1
 801df94:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801df98:	462a      	mov	r2, r5
 801df9a:	4633      	mov	r3, r6
 801df9c:	f7e2 fdec 	bl	8000b78 <__aeabi_dcmpgt>
 801dfa0:	2800      	cmp	r0, #0
 801dfa2:	f040 828b 	bne.w	801e4bc <_dtoa_r+0x93c>
 801dfa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801dfaa:	462a      	mov	r2, r5
 801dfac:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801dfb0:	f7e2 fdc4 	bl	8000b3c <__aeabi_dcmplt>
 801dfb4:	2800      	cmp	r0, #0
 801dfb6:	f040 8128 	bne.w	801e20a <_dtoa_r+0x68a>
 801dfba:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 801dfbe:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801dfc2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801dfc4:	2b00      	cmp	r3, #0
 801dfc6:	f2c0 815a 	blt.w	801e27e <_dtoa_r+0x6fe>
 801dfca:	2f0e      	cmp	r7, #14
 801dfcc:	f300 8157 	bgt.w	801e27e <_dtoa_r+0x6fe>
 801dfd0:	4b5a      	ldr	r3, [pc, #360]	@ (801e13c <_dtoa_r+0x5bc>)
 801dfd2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801dfd6:	ed93 7b00 	vldr	d7, [r3]
 801dfda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801dfdc:	2b00      	cmp	r3, #0
 801dfde:	ed8d 7b00 	vstr	d7, [sp]
 801dfe2:	da03      	bge.n	801dfec <_dtoa_r+0x46c>
 801dfe4:	9b07      	ldr	r3, [sp, #28]
 801dfe6:	2b00      	cmp	r3, #0
 801dfe8:	f340 8101 	ble.w	801e1ee <_dtoa_r+0x66e>
 801dfec:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801dff0:	4656      	mov	r6, sl
 801dff2:	e9dd 2300 	ldrd	r2, r3, [sp]
 801dff6:	4620      	mov	r0, r4
 801dff8:	4629      	mov	r1, r5
 801dffa:	f7e2 fc57 	bl	80008ac <__aeabi_ddiv>
 801dffe:	f7e2 fddb 	bl	8000bb8 <__aeabi_d2iz>
 801e002:	4680      	mov	r8, r0
 801e004:	f7e2 fabe 	bl	8000584 <__aeabi_i2d>
 801e008:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e00c:	f7e2 fb24 	bl	8000658 <__aeabi_dmul>
 801e010:	4602      	mov	r2, r0
 801e012:	460b      	mov	r3, r1
 801e014:	4620      	mov	r0, r4
 801e016:	4629      	mov	r1, r5
 801e018:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801e01c:	f7e2 f964 	bl	80002e8 <__aeabi_dsub>
 801e020:	f806 4b01 	strb.w	r4, [r6], #1
 801e024:	9d07      	ldr	r5, [sp, #28]
 801e026:	eba6 040a 	sub.w	r4, r6, sl
 801e02a:	42a5      	cmp	r5, r4
 801e02c:	4602      	mov	r2, r0
 801e02e:	460b      	mov	r3, r1
 801e030:	f040 8117 	bne.w	801e262 <_dtoa_r+0x6e2>
 801e034:	f7e2 f95a 	bl	80002ec <__adddf3>
 801e038:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e03c:	4604      	mov	r4, r0
 801e03e:	460d      	mov	r5, r1
 801e040:	f7e2 fd9a 	bl	8000b78 <__aeabi_dcmpgt>
 801e044:	2800      	cmp	r0, #0
 801e046:	f040 80f9 	bne.w	801e23c <_dtoa_r+0x6bc>
 801e04a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e04e:	4620      	mov	r0, r4
 801e050:	4629      	mov	r1, r5
 801e052:	f7e2 fd69 	bl	8000b28 <__aeabi_dcmpeq>
 801e056:	b118      	cbz	r0, 801e060 <_dtoa_r+0x4e0>
 801e058:	f018 0f01 	tst.w	r8, #1
 801e05c:	f040 80ee 	bne.w	801e23c <_dtoa_r+0x6bc>
 801e060:	4649      	mov	r1, r9
 801e062:	4658      	mov	r0, fp
 801e064:	f000 fc90 	bl	801e988 <_Bfree>
 801e068:	2300      	movs	r3, #0
 801e06a:	7033      	strb	r3, [r6, #0]
 801e06c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801e06e:	3701      	adds	r7, #1
 801e070:	601f      	str	r7, [r3, #0]
 801e072:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801e074:	2b00      	cmp	r3, #0
 801e076:	f000 831d 	beq.w	801e6b4 <_dtoa_r+0xb34>
 801e07a:	601e      	str	r6, [r3, #0]
 801e07c:	e31a      	b.n	801e6b4 <_dtoa_r+0xb34>
 801e07e:	07e2      	lsls	r2, r4, #31
 801e080:	d505      	bpl.n	801e08e <_dtoa_r+0x50e>
 801e082:	e9d5 2300 	ldrd	r2, r3, [r5]
 801e086:	f7e2 fae7 	bl	8000658 <__aeabi_dmul>
 801e08a:	3601      	adds	r6, #1
 801e08c:	2301      	movs	r3, #1
 801e08e:	1064      	asrs	r4, r4, #1
 801e090:	3508      	adds	r5, #8
 801e092:	e73f      	b.n	801df14 <_dtoa_r+0x394>
 801e094:	2602      	movs	r6, #2
 801e096:	e742      	b.n	801df1e <_dtoa_r+0x39e>
 801e098:	9c07      	ldr	r4, [sp, #28]
 801e09a:	9704      	str	r7, [sp, #16]
 801e09c:	e761      	b.n	801df62 <_dtoa_r+0x3e2>
 801e09e:	4b27      	ldr	r3, [pc, #156]	@ (801e13c <_dtoa_r+0x5bc>)
 801e0a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801e0a2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801e0a6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801e0aa:	4454      	add	r4, sl
 801e0ac:	2900      	cmp	r1, #0
 801e0ae:	d053      	beq.n	801e158 <_dtoa_r+0x5d8>
 801e0b0:	4928      	ldr	r1, [pc, #160]	@ (801e154 <_dtoa_r+0x5d4>)
 801e0b2:	2000      	movs	r0, #0
 801e0b4:	f7e2 fbfa 	bl	80008ac <__aeabi_ddiv>
 801e0b8:	4633      	mov	r3, r6
 801e0ba:	462a      	mov	r2, r5
 801e0bc:	f7e2 f914 	bl	80002e8 <__aeabi_dsub>
 801e0c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801e0c4:	4656      	mov	r6, sl
 801e0c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e0ca:	f7e2 fd75 	bl	8000bb8 <__aeabi_d2iz>
 801e0ce:	4605      	mov	r5, r0
 801e0d0:	f7e2 fa58 	bl	8000584 <__aeabi_i2d>
 801e0d4:	4602      	mov	r2, r0
 801e0d6:	460b      	mov	r3, r1
 801e0d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e0dc:	f7e2 f904 	bl	80002e8 <__aeabi_dsub>
 801e0e0:	3530      	adds	r5, #48	@ 0x30
 801e0e2:	4602      	mov	r2, r0
 801e0e4:	460b      	mov	r3, r1
 801e0e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801e0ea:	f806 5b01 	strb.w	r5, [r6], #1
 801e0ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801e0f2:	f7e2 fd23 	bl	8000b3c <__aeabi_dcmplt>
 801e0f6:	2800      	cmp	r0, #0
 801e0f8:	d171      	bne.n	801e1de <_dtoa_r+0x65e>
 801e0fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801e0fe:	4911      	ldr	r1, [pc, #68]	@ (801e144 <_dtoa_r+0x5c4>)
 801e100:	2000      	movs	r0, #0
 801e102:	f7e2 f8f1 	bl	80002e8 <__aeabi_dsub>
 801e106:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801e10a:	f7e2 fd17 	bl	8000b3c <__aeabi_dcmplt>
 801e10e:	2800      	cmp	r0, #0
 801e110:	f040 8095 	bne.w	801e23e <_dtoa_r+0x6be>
 801e114:	42a6      	cmp	r6, r4
 801e116:	f43f af50 	beq.w	801dfba <_dtoa_r+0x43a>
 801e11a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801e11e:	4b0a      	ldr	r3, [pc, #40]	@ (801e148 <_dtoa_r+0x5c8>)
 801e120:	2200      	movs	r2, #0
 801e122:	f7e2 fa99 	bl	8000658 <__aeabi_dmul>
 801e126:	4b08      	ldr	r3, [pc, #32]	@ (801e148 <_dtoa_r+0x5c8>)
 801e128:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801e12c:	2200      	movs	r2, #0
 801e12e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e132:	f7e2 fa91 	bl	8000658 <__aeabi_dmul>
 801e136:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e13a:	e7c4      	b.n	801e0c6 <_dtoa_r+0x546>
 801e13c:	08024508 	.word	0x08024508
 801e140:	080244e0 	.word	0x080244e0
 801e144:	3ff00000 	.word	0x3ff00000
 801e148:	40240000 	.word	0x40240000
 801e14c:	401c0000 	.word	0x401c0000
 801e150:	40140000 	.word	0x40140000
 801e154:	3fe00000 	.word	0x3fe00000
 801e158:	4631      	mov	r1, r6
 801e15a:	4628      	mov	r0, r5
 801e15c:	f7e2 fa7c 	bl	8000658 <__aeabi_dmul>
 801e160:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801e164:	9415      	str	r4, [sp, #84]	@ 0x54
 801e166:	4656      	mov	r6, sl
 801e168:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e16c:	f7e2 fd24 	bl	8000bb8 <__aeabi_d2iz>
 801e170:	4605      	mov	r5, r0
 801e172:	f7e2 fa07 	bl	8000584 <__aeabi_i2d>
 801e176:	4602      	mov	r2, r0
 801e178:	460b      	mov	r3, r1
 801e17a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e17e:	f7e2 f8b3 	bl	80002e8 <__aeabi_dsub>
 801e182:	3530      	adds	r5, #48	@ 0x30
 801e184:	f806 5b01 	strb.w	r5, [r6], #1
 801e188:	4602      	mov	r2, r0
 801e18a:	460b      	mov	r3, r1
 801e18c:	42a6      	cmp	r6, r4
 801e18e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801e192:	f04f 0200 	mov.w	r2, #0
 801e196:	d124      	bne.n	801e1e2 <_dtoa_r+0x662>
 801e198:	4bac      	ldr	r3, [pc, #688]	@ (801e44c <_dtoa_r+0x8cc>)
 801e19a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801e19e:	f7e2 f8a5 	bl	80002ec <__adddf3>
 801e1a2:	4602      	mov	r2, r0
 801e1a4:	460b      	mov	r3, r1
 801e1a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e1aa:	f7e2 fce5 	bl	8000b78 <__aeabi_dcmpgt>
 801e1ae:	2800      	cmp	r0, #0
 801e1b0:	d145      	bne.n	801e23e <_dtoa_r+0x6be>
 801e1b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801e1b6:	49a5      	ldr	r1, [pc, #660]	@ (801e44c <_dtoa_r+0x8cc>)
 801e1b8:	2000      	movs	r0, #0
 801e1ba:	f7e2 f895 	bl	80002e8 <__aeabi_dsub>
 801e1be:	4602      	mov	r2, r0
 801e1c0:	460b      	mov	r3, r1
 801e1c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e1c6:	f7e2 fcb9 	bl	8000b3c <__aeabi_dcmplt>
 801e1ca:	2800      	cmp	r0, #0
 801e1cc:	f43f aef5 	beq.w	801dfba <_dtoa_r+0x43a>
 801e1d0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 801e1d2:	1e73      	subs	r3, r6, #1
 801e1d4:	9315      	str	r3, [sp, #84]	@ 0x54
 801e1d6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801e1da:	2b30      	cmp	r3, #48	@ 0x30
 801e1dc:	d0f8      	beq.n	801e1d0 <_dtoa_r+0x650>
 801e1de:	9f04      	ldr	r7, [sp, #16]
 801e1e0:	e73e      	b.n	801e060 <_dtoa_r+0x4e0>
 801e1e2:	4b9b      	ldr	r3, [pc, #620]	@ (801e450 <_dtoa_r+0x8d0>)
 801e1e4:	f7e2 fa38 	bl	8000658 <__aeabi_dmul>
 801e1e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e1ec:	e7bc      	b.n	801e168 <_dtoa_r+0x5e8>
 801e1ee:	d10c      	bne.n	801e20a <_dtoa_r+0x68a>
 801e1f0:	4b98      	ldr	r3, [pc, #608]	@ (801e454 <_dtoa_r+0x8d4>)
 801e1f2:	2200      	movs	r2, #0
 801e1f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e1f8:	f7e2 fa2e 	bl	8000658 <__aeabi_dmul>
 801e1fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801e200:	f7e2 fcb0 	bl	8000b64 <__aeabi_dcmpge>
 801e204:	2800      	cmp	r0, #0
 801e206:	f000 8157 	beq.w	801e4b8 <_dtoa_r+0x938>
 801e20a:	2400      	movs	r4, #0
 801e20c:	4625      	mov	r5, r4
 801e20e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801e210:	43db      	mvns	r3, r3
 801e212:	9304      	str	r3, [sp, #16]
 801e214:	4656      	mov	r6, sl
 801e216:	2700      	movs	r7, #0
 801e218:	4621      	mov	r1, r4
 801e21a:	4658      	mov	r0, fp
 801e21c:	f000 fbb4 	bl	801e988 <_Bfree>
 801e220:	2d00      	cmp	r5, #0
 801e222:	d0dc      	beq.n	801e1de <_dtoa_r+0x65e>
 801e224:	b12f      	cbz	r7, 801e232 <_dtoa_r+0x6b2>
 801e226:	42af      	cmp	r7, r5
 801e228:	d003      	beq.n	801e232 <_dtoa_r+0x6b2>
 801e22a:	4639      	mov	r1, r7
 801e22c:	4658      	mov	r0, fp
 801e22e:	f000 fbab 	bl	801e988 <_Bfree>
 801e232:	4629      	mov	r1, r5
 801e234:	4658      	mov	r0, fp
 801e236:	f000 fba7 	bl	801e988 <_Bfree>
 801e23a:	e7d0      	b.n	801e1de <_dtoa_r+0x65e>
 801e23c:	9704      	str	r7, [sp, #16]
 801e23e:	4633      	mov	r3, r6
 801e240:	461e      	mov	r6, r3
 801e242:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801e246:	2a39      	cmp	r2, #57	@ 0x39
 801e248:	d107      	bne.n	801e25a <_dtoa_r+0x6da>
 801e24a:	459a      	cmp	sl, r3
 801e24c:	d1f8      	bne.n	801e240 <_dtoa_r+0x6c0>
 801e24e:	9a04      	ldr	r2, [sp, #16]
 801e250:	3201      	adds	r2, #1
 801e252:	9204      	str	r2, [sp, #16]
 801e254:	2230      	movs	r2, #48	@ 0x30
 801e256:	f88a 2000 	strb.w	r2, [sl]
 801e25a:	781a      	ldrb	r2, [r3, #0]
 801e25c:	3201      	adds	r2, #1
 801e25e:	701a      	strb	r2, [r3, #0]
 801e260:	e7bd      	b.n	801e1de <_dtoa_r+0x65e>
 801e262:	4b7b      	ldr	r3, [pc, #492]	@ (801e450 <_dtoa_r+0x8d0>)
 801e264:	2200      	movs	r2, #0
 801e266:	f7e2 f9f7 	bl	8000658 <__aeabi_dmul>
 801e26a:	2200      	movs	r2, #0
 801e26c:	2300      	movs	r3, #0
 801e26e:	4604      	mov	r4, r0
 801e270:	460d      	mov	r5, r1
 801e272:	f7e2 fc59 	bl	8000b28 <__aeabi_dcmpeq>
 801e276:	2800      	cmp	r0, #0
 801e278:	f43f aebb 	beq.w	801dff2 <_dtoa_r+0x472>
 801e27c:	e6f0      	b.n	801e060 <_dtoa_r+0x4e0>
 801e27e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801e280:	2a00      	cmp	r2, #0
 801e282:	f000 80db 	beq.w	801e43c <_dtoa_r+0x8bc>
 801e286:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801e288:	2a01      	cmp	r2, #1
 801e28a:	f300 80bf 	bgt.w	801e40c <_dtoa_r+0x88c>
 801e28e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801e290:	2a00      	cmp	r2, #0
 801e292:	f000 80b7 	beq.w	801e404 <_dtoa_r+0x884>
 801e296:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801e29a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801e29c:	4646      	mov	r6, r8
 801e29e:	9a08      	ldr	r2, [sp, #32]
 801e2a0:	2101      	movs	r1, #1
 801e2a2:	441a      	add	r2, r3
 801e2a4:	4658      	mov	r0, fp
 801e2a6:	4498      	add	r8, r3
 801e2a8:	9208      	str	r2, [sp, #32]
 801e2aa:	f000 fc21 	bl	801eaf0 <__i2b>
 801e2ae:	4605      	mov	r5, r0
 801e2b0:	b15e      	cbz	r6, 801e2ca <_dtoa_r+0x74a>
 801e2b2:	9b08      	ldr	r3, [sp, #32]
 801e2b4:	2b00      	cmp	r3, #0
 801e2b6:	dd08      	ble.n	801e2ca <_dtoa_r+0x74a>
 801e2b8:	42b3      	cmp	r3, r6
 801e2ba:	9a08      	ldr	r2, [sp, #32]
 801e2bc:	bfa8      	it	ge
 801e2be:	4633      	movge	r3, r6
 801e2c0:	eba8 0803 	sub.w	r8, r8, r3
 801e2c4:	1af6      	subs	r6, r6, r3
 801e2c6:	1ad3      	subs	r3, r2, r3
 801e2c8:	9308      	str	r3, [sp, #32]
 801e2ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e2cc:	b1f3      	cbz	r3, 801e30c <_dtoa_r+0x78c>
 801e2ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801e2d0:	2b00      	cmp	r3, #0
 801e2d2:	f000 80b7 	beq.w	801e444 <_dtoa_r+0x8c4>
 801e2d6:	b18c      	cbz	r4, 801e2fc <_dtoa_r+0x77c>
 801e2d8:	4629      	mov	r1, r5
 801e2da:	4622      	mov	r2, r4
 801e2dc:	4658      	mov	r0, fp
 801e2de:	f000 fcc7 	bl	801ec70 <__pow5mult>
 801e2e2:	464a      	mov	r2, r9
 801e2e4:	4601      	mov	r1, r0
 801e2e6:	4605      	mov	r5, r0
 801e2e8:	4658      	mov	r0, fp
 801e2ea:	f000 fc17 	bl	801eb1c <__multiply>
 801e2ee:	4649      	mov	r1, r9
 801e2f0:	9004      	str	r0, [sp, #16]
 801e2f2:	4658      	mov	r0, fp
 801e2f4:	f000 fb48 	bl	801e988 <_Bfree>
 801e2f8:	9b04      	ldr	r3, [sp, #16]
 801e2fa:	4699      	mov	r9, r3
 801e2fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e2fe:	1b1a      	subs	r2, r3, r4
 801e300:	d004      	beq.n	801e30c <_dtoa_r+0x78c>
 801e302:	4649      	mov	r1, r9
 801e304:	4658      	mov	r0, fp
 801e306:	f000 fcb3 	bl	801ec70 <__pow5mult>
 801e30a:	4681      	mov	r9, r0
 801e30c:	2101      	movs	r1, #1
 801e30e:	4658      	mov	r0, fp
 801e310:	f000 fbee 	bl	801eaf0 <__i2b>
 801e314:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e316:	4604      	mov	r4, r0
 801e318:	2b00      	cmp	r3, #0
 801e31a:	f000 81cf 	beq.w	801e6bc <_dtoa_r+0xb3c>
 801e31e:	461a      	mov	r2, r3
 801e320:	4601      	mov	r1, r0
 801e322:	4658      	mov	r0, fp
 801e324:	f000 fca4 	bl	801ec70 <__pow5mult>
 801e328:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e32a:	2b01      	cmp	r3, #1
 801e32c:	4604      	mov	r4, r0
 801e32e:	f300 8095 	bgt.w	801e45c <_dtoa_r+0x8dc>
 801e332:	9b02      	ldr	r3, [sp, #8]
 801e334:	2b00      	cmp	r3, #0
 801e336:	f040 8087 	bne.w	801e448 <_dtoa_r+0x8c8>
 801e33a:	9b03      	ldr	r3, [sp, #12]
 801e33c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801e340:	2b00      	cmp	r3, #0
 801e342:	f040 8089 	bne.w	801e458 <_dtoa_r+0x8d8>
 801e346:	9b03      	ldr	r3, [sp, #12]
 801e348:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801e34c:	0d1b      	lsrs	r3, r3, #20
 801e34e:	051b      	lsls	r3, r3, #20
 801e350:	b12b      	cbz	r3, 801e35e <_dtoa_r+0x7de>
 801e352:	9b08      	ldr	r3, [sp, #32]
 801e354:	3301      	adds	r3, #1
 801e356:	9308      	str	r3, [sp, #32]
 801e358:	f108 0801 	add.w	r8, r8, #1
 801e35c:	2301      	movs	r3, #1
 801e35e:	930a      	str	r3, [sp, #40]	@ 0x28
 801e360:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e362:	2b00      	cmp	r3, #0
 801e364:	f000 81b0 	beq.w	801e6c8 <_dtoa_r+0xb48>
 801e368:	6923      	ldr	r3, [r4, #16]
 801e36a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801e36e:	6918      	ldr	r0, [r3, #16]
 801e370:	f000 fb72 	bl	801ea58 <__hi0bits>
 801e374:	f1c0 0020 	rsb	r0, r0, #32
 801e378:	9b08      	ldr	r3, [sp, #32]
 801e37a:	4418      	add	r0, r3
 801e37c:	f010 001f 	ands.w	r0, r0, #31
 801e380:	d077      	beq.n	801e472 <_dtoa_r+0x8f2>
 801e382:	f1c0 0320 	rsb	r3, r0, #32
 801e386:	2b04      	cmp	r3, #4
 801e388:	dd6b      	ble.n	801e462 <_dtoa_r+0x8e2>
 801e38a:	9b08      	ldr	r3, [sp, #32]
 801e38c:	f1c0 001c 	rsb	r0, r0, #28
 801e390:	4403      	add	r3, r0
 801e392:	4480      	add	r8, r0
 801e394:	4406      	add	r6, r0
 801e396:	9308      	str	r3, [sp, #32]
 801e398:	f1b8 0f00 	cmp.w	r8, #0
 801e39c:	dd05      	ble.n	801e3aa <_dtoa_r+0x82a>
 801e39e:	4649      	mov	r1, r9
 801e3a0:	4642      	mov	r2, r8
 801e3a2:	4658      	mov	r0, fp
 801e3a4:	f000 fcbe 	bl	801ed24 <__lshift>
 801e3a8:	4681      	mov	r9, r0
 801e3aa:	9b08      	ldr	r3, [sp, #32]
 801e3ac:	2b00      	cmp	r3, #0
 801e3ae:	dd05      	ble.n	801e3bc <_dtoa_r+0x83c>
 801e3b0:	4621      	mov	r1, r4
 801e3b2:	461a      	mov	r2, r3
 801e3b4:	4658      	mov	r0, fp
 801e3b6:	f000 fcb5 	bl	801ed24 <__lshift>
 801e3ba:	4604      	mov	r4, r0
 801e3bc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801e3be:	2b00      	cmp	r3, #0
 801e3c0:	d059      	beq.n	801e476 <_dtoa_r+0x8f6>
 801e3c2:	4621      	mov	r1, r4
 801e3c4:	4648      	mov	r0, r9
 801e3c6:	f000 fd19 	bl	801edfc <__mcmp>
 801e3ca:	2800      	cmp	r0, #0
 801e3cc:	da53      	bge.n	801e476 <_dtoa_r+0x8f6>
 801e3ce:	1e7b      	subs	r3, r7, #1
 801e3d0:	9304      	str	r3, [sp, #16]
 801e3d2:	4649      	mov	r1, r9
 801e3d4:	2300      	movs	r3, #0
 801e3d6:	220a      	movs	r2, #10
 801e3d8:	4658      	mov	r0, fp
 801e3da:	f000 faf7 	bl	801e9cc <__multadd>
 801e3de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801e3e0:	4681      	mov	r9, r0
 801e3e2:	2b00      	cmp	r3, #0
 801e3e4:	f000 8172 	beq.w	801e6cc <_dtoa_r+0xb4c>
 801e3e8:	2300      	movs	r3, #0
 801e3ea:	4629      	mov	r1, r5
 801e3ec:	220a      	movs	r2, #10
 801e3ee:	4658      	mov	r0, fp
 801e3f0:	f000 faec 	bl	801e9cc <__multadd>
 801e3f4:	9b00      	ldr	r3, [sp, #0]
 801e3f6:	2b00      	cmp	r3, #0
 801e3f8:	4605      	mov	r5, r0
 801e3fa:	dc67      	bgt.n	801e4cc <_dtoa_r+0x94c>
 801e3fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e3fe:	2b02      	cmp	r3, #2
 801e400:	dc41      	bgt.n	801e486 <_dtoa_r+0x906>
 801e402:	e063      	b.n	801e4cc <_dtoa_r+0x94c>
 801e404:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801e406:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801e40a:	e746      	b.n	801e29a <_dtoa_r+0x71a>
 801e40c:	9b07      	ldr	r3, [sp, #28]
 801e40e:	1e5c      	subs	r4, r3, #1
 801e410:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e412:	42a3      	cmp	r3, r4
 801e414:	bfbf      	itttt	lt
 801e416:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 801e418:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 801e41a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 801e41c:	1ae3      	sublt	r3, r4, r3
 801e41e:	bfb4      	ite	lt
 801e420:	18d2      	addlt	r2, r2, r3
 801e422:	1b1c      	subge	r4, r3, r4
 801e424:	9b07      	ldr	r3, [sp, #28]
 801e426:	bfbc      	itt	lt
 801e428:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 801e42a:	2400      	movlt	r4, #0
 801e42c:	2b00      	cmp	r3, #0
 801e42e:	bfb5      	itete	lt
 801e430:	eba8 0603 	sublt.w	r6, r8, r3
 801e434:	9b07      	ldrge	r3, [sp, #28]
 801e436:	2300      	movlt	r3, #0
 801e438:	4646      	movge	r6, r8
 801e43a:	e730      	b.n	801e29e <_dtoa_r+0x71e>
 801e43c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801e43e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 801e440:	4646      	mov	r6, r8
 801e442:	e735      	b.n	801e2b0 <_dtoa_r+0x730>
 801e444:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801e446:	e75c      	b.n	801e302 <_dtoa_r+0x782>
 801e448:	2300      	movs	r3, #0
 801e44a:	e788      	b.n	801e35e <_dtoa_r+0x7de>
 801e44c:	3fe00000 	.word	0x3fe00000
 801e450:	40240000 	.word	0x40240000
 801e454:	40140000 	.word	0x40140000
 801e458:	9b02      	ldr	r3, [sp, #8]
 801e45a:	e780      	b.n	801e35e <_dtoa_r+0x7de>
 801e45c:	2300      	movs	r3, #0
 801e45e:	930a      	str	r3, [sp, #40]	@ 0x28
 801e460:	e782      	b.n	801e368 <_dtoa_r+0x7e8>
 801e462:	d099      	beq.n	801e398 <_dtoa_r+0x818>
 801e464:	9a08      	ldr	r2, [sp, #32]
 801e466:	331c      	adds	r3, #28
 801e468:	441a      	add	r2, r3
 801e46a:	4498      	add	r8, r3
 801e46c:	441e      	add	r6, r3
 801e46e:	9208      	str	r2, [sp, #32]
 801e470:	e792      	b.n	801e398 <_dtoa_r+0x818>
 801e472:	4603      	mov	r3, r0
 801e474:	e7f6      	b.n	801e464 <_dtoa_r+0x8e4>
 801e476:	9b07      	ldr	r3, [sp, #28]
 801e478:	9704      	str	r7, [sp, #16]
 801e47a:	2b00      	cmp	r3, #0
 801e47c:	dc20      	bgt.n	801e4c0 <_dtoa_r+0x940>
 801e47e:	9300      	str	r3, [sp, #0]
 801e480:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e482:	2b02      	cmp	r3, #2
 801e484:	dd1e      	ble.n	801e4c4 <_dtoa_r+0x944>
 801e486:	9b00      	ldr	r3, [sp, #0]
 801e488:	2b00      	cmp	r3, #0
 801e48a:	f47f aec0 	bne.w	801e20e <_dtoa_r+0x68e>
 801e48e:	4621      	mov	r1, r4
 801e490:	2205      	movs	r2, #5
 801e492:	4658      	mov	r0, fp
 801e494:	f000 fa9a 	bl	801e9cc <__multadd>
 801e498:	4601      	mov	r1, r0
 801e49a:	4604      	mov	r4, r0
 801e49c:	4648      	mov	r0, r9
 801e49e:	f000 fcad 	bl	801edfc <__mcmp>
 801e4a2:	2800      	cmp	r0, #0
 801e4a4:	f77f aeb3 	ble.w	801e20e <_dtoa_r+0x68e>
 801e4a8:	4656      	mov	r6, sl
 801e4aa:	2331      	movs	r3, #49	@ 0x31
 801e4ac:	f806 3b01 	strb.w	r3, [r6], #1
 801e4b0:	9b04      	ldr	r3, [sp, #16]
 801e4b2:	3301      	adds	r3, #1
 801e4b4:	9304      	str	r3, [sp, #16]
 801e4b6:	e6ae      	b.n	801e216 <_dtoa_r+0x696>
 801e4b8:	9c07      	ldr	r4, [sp, #28]
 801e4ba:	9704      	str	r7, [sp, #16]
 801e4bc:	4625      	mov	r5, r4
 801e4be:	e7f3      	b.n	801e4a8 <_dtoa_r+0x928>
 801e4c0:	9b07      	ldr	r3, [sp, #28]
 801e4c2:	9300      	str	r3, [sp, #0]
 801e4c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801e4c6:	2b00      	cmp	r3, #0
 801e4c8:	f000 8104 	beq.w	801e6d4 <_dtoa_r+0xb54>
 801e4cc:	2e00      	cmp	r6, #0
 801e4ce:	dd05      	ble.n	801e4dc <_dtoa_r+0x95c>
 801e4d0:	4629      	mov	r1, r5
 801e4d2:	4632      	mov	r2, r6
 801e4d4:	4658      	mov	r0, fp
 801e4d6:	f000 fc25 	bl	801ed24 <__lshift>
 801e4da:	4605      	mov	r5, r0
 801e4dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e4de:	2b00      	cmp	r3, #0
 801e4e0:	d05a      	beq.n	801e598 <_dtoa_r+0xa18>
 801e4e2:	6869      	ldr	r1, [r5, #4]
 801e4e4:	4658      	mov	r0, fp
 801e4e6:	f000 fa0f 	bl	801e908 <_Balloc>
 801e4ea:	4606      	mov	r6, r0
 801e4ec:	b928      	cbnz	r0, 801e4fa <_dtoa_r+0x97a>
 801e4ee:	4b84      	ldr	r3, [pc, #528]	@ (801e700 <_dtoa_r+0xb80>)
 801e4f0:	4602      	mov	r2, r0
 801e4f2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801e4f6:	f7ff bb5a 	b.w	801dbae <_dtoa_r+0x2e>
 801e4fa:	692a      	ldr	r2, [r5, #16]
 801e4fc:	3202      	adds	r2, #2
 801e4fe:	0092      	lsls	r2, r2, #2
 801e500:	f105 010c 	add.w	r1, r5, #12
 801e504:	300c      	adds	r0, #12
 801e506:	f7ff fa84 	bl	801da12 <memcpy>
 801e50a:	2201      	movs	r2, #1
 801e50c:	4631      	mov	r1, r6
 801e50e:	4658      	mov	r0, fp
 801e510:	f000 fc08 	bl	801ed24 <__lshift>
 801e514:	f10a 0301 	add.w	r3, sl, #1
 801e518:	9307      	str	r3, [sp, #28]
 801e51a:	9b00      	ldr	r3, [sp, #0]
 801e51c:	4453      	add	r3, sl
 801e51e:	930b      	str	r3, [sp, #44]	@ 0x2c
 801e520:	9b02      	ldr	r3, [sp, #8]
 801e522:	f003 0301 	and.w	r3, r3, #1
 801e526:	462f      	mov	r7, r5
 801e528:	930a      	str	r3, [sp, #40]	@ 0x28
 801e52a:	4605      	mov	r5, r0
 801e52c:	9b07      	ldr	r3, [sp, #28]
 801e52e:	4621      	mov	r1, r4
 801e530:	3b01      	subs	r3, #1
 801e532:	4648      	mov	r0, r9
 801e534:	9300      	str	r3, [sp, #0]
 801e536:	f7ff fa99 	bl	801da6c <quorem>
 801e53a:	4639      	mov	r1, r7
 801e53c:	9002      	str	r0, [sp, #8]
 801e53e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801e542:	4648      	mov	r0, r9
 801e544:	f000 fc5a 	bl	801edfc <__mcmp>
 801e548:	462a      	mov	r2, r5
 801e54a:	9008      	str	r0, [sp, #32]
 801e54c:	4621      	mov	r1, r4
 801e54e:	4658      	mov	r0, fp
 801e550:	f000 fc70 	bl	801ee34 <__mdiff>
 801e554:	68c2      	ldr	r2, [r0, #12]
 801e556:	4606      	mov	r6, r0
 801e558:	bb02      	cbnz	r2, 801e59c <_dtoa_r+0xa1c>
 801e55a:	4601      	mov	r1, r0
 801e55c:	4648      	mov	r0, r9
 801e55e:	f000 fc4d 	bl	801edfc <__mcmp>
 801e562:	4602      	mov	r2, r0
 801e564:	4631      	mov	r1, r6
 801e566:	4658      	mov	r0, fp
 801e568:	920e      	str	r2, [sp, #56]	@ 0x38
 801e56a:	f000 fa0d 	bl	801e988 <_Bfree>
 801e56e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e570:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e572:	9e07      	ldr	r6, [sp, #28]
 801e574:	ea43 0102 	orr.w	r1, r3, r2
 801e578:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e57a:	4319      	orrs	r1, r3
 801e57c:	d110      	bne.n	801e5a0 <_dtoa_r+0xa20>
 801e57e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801e582:	d029      	beq.n	801e5d8 <_dtoa_r+0xa58>
 801e584:	9b08      	ldr	r3, [sp, #32]
 801e586:	2b00      	cmp	r3, #0
 801e588:	dd02      	ble.n	801e590 <_dtoa_r+0xa10>
 801e58a:	9b02      	ldr	r3, [sp, #8]
 801e58c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 801e590:	9b00      	ldr	r3, [sp, #0]
 801e592:	f883 8000 	strb.w	r8, [r3]
 801e596:	e63f      	b.n	801e218 <_dtoa_r+0x698>
 801e598:	4628      	mov	r0, r5
 801e59a:	e7bb      	b.n	801e514 <_dtoa_r+0x994>
 801e59c:	2201      	movs	r2, #1
 801e59e:	e7e1      	b.n	801e564 <_dtoa_r+0x9e4>
 801e5a0:	9b08      	ldr	r3, [sp, #32]
 801e5a2:	2b00      	cmp	r3, #0
 801e5a4:	db04      	blt.n	801e5b0 <_dtoa_r+0xa30>
 801e5a6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801e5a8:	430b      	orrs	r3, r1
 801e5aa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801e5ac:	430b      	orrs	r3, r1
 801e5ae:	d120      	bne.n	801e5f2 <_dtoa_r+0xa72>
 801e5b0:	2a00      	cmp	r2, #0
 801e5b2:	dded      	ble.n	801e590 <_dtoa_r+0xa10>
 801e5b4:	4649      	mov	r1, r9
 801e5b6:	2201      	movs	r2, #1
 801e5b8:	4658      	mov	r0, fp
 801e5ba:	f000 fbb3 	bl	801ed24 <__lshift>
 801e5be:	4621      	mov	r1, r4
 801e5c0:	4681      	mov	r9, r0
 801e5c2:	f000 fc1b 	bl	801edfc <__mcmp>
 801e5c6:	2800      	cmp	r0, #0
 801e5c8:	dc03      	bgt.n	801e5d2 <_dtoa_r+0xa52>
 801e5ca:	d1e1      	bne.n	801e590 <_dtoa_r+0xa10>
 801e5cc:	f018 0f01 	tst.w	r8, #1
 801e5d0:	d0de      	beq.n	801e590 <_dtoa_r+0xa10>
 801e5d2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801e5d6:	d1d8      	bne.n	801e58a <_dtoa_r+0xa0a>
 801e5d8:	9a00      	ldr	r2, [sp, #0]
 801e5da:	2339      	movs	r3, #57	@ 0x39
 801e5dc:	7013      	strb	r3, [r2, #0]
 801e5de:	4633      	mov	r3, r6
 801e5e0:	461e      	mov	r6, r3
 801e5e2:	3b01      	subs	r3, #1
 801e5e4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801e5e8:	2a39      	cmp	r2, #57	@ 0x39
 801e5ea:	d052      	beq.n	801e692 <_dtoa_r+0xb12>
 801e5ec:	3201      	adds	r2, #1
 801e5ee:	701a      	strb	r2, [r3, #0]
 801e5f0:	e612      	b.n	801e218 <_dtoa_r+0x698>
 801e5f2:	2a00      	cmp	r2, #0
 801e5f4:	dd07      	ble.n	801e606 <_dtoa_r+0xa86>
 801e5f6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801e5fa:	d0ed      	beq.n	801e5d8 <_dtoa_r+0xa58>
 801e5fc:	9a00      	ldr	r2, [sp, #0]
 801e5fe:	f108 0301 	add.w	r3, r8, #1
 801e602:	7013      	strb	r3, [r2, #0]
 801e604:	e608      	b.n	801e218 <_dtoa_r+0x698>
 801e606:	9b07      	ldr	r3, [sp, #28]
 801e608:	9a07      	ldr	r2, [sp, #28]
 801e60a:	f803 8c01 	strb.w	r8, [r3, #-1]
 801e60e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801e610:	4293      	cmp	r3, r2
 801e612:	d028      	beq.n	801e666 <_dtoa_r+0xae6>
 801e614:	4649      	mov	r1, r9
 801e616:	2300      	movs	r3, #0
 801e618:	220a      	movs	r2, #10
 801e61a:	4658      	mov	r0, fp
 801e61c:	f000 f9d6 	bl	801e9cc <__multadd>
 801e620:	42af      	cmp	r7, r5
 801e622:	4681      	mov	r9, r0
 801e624:	f04f 0300 	mov.w	r3, #0
 801e628:	f04f 020a 	mov.w	r2, #10
 801e62c:	4639      	mov	r1, r7
 801e62e:	4658      	mov	r0, fp
 801e630:	d107      	bne.n	801e642 <_dtoa_r+0xac2>
 801e632:	f000 f9cb 	bl	801e9cc <__multadd>
 801e636:	4607      	mov	r7, r0
 801e638:	4605      	mov	r5, r0
 801e63a:	9b07      	ldr	r3, [sp, #28]
 801e63c:	3301      	adds	r3, #1
 801e63e:	9307      	str	r3, [sp, #28]
 801e640:	e774      	b.n	801e52c <_dtoa_r+0x9ac>
 801e642:	f000 f9c3 	bl	801e9cc <__multadd>
 801e646:	4629      	mov	r1, r5
 801e648:	4607      	mov	r7, r0
 801e64a:	2300      	movs	r3, #0
 801e64c:	220a      	movs	r2, #10
 801e64e:	4658      	mov	r0, fp
 801e650:	f000 f9bc 	bl	801e9cc <__multadd>
 801e654:	4605      	mov	r5, r0
 801e656:	e7f0      	b.n	801e63a <_dtoa_r+0xaba>
 801e658:	9b00      	ldr	r3, [sp, #0]
 801e65a:	2b00      	cmp	r3, #0
 801e65c:	bfcc      	ite	gt
 801e65e:	461e      	movgt	r6, r3
 801e660:	2601      	movle	r6, #1
 801e662:	4456      	add	r6, sl
 801e664:	2700      	movs	r7, #0
 801e666:	4649      	mov	r1, r9
 801e668:	2201      	movs	r2, #1
 801e66a:	4658      	mov	r0, fp
 801e66c:	f000 fb5a 	bl	801ed24 <__lshift>
 801e670:	4621      	mov	r1, r4
 801e672:	4681      	mov	r9, r0
 801e674:	f000 fbc2 	bl	801edfc <__mcmp>
 801e678:	2800      	cmp	r0, #0
 801e67a:	dcb0      	bgt.n	801e5de <_dtoa_r+0xa5e>
 801e67c:	d102      	bne.n	801e684 <_dtoa_r+0xb04>
 801e67e:	f018 0f01 	tst.w	r8, #1
 801e682:	d1ac      	bne.n	801e5de <_dtoa_r+0xa5e>
 801e684:	4633      	mov	r3, r6
 801e686:	461e      	mov	r6, r3
 801e688:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801e68c:	2a30      	cmp	r2, #48	@ 0x30
 801e68e:	d0fa      	beq.n	801e686 <_dtoa_r+0xb06>
 801e690:	e5c2      	b.n	801e218 <_dtoa_r+0x698>
 801e692:	459a      	cmp	sl, r3
 801e694:	d1a4      	bne.n	801e5e0 <_dtoa_r+0xa60>
 801e696:	9b04      	ldr	r3, [sp, #16]
 801e698:	3301      	adds	r3, #1
 801e69a:	9304      	str	r3, [sp, #16]
 801e69c:	2331      	movs	r3, #49	@ 0x31
 801e69e:	f88a 3000 	strb.w	r3, [sl]
 801e6a2:	e5b9      	b.n	801e218 <_dtoa_r+0x698>
 801e6a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801e6a6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 801e704 <_dtoa_r+0xb84>
 801e6aa:	b11b      	cbz	r3, 801e6b4 <_dtoa_r+0xb34>
 801e6ac:	f10a 0308 	add.w	r3, sl, #8
 801e6b0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801e6b2:	6013      	str	r3, [r2, #0]
 801e6b4:	4650      	mov	r0, sl
 801e6b6:	b019      	add	sp, #100	@ 0x64
 801e6b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e6bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e6be:	2b01      	cmp	r3, #1
 801e6c0:	f77f ae37 	ble.w	801e332 <_dtoa_r+0x7b2>
 801e6c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e6c6:	930a      	str	r3, [sp, #40]	@ 0x28
 801e6c8:	2001      	movs	r0, #1
 801e6ca:	e655      	b.n	801e378 <_dtoa_r+0x7f8>
 801e6cc:	9b00      	ldr	r3, [sp, #0]
 801e6ce:	2b00      	cmp	r3, #0
 801e6d0:	f77f aed6 	ble.w	801e480 <_dtoa_r+0x900>
 801e6d4:	4656      	mov	r6, sl
 801e6d6:	4621      	mov	r1, r4
 801e6d8:	4648      	mov	r0, r9
 801e6da:	f7ff f9c7 	bl	801da6c <quorem>
 801e6de:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801e6e2:	f806 8b01 	strb.w	r8, [r6], #1
 801e6e6:	9b00      	ldr	r3, [sp, #0]
 801e6e8:	eba6 020a 	sub.w	r2, r6, sl
 801e6ec:	4293      	cmp	r3, r2
 801e6ee:	ddb3      	ble.n	801e658 <_dtoa_r+0xad8>
 801e6f0:	4649      	mov	r1, r9
 801e6f2:	2300      	movs	r3, #0
 801e6f4:	220a      	movs	r2, #10
 801e6f6:	4658      	mov	r0, fp
 801e6f8:	f000 f968 	bl	801e9cc <__multadd>
 801e6fc:	4681      	mov	r9, r0
 801e6fe:	e7ea      	b.n	801e6d6 <_dtoa_r+0xb56>
 801e700:	08024465 	.word	0x08024465
 801e704:	08024400 	.word	0x08024400

0801e708 <_free_r>:
 801e708:	b538      	push	{r3, r4, r5, lr}
 801e70a:	4605      	mov	r5, r0
 801e70c:	2900      	cmp	r1, #0
 801e70e:	d041      	beq.n	801e794 <_free_r+0x8c>
 801e710:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e714:	1f0c      	subs	r4, r1, #4
 801e716:	2b00      	cmp	r3, #0
 801e718:	bfb8      	it	lt
 801e71a:	18e4      	addlt	r4, r4, r3
 801e71c:	f000 f8e8 	bl	801e8f0 <__malloc_lock>
 801e720:	4a1d      	ldr	r2, [pc, #116]	@ (801e798 <_free_r+0x90>)
 801e722:	6813      	ldr	r3, [r2, #0]
 801e724:	b933      	cbnz	r3, 801e734 <_free_r+0x2c>
 801e726:	6063      	str	r3, [r4, #4]
 801e728:	6014      	str	r4, [r2, #0]
 801e72a:	4628      	mov	r0, r5
 801e72c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e730:	f000 b8e4 	b.w	801e8fc <__malloc_unlock>
 801e734:	42a3      	cmp	r3, r4
 801e736:	d908      	bls.n	801e74a <_free_r+0x42>
 801e738:	6820      	ldr	r0, [r4, #0]
 801e73a:	1821      	adds	r1, r4, r0
 801e73c:	428b      	cmp	r3, r1
 801e73e:	bf01      	itttt	eq
 801e740:	6819      	ldreq	r1, [r3, #0]
 801e742:	685b      	ldreq	r3, [r3, #4]
 801e744:	1809      	addeq	r1, r1, r0
 801e746:	6021      	streq	r1, [r4, #0]
 801e748:	e7ed      	b.n	801e726 <_free_r+0x1e>
 801e74a:	461a      	mov	r2, r3
 801e74c:	685b      	ldr	r3, [r3, #4]
 801e74e:	b10b      	cbz	r3, 801e754 <_free_r+0x4c>
 801e750:	42a3      	cmp	r3, r4
 801e752:	d9fa      	bls.n	801e74a <_free_r+0x42>
 801e754:	6811      	ldr	r1, [r2, #0]
 801e756:	1850      	adds	r0, r2, r1
 801e758:	42a0      	cmp	r0, r4
 801e75a:	d10b      	bne.n	801e774 <_free_r+0x6c>
 801e75c:	6820      	ldr	r0, [r4, #0]
 801e75e:	4401      	add	r1, r0
 801e760:	1850      	adds	r0, r2, r1
 801e762:	4283      	cmp	r3, r0
 801e764:	6011      	str	r1, [r2, #0]
 801e766:	d1e0      	bne.n	801e72a <_free_r+0x22>
 801e768:	6818      	ldr	r0, [r3, #0]
 801e76a:	685b      	ldr	r3, [r3, #4]
 801e76c:	6053      	str	r3, [r2, #4]
 801e76e:	4408      	add	r0, r1
 801e770:	6010      	str	r0, [r2, #0]
 801e772:	e7da      	b.n	801e72a <_free_r+0x22>
 801e774:	d902      	bls.n	801e77c <_free_r+0x74>
 801e776:	230c      	movs	r3, #12
 801e778:	602b      	str	r3, [r5, #0]
 801e77a:	e7d6      	b.n	801e72a <_free_r+0x22>
 801e77c:	6820      	ldr	r0, [r4, #0]
 801e77e:	1821      	adds	r1, r4, r0
 801e780:	428b      	cmp	r3, r1
 801e782:	bf04      	itt	eq
 801e784:	6819      	ldreq	r1, [r3, #0]
 801e786:	685b      	ldreq	r3, [r3, #4]
 801e788:	6063      	str	r3, [r4, #4]
 801e78a:	bf04      	itt	eq
 801e78c:	1809      	addeq	r1, r1, r0
 801e78e:	6021      	streq	r1, [r4, #0]
 801e790:	6054      	str	r4, [r2, #4]
 801e792:	e7ca      	b.n	801e72a <_free_r+0x22>
 801e794:	bd38      	pop	{r3, r4, r5, pc}
 801e796:	bf00      	nop
 801e798:	2000f684 	.word	0x2000f684

0801e79c <malloc>:
 801e79c:	4b02      	ldr	r3, [pc, #8]	@ (801e7a8 <malloc+0xc>)
 801e79e:	4601      	mov	r1, r0
 801e7a0:	6818      	ldr	r0, [r3, #0]
 801e7a2:	f000 b825 	b.w	801e7f0 <_malloc_r>
 801e7a6:	bf00      	nop
 801e7a8:	20000090 	.word	0x20000090

0801e7ac <sbrk_aligned>:
 801e7ac:	b570      	push	{r4, r5, r6, lr}
 801e7ae:	4e0f      	ldr	r6, [pc, #60]	@ (801e7ec <sbrk_aligned+0x40>)
 801e7b0:	460c      	mov	r4, r1
 801e7b2:	6831      	ldr	r1, [r6, #0]
 801e7b4:	4605      	mov	r5, r0
 801e7b6:	b911      	cbnz	r1, 801e7be <sbrk_aligned+0x12>
 801e7b8:	f001 f814 	bl	801f7e4 <_sbrk_r>
 801e7bc:	6030      	str	r0, [r6, #0]
 801e7be:	4621      	mov	r1, r4
 801e7c0:	4628      	mov	r0, r5
 801e7c2:	f001 f80f 	bl	801f7e4 <_sbrk_r>
 801e7c6:	1c43      	adds	r3, r0, #1
 801e7c8:	d103      	bne.n	801e7d2 <sbrk_aligned+0x26>
 801e7ca:	f04f 34ff 	mov.w	r4, #4294967295
 801e7ce:	4620      	mov	r0, r4
 801e7d0:	bd70      	pop	{r4, r5, r6, pc}
 801e7d2:	1cc4      	adds	r4, r0, #3
 801e7d4:	f024 0403 	bic.w	r4, r4, #3
 801e7d8:	42a0      	cmp	r0, r4
 801e7da:	d0f8      	beq.n	801e7ce <sbrk_aligned+0x22>
 801e7dc:	1a21      	subs	r1, r4, r0
 801e7de:	4628      	mov	r0, r5
 801e7e0:	f001 f800 	bl	801f7e4 <_sbrk_r>
 801e7e4:	3001      	adds	r0, #1
 801e7e6:	d1f2      	bne.n	801e7ce <sbrk_aligned+0x22>
 801e7e8:	e7ef      	b.n	801e7ca <sbrk_aligned+0x1e>
 801e7ea:	bf00      	nop
 801e7ec:	2000f680 	.word	0x2000f680

0801e7f0 <_malloc_r>:
 801e7f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e7f4:	1ccd      	adds	r5, r1, #3
 801e7f6:	f025 0503 	bic.w	r5, r5, #3
 801e7fa:	3508      	adds	r5, #8
 801e7fc:	2d0c      	cmp	r5, #12
 801e7fe:	bf38      	it	cc
 801e800:	250c      	movcc	r5, #12
 801e802:	2d00      	cmp	r5, #0
 801e804:	4606      	mov	r6, r0
 801e806:	db01      	blt.n	801e80c <_malloc_r+0x1c>
 801e808:	42a9      	cmp	r1, r5
 801e80a:	d904      	bls.n	801e816 <_malloc_r+0x26>
 801e80c:	230c      	movs	r3, #12
 801e80e:	6033      	str	r3, [r6, #0]
 801e810:	2000      	movs	r0, #0
 801e812:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e816:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801e8ec <_malloc_r+0xfc>
 801e81a:	f000 f869 	bl	801e8f0 <__malloc_lock>
 801e81e:	f8d8 3000 	ldr.w	r3, [r8]
 801e822:	461c      	mov	r4, r3
 801e824:	bb44      	cbnz	r4, 801e878 <_malloc_r+0x88>
 801e826:	4629      	mov	r1, r5
 801e828:	4630      	mov	r0, r6
 801e82a:	f7ff ffbf 	bl	801e7ac <sbrk_aligned>
 801e82e:	1c43      	adds	r3, r0, #1
 801e830:	4604      	mov	r4, r0
 801e832:	d158      	bne.n	801e8e6 <_malloc_r+0xf6>
 801e834:	f8d8 4000 	ldr.w	r4, [r8]
 801e838:	4627      	mov	r7, r4
 801e83a:	2f00      	cmp	r7, #0
 801e83c:	d143      	bne.n	801e8c6 <_malloc_r+0xd6>
 801e83e:	2c00      	cmp	r4, #0
 801e840:	d04b      	beq.n	801e8da <_malloc_r+0xea>
 801e842:	6823      	ldr	r3, [r4, #0]
 801e844:	4639      	mov	r1, r7
 801e846:	4630      	mov	r0, r6
 801e848:	eb04 0903 	add.w	r9, r4, r3
 801e84c:	f000 ffca 	bl	801f7e4 <_sbrk_r>
 801e850:	4581      	cmp	r9, r0
 801e852:	d142      	bne.n	801e8da <_malloc_r+0xea>
 801e854:	6821      	ldr	r1, [r4, #0]
 801e856:	1a6d      	subs	r5, r5, r1
 801e858:	4629      	mov	r1, r5
 801e85a:	4630      	mov	r0, r6
 801e85c:	f7ff ffa6 	bl	801e7ac <sbrk_aligned>
 801e860:	3001      	adds	r0, #1
 801e862:	d03a      	beq.n	801e8da <_malloc_r+0xea>
 801e864:	6823      	ldr	r3, [r4, #0]
 801e866:	442b      	add	r3, r5
 801e868:	6023      	str	r3, [r4, #0]
 801e86a:	f8d8 3000 	ldr.w	r3, [r8]
 801e86e:	685a      	ldr	r2, [r3, #4]
 801e870:	bb62      	cbnz	r2, 801e8cc <_malloc_r+0xdc>
 801e872:	f8c8 7000 	str.w	r7, [r8]
 801e876:	e00f      	b.n	801e898 <_malloc_r+0xa8>
 801e878:	6822      	ldr	r2, [r4, #0]
 801e87a:	1b52      	subs	r2, r2, r5
 801e87c:	d420      	bmi.n	801e8c0 <_malloc_r+0xd0>
 801e87e:	2a0b      	cmp	r2, #11
 801e880:	d917      	bls.n	801e8b2 <_malloc_r+0xc2>
 801e882:	1961      	adds	r1, r4, r5
 801e884:	42a3      	cmp	r3, r4
 801e886:	6025      	str	r5, [r4, #0]
 801e888:	bf18      	it	ne
 801e88a:	6059      	strne	r1, [r3, #4]
 801e88c:	6863      	ldr	r3, [r4, #4]
 801e88e:	bf08      	it	eq
 801e890:	f8c8 1000 	streq.w	r1, [r8]
 801e894:	5162      	str	r2, [r4, r5]
 801e896:	604b      	str	r3, [r1, #4]
 801e898:	4630      	mov	r0, r6
 801e89a:	f000 f82f 	bl	801e8fc <__malloc_unlock>
 801e89e:	f104 000b 	add.w	r0, r4, #11
 801e8a2:	1d23      	adds	r3, r4, #4
 801e8a4:	f020 0007 	bic.w	r0, r0, #7
 801e8a8:	1ac2      	subs	r2, r0, r3
 801e8aa:	bf1c      	itt	ne
 801e8ac:	1a1b      	subne	r3, r3, r0
 801e8ae:	50a3      	strne	r3, [r4, r2]
 801e8b0:	e7af      	b.n	801e812 <_malloc_r+0x22>
 801e8b2:	6862      	ldr	r2, [r4, #4]
 801e8b4:	42a3      	cmp	r3, r4
 801e8b6:	bf0c      	ite	eq
 801e8b8:	f8c8 2000 	streq.w	r2, [r8]
 801e8bc:	605a      	strne	r2, [r3, #4]
 801e8be:	e7eb      	b.n	801e898 <_malloc_r+0xa8>
 801e8c0:	4623      	mov	r3, r4
 801e8c2:	6864      	ldr	r4, [r4, #4]
 801e8c4:	e7ae      	b.n	801e824 <_malloc_r+0x34>
 801e8c6:	463c      	mov	r4, r7
 801e8c8:	687f      	ldr	r7, [r7, #4]
 801e8ca:	e7b6      	b.n	801e83a <_malloc_r+0x4a>
 801e8cc:	461a      	mov	r2, r3
 801e8ce:	685b      	ldr	r3, [r3, #4]
 801e8d0:	42a3      	cmp	r3, r4
 801e8d2:	d1fb      	bne.n	801e8cc <_malloc_r+0xdc>
 801e8d4:	2300      	movs	r3, #0
 801e8d6:	6053      	str	r3, [r2, #4]
 801e8d8:	e7de      	b.n	801e898 <_malloc_r+0xa8>
 801e8da:	230c      	movs	r3, #12
 801e8dc:	6033      	str	r3, [r6, #0]
 801e8de:	4630      	mov	r0, r6
 801e8e0:	f000 f80c 	bl	801e8fc <__malloc_unlock>
 801e8e4:	e794      	b.n	801e810 <_malloc_r+0x20>
 801e8e6:	6005      	str	r5, [r0, #0]
 801e8e8:	e7d6      	b.n	801e898 <_malloc_r+0xa8>
 801e8ea:	bf00      	nop
 801e8ec:	2000f684 	.word	0x2000f684

0801e8f0 <__malloc_lock>:
 801e8f0:	4801      	ldr	r0, [pc, #4]	@ (801e8f8 <__malloc_lock+0x8>)
 801e8f2:	f7ff b88c 	b.w	801da0e <__retarget_lock_acquire_recursive>
 801e8f6:	bf00      	nop
 801e8f8:	2000f67c 	.word	0x2000f67c

0801e8fc <__malloc_unlock>:
 801e8fc:	4801      	ldr	r0, [pc, #4]	@ (801e904 <__malloc_unlock+0x8>)
 801e8fe:	f7ff b887 	b.w	801da10 <__retarget_lock_release_recursive>
 801e902:	bf00      	nop
 801e904:	2000f67c 	.word	0x2000f67c

0801e908 <_Balloc>:
 801e908:	b570      	push	{r4, r5, r6, lr}
 801e90a:	69c6      	ldr	r6, [r0, #28]
 801e90c:	4604      	mov	r4, r0
 801e90e:	460d      	mov	r5, r1
 801e910:	b976      	cbnz	r6, 801e930 <_Balloc+0x28>
 801e912:	2010      	movs	r0, #16
 801e914:	f7ff ff42 	bl	801e79c <malloc>
 801e918:	4602      	mov	r2, r0
 801e91a:	61e0      	str	r0, [r4, #28]
 801e91c:	b920      	cbnz	r0, 801e928 <_Balloc+0x20>
 801e91e:	4b18      	ldr	r3, [pc, #96]	@ (801e980 <_Balloc+0x78>)
 801e920:	4818      	ldr	r0, [pc, #96]	@ (801e984 <_Balloc+0x7c>)
 801e922:	216b      	movs	r1, #107	@ 0x6b
 801e924:	f7ff f884 	bl	801da30 <__assert_func>
 801e928:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801e92c:	6006      	str	r6, [r0, #0]
 801e92e:	60c6      	str	r6, [r0, #12]
 801e930:	69e6      	ldr	r6, [r4, #28]
 801e932:	68f3      	ldr	r3, [r6, #12]
 801e934:	b183      	cbz	r3, 801e958 <_Balloc+0x50>
 801e936:	69e3      	ldr	r3, [r4, #28]
 801e938:	68db      	ldr	r3, [r3, #12]
 801e93a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801e93e:	b9b8      	cbnz	r0, 801e970 <_Balloc+0x68>
 801e940:	2101      	movs	r1, #1
 801e942:	fa01 f605 	lsl.w	r6, r1, r5
 801e946:	1d72      	adds	r2, r6, #5
 801e948:	0092      	lsls	r2, r2, #2
 801e94a:	4620      	mov	r0, r4
 801e94c:	f000 ff61 	bl	801f812 <_calloc_r>
 801e950:	b160      	cbz	r0, 801e96c <_Balloc+0x64>
 801e952:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801e956:	e00e      	b.n	801e976 <_Balloc+0x6e>
 801e958:	2221      	movs	r2, #33	@ 0x21
 801e95a:	2104      	movs	r1, #4
 801e95c:	4620      	mov	r0, r4
 801e95e:	f000 ff58 	bl	801f812 <_calloc_r>
 801e962:	69e3      	ldr	r3, [r4, #28]
 801e964:	60f0      	str	r0, [r6, #12]
 801e966:	68db      	ldr	r3, [r3, #12]
 801e968:	2b00      	cmp	r3, #0
 801e96a:	d1e4      	bne.n	801e936 <_Balloc+0x2e>
 801e96c:	2000      	movs	r0, #0
 801e96e:	bd70      	pop	{r4, r5, r6, pc}
 801e970:	6802      	ldr	r2, [r0, #0]
 801e972:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801e976:	2300      	movs	r3, #0
 801e978:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801e97c:	e7f7      	b.n	801e96e <_Balloc+0x66>
 801e97e:	bf00      	nop
 801e980:	08024220 	.word	0x08024220
 801e984:	08024476 	.word	0x08024476

0801e988 <_Bfree>:
 801e988:	b570      	push	{r4, r5, r6, lr}
 801e98a:	69c6      	ldr	r6, [r0, #28]
 801e98c:	4605      	mov	r5, r0
 801e98e:	460c      	mov	r4, r1
 801e990:	b976      	cbnz	r6, 801e9b0 <_Bfree+0x28>
 801e992:	2010      	movs	r0, #16
 801e994:	f7ff ff02 	bl	801e79c <malloc>
 801e998:	4602      	mov	r2, r0
 801e99a:	61e8      	str	r0, [r5, #28]
 801e99c:	b920      	cbnz	r0, 801e9a8 <_Bfree+0x20>
 801e99e:	4b09      	ldr	r3, [pc, #36]	@ (801e9c4 <_Bfree+0x3c>)
 801e9a0:	4809      	ldr	r0, [pc, #36]	@ (801e9c8 <_Bfree+0x40>)
 801e9a2:	218f      	movs	r1, #143	@ 0x8f
 801e9a4:	f7ff f844 	bl	801da30 <__assert_func>
 801e9a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801e9ac:	6006      	str	r6, [r0, #0]
 801e9ae:	60c6      	str	r6, [r0, #12]
 801e9b0:	b13c      	cbz	r4, 801e9c2 <_Bfree+0x3a>
 801e9b2:	69eb      	ldr	r3, [r5, #28]
 801e9b4:	6862      	ldr	r2, [r4, #4]
 801e9b6:	68db      	ldr	r3, [r3, #12]
 801e9b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801e9bc:	6021      	str	r1, [r4, #0]
 801e9be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801e9c2:	bd70      	pop	{r4, r5, r6, pc}
 801e9c4:	08024220 	.word	0x08024220
 801e9c8:	08024476 	.word	0x08024476

0801e9cc <__multadd>:
 801e9cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e9d0:	690d      	ldr	r5, [r1, #16]
 801e9d2:	4607      	mov	r7, r0
 801e9d4:	460c      	mov	r4, r1
 801e9d6:	461e      	mov	r6, r3
 801e9d8:	f101 0c14 	add.w	ip, r1, #20
 801e9dc:	2000      	movs	r0, #0
 801e9de:	f8dc 3000 	ldr.w	r3, [ip]
 801e9e2:	b299      	uxth	r1, r3
 801e9e4:	fb02 6101 	mla	r1, r2, r1, r6
 801e9e8:	0c1e      	lsrs	r6, r3, #16
 801e9ea:	0c0b      	lsrs	r3, r1, #16
 801e9ec:	fb02 3306 	mla	r3, r2, r6, r3
 801e9f0:	b289      	uxth	r1, r1
 801e9f2:	3001      	adds	r0, #1
 801e9f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801e9f8:	4285      	cmp	r5, r0
 801e9fa:	f84c 1b04 	str.w	r1, [ip], #4
 801e9fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801ea02:	dcec      	bgt.n	801e9de <__multadd+0x12>
 801ea04:	b30e      	cbz	r6, 801ea4a <__multadd+0x7e>
 801ea06:	68a3      	ldr	r3, [r4, #8]
 801ea08:	42ab      	cmp	r3, r5
 801ea0a:	dc19      	bgt.n	801ea40 <__multadd+0x74>
 801ea0c:	6861      	ldr	r1, [r4, #4]
 801ea0e:	4638      	mov	r0, r7
 801ea10:	3101      	adds	r1, #1
 801ea12:	f7ff ff79 	bl	801e908 <_Balloc>
 801ea16:	4680      	mov	r8, r0
 801ea18:	b928      	cbnz	r0, 801ea26 <__multadd+0x5a>
 801ea1a:	4602      	mov	r2, r0
 801ea1c:	4b0c      	ldr	r3, [pc, #48]	@ (801ea50 <__multadd+0x84>)
 801ea1e:	480d      	ldr	r0, [pc, #52]	@ (801ea54 <__multadd+0x88>)
 801ea20:	21ba      	movs	r1, #186	@ 0xba
 801ea22:	f7ff f805 	bl	801da30 <__assert_func>
 801ea26:	6922      	ldr	r2, [r4, #16]
 801ea28:	3202      	adds	r2, #2
 801ea2a:	f104 010c 	add.w	r1, r4, #12
 801ea2e:	0092      	lsls	r2, r2, #2
 801ea30:	300c      	adds	r0, #12
 801ea32:	f7fe ffee 	bl	801da12 <memcpy>
 801ea36:	4621      	mov	r1, r4
 801ea38:	4638      	mov	r0, r7
 801ea3a:	f7ff ffa5 	bl	801e988 <_Bfree>
 801ea3e:	4644      	mov	r4, r8
 801ea40:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801ea44:	3501      	adds	r5, #1
 801ea46:	615e      	str	r6, [r3, #20]
 801ea48:	6125      	str	r5, [r4, #16]
 801ea4a:	4620      	mov	r0, r4
 801ea4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ea50:	08024465 	.word	0x08024465
 801ea54:	08024476 	.word	0x08024476

0801ea58 <__hi0bits>:
 801ea58:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801ea5c:	4603      	mov	r3, r0
 801ea5e:	bf36      	itet	cc
 801ea60:	0403      	lslcc	r3, r0, #16
 801ea62:	2000      	movcs	r0, #0
 801ea64:	2010      	movcc	r0, #16
 801ea66:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801ea6a:	bf3c      	itt	cc
 801ea6c:	021b      	lslcc	r3, r3, #8
 801ea6e:	3008      	addcc	r0, #8
 801ea70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801ea74:	bf3c      	itt	cc
 801ea76:	011b      	lslcc	r3, r3, #4
 801ea78:	3004      	addcc	r0, #4
 801ea7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801ea7e:	bf3c      	itt	cc
 801ea80:	009b      	lslcc	r3, r3, #2
 801ea82:	3002      	addcc	r0, #2
 801ea84:	2b00      	cmp	r3, #0
 801ea86:	db05      	blt.n	801ea94 <__hi0bits+0x3c>
 801ea88:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801ea8c:	f100 0001 	add.w	r0, r0, #1
 801ea90:	bf08      	it	eq
 801ea92:	2020      	moveq	r0, #32
 801ea94:	4770      	bx	lr

0801ea96 <__lo0bits>:
 801ea96:	6803      	ldr	r3, [r0, #0]
 801ea98:	4602      	mov	r2, r0
 801ea9a:	f013 0007 	ands.w	r0, r3, #7
 801ea9e:	d00b      	beq.n	801eab8 <__lo0bits+0x22>
 801eaa0:	07d9      	lsls	r1, r3, #31
 801eaa2:	d421      	bmi.n	801eae8 <__lo0bits+0x52>
 801eaa4:	0798      	lsls	r0, r3, #30
 801eaa6:	bf49      	itett	mi
 801eaa8:	085b      	lsrmi	r3, r3, #1
 801eaaa:	089b      	lsrpl	r3, r3, #2
 801eaac:	2001      	movmi	r0, #1
 801eaae:	6013      	strmi	r3, [r2, #0]
 801eab0:	bf5c      	itt	pl
 801eab2:	6013      	strpl	r3, [r2, #0]
 801eab4:	2002      	movpl	r0, #2
 801eab6:	4770      	bx	lr
 801eab8:	b299      	uxth	r1, r3
 801eaba:	b909      	cbnz	r1, 801eac0 <__lo0bits+0x2a>
 801eabc:	0c1b      	lsrs	r3, r3, #16
 801eabe:	2010      	movs	r0, #16
 801eac0:	b2d9      	uxtb	r1, r3
 801eac2:	b909      	cbnz	r1, 801eac8 <__lo0bits+0x32>
 801eac4:	3008      	adds	r0, #8
 801eac6:	0a1b      	lsrs	r3, r3, #8
 801eac8:	0719      	lsls	r1, r3, #28
 801eaca:	bf04      	itt	eq
 801eacc:	091b      	lsreq	r3, r3, #4
 801eace:	3004      	addeq	r0, #4
 801ead0:	0799      	lsls	r1, r3, #30
 801ead2:	bf04      	itt	eq
 801ead4:	089b      	lsreq	r3, r3, #2
 801ead6:	3002      	addeq	r0, #2
 801ead8:	07d9      	lsls	r1, r3, #31
 801eada:	d403      	bmi.n	801eae4 <__lo0bits+0x4e>
 801eadc:	085b      	lsrs	r3, r3, #1
 801eade:	f100 0001 	add.w	r0, r0, #1
 801eae2:	d003      	beq.n	801eaec <__lo0bits+0x56>
 801eae4:	6013      	str	r3, [r2, #0]
 801eae6:	4770      	bx	lr
 801eae8:	2000      	movs	r0, #0
 801eaea:	4770      	bx	lr
 801eaec:	2020      	movs	r0, #32
 801eaee:	4770      	bx	lr

0801eaf0 <__i2b>:
 801eaf0:	b510      	push	{r4, lr}
 801eaf2:	460c      	mov	r4, r1
 801eaf4:	2101      	movs	r1, #1
 801eaf6:	f7ff ff07 	bl	801e908 <_Balloc>
 801eafa:	4602      	mov	r2, r0
 801eafc:	b928      	cbnz	r0, 801eb0a <__i2b+0x1a>
 801eafe:	4b05      	ldr	r3, [pc, #20]	@ (801eb14 <__i2b+0x24>)
 801eb00:	4805      	ldr	r0, [pc, #20]	@ (801eb18 <__i2b+0x28>)
 801eb02:	f240 1145 	movw	r1, #325	@ 0x145
 801eb06:	f7fe ff93 	bl	801da30 <__assert_func>
 801eb0a:	2301      	movs	r3, #1
 801eb0c:	6144      	str	r4, [r0, #20]
 801eb0e:	6103      	str	r3, [r0, #16]
 801eb10:	bd10      	pop	{r4, pc}
 801eb12:	bf00      	nop
 801eb14:	08024465 	.word	0x08024465
 801eb18:	08024476 	.word	0x08024476

0801eb1c <__multiply>:
 801eb1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801eb20:	4614      	mov	r4, r2
 801eb22:	690a      	ldr	r2, [r1, #16]
 801eb24:	6923      	ldr	r3, [r4, #16]
 801eb26:	429a      	cmp	r2, r3
 801eb28:	bfa8      	it	ge
 801eb2a:	4623      	movge	r3, r4
 801eb2c:	460f      	mov	r7, r1
 801eb2e:	bfa4      	itt	ge
 801eb30:	460c      	movge	r4, r1
 801eb32:	461f      	movge	r7, r3
 801eb34:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801eb38:	f8d7 9010 	ldr.w	r9, [r7, #16]
 801eb3c:	68a3      	ldr	r3, [r4, #8]
 801eb3e:	6861      	ldr	r1, [r4, #4]
 801eb40:	eb0a 0609 	add.w	r6, sl, r9
 801eb44:	42b3      	cmp	r3, r6
 801eb46:	b085      	sub	sp, #20
 801eb48:	bfb8      	it	lt
 801eb4a:	3101      	addlt	r1, #1
 801eb4c:	f7ff fedc 	bl	801e908 <_Balloc>
 801eb50:	b930      	cbnz	r0, 801eb60 <__multiply+0x44>
 801eb52:	4602      	mov	r2, r0
 801eb54:	4b44      	ldr	r3, [pc, #272]	@ (801ec68 <__multiply+0x14c>)
 801eb56:	4845      	ldr	r0, [pc, #276]	@ (801ec6c <__multiply+0x150>)
 801eb58:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801eb5c:	f7fe ff68 	bl	801da30 <__assert_func>
 801eb60:	f100 0514 	add.w	r5, r0, #20
 801eb64:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801eb68:	462b      	mov	r3, r5
 801eb6a:	2200      	movs	r2, #0
 801eb6c:	4543      	cmp	r3, r8
 801eb6e:	d321      	bcc.n	801ebb4 <__multiply+0x98>
 801eb70:	f107 0114 	add.w	r1, r7, #20
 801eb74:	f104 0214 	add.w	r2, r4, #20
 801eb78:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 801eb7c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801eb80:	9302      	str	r3, [sp, #8]
 801eb82:	1b13      	subs	r3, r2, r4
 801eb84:	3b15      	subs	r3, #21
 801eb86:	f023 0303 	bic.w	r3, r3, #3
 801eb8a:	3304      	adds	r3, #4
 801eb8c:	f104 0715 	add.w	r7, r4, #21
 801eb90:	42ba      	cmp	r2, r7
 801eb92:	bf38      	it	cc
 801eb94:	2304      	movcc	r3, #4
 801eb96:	9301      	str	r3, [sp, #4]
 801eb98:	9b02      	ldr	r3, [sp, #8]
 801eb9a:	9103      	str	r1, [sp, #12]
 801eb9c:	428b      	cmp	r3, r1
 801eb9e:	d80c      	bhi.n	801ebba <__multiply+0x9e>
 801eba0:	2e00      	cmp	r6, #0
 801eba2:	dd03      	ble.n	801ebac <__multiply+0x90>
 801eba4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801eba8:	2b00      	cmp	r3, #0
 801ebaa:	d05b      	beq.n	801ec64 <__multiply+0x148>
 801ebac:	6106      	str	r6, [r0, #16]
 801ebae:	b005      	add	sp, #20
 801ebb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ebb4:	f843 2b04 	str.w	r2, [r3], #4
 801ebb8:	e7d8      	b.n	801eb6c <__multiply+0x50>
 801ebba:	f8b1 a000 	ldrh.w	sl, [r1]
 801ebbe:	f1ba 0f00 	cmp.w	sl, #0
 801ebc2:	d024      	beq.n	801ec0e <__multiply+0xf2>
 801ebc4:	f104 0e14 	add.w	lr, r4, #20
 801ebc8:	46a9      	mov	r9, r5
 801ebca:	f04f 0c00 	mov.w	ip, #0
 801ebce:	f85e 7b04 	ldr.w	r7, [lr], #4
 801ebd2:	f8d9 3000 	ldr.w	r3, [r9]
 801ebd6:	fa1f fb87 	uxth.w	fp, r7
 801ebda:	b29b      	uxth	r3, r3
 801ebdc:	fb0a 330b 	mla	r3, sl, fp, r3
 801ebe0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 801ebe4:	f8d9 7000 	ldr.w	r7, [r9]
 801ebe8:	4463      	add	r3, ip
 801ebea:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801ebee:	fb0a c70b 	mla	r7, sl, fp, ip
 801ebf2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801ebf6:	b29b      	uxth	r3, r3
 801ebf8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801ebfc:	4572      	cmp	r2, lr
 801ebfe:	f849 3b04 	str.w	r3, [r9], #4
 801ec02:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801ec06:	d8e2      	bhi.n	801ebce <__multiply+0xb2>
 801ec08:	9b01      	ldr	r3, [sp, #4]
 801ec0a:	f845 c003 	str.w	ip, [r5, r3]
 801ec0e:	9b03      	ldr	r3, [sp, #12]
 801ec10:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801ec14:	3104      	adds	r1, #4
 801ec16:	f1b9 0f00 	cmp.w	r9, #0
 801ec1a:	d021      	beq.n	801ec60 <__multiply+0x144>
 801ec1c:	682b      	ldr	r3, [r5, #0]
 801ec1e:	f104 0c14 	add.w	ip, r4, #20
 801ec22:	46ae      	mov	lr, r5
 801ec24:	f04f 0a00 	mov.w	sl, #0
 801ec28:	f8bc b000 	ldrh.w	fp, [ip]
 801ec2c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 801ec30:	fb09 770b 	mla	r7, r9, fp, r7
 801ec34:	4457      	add	r7, sl
 801ec36:	b29b      	uxth	r3, r3
 801ec38:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801ec3c:	f84e 3b04 	str.w	r3, [lr], #4
 801ec40:	f85c 3b04 	ldr.w	r3, [ip], #4
 801ec44:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801ec48:	f8be 3000 	ldrh.w	r3, [lr]
 801ec4c:	fb09 330a 	mla	r3, r9, sl, r3
 801ec50:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801ec54:	4562      	cmp	r2, ip
 801ec56:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801ec5a:	d8e5      	bhi.n	801ec28 <__multiply+0x10c>
 801ec5c:	9f01      	ldr	r7, [sp, #4]
 801ec5e:	51eb      	str	r3, [r5, r7]
 801ec60:	3504      	adds	r5, #4
 801ec62:	e799      	b.n	801eb98 <__multiply+0x7c>
 801ec64:	3e01      	subs	r6, #1
 801ec66:	e79b      	b.n	801eba0 <__multiply+0x84>
 801ec68:	08024465 	.word	0x08024465
 801ec6c:	08024476 	.word	0x08024476

0801ec70 <__pow5mult>:
 801ec70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ec74:	4615      	mov	r5, r2
 801ec76:	f012 0203 	ands.w	r2, r2, #3
 801ec7a:	4607      	mov	r7, r0
 801ec7c:	460e      	mov	r6, r1
 801ec7e:	d007      	beq.n	801ec90 <__pow5mult+0x20>
 801ec80:	4c25      	ldr	r4, [pc, #148]	@ (801ed18 <__pow5mult+0xa8>)
 801ec82:	3a01      	subs	r2, #1
 801ec84:	2300      	movs	r3, #0
 801ec86:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801ec8a:	f7ff fe9f 	bl	801e9cc <__multadd>
 801ec8e:	4606      	mov	r6, r0
 801ec90:	10ad      	asrs	r5, r5, #2
 801ec92:	d03d      	beq.n	801ed10 <__pow5mult+0xa0>
 801ec94:	69fc      	ldr	r4, [r7, #28]
 801ec96:	b97c      	cbnz	r4, 801ecb8 <__pow5mult+0x48>
 801ec98:	2010      	movs	r0, #16
 801ec9a:	f7ff fd7f 	bl	801e79c <malloc>
 801ec9e:	4602      	mov	r2, r0
 801eca0:	61f8      	str	r0, [r7, #28]
 801eca2:	b928      	cbnz	r0, 801ecb0 <__pow5mult+0x40>
 801eca4:	4b1d      	ldr	r3, [pc, #116]	@ (801ed1c <__pow5mult+0xac>)
 801eca6:	481e      	ldr	r0, [pc, #120]	@ (801ed20 <__pow5mult+0xb0>)
 801eca8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801ecac:	f7fe fec0 	bl	801da30 <__assert_func>
 801ecb0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801ecb4:	6004      	str	r4, [r0, #0]
 801ecb6:	60c4      	str	r4, [r0, #12]
 801ecb8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801ecbc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801ecc0:	b94c      	cbnz	r4, 801ecd6 <__pow5mult+0x66>
 801ecc2:	f240 2171 	movw	r1, #625	@ 0x271
 801ecc6:	4638      	mov	r0, r7
 801ecc8:	f7ff ff12 	bl	801eaf0 <__i2b>
 801eccc:	2300      	movs	r3, #0
 801ecce:	f8c8 0008 	str.w	r0, [r8, #8]
 801ecd2:	4604      	mov	r4, r0
 801ecd4:	6003      	str	r3, [r0, #0]
 801ecd6:	f04f 0900 	mov.w	r9, #0
 801ecda:	07eb      	lsls	r3, r5, #31
 801ecdc:	d50a      	bpl.n	801ecf4 <__pow5mult+0x84>
 801ecde:	4631      	mov	r1, r6
 801ece0:	4622      	mov	r2, r4
 801ece2:	4638      	mov	r0, r7
 801ece4:	f7ff ff1a 	bl	801eb1c <__multiply>
 801ece8:	4631      	mov	r1, r6
 801ecea:	4680      	mov	r8, r0
 801ecec:	4638      	mov	r0, r7
 801ecee:	f7ff fe4b 	bl	801e988 <_Bfree>
 801ecf2:	4646      	mov	r6, r8
 801ecf4:	106d      	asrs	r5, r5, #1
 801ecf6:	d00b      	beq.n	801ed10 <__pow5mult+0xa0>
 801ecf8:	6820      	ldr	r0, [r4, #0]
 801ecfa:	b938      	cbnz	r0, 801ed0c <__pow5mult+0x9c>
 801ecfc:	4622      	mov	r2, r4
 801ecfe:	4621      	mov	r1, r4
 801ed00:	4638      	mov	r0, r7
 801ed02:	f7ff ff0b 	bl	801eb1c <__multiply>
 801ed06:	6020      	str	r0, [r4, #0]
 801ed08:	f8c0 9000 	str.w	r9, [r0]
 801ed0c:	4604      	mov	r4, r0
 801ed0e:	e7e4      	b.n	801ecda <__pow5mult+0x6a>
 801ed10:	4630      	mov	r0, r6
 801ed12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ed16:	bf00      	nop
 801ed18:	080244d0 	.word	0x080244d0
 801ed1c:	08024220 	.word	0x08024220
 801ed20:	08024476 	.word	0x08024476

0801ed24 <__lshift>:
 801ed24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ed28:	460c      	mov	r4, r1
 801ed2a:	6849      	ldr	r1, [r1, #4]
 801ed2c:	6923      	ldr	r3, [r4, #16]
 801ed2e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801ed32:	68a3      	ldr	r3, [r4, #8]
 801ed34:	4607      	mov	r7, r0
 801ed36:	4691      	mov	r9, r2
 801ed38:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801ed3c:	f108 0601 	add.w	r6, r8, #1
 801ed40:	42b3      	cmp	r3, r6
 801ed42:	db0b      	blt.n	801ed5c <__lshift+0x38>
 801ed44:	4638      	mov	r0, r7
 801ed46:	f7ff fddf 	bl	801e908 <_Balloc>
 801ed4a:	4605      	mov	r5, r0
 801ed4c:	b948      	cbnz	r0, 801ed62 <__lshift+0x3e>
 801ed4e:	4602      	mov	r2, r0
 801ed50:	4b28      	ldr	r3, [pc, #160]	@ (801edf4 <__lshift+0xd0>)
 801ed52:	4829      	ldr	r0, [pc, #164]	@ (801edf8 <__lshift+0xd4>)
 801ed54:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801ed58:	f7fe fe6a 	bl	801da30 <__assert_func>
 801ed5c:	3101      	adds	r1, #1
 801ed5e:	005b      	lsls	r3, r3, #1
 801ed60:	e7ee      	b.n	801ed40 <__lshift+0x1c>
 801ed62:	2300      	movs	r3, #0
 801ed64:	f100 0114 	add.w	r1, r0, #20
 801ed68:	f100 0210 	add.w	r2, r0, #16
 801ed6c:	4618      	mov	r0, r3
 801ed6e:	4553      	cmp	r3, sl
 801ed70:	db33      	blt.n	801edda <__lshift+0xb6>
 801ed72:	6920      	ldr	r0, [r4, #16]
 801ed74:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801ed78:	f104 0314 	add.w	r3, r4, #20
 801ed7c:	f019 091f 	ands.w	r9, r9, #31
 801ed80:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801ed84:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801ed88:	d02b      	beq.n	801ede2 <__lshift+0xbe>
 801ed8a:	f1c9 0e20 	rsb	lr, r9, #32
 801ed8e:	468a      	mov	sl, r1
 801ed90:	2200      	movs	r2, #0
 801ed92:	6818      	ldr	r0, [r3, #0]
 801ed94:	fa00 f009 	lsl.w	r0, r0, r9
 801ed98:	4310      	orrs	r0, r2
 801ed9a:	f84a 0b04 	str.w	r0, [sl], #4
 801ed9e:	f853 2b04 	ldr.w	r2, [r3], #4
 801eda2:	459c      	cmp	ip, r3
 801eda4:	fa22 f20e 	lsr.w	r2, r2, lr
 801eda8:	d8f3      	bhi.n	801ed92 <__lshift+0x6e>
 801edaa:	ebac 0304 	sub.w	r3, ip, r4
 801edae:	3b15      	subs	r3, #21
 801edb0:	f023 0303 	bic.w	r3, r3, #3
 801edb4:	3304      	adds	r3, #4
 801edb6:	f104 0015 	add.w	r0, r4, #21
 801edba:	4584      	cmp	ip, r0
 801edbc:	bf38      	it	cc
 801edbe:	2304      	movcc	r3, #4
 801edc0:	50ca      	str	r2, [r1, r3]
 801edc2:	b10a      	cbz	r2, 801edc8 <__lshift+0xa4>
 801edc4:	f108 0602 	add.w	r6, r8, #2
 801edc8:	3e01      	subs	r6, #1
 801edca:	4638      	mov	r0, r7
 801edcc:	612e      	str	r6, [r5, #16]
 801edce:	4621      	mov	r1, r4
 801edd0:	f7ff fdda 	bl	801e988 <_Bfree>
 801edd4:	4628      	mov	r0, r5
 801edd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801edda:	f842 0f04 	str.w	r0, [r2, #4]!
 801edde:	3301      	adds	r3, #1
 801ede0:	e7c5      	b.n	801ed6e <__lshift+0x4a>
 801ede2:	3904      	subs	r1, #4
 801ede4:	f853 2b04 	ldr.w	r2, [r3], #4
 801ede8:	f841 2f04 	str.w	r2, [r1, #4]!
 801edec:	459c      	cmp	ip, r3
 801edee:	d8f9      	bhi.n	801ede4 <__lshift+0xc0>
 801edf0:	e7ea      	b.n	801edc8 <__lshift+0xa4>
 801edf2:	bf00      	nop
 801edf4:	08024465 	.word	0x08024465
 801edf8:	08024476 	.word	0x08024476

0801edfc <__mcmp>:
 801edfc:	690a      	ldr	r2, [r1, #16]
 801edfe:	4603      	mov	r3, r0
 801ee00:	6900      	ldr	r0, [r0, #16]
 801ee02:	1a80      	subs	r0, r0, r2
 801ee04:	b530      	push	{r4, r5, lr}
 801ee06:	d10e      	bne.n	801ee26 <__mcmp+0x2a>
 801ee08:	3314      	adds	r3, #20
 801ee0a:	3114      	adds	r1, #20
 801ee0c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801ee10:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801ee14:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801ee18:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801ee1c:	4295      	cmp	r5, r2
 801ee1e:	d003      	beq.n	801ee28 <__mcmp+0x2c>
 801ee20:	d205      	bcs.n	801ee2e <__mcmp+0x32>
 801ee22:	f04f 30ff 	mov.w	r0, #4294967295
 801ee26:	bd30      	pop	{r4, r5, pc}
 801ee28:	42a3      	cmp	r3, r4
 801ee2a:	d3f3      	bcc.n	801ee14 <__mcmp+0x18>
 801ee2c:	e7fb      	b.n	801ee26 <__mcmp+0x2a>
 801ee2e:	2001      	movs	r0, #1
 801ee30:	e7f9      	b.n	801ee26 <__mcmp+0x2a>
	...

0801ee34 <__mdiff>:
 801ee34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ee38:	4689      	mov	r9, r1
 801ee3a:	4606      	mov	r6, r0
 801ee3c:	4611      	mov	r1, r2
 801ee3e:	4648      	mov	r0, r9
 801ee40:	4614      	mov	r4, r2
 801ee42:	f7ff ffdb 	bl	801edfc <__mcmp>
 801ee46:	1e05      	subs	r5, r0, #0
 801ee48:	d112      	bne.n	801ee70 <__mdiff+0x3c>
 801ee4a:	4629      	mov	r1, r5
 801ee4c:	4630      	mov	r0, r6
 801ee4e:	f7ff fd5b 	bl	801e908 <_Balloc>
 801ee52:	4602      	mov	r2, r0
 801ee54:	b928      	cbnz	r0, 801ee62 <__mdiff+0x2e>
 801ee56:	4b3f      	ldr	r3, [pc, #252]	@ (801ef54 <__mdiff+0x120>)
 801ee58:	f240 2137 	movw	r1, #567	@ 0x237
 801ee5c:	483e      	ldr	r0, [pc, #248]	@ (801ef58 <__mdiff+0x124>)
 801ee5e:	f7fe fde7 	bl	801da30 <__assert_func>
 801ee62:	2301      	movs	r3, #1
 801ee64:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801ee68:	4610      	mov	r0, r2
 801ee6a:	b003      	add	sp, #12
 801ee6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ee70:	bfbc      	itt	lt
 801ee72:	464b      	movlt	r3, r9
 801ee74:	46a1      	movlt	r9, r4
 801ee76:	4630      	mov	r0, r6
 801ee78:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801ee7c:	bfba      	itte	lt
 801ee7e:	461c      	movlt	r4, r3
 801ee80:	2501      	movlt	r5, #1
 801ee82:	2500      	movge	r5, #0
 801ee84:	f7ff fd40 	bl	801e908 <_Balloc>
 801ee88:	4602      	mov	r2, r0
 801ee8a:	b918      	cbnz	r0, 801ee94 <__mdiff+0x60>
 801ee8c:	4b31      	ldr	r3, [pc, #196]	@ (801ef54 <__mdiff+0x120>)
 801ee8e:	f240 2145 	movw	r1, #581	@ 0x245
 801ee92:	e7e3      	b.n	801ee5c <__mdiff+0x28>
 801ee94:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801ee98:	6926      	ldr	r6, [r4, #16]
 801ee9a:	60c5      	str	r5, [r0, #12]
 801ee9c:	f109 0310 	add.w	r3, r9, #16
 801eea0:	f109 0514 	add.w	r5, r9, #20
 801eea4:	f104 0e14 	add.w	lr, r4, #20
 801eea8:	f100 0b14 	add.w	fp, r0, #20
 801eeac:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801eeb0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801eeb4:	9301      	str	r3, [sp, #4]
 801eeb6:	46d9      	mov	r9, fp
 801eeb8:	f04f 0c00 	mov.w	ip, #0
 801eebc:	9b01      	ldr	r3, [sp, #4]
 801eebe:	f85e 0b04 	ldr.w	r0, [lr], #4
 801eec2:	f853 af04 	ldr.w	sl, [r3, #4]!
 801eec6:	9301      	str	r3, [sp, #4]
 801eec8:	fa1f f38a 	uxth.w	r3, sl
 801eecc:	4619      	mov	r1, r3
 801eece:	b283      	uxth	r3, r0
 801eed0:	1acb      	subs	r3, r1, r3
 801eed2:	0c00      	lsrs	r0, r0, #16
 801eed4:	4463      	add	r3, ip
 801eed6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801eeda:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801eede:	b29b      	uxth	r3, r3
 801eee0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801eee4:	4576      	cmp	r6, lr
 801eee6:	f849 3b04 	str.w	r3, [r9], #4
 801eeea:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801eeee:	d8e5      	bhi.n	801eebc <__mdiff+0x88>
 801eef0:	1b33      	subs	r3, r6, r4
 801eef2:	3b15      	subs	r3, #21
 801eef4:	f023 0303 	bic.w	r3, r3, #3
 801eef8:	3415      	adds	r4, #21
 801eefa:	3304      	adds	r3, #4
 801eefc:	42a6      	cmp	r6, r4
 801eefe:	bf38      	it	cc
 801ef00:	2304      	movcc	r3, #4
 801ef02:	441d      	add	r5, r3
 801ef04:	445b      	add	r3, fp
 801ef06:	461e      	mov	r6, r3
 801ef08:	462c      	mov	r4, r5
 801ef0a:	4544      	cmp	r4, r8
 801ef0c:	d30e      	bcc.n	801ef2c <__mdiff+0xf8>
 801ef0e:	f108 0103 	add.w	r1, r8, #3
 801ef12:	1b49      	subs	r1, r1, r5
 801ef14:	f021 0103 	bic.w	r1, r1, #3
 801ef18:	3d03      	subs	r5, #3
 801ef1a:	45a8      	cmp	r8, r5
 801ef1c:	bf38      	it	cc
 801ef1e:	2100      	movcc	r1, #0
 801ef20:	440b      	add	r3, r1
 801ef22:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801ef26:	b191      	cbz	r1, 801ef4e <__mdiff+0x11a>
 801ef28:	6117      	str	r7, [r2, #16]
 801ef2a:	e79d      	b.n	801ee68 <__mdiff+0x34>
 801ef2c:	f854 1b04 	ldr.w	r1, [r4], #4
 801ef30:	46e6      	mov	lr, ip
 801ef32:	0c08      	lsrs	r0, r1, #16
 801ef34:	fa1c fc81 	uxtah	ip, ip, r1
 801ef38:	4471      	add	r1, lr
 801ef3a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801ef3e:	b289      	uxth	r1, r1
 801ef40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801ef44:	f846 1b04 	str.w	r1, [r6], #4
 801ef48:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801ef4c:	e7dd      	b.n	801ef0a <__mdiff+0xd6>
 801ef4e:	3f01      	subs	r7, #1
 801ef50:	e7e7      	b.n	801ef22 <__mdiff+0xee>
 801ef52:	bf00      	nop
 801ef54:	08024465 	.word	0x08024465
 801ef58:	08024476 	.word	0x08024476

0801ef5c <__d2b>:
 801ef5c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801ef60:	460f      	mov	r7, r1
 801ef62:	2101      	movs	r1, #1
 801ef64:	ec59 8b10 	vmov	r8, r9, d0
 801ef68:	4616      	mov	r6, r2
 801ef6a:	f7ff fccd 	bl	801e908 <_Balloc>
 801ef6e:	4604      	mov	r4, r0
 801ef70:	b930      	cbnz	r0, 801ef80 <__d2b+0x24>
 801ef72:	4602      	mov	r2, r0
 801ef74:	4b23      	ldr	r3, [pc, #140]	@ (801f004 <__d2b+0xa8>)
 801ef76:	4824      	ldr	r0, [pc, #144]	@ (801f008 <__d2b+0xac>)
 801ef78:	f240 310f 	movw	r1, #783	@ 0x30f
 801ef7c:	f7fe fd58 	bl	801da30 <__assert_func>
 801ef80:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801ef84:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801ef88:	b10d      	cbz	r5, 801ef8e <__d2b+0x32>
 801ef8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801ef8e:	9301      	str	r3, [sp, #4]
 801ef90:	f1b8 0300 	subs.w	r3, r8, #0
 801ef94:	d023      	beq.n	801efde <__d2b+0x82>
 801ef96:	4668      	mov	r0, sp
 801ef98:	9300      	str	r3, [sp, #0]
 801ef9a:	f7ff fd7c 	bl	801ea96 <__lo0bits>
 801ef9e:	e9dd 1200 	ldrd	r1, r2, [sp]
 801efa2:	b1d0      	cbz	r0, 801efda <__d2b+0x7e>
 801efa4:	f1c0 0320 	rsb	r3, r0, #32
 801efa8:	fa02 f303 	lsl.w	r3, r2, r3
 801efac:	430b      	orrs	r3, r1
 801efae:	40c2      	lsrs	r2, r0
 801efb0:	6163      	str	r3, [r4, #20]
 801efb2:	9201      	str	r2, [sp, #4]
 801efb4:	9b01      	ldr	r3, [sp, #4]
 801efb6:	61a3      	str	r3, [r4, #24]
 801efb8:	2b00      	cmp	r3, #0
 801efba:	bf0c      	ite	eq
 801efbc:	2201      	moveq	r2, #1
 801efbe:	2202      	movne	r2, #2
 801efc0:	6122      	str	r2, [r4, #16]
 801efc2:	b1a5      	cbz	r5, 801efee <__d2b+0x92>
 801efc4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801efc8:	4405      	add	r5, r0
 801efca:	603d      	str	r5, [r7, #0]
 801efcc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801efd0:	6030      	str	r0, [r6, #0]
 801efd2:	4620      	mov	r0, r4
 801efd4:	b003      	add	sp, #12
 801efd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801efda:	6161      	str	r1, [r4, #20]
 801efdc:	e7ea      	b.n	801efb4 <__d2b+0x58>
 801efde:	a801      	add	r0, sp, #4
 801efe0:	f7ff fd59 	bl	801ea96 <__lo0bits>
 801efe4:	9b01      	ldr	r3, [sp, #4]
 801efe6:	6163      	str	r3, [r4, #20]
 801efe8:	3020      	adds	r0, #32
 801efea:	2201      	movs	r2, #1
 801efec:	e7e8      	b.n	801efc0 <__d2b+0x64>
 801efee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801eff2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801eff6:	6038      	str	r0, [r7, #0]
 801eff8:	6918      	ldr	r0, [r3, #16]
 801effa:	f7ff fd2d 	bl	801ea58 <__hi0bits>
 801effe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801f002:	e7e5      	b.n	801efd0 <__d2b+0x74>
 801f004:	08024465 	.word	0x08024465
 801f008:	08024476 	.word	0x08024476

0801f00c <__ssputs_r>:
 801f00c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f010:	688e      	ldr	r6, [r1, #8]
 801f012:	461f      	mov	r7, r3
 801f014:	42be      	cmp	r6, r7
 801f016:	680b      	ldr	r3, [r1, #0]
 801f018:	4682      	mov	sl, r0
 801f01a:	460c      	mov	r4, r1
 801f01c:	4690      	mov	r8, r2
 801f01e:	d82d      	bhi.n	801f07c <__ssputs_r+0x70>
 801f020:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801f024:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801f028:	d026      	beq.n	801f078 <__ssputs_r+0x6c>
 801f02a:	6965      	ldr	r5, [r4, #20]
 801f02c:	6909      	ldr	r1, [r1, #16]
 801f02e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801f032:	eba3 0901 	sub.w	r9, r3, r1
 801f036:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801f03a:	1c7b      	adds	r3, r7, #1
 801f03c:	444b      	add	r3, r9
 801f03e:	106d      	asrs	r5, r5, #1
 801f040:	429d      	cmp	r5, r3
 801f042:	bf38      	it	cc
 801f044:	461d      	movcc	r5, r3
 801f046:	0553      	lsls	r3, r2, #21
 801f048:	d527      	bpl.n	801f09a <__ssputs_r+0x8e>
 801f04a:	4629      	mov	r1, r5
 801f04c:	f7ff fbd0 	bl	801e7f0 <_malloc_r>
 801f050:	4606      	mov	r6, r0
 801f052:	b360      	cbz	r0, 801f0ae <__ssputs_r+0xa2>
 801f054:	6921      	ldr	r1, [r4, #16]
 801f056:	464a      	mov	r2, r9
 801f058:	f7fe fcdb 	bl	801da12 <memcpy>
 801f05c:	89a3      	ldrh	r3, [r4, #12]
 801f05e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801f062:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801f066:	81a3      	strh	r3, [r4, #12]
 801f068:	6126      	str	r6, [r4, #16]
 801f06a:	6165      	str	r5, [r4, #20]
 801f06c:	444e      	add	r6, r9
 801f06e:	eba5 0509 	sub.w	r5, r5, r9
 801f072:	6026      	str	r6, [r4, #0]
 801f074:	60a5      	str	r5, [r4, #8]
 801f076:	463e      	mov	r6, r7
 801f078:	42be      	cmp	r6, r7
 801f07a:	d900      	bls.n	801f07e <__ssputs_r+0x72>
 801f07c:	463e      	mov	r6, r7
 801f07e:	6820      	ldr	r0, [r4, #0]
 801f080:	4632      	mov	r2, r6
 801f082:	4641      	mov	r1, r8
 801f084:	f7fe fbbd 	bl	801d802 <memmove>
 801f088:	68a3      	ldr	r3, [r4, #8]
 801f08a:	1b9b      	subs	r3, r3, r6
 801f08c:	60a3      	str	r3, [r4, #8]
 801f08e:	6823      	ldr	r3, [r4, #0]
 801f090:	4433      	add	r3, r6
 801f092:	6023      	str	r3, [r4, #0]
 801f094:	2000      	movs	r0, #0
 801f096:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f09a:	462a      	mov	r2, r5
 801f09c:	f000 fbdf 	bl	801f85e <_realloc_r>
 801f0a0:	4606      	mov	r6, r0
 801f0a2:	2800      	cmp	r0, #0
 801f0a4:	d1e0      	bne.n	801f068 <__ssputs_r+0x5c>
 801f0a6:	6921      	ldr	r1, [r4, #16]
 801f0a8:	4650      	mov	r0, sl
 801f0aa:	f7ff fb2d 	bl	801e708 <_free_r>
 801f0ae:	230c      	movs	r3, #12
 801f0b0:	f8ca 3000 	str.w	r3, [sl]
 801f0b4:	89a3      	ldrh	r3, [r4, #12]
 801f0b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f0ba:	81a3      	strh	r3, [r4, #12]
 801f0bc:	f04f 30ff 	mov.w	r0, #4294967295
 801f0c0:	e7e9      	b.n	801f096 <__ssputs_r+0x8a>
	...

0801f0c4 <_svfiprintf_r>:
 801f0c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f0c8:	4698      	mov	r8, r3
 801f0ca:	898b      	ldrh	r3, [r1, #12]
 801f0cc:	061b      	lsls	r3, r3, #24
 801f0ce:	b09d      	sub	sp, #116	@ 0x74
 801f0d0:	4607      	mov	r7, r0
 801f0d2:	460d      	mov	r5, r1
 801f0d4:	4614      	mov	r4, r2
 801f0d6:	d510      	bpl.n	801f0fa <_svfiprintf_r+0x36>
 801f0d8:	690b      	ldr	r3, [r1, #16]
 801f0da:	b973      	cbnz	r3, 801f0fa <_svfiprintf_r+0x36>
 801f0dc:	2140      	movs	r1, #64	@ 0x40
 801f0de:	f7ff fb87 	bl	801e7f0 <_malloc_r>
 801f0e2:	6028      	str	r0, [r5, #0]
 801f0e4:	6128      	str	r0, [r5, #16]
 801f0e6:	b930      	cbnz	r0, 801f0f6 <_svfiprintf_r+0x32>
 801f0e8:	230c      	movs	r3, #12
 801f0ea:	603b      	str	r3, [r7, #0]
 801f0ec:	f04f 30ff 	mov.w	r0, #4294967295
 801f0f0:	b01d      	add	sp, #116	@ 0x74
 801f0f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f0f6:	2340      	movs	r3, #64	@ 0x40
 801f0f8:	616b      	str	r3, [r5, #20]
 801f0fa:	2300      	movs	r3, #0
 801f0fc:	9309      	str	r3, [sp, #36]	@ 0x24
 801f0fe:	2320      	movs	r3, #32
 801f100:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801f104:	f8cd 800c 	str.w	r8, [sp, #12]
 801f108:	2330      	movs	r3, #48	@ 0x30
 801f10a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801f2a8 <_svfiprintf_r+0x1e4>
 801f10e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801f112:	f04f 0901 	mov.w	r9, #1
 801f116:	4623      	mov	r3, r4
 801f118:	469a      	mov	sl, r3
 801f11a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801f11e:	b10a      	cbz	r2, 801f124 <_svfiprintf_r+0x60>
 801f120:	2a25      	cmp	r2, #37	@ 0x25
 801f122:	d1f9      	bne.n	801f118 <_svfiprintf_r+0x54>
 801f124:	ebba 0b04 	subs.w	fp, sl, r4
 801f128:	d00b      	beq.n	801f142 <_svfiprintf_r+0x7e>
 801f12a:	465b      	mov	r3, fp
 801f12c:	4622      	mov	r2, r4
 801f12e:	4629      	mov	r1, r5
 801f130:	4638      	mov	r0, r7
 801f132:	f7ff ff6b 	bl	801f00c <__ssputs_r>
 801f136:	3001      	adds	r0, #1
 801f138:	f000 80a7 	beq.w	801f28a <_svfiprintf_r+0x1c6>
 801f13c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f13e:	445a      	add	r2, fp
 801f140:	9209      	str	r2, [sp, #36]	@ 0x24
 801f142:	f89a 3000 	ldrb.w	r3, [sl]
 801f146:	2b00      	cmp	r3, #0
 801f148:	f000 809f 	beq.w	801f28a <_svfiprintf_r+0x1c6>
 801f14c:	2300      	movs	r3, #0
 801f14e:	f04f 32ff 	mov.w	r2, #4294967295
 801f152:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801f156:	f10a 0a01 	add.w	sl, sl, #1
 801f15a:	9304      	str	r3, [sp, #16]
 801f15c:	9307      	str	r3, [sp, #28]
 801f15e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801f162:	931a      	str	r3, [sp, #104]	@ 0x68
 801f164:	4654      	mov	r4, sl
 801f166:	2205      	movs	r2, #5
 801f168:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f16c:	484e      	ldr	r0, [pc, #312]	@ (801f2a8 <_svfiprintf_r+0x1e4>)
 801f16e:	f7e1 f85f 	bl	8000230 <memchr>
 801f172:	9a04      	ldr	r2, [sp, #16]
 801f174:	b9d8      	cbnz	r0, 801f1ae <_svfiprintf_r+0xea>
 801f176:	06d0      	lsls	r0, r2, #27
 801f178:	bf44      	itt	mi
 801f17a:	2320      	movmi	r3, #32
 801f17c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801f180:	0711      	lsls	r1, r2, #28
 801f182:	bf44      	itt	mi
 801f184:	232b      	movmi	r3, #43	@ 0x2b
 801f186:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801f18a:	f89a 3000 	ldrb.w	r3, [sl]
 801f18e:	2b2a      	cmp	r3, #42	@ 0x2a
 801f190:	d015      	beq.n	801f1be <_svfiprintf_r+0xfa>
 801f192:	9a07      	ldr	r2, [sp, #28]
 801f194:	4654      	mov	r4, sl
 801f196:	2000      	movs	r0, #0
 801f198:	f04f 0c0a 	mov.w	ip, #10
 801f19c:	4621      	mov	r1, r4
 801f19e:	f811 3b01 	ldrb.w	r3, [r1], #1
 801f1a2:	3b30      	subs	r3, #48	@ 0x30
 801f1a4:	2b09      	cmp	r3, #9
 801f1a6:	d94b      	bls.n	801f240 <_svfiprintf_r+0x17c>
 801f1a8:	b1b0      	cbz	r0, 801f1d8 <_svfiprintf_r+0x114>
 801f1aa:	9207      	str	r2, [sp, #28]
 801f1ac:	e014      	b.n	801f1d8 <_svfiprintf_r+0x114>
 801f1ae:	eba0 0308 	sub.w	r3, r0, r8
 801f1b2:	fa09 f303 	lsl.w	r3, r9, r3
 801f1b6:	4313      	orrs	r3, r2
 801f1b8:	9304      	str	r3, [sp, #16]
 801f1ba:	46a2      	mov	sl, r4
 801f1bc:	e7d2      	b.n	801f164 <_svfiprintf_r+0xa0>
 801f1be:	9b03      	ldr	r3, [sp, #12]
 801f1c0:	1d19      	adds	r1, r3, #4
 801f1c2:	681b      	ldr	r3, [r3, #0]
 801f1c4:	9103      	str	r1, [sp, #12]
 801f1c6:	2b00      	cmp	r3, #0
 801f1c8:	bfbb      	ittet	lt
 801f1ca:	425b      	neglt	r3, r3
 801f1cc:	f042 0202 	orrlt.w	r2, r2, #2
 801f1d0:	9307      	strge	r3, [sp, #28]
 801f1d2:	9307      	strlt	r3, [sp, #28]
 801f1d4:	bfb8      	it	lt
 801f1d6:	9204      	strlt	r2, [sp, #16]
 801f1d8:	7823      	ldrb	r3, [r4, #0]
 801f1da:	2b2e      	cmp	r3, #46	@ 0x2e
 801f1dc:	d10a      	bne.n	801f1f4 <_svfiprintf_r+0x130>
 801f1de:	7863      	ldrb	r3, [r4, #1]
 801f1e0:	2b2a      	cmp	r3, #42	@ 0x2a
 801f1e2:	d132      	bne.n	801f24a <_svfiprintf_r+0x186>
 801f1e4:	9b03      	ldr	r3, [sp, #12]
 801f1e6:	1d1a      	adds	r2, r3, #4
 801f1e8:	681b      	ldr	r3, [r3, #0]
 801f1ea:	9203      	str	r2, [sp, #12]
 801f1ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801f1f0:	3402      	adds	r4, #2
 801f1f2:	9305      	str	r3, [sp, #20]
 801f1f4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801f2b8 <_svfiprintf_r+0x1f4>
 801f1f8:	7821      	ldrb	r1, [r4, #0]
 801f1fa:	2203      	movs	r2, #3
 801f1fc:	4650      	mov	r0, sl
 801f1fe:	f7e1 f817 	bl	8000230 <memchr>
 801f202:	b138      	cbz	r0, 801f214 <_svfiprintf_r+0x150>
 801f204:	9b04      	ldr	r3, [sp, #16]
 801f206:	eba0 000a 	sub.w	r0, r0, sl
 801f20a:	2240      	movs	r2, #64	@ 0x40
 801f20c:	4082      	lsls	r2, r0
 801f20e:	4313      	orrs	r3, r2
 801f210:	3401      	adds	r4, #1
 801f212:	9304      	str	r3, [sp, #16]
 801f214:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f218:	4824      	ldr	r0, [pc, #144]	@ (801f2ac <_svfiprintf_r+0x1e8>)
 801f21a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801f21e:	2206      	movs	r2, #6
 801f220:	f7e1 f806 	bl	8000230 <memchr>
 801f224:	2800      	cmp	r0, #0
 801f226:	d036      	beq.n	801f296 <_svfiprintf_r+0x1d2>
 801f228:	4b21      	ldr	r3, [pc, #132]	@ (801f2b0 <_svfiprintf_r+0x1ec>)
 801f22a:	bb1b      	cbnz	r3, 801f274 <_svfiprintf_r+0x1b0>
 801f22c:	9b03      	ldr	r3, [sp, #12]
 801f22e:	3307      	adds	r3, #7
 801f230:	f023 0307 	bic.w	r3, r3, #7
 801f234:	3308      	adds	r3, #8
 801f236:	9303      	str	r3, [sp, #12]
 801f238:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f23a:	4433      	add	r3, r6
 801f23c:	9309      	str	r3, [sp, #36]	@ 0x24
 801f23e:	e76a      	b.n	801f116 <_svfiprintf_r+0x52>
 801f240:	fb0c 3202 	mla	r2, ip, r2, r3
 801f244:	460c      	mov	r4, r1
 801f246:	2001      	movs	r0, #1
 801f248:	e7a8      	b.n	801f19c <_svfiprintf_r+0xd8>
 801f24a:	2300      	movs	r3, #0
 801f24c:	3401      	adds	r4, #1
 801f24e:	9305      	str	r3, [sp, #20]
 801f250:	4619      	mov	r1, r3
 801f252:	f04f 0c0a 	mov.w	ip, #10
 801f256:	4620      	mov	r0, r4
 801f258:	f810 2b01 	ldrb.w	r2, [r0], #1
 801f25c:	3a30      	subs	r2, #48	@ 0x30
 801f25e:	2a09      	cmp	r2, #9
 801f260:	d903      	bls.n	801f26a <_svfiprintf_r+0x1a6>
 801f262:	2b00      	cmp	r3, #0
 801f264:	d0c6      	beq.n	801f1f4 <_svfiprintf_r+0x130>
 801f266:	9105      	str	r1, [sp, #20]
 801f268:	e7c4      	b.n	801f1f4 <_svfiprintf_r+0x130>
 801f26a:	fb0c 2101 	mla	r1, ip, r1, r2
 801f26e:	4604      	mov	r4, r0
 801f270:	2301      	movs	r3, #1
 801f272:	e7f0      	b.n	801f256 <_svfiprintf_r+0x192>
 801f274:	ab03      	add	r3, sp, #12
 801f276:	9300      	str	r3, [sp, #0]
 801f278:	462a      	mov	r2, r5
 801f27a:	4b0e      	ldr	r3, [pc, #56]	@ (801f2b4 <_svfiprintf_r+0x1f0>)
 801f27c:	a904      	add	r1, sp, #16
 801f27e:	4638      	mov	r0, r7
 801f280:	f7fd fdc0 	bl	801ce04 <_printf_float>
 801f284:	1c42      	adds	r2, r0, #1
 801f286:	4606      	mov	r6, r0
 801f288:	d1d6      	bne.n	801f238 <_svfiprintf_r+0x174>
 801f28a:	89ab      	ldrh	r3, [r5, #12]
 801f28c:	065b      	lsls	r3, r3, #25
 801f28e:	f53f af2d 	bmi.w	801f0ec <_svfiprintf_r+0x28>
 801f292:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801f294:	e72c      	b.n	801f0f0 <_svfiprintf_r+0x2c>
 801f296:	ab03      	add	r3, sp, #12
 801f298:	9300      	str	r3, [sp, #0]
 801f29a:	462a      	mov	r2, r5
 801f29c:	4b05      	ldr	r3, [pc, #20]	@ (801f2b4 <_svfiprintf_r+0x1f0>)
 801f29e:	a904      	add	r1, sp, #16
 801f2a0:	4638      	mov	r0, r7
 801f2a2:	f7fe f847 	bl	801d334 <_printf_i>
 801f2a6:	e7ed      	b.n	801f284 <_svfiprintf_r+0x1c0>
 801f2a8:	080245d0 	.word	0x080245d0
 801f2ac:	080245da 	.word	0x080245da
 801f2b0:	0801ce05 	.word	0x0801ce05
 801f2b4:	0801f00d 	.word	0x0801f00d
 801f2b8:	080245d6 	.word	0x080245d6

0801f2bc <__sfputc_r>:
 801f2bc:	6893      	ldr	r3, [r2, #8]
 801f2be:	3b01      	subs	r3, #1
 801f2c0:	2b00      	cmp	r3, #0
 801f2c2:	b410      	push	{r4}
 801f2c4:	6093      	str	r3, [r2, #8]
 801f2c6:	da08      	bge.n	801f2da <__sfputc_r+0x1e>
 801f2c8:	6994      	ldr	r4, [r2, #24]
 801f2ca:	42a3      	cmp	r3, r4
 801f2cc:	db01      	blt.n	801f2d2 <__sfputc_r+0x16>
 801f2ce:	290a      	cmp	r1, #10
 801f2d0:	d103      	bne.n	801f2da <__sfputc_r+0x1e>
 801f2d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 801f2d6:	f000 b9f1 	b.w	801f6bc <__swbuf_r>
 801f2da:	6813      	ldr	r3, [r2, #0]
 801f2dc:	1c58      	adds	r0, r3, #1
 801f2de:	6010      	str	r0, [r2, #0]
 801f2e0:	7019      	strb	r1, [r3, #0]
 801f2e2:	4608      	mov	r0, r1
 801f2e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 801f2e8:	4770      	bx	lr

0801f2ea <__sfputs_r>:
 801f2ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f2ec:	4606      	mov	r6, r0
 801f2ee:	460f      	mov	r7, r1
 801f2f0:	4614      	mov	r4, r2
 801f2f2:	18d5      	adds	r5, r2, r3
 801f2f4:	42ac      	cmp	r4, r5
 801f2f6:	d101      	bne.n	801f2fc <__sfputs_r+0x12>
 801f2f8:	2000      	movs	r0, #0
 801f2fa:	e007      	b.n	801f30c <__sfputs_r+0x22>
 801f2fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f300:	463a      	mov	r2, r7
 801f302:	4630      	mov	r0, r6
 801f304:	f7ff ffda 	bl	801f2bc <__sfputc_r>
 801f308:	1c43      	adds	r3, r0, #1
 801f30a:	d1f3      	bne.n	801f2f4 <__sfputs_r+0xa>
 801f30c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801f310 <_vfiprintf_r>:
 801f310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f314:	460d      	mov	r5, r1
 801f316:	b09d      	sub	sp, #116	@ 0x74
 801f318:	4614      	mov	r4, r2
 801f31a:	4698      	mov	r8, r3
 801f31c:	4606      	mov	r6, r0
 801f31e:	b118      	cbz	r0, 801f328 <_vfiprintf_r+0x18>
 801f320:	6a03      	ldr	r3, [r0, #32]
 801f322:	b90b      	cbnz	r3, 801f328 <_vfiprintf_r+0x18>
 801f324:	f7fe f9b2 	bl	801d68c <__sinit>
 801f328:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801f32a:	07d9      	lsls	r1, r3, #31
 801f32c:	d405      	bmi.n	801f33a <_vfiprintf_r+0x2a>
 801f32e:	89ab      	ldrh	r3, [r5, #12]
 801f330:	059a      	lsls	r2, r3, #22
 801f332:	d402      	bmi.n	801f33a <_vfiprintf_r+0x2a>
 801f334:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801f336:	f7fe fb6a 	bl	801da0e <__retarget_lock_acquire_recursive>
 801f33a:	89ab      	ldrh	r3, [r5, #12]
 801f33c:	071b      	lsls	r3, r3, #28
 801f33e:	d501      	bpl.n	801f344 <_vfiprintf_r+0x34>
 801f340:	692b      	ldr	r3, [r5, #16]
 801f342:	b99b      	cbnz	r3, 801f36c <_vfiprintf_r+0x5c>
 801f344:	4629      	mov	r1, r5
 801f346:	4630      	mov	r0, r6
 801f348:	f000 f9f6 	bl	801f738 <__swsetup_r>
 801f34c:	b170      	cbz	r0, 801f36c <_vfiprintf_r+0x5c>
 801f34e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801f350:	07dc      	lsls	r4, r3, #31
 801f352:	d504      	bpl.n	801f35e <_vfiprintf_r+0x4e>
 801f354:	f04f 30ff 	mov.w	r0, #4294967295
 801f358:	b01d      	add	sp, #116	@ 0x74
 801f35a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f35e:	89ab      	ldrh	r3, [r5, #12]
 801f360:	0598      	lsls	r0, r3, #22
 801f362:	d4f7      	bmi.n	801f354 <_vfiprintf_r+0x44>
 801f364:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801f366:	f7fe fb53 	bl	801da10 <__retarget_lock_release_recursive>
 801f36a:	e7f3      	b.n	801f354 <_vfiprintf_r+0x44>
 801f36c:	2300      	movs	r3, #0
 801f36e:	9309      	str	r3, [sp, #36]	@ 0x24
 801f370:	2320      	movs	r3, #32
 801f372:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801f376:	f8cd 800c 	str.w	r8, [sp, #12]
 801f37a:	2330      	movs	r3, #48	@ 0x30
 801f37c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801f52c <_vfiprintf_r+0x21c>
 801f380:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801f384:	f04f 0901 	mov.w	r9, #1
 801f388:	4623      	mov	r3, r4
 801f38a:	469a      	mov	sl, r3
 801f38c:	f813 2b01 	ldrb.w	r2, [r3], #1
 801f390:	b10a      	cbz	r2, 801f396 <_vfiprintf_r+0x86>
 801f392:	2a25      	cmp	r2, #37	@ 0x25
 801f394:	d1f9      	bne.n	801f38a <_vfiprintf_r+0x7a>
 801f396:	ebba 0b04 	subs.w	fp, sl, r4
 801f39a:	d00b      	beq.n	801f3b4 <_vfiprintf_r+0xa4>
 801f39c:	465b      	mov	r3, fp
 801f39e:	4622      	mov	r2, r4
 801f3a0:	4629      	mov	r1, r5
 801f3a2:	4630      	mov	r0, r6
 801f3a4:	f7ff ffa1 	bl	801f2ea <__sfputs_r>
 801f3a8:	3001      	adds	r0, #1
 801f3aa:	f000 80a7 	beq.w	801f4fc <_vfiprintf_r+0x1ec>
 801f3ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f3b0:	445a      	add	r2, fp
 801f3b2:	9209      	str	r2, [sp, #36]	@ 0x24
 801f3b4:	f89a 3000 	ldrb.w	r3, [sl]
 801f3b8:	2b00      	cmp	r3, #0
 801f3ba:	f000 809f 	beq.w	801f4fc <_vfiprintf_r+0x1ec>
 801f3be:	2300      	movs	r3, #0
 801f3c0:	f04f 32ff 	mov.w	r2, #4294967295
 801f3c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801f3c8:	f10a 0a01 	add.w	sl, sl, #1
 801f3cc:	9304      	str	r3, [sp, #16]
 801f3ce:	9307      	str	r3, [sp, #28]
 801f3d0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801f3d4:	931a      	str	r3, [sp, #104]	@ 0x68
 801f3d6:	4654      	mov	r4, sl
 801f3d8:	2205      	movs	r2, #5
 801f3da:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f3de:	4853      	ldr	r0, [pc, #332]	@ (801f52c <_vfiprintf_r+0x21c>)
 801f3e0:	f7e0 ff26 	bl	8000230 <memchr>
 801f3e4:	9a04      	ldr	r2, [sp, #16]
 801f3e6:	b9d8      	cbnz	r0, 801f420 <_vfiprintf_r+0x110>
 801f3e8:	06d1      	lsls	r1, r2, #27
 801f3ea:	bf44      	itt	mi
 801f3ec:	2320      	movmi	r3, #32
 801f3ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801f3f2:	0713      	lsls	r3, r2, #28
 801f3f4:	bf44      	itt	mi
 801f3f6:	232b      	movmi	r3, #43	@ 0x2b
 801f3f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801f3fc:	f89a 3000 	ldrb.w	r3, [sl]
 801f400:	2b2a      	cmp	r3, #42	@ 0x2a
 801f402:	d015      	beq.n	801f430 <_vfiprintf_r+0x120>
 801f404:	9a07      	ldr	r2, [sp, #28]
 801f406:	4654      	mov	r4, sl
 801f408:	2000      	movs	r0, #0
 801f40a:	f04f 0c0a 	mov.w	ip, #10
 801f40e:	4621      	mov	r1, r4
 801f410:	f811 3b01 	ldrb.w	r3, [r1], #1
 801f414:	3b30      	subs	r3, #48	@ 0x30
 801f416:	2b09      	cmp	r3, #9
 801f418:	d94b      	bls.n	801f4b2 <_vfiprintf_r+0x1a2>
 801f41a:	b1b0      	cbz	r0, 801f44a <_vfiprintf_r+0x13a>
 801f41c:	9207      	str	r2, [sp, #28]
 801f41e:	e014      	b.n	801f44a <_vfiprintf_r+0x13a>
 801f420:	eba0 0308 	sub.w	r3, r0, r8
 801f424:	fa09 f303 	lsl.w	r3, r9, r3
 801f428:	4313      	orrs	r3, r2
 801f42a:	9304      	str	r3, [sp, #16]
 801f42c:	46a2      	mov	sl, r4
 801f42e:	e7d2      	b.n	801f3d6 <_vfiprintf_r+0xc6>
 801f430:	9b03      	ldr	r3, [sp, #12]
 801f432:	1d19      	adds	r1, r3, #4
 801f434:	681b      	ldr	r3, [r3, #0]
 801f436:	9103      	str	r1, [sp, #12]
 801f438:	2b00      	cmp	r3, #0
 801f43a:	bfbb      	ittet	lt
 801f43c:	425b      	neglt	r3, r3
 801f43e:	f042 0202 	orrlt.w	r2, r2, #2
 801f442:	9307      	strge	r3, [sp, #28]
 801f444:	9307      	strlt	r3, [sp, #28]
 801f446:	bfb8      	it	lt
 801f448:	9204      	strlt	r2, [sp, #16]
 801f44a:	7823      	ldrb	r3, [r4, #0]
 801f44c:	2b2e      	cmp	r3, #46	@ 0x2e
 801f44e:	d10a      	bne.n	801f466 <_vfiprintf_r+0x156>
 801f450:	7863      	ldrb	r3, [r4, #1]
 801f452:	2b2a      	cmp	r3, #42	@ 0x2a
 801f454:	d132      	bne.n	801f4bc <_vfiprintf_r+0x1ac>
 801f456:	9b03      	ldr	r3, [sp, #12]
 801f458:	1d1a      	adds	r2, r3, #4
 801f45a:	681b      	ldr	r3, [r3, #0]
 801f45c:	9203      	str	r2, [sp, #12]
 801f45e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801f462:	3402      	adds	r4, #2
 801f464:	9305      	str	r3, [sp, #20]
 801f466:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801f53c <_vfiprintf_r+0x22c>
 801f46a:	7821      	ldrb	r1, [r4, #0]
 801f46c:	2203      	movs	r2, #3
 801f46e:	4650      	mov	r0, sl
 801f470:	f7e0 fede 	bl	8000230 <memchr>
 801f474:	b138      	cbz	r0, 801f486 <_vfiprintf_r+0x176>
 801f476:	9b04      	ldr	r3, [sp, #16]
 801f478:	eba0 000a 	sub.w	r0, r0, sl
 801f47c:	2240      	movs	r2, #64	@ 0x40
 801f47e:	4082      	lsls	r2, r0
 801f480:	4313      	orrs	r3, r2
 801f482:	3401      	adds	r4, #1
 801f484:	9304      	str	r3, [sp, #16]
 801f486:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f48a:	4829      	ldr	r0, [pc, #164]	@ (801f530 <_vfiprintf_r+0x220>)
 801f48c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801f490:	2206      	movs	r2, #6
 801f492:	f7e0 fecd 	bl	8000230 <memchr>
 801f496:	2800      	cmp	r0, #0
 801f498:	d03f      	beq.n	801f51a <_vfiprintf_r+0x20a>
 801f49a:	4b26      	ldr	r3, [pc, #152]	@ (801f534 <_vfiprintf_r+0x224>)
 801f49c:	bb1b      	cbnz	r3, 801f4e6 <_vfiprintf_r+0x1d6>
 801f49e:	9b03      	ldr	r3, [sp, #12]
 801f4a0:	3307      	adds	r3, #7
 801f4a2:	f023 0307 	bic.w	r3, r3, #7
 801f4a6:	3308      	adds	r3, #8
 801f4a8:	9303      	str	r3, [sp, #12]
 801f4aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f4ac:	443b      	add	r3, r7
 801f4ae:	9309      	str	r3, [sp, #36]	@ 0x24
 801f4b0:	e76a      	b.n	801f388 <_vfiprintf_r+0x78>
 801f4b2:	fb0c 3202 	mla	r2, ip, r2, r3
 801f4b6:	460c      	mov	r4, r1
 801f4b8:	2001      	movs	r0, #1
 801f4ba:	e7a8      	b.n	801f40e <_vfiprintf_r+0xfe>
 801f4bc:	2300      	movs	r3, #0
 801f4be:	3401      	adds	r4, #1
 801f4c0:	9305      	str	r3, [sp, #20]
 801f4c2:	4619      	mov	r1, r3
 801f4c4:	f04f 0c0a 	mov.w	ip, #10
 801f4c8:	4620      	mov	r0, r4
 801f4ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 801f4ce:	3a30      	subs	r2, #48	@ 0x30
 801f4d0:	2a09      	cmp	r2, #9
 801f4d2:	d903      	bls.n	801f4dc <_vfiprintf_r+0x1cc>
 801f4d4:	2b00      	cmp	r3, #0
 801f4d6:	d0c6      	beq.n	801f466 <_vfiprintf_r+0x156>
 801f4d8:	9105      	str	r1, [sp, #20]
 801f4da:	e7c4      	b.n	801f466 <_vfiprintf_r+0x156>
 801f4dc:	fb0c 2101 	mla	r1, ip, r1, r2
 801f4e0:	4604      	mov	r4, r0
 801f4e2:	2301      	movs	r3, #1
 801f4e4:	e7f0      	b.n	801f4c8 <_vfiprintf_r+0x1b8>
 801f4e6:	ab03      	add	r3, sp, #12
 801f4e8:	9300      	str	r3, [sp, #0]
 801f4ea:	462a      	mov	r2, r5
 801f4ec:	4b12      	ldr	r3, [pc, #72]	@ (801f538 <_vfiprintf_r+0x228>)
 801f4ee:	a904      	add	r1, sp, #16
 801f4f0:	4630      	mov	r0, r6
 801f4f2:	f7fd fc87 	bl	801ce04 <_printf_float>
 801f4f6:	4607      	mov	r7, r0
 801f4f8:	1c78      	adds	r0, r7, #1
 801f4fa:	d1d6      	bne.n	801f4aa <_vfiprintf_r+0x19a>
 801f4fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801f4fe:	07d9      	lsls	r1, r3, #31
 801f500:	d405      	bmi.n	801f50e <_vfiprintf_r+0x1fe>
 801f502:	89ab      	ldrh	r3, [r5, #12]
 801f504:	059a      	lsls	r2, r3, #22
 801f506:	d402      	bmi.n	801f50e <_vfiprintf_r+0x1fe>
 801f508:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801f50a:	f7fe fa81 	bl	801da10 <__retarget_lock_release_recursive>
 801f50e:	89ab      	ldrh	r3, [r5, #12]
 801f510:	065b      	lsls	r3, r3, #25
 801f512:	f53f af1f 	bmi.w	801f354 <_vfiprintf_r+0x44>
 801f516:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801f518:	e71e      	b.n	801f358 <_vfiprintf_r+0x48>
 801f51a:	ab03      	add	r3, sp, #12
 801f51c:	9300      	str	r3, [sp, #0]
 801f51e:	462a      	mov	r2, r5
 801f520:	4b05      	ldr	r3, [pc, #20]	@ (801f538 <_vfiprintf_r+0x228>)
 801f522:	a904      	add	r1, sp, #16
 801f524:	4630      	mov	r0, r6
 801f526:	f7fd ff05 	bl	801d334 <_printf_i>
 801f52a:	e7e4      	b.n	801f4f6 <_vfiprintf_r+0x1e6>
 801f52c:	080245d0 	.word	0x080245d0
 801f530:	080245da 	.word	0x080245da
 801f534:	0801ce05 	.word	0x0801ce05
 801f538:	0801f2eb 	.word	0x0801f2eb
 801f53c:	080245d6 	.word	0x080245d6

0801f540 <__sflush_r>:
 801f540:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801f544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f548:	0716      	lsls	r6, r2, #28
 801f54a:	4605      	mov	r5, r0
 801f54c:	460c      	mov	r4, r1
 801f54e:	d454      	bmi.n	801f5fa <__sflush_r+0xba>
 801f550:	684b      	ldr	r3, [r1, #4]
 801f552:	2b00      	cmp	r3, #0
 801f554:	dc02      	bgt.n	801f55c <__sflush_r+0x1c>
 801f556:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801f558:	2b00      	cmp	r3, #0
 801f55a:	dd48      	ble.n	801f5ee <__sflush_r+0xae>
 801f55c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801f55e:	2e00      	cmp	r6, #0
 801f560:	d045      	beq.n	801f5ee <__sflush_r+0xae>
 801f562:	2300      	movs	r3, #0
 801f564:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801f568:	682f      	ldr	r7, [r5, #0]
 801f56a:	6a21      	ldr	r1, [r4, #32]
 801f56c:	602b      	str	r3, [r5, #0]
 801f56e:	d030      	beq.n	801f5d2 <__sflush_r+0x92>
 801f570:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801f572:	89a3      	ldrh	r3, [r4, #12]
 801f574:	0759      	lsls	r1, r3, #29
 801f576:	d505      	bpl.n	801f584 <__sflush_r+0x44>
 801f578:	6863      	ldr	r3, [r4, #4]
 801f57a:	1ad2      	subs	r2, r2, r3
 801f57c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801f57e:	b10b      	cbz	r3, 801f584 <__sflush_r+0x44>
 801f580:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801f582:	1ad2      	subs	r2, r2, r3
 801f584:	2300      	movs	r3, #0
 801f586:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801f588:	6a21      	ldr	r1, [r4, #32]
 801f58a:	4628      	mov	r0, r5
 801f58c:	47b0      	blx	r6
 801f58e:	1c43      	adds	r3, r0, #1
 801f590:	89a3      	ldrh	r3, [r4, #12]
 801f592:	d106      	bne.n	801f5a2 <__sflush_r+0x62>
 801f594:	6829      	ldr	r1, [r5, #0]
 801f596:	291d      	cmp	r1, #29
 801f598:	d82b      	bhi.n	801f5f2 <__sflush_r+0xb2>
 801f59a:	4a2a      	ldr	r2, [pc, #168]	@ (801f644 <__sflush_r+0x104>)
 801f59c:	410a      	asrs	r2, r1
 801f59e:	07d6      	lsls	r6, r2, #31
 801f5a0:	d427      	bmi.n	801f5f2 <__sflush_r+0xb2>
 801f5a2:	2200      	movs	r2, #0
 801f5a4:	6062      	str	r2, [r4, #4]
 801f5a6:	04d9      	lsls	r1, r3, #19
 801f5a8:	6922      	ldr	r2, [r4, #16]
 801f5aa:	6022      	str	r2, [r4, #0]
 801f5ac:	d504      	bpl.n	801f5b8 <__sflush_r+0x78>
 801f5ae:	1c42      	adds	r2, r0, #1
 801f5b0:	d101      	bne.n	801f5b6 <__sflush_r+0x76>
 801f5b2:	682b      	ldr	r3, [r5, #0]
 801f5b4:	b903      	cbnz	r3, 801f5b8 <__sflush_r+0x78>
 801f5b6:	6560      	str	r0, [r4, #84]	@ 0x54
 801f5b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801f5ba:	602f      	str	r7, [r5, #0]
 801f5bc:	b1b9      	cbz	r1, 801f5ee <__sflush_r+0xae>
 801f5be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801f5c2:	4299      	cmp	r1, r3
 801f5c4:	d002      	beq.n	801f5cc <__sflush_r+0x8c>
 801f5c6:	4628      	mov	r0, r5
 801f5c8:	f7ff f89e 	bl	801e708 <_free_r>
 801f5cc:	2300      	movs	r3, #0
 801f5ce:	6363      	str	r3, [r4, #52]	@ 0x34
 801f5d0:	e00d      	b.n	801f5ee <__sflush_r+0xae>
 801f5d2:	2301      	movs	r3, #1
 801f5d4:	4628      	mov	r0, r5
 801f5d6:	47b0      	blx	r6
 801f5d8:	4602      	mov	r2, r0
 801f5da:	1c50      	adds	r0, r2, #1
 801f5dc:	d1c9      	bne.n	801f572 <__sflush_r+0x32>
 801f5de:	682b      	ldr	r3, [r5, #0]
 801f5e0:	2b00      	cmp	r3, #0
 801f5e2:	d0c6      	beq.n	801f572 <__sflush_r+0x32>
 801f5e4:	2b1d      	cmp	r3, #29
 801f5e6:	d001      	beq.n	801f5ec <__sflush_r+0xac>
 801f5e8:	2b16      	cmp	r3, #22
 801f5ea:	d11e      	bne.n	801f62a <__sflush_r+0xea>
 801f5ec:	602f      	str	r7, [r5, #0]
 801f5ee:	2000      	movs	r0, #0
 801f5f0:	e022      	b.n	801f638 <__sflush_r+0xf8>
 801f5f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f5f6:	b21b      	sxth	r3, r3
 801f5f8:	e01b      	b.n	801f632 <__sflush_r+0xf2>
 801f5fa:	690f      	ldr	r7, [r1, #16]
 801f5fc:	2f00      	cmp	r7, #0
 801f5fe:	d0f6      	beq.n	801f5ee <__sflush_r+0xae>
 801f600:	0793      	lsls	r3, r2, #30
 801f602:	680e      	ldr	r6, [r1, #0]
 801f604:	bf08      	it	eq
 801f606:	694b      	ldreq	r3, [r1, #20]
 801f608:	600f      	str	r7, [r1, #0]
 801f60a:	bf18      	it	ne
 801f60c:	2300      	movne	r3, #0
 801f60e:	eba6 0807 	sub.w	r8, r6, r7
 801f612:	608b      	str	r3, [r1, #8]
 801f614:	f1b8 0f00 	cmp.w	r8, #0
 801f618:	dde9      	ble.n	801f5ee <__sflush_r+0xae>
 801f61a:	6a21      	ldr	r1, [r4, #32]
 801f61c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801f61e:	4643      	mov	r3, r8
 801f620:	463a      	mov	r2, r7
 801f622:	4628      	mov	r0, r5
 801f624:	47b0      	blx	r6
 801f626:	2800      	cmp	r0, #0
 801f628:	dc08      	bgt.n	801f63c <__sflush_r+0xfc>
 801f62a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f62e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f632:	81a3      	strh	r3, [r4, #12]
 801f634:	f04f 30ff 	mov.w	r0, #4294967295
 801f638:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f63c:	4407      	add	r7, r0
 801f63e:	eba8 0800 	sub.w	r8, r8, r0
 801f642:	e7e7      	b.n	801f614 <__sflush_r+0xd4>
 801f644:	dfbffffe 	.word	0xdfbffffe

0801f648 <_fflush_r>:
 801f648:	b538      	push	{r3, r4, r5, lr}
 801f64a:	690b      	ldr	r3, [r1, #16]
 801f64c:	4605      	mov	r5, r0
 801f64e:	460c      	mov	r4, r1
 801f650:	b913      	cbnz	r3, 801f658 <_fflush_r+0x10>
 801f652:	2500      	movs	r5, #0
 801f654:	4628      	mov	r0, r5
 801f656:	bd38      	pop	{r3, r4, r5, pc}
 801f658:	b118      	cbz	r0, 801f662 <_fflush_r+0x1a>
 801f65a:	6a03      	ldr	r3, [r0, #32]
 801f65c:	b90b      	cbnz	r3, 801f662 <_fflush_r+0x1a>
 801f65e:	f7fe f815 	bl	801d68c <__sinit>
 801f662:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f666:	2b00      	cmp	r3, #0
 801f668:	d0f3      	beq.n	801f652 <_fflush_r+0xa>
 801f66a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801f66c:	07d0      	lsls	r0, r2, #31
 801f66e:	d404      	bmi.n	801f67a <_fflush_r+0x32>
 801f670:	0599      	lsls	r1, r3, #22
 801f672:	d402      	bmi.n	801f67a <_fflush_r+0x32>
 801f674:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f676:	f7fe f9ca 	bl	801da0e <__retarget_lock_acquire_recursive>
 801f67a:	4628      	mov	r0, r5
 801f67c:	4621      	mov	r1, r4
 801f67e:	f7ff ff5f 	bl	801f540 <__sflush_r>
 801f682:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801f684:	07da      	lsls	r2, r3, #31
 801f686:	4605      	mov	r5, r0
 801f688:	d4e4      	bmi.n	801f654 <_fflush_r+0xc>
 801f68a:	89a3      	ldrh	r3, [r4, #12]
 801f68c:	059b      	lsls	r3, r3, #22
 801f68e:	d4e1      	bmi.n	801f654 <_fflush_r+0xc>
 801f690:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f692:	f7fe f9bd 	bl	801da10 <__retarget_lock_release_recursive>
 801f696:	e7dd      	b.n	801f654 <_fflush_r+0xc>

0801f698 <fiprintf>:
 801f698:	b40e      	push	{r1, r2, r3}
 801f69a:	b503      	push	{r0, r1, lr}
 801f69c:	4601      	mov	r1, r0
 801f69e:	ab03      	add	r3, sp, #12
 801f6a0:	4805      	ldr	r0, [pc, #20]	@ (801f6b8 <fiprintf+0x20>)
 801f6a2:	f853 2b04 	ldr.w	r2, [r3], #4
 801f6a6:	6800      	ldr	r0, [r0, #0]
 801f6a8:	9301      	str	r3, [sp, #4]
 801f6aa:	f7ff fe31 	bl	801f310 <_vfiprintf_r>
 801f6ae:	b002      	add	sp, #8
 801f6b0:	f85d eb04 	ldr.w	lr, [sp], #4
 801f6b4:	b003      	add	sp, #12
 801f6b6:	4770      	bx	lr
 801f6b8:	20000090 	.word	0x20000090

0801f6bc <__swbuf_r>:
 801f6bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f6be:	460e      	mov	r6, r1
 801f6c0:	4614      	mov	r4, r2
 801f6c2:	4605      	mov	r5, r0
 801f6c4:	b118      	cbz	r0, 801f6ce <__swbuf_r+0x12>
 801f6c6:	6a03      	ldr	r3, [r0, #32]
 801f6c8:	b90b      	cbnz	r3, 801f6ce <__swbuf_r+0x12>
 801f6ca:	f7fd ffdf 	bl	801d68c <__sinit>
 801f6ce:	69a3      	ldr	r3, [r4, #24]
 801f6d0:	60a3      	str	r3, [r4, #8]
 801f6d2:	89a3      	ldrh	r3, [r4, #12]
 801f6d4:	071a      	lsls	r2, r3, #28
 801f6d6:	d501      	bpl.n	801f6dc <__swbuf_r+0x20>
 801f6d8:	6923      	ldr	r3, [r4, #16]
 801f6da:	b943      	cbnz	r3, 801f6ee <__swbuf_r+0x32>
 801f6dc:	4621      	mov	r1, r4
 801f6de:	4628      	mov	r0, r5
 801f6e0:	f000 f82a 	bl	801f738 <__swsetup_r>
 801f6e4:	b118      	cbz	r0, 801f6ee <__swbuf_r+0x32>
 801f6e6:	f04f 37ff 	mov.w	r7, #4294967295
 801f6ea:	4638      	mov	r0, r7
 801f6ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f6ee:	6823      	ldr	r3, [r4, #0]
 801f6f0:	6922      	ldr	r2, [r4, #16]
 801f6f2:	1a98      	subs	r0, r3, r2
 801f6f4:	6963      	ldr	r3, [r4, #20]
 801f6f6:	b2f6      	uxtb	r6, r6
 801f6f8:	4283      	cmp	r3, r0
 801f6fa:	4637      	mov	r7, r6
 801f6fc:	dc05      	bgt.n	801f70a <__swbuf_r+0x4e>
 801f6fe:	4621      	mov	r1, r4
 801f700:	4628      	mov	r0, r5
 801f702:	f7ff ffa1 	bl	801f648 <_fflush_r>
 801f706:	2800      	cmp	r0, #0
 801f708:	d1ed      	bne.n	801f6e6 <__swbuf_r+0x2a>
 801f70a:	68a3      	ldr	r3, [r4, #8]
 801f70c:	3b01      	subs	r3, #1
 801f70e:	60a3      	str	r3, [r4, #8]
 801f710:	6823      	ldr	r3, [r4, #0]
 801f712:	1c5a      	adds	r2, r3, #1
 801f714:	6022      	str	r2, [r4, #0]
 801f716:	701e      	strb	r6, [r3, #0]
 801f718:	6962      	ldr	r2, [r4, #20]
 801f71a:	1c43      	adds	r3, r0, #1
 801f71c:	429a      	cmp	r2, r3
 801f71e:	d004      	beq.n	801f72a <__swbuf_r+0x6e>
 801f720:	89a3      	ldrh	r3, [r4, #12]
 801f722:	07db      	lsls	r3, r3, #31
 801f724:	d5e1      	bpl.n	801f6ea <__swbuf_r+0x2e>
 801f726:	2e0a      	cmp	r6, #10
 801f728:	d1df      	bne.n	801f6ea <__swbuf_r+0x2e>
 801f72a:	4621      	mov	r1, r4
 801f72c:	4628      	mov	r0, r5
 801f72e:	f7ff ff8b 	bl	801f648 <_fflush_r>
 801f732:	2800      	cmp	r0, #0
 801f734:	d0d9      	beq.n	801f6ea <__swbuf_r+0x2e>
 801f736:	e7d6      	b.n	801f6e6 <__swbuf_r+0x2a>

0801f738 <__swsetup_r>:
 801f738:	b538      	push	{r3, r4, r5, lr}
 801f73a:	4b29      	ldr	r3, [pc, #164]	@ (801f7e0 <__swsetup_r+0xa8>)
 801f73c:	4605      	mov	r5, r0
 801f73e:	6818      	ldr	r0, [r3, #0]
 801f740:	460c      	mov	r4, r1
 801f742:	b118      	cbz	r0, 801f74c <__swsetup_r+0x14>
 801f744:	6a03      	ldr	r3, [r0, #32]
 801f746:	b90b      	cbnz	r3, 801f74c <__swsetup_r+0x14>
 801f748:	f7fd ffa0 	bl	801d68c <__sinit>
 801f74c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f750:	0719      	lsls	r1, r3, #28
 801f752:	d422      	bmi.n	801f79a <__swsetup_r+0x62>
 801f754:	06da      	lsls	r2, r3, #27
 801f756:	d407      	bmi.n	801f768 <__swsetup_r+0x30>
 801f758:	2209      	movs	r2, #9
 801f75a:	602a      	str	r2, [r5, #0]
 801f75c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f760:	81a3      	strh	r3, [r4, #12]
 801f762:	f04f 30ff 	mov.w	r0, #4294967295
 801f766:	e033      	b.n	801f7d0 <__swsetup_r+0x98>
 801f768:	0758      	lsls	r0, r3, #29
 801f76a:	d512      	bpl.n	801f792 <__swsetup_r+0x5a>
 801f76c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801f76e:	b141      	cbz	r1, 801f782 <__swsetup_r+0x4a>
 801f770:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801f774:	4299      	cmp	r1, r3
 801f776:	d002      	beq.n	801f77e <__swsetup_r+0x46>
 801f778:	4628      	mov	r0, r5
 801f77a:	f7fe ffc5 	bl	801e708 <_free_r>
 801f77e:	2300      	movs	r3, #0
 801f780:	6363      	str	r3, [r4, #52]	@ 0x34
 801f782:	89a3      	ldrh	r3, [r4, #12]
 801f784:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801f788:	81a3      	strh	r3, [r4, #12]
 801f78a:	2300      	movs	r3, #0
 801f78c:	6063      	str	r3, [r4, #4]
 801f78e:	6923      	ldr	r3, [r4, #16]
 801f790:	6023      	str	r3, [r4, #0]
 801f792:	89a3      	ldrh	r3, [r4, #12]
 801f794:	f043 0308 	orr.w	r3, r3, #8
 801f798:	81a3      	strh	r3, [r4, #12]
 801f79a:	6923      	ldr	r3, [r4, #16]
 801f79c:	b94b      	cbnz	r3, 801f7b2 <__swsetup_r+0x7a>
 801f79e:	89a3      	ldrh	r3, [r4, #12]
 801f7a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801f7a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801f7a8:	d003      	beq.n	801f7b2 <__swsetup_r+0x7a>
 801f7aa:	4621      	mov	r1, r4
 801f7ac:	4628      	mov	r0, r5
 801f7ae:	f000 f8b7 	bl	801f920 <__smakebuf_r>
 801f7b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f7b6:	f013 0201 	ands.w	r2, r3, #1
 801f7ba:	d00a      	beq.n	801f7d2 <__swsetup_r+0x9a>
 801f7bc:	2200      	movs	r2, #0
 801f7be:	60a2      	str	r2, [r4, #8]
 801f7c0:	6962      	ldr	r2, [r4, #20]
 801f7c2:	4252      	negs	r2, r2
 801f7c4:	61a2      	str	r2, [r4, #24]
 801f7c6:	6922      	ldr	r2, [r4, #16]
 801f7c8:	b942      	cbnz	r2, 801f7dc <__swsetup_r+0xa4>
 801f7ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801f7ce:	d1c5      	bne.n	801f75c <__swsetup_r+0x24>
 801f7d0:	bd38      	pop	{r3, r4, r5, pc}
 801f7d2:	0799      	lsls	r1, r3, #30
 801f7d4:	bf58      	it	pl
 801f7d6:	6962      	ldrpl	r2, [r4, #20]
 801f7d8:	60a2      	str	r2, [r4, #8]
 801f7da:	e7f4      	b.n	801f7c6 <__swsetup_r+0x8e>
 801f7dc:	2000      	movs	r0, #0
 801f7de:	e7f7      	b.n	801f7d0 <__swsetup_r+0x98>
 801f7e0:	20000090 	.word	0x20000090

0801f7e4 <_sbrk_r>:
 801f7e4:	b538      	push	{r3, r4, r5, lr}
 801f7e6:	4d06      	ldr	r5, [pc, #24]	@ (801f800 <_sbrk_r+0x1c>)
 801f7e8:	2300      	movs	r3, #0
 801f7ea:	4604      	mov	r4, r0
 801f7ec:	4608      	mov	r0, r1
 801f7ee:	602b      	str	r3, [r5, #0]
 801f7f0:	f7e3 fcd6 	bl	80031a0 <_sbrk>
 801f7f4:	1c43      	adds	r3, r0, #1
 801f7f6:	d102      	bne.n	801f7fe <_sbrk_r+0x1a>
 801f7f8:	682b      	ldr	r3, [r5, #0]
 801f7fa:	b103      	cbz	r3, 801f7fe <_sbrk_r+0x1a>
 801f7fc:	6023      	str	r3, [r4, #0]
 801f7fe:	bd38      	pop	{r3, r4, r5, pc}
 801f800:	2000f678 	.word	0x2000f678

0801f804 <abort>:
 801f804:	b508      	push	{r3, lr}
 801f806:	2006      	movs	r0, #6
 801f808:	f000 f8ee 	bl	801f9e8 <raise>
 801f80c:	2001      	movs	r0, #1
 801f80e:	f7e3 fc6b 	bl	80030e8 <_exit>

0801f812 <_calloc_r>:
 801f812:	b570      	push	{r4, r5, r6, lr}
 801f814:	fba1 5402 	umull	r5, r4, r1, r2
 801f818:	b93c      	cbnz	r4, 801f82a <_calloc_r+0x18>
 801f81a:	4629      	mov	r1, r5
 801f81c:	f7fe ffe8 	bl	801e7f0 <_malloc_r>
 801f820:	4606      	mov	r6, r0
 801f822:	b928      	cbnz	r0, 801f830 <_calloc_r+0x1e>
 801f824:	2600      	movs	r6, #0
 801f826:	4630      	mov	r0, r6
 801f828:	bd70      	pop	{r4, r5, r6, pc}
 801f82a:	220c      	movs	r2, #12
 801f82c:	6002      	str	r2, [r0, #0]
 801f82e:	e7f9      	b.n	801f824 <_calloc_r+0x12>
 801f830:	462a      	mov	r2, r5
 801f832:	4621      	mov	r1, r4
 801f834:	f7fd ffff 	bl	801d836 <memset>
 801f838:	e7f5      	b.n	801f826 <_calloc_r+0x14>

0801f83a <__ascii_mbtowc>:
 801f83a:	b082      	sub	sp, #8
 801f83c:	b901      	cbnz	r1, 801f840 <__ascii_mbtowc+0x6>
 801f83e:	a901      	add	r1, sp, #4
 801f840:	b142      	cbz	r2, 801f854 <__ascii_mbtowc+0x1a>
 801f842:	b14b      	cbz	r3, 801f858 <__ascii_mbtowc+0x1e>
 801f844:	7813      	ldrb	r3, [r2, #0]
 801f846:	600b      	str	r3, [r1, #0]
 801f848:	7812      	ldrb	r2, [r2, #0]
 801f84a:	1e10      	subs	r0, r2, #0
 801f84c:	bf18      	it	ne
 801f84e:	2001      	movne	r0, #1
 801f850:	b002      	add	sp, #8
 801f852:	4770      	bx	lr
 801f854:	4610      	mov	r0, r2
 801f856:	e7fb      	b.n	801f850 <__ascii_mbtowc+0x16>
 801f858:	f06f 0001 	mvn.w	r0, #1
 801f85c:	e7f8      	b.n	801f850 <__ascii_mbtowc+0x16>

0801f85e <_realloc_r>:
 801f85e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f862:	4680      	mov	r8, r0
 801f864:	4615      	mov	r5, r2
 801f866:	460c      	mov	r4, r1
 801f868:	b921      	cbnz	r1, 801f874 <_realloc_r+0x16>
 801f86a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801f86e:	4611      	mov	r1, r2
 801f870:	f7fe bfbe 	b.w	801e7f0 <_malloc_r>
 801f874:	b92a      	cbnz	r2, 801f882 <_realloc_r+0x24>
 801f876:	f7fe ff47 	bl	801e708 <_free_r>
 801f87a:	2400      	movs	r4, #0
 801f87c:	4620      	mov	r0, r4
 801f87e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f882:	f000 f8ef 	bl	801fa64 <_malloc_usable_size_r>
 801f886:	4285      	cmp	r5, r0
 801f888:	4606      	mov	r6, r0
 801f88a:	d802      	bhi.n	801f892 <_realloc_r+0x34>
 801f88c:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801f890:	d8f4      	bhi.n	801f87c <_realloc_r+0x1e>
 801f892:	4629      	mov	r1, r5
 801f894:	4640      	mov	r0, r8
 801f896:	f7fe ffab 	bl	801e7f0 <_malloc_r>
 801f89a:	4607      	mov	r7, r0
 801f89c:	2800      	cmp	r0, #0
 801f89e:	d0ec      	beq.n	801f87a <_realloc_r+0x1c>
 801f8a0:	42b5      	cmp	r5, r6
 801f8a2:	462a      	mov	r2, r5
 801f8a4:	4621      	mov	r1, r4
 801f8a6:	bf28      	it	cs
 801f8a8:	4632      	movcs	r2, r6
 801f8aa:	f7fe f8b2 	bl	801da12 <memcpy>
 801f8ae:	4621      	mov	r1, r4
 801f8b0:	4640      	mov	r0, r8
 801f8b2:	f7fe ff29 	bl	801e708 <_free_r>
 801f8b6:	463c      	mov	r4, r7
 801f8b8:	e7e0      	b.n	801f87c <_realloc_r+0x1e>

0801f8ba <__ascii_wctomb>:
 801f8ba:	4603      	mov	r3, r0
 801f8bc:	4608      	mov	r0, r1
 801f8be:	b141      	cbz	r1, 801f8d2 <__ascii_wctomb+0x18>
 801f8c0:	2aff      	cmp	r2, #255	@ 0xff
 801f8c2:	d904      	bls.n	801f8ce <__ascii_wctomb+0x14>
 801f8c4:	228a      	movs	r2, #138	@ 0x8a
 801f8c6:	601a      	str	r2, [r3, #0]
 801f8c8:	f04f 30ff 	mov.w	r0, #4294967295
 801f8cc:	4770      	bx	lr
 801f8ce:	700a      	strb	r2, [r1, #0]
 801f8d0:	2001      	movs	r0, #1
 801f8d2:	4770      	bx	lr

0801f8d4 <__swhatbuf_r>:
 801f8d4:	b570      	push	{r4, r5, r6, lr}
 801f8d6:	460c      	mov	r4, r1
 801f8d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f8dc:	2900      	cmp	r1, #0
 801f8de:	b096      	sub	sp, #88	@ 0x58
 801f8e0:	4615      	mov	r5, r2
 801f8e2:	461e      	mov	r6, r3
 801f8e4:	da0d      	bge.n	801f902 <__swhatbuf_r+0x2e>
 801f8e6:	89a3      	ldrh	r3, [r4, #12]
 801f8e8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801f8ec:	f04f 0100 	mov.w	r1, #0
 801f8f0:	bf14      	ite	ne
 801f8f2:	2340      	movne	r3, #64	@ 0x40
 801f8f4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801f8f8:	2000      	movs	r0, #0
 801f8fa:	6031      	str	r1, [r6, #0]
 801f8fc:	602b      	str	r3, [r5, #0]
 801f8fe:	b016      	add	sp, #88	@ 0x58
 801f900:	bd70      	pop	{r4, r5, r6, pc}
 801f902:	466a      	mov	r2, sp
 801f904:	f000 f878 	bl	801f9f8 <_fstat_r>
 801f908:	2800      	cmp	r0, #0
 801f90a:	dbec      	blt.n	801f8e6 <__swhatbuf_r+0x12>
 801f90c:	9901      	ldr	r1, [sp, #4]
 801f90e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801f912:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801f916:	4259      	negs	r1, r3
 801f918:	4159      	adcs	r1, r3
 801f91a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801f91e:	e7eb      	b.n	801f8f8 <__swhatbuf_r+0x24>

0801f920 <__smakebuf_r>:
 801f920:	898b      	ldrh	r3, [r1, #12]
 801f922:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801f924:	079d      	lsls	r5, r3, #30
 801f926:	4606      	mov	r6, r0
 801f928:	460c      	mov	r4, r1
 801f92a:	d507      	bpl.n	801f93c <__smakebuf_r+0x1c>
 801f92c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801f930:	6023      	str	r3, [r4, #0]
 801f932:	6123      	str	r3, [r4, #16]
 801f934:	2301      	movs	r3, #1
 801f936:	6163      	str	r3, [r4, #20]
 801f938:	b003      	add	sp, #12
 801f93a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f93c:	ab01      	add	r3, sp, #4
 801f93e:	466a      	mov	r2, sp
 801f940:	f7ff ffc8 	bl	801f8d4 <__swhatbuf_r>
 801f944:	9f00      	ldr	r7, [sp, #0]
 801f946:	4605      	mov	r5, r0
 801f948:	4639      	mov	r1, r7
 801f94a:	4630      	mov	r0, r6
 801f94c:	f7fe ff50 	bl	801e7f0 <_malloc_r>
 801f950:	b948      	cbnz	r0, 801f966 <__smakebuf_r+0x46>
 801f952:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f956:	059a      	lsls	r2, r3, #22
 801f958:	d4ee      	bmi.n	801f938 <__smakebuf_r+0x18>
 801f95a:	f023 0303 	bic.w	r3, r3, #3
 801f95e:	f043 0302 	orr.w	r3, r3, #2
 801f962:	81a3      	strh	r3, [r4, #12]
 801f964:	e7e2      	b.n	801f92c <__smakebuf_r+0xc>
 801f966:	89a3      	ldrh	r3, [r4, #12]
 801f968:	6020      	str	r0, [r4, #0]
 801f96a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801f96e:	81a3      	strh	r3, [r4, #12]
 801f970:	9b01      	ldr	r3, [sp, #4]
 801f972:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801f976:	b15b      	cbz	r3, 801f990 <__smakebuf_r+0x70>
 801f978:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801f97c:	4630      	mov	r0, r6
 801f97e:	f000 f84d 	bl	801fa1c <_isatty_r>
 801f982:	b128      	cbz	r0, 801f990 <__smakebuf_r+0x70>
 801f984:	89a3      	ldrh	r3, [r4, #12]
 801f986:	f023 0303 	bic.w	r3, r3, #3
 801f98a:	f043 0301 	orr.w	r3, r3, #1
 801f98e:	81a3      	strh	r3, [r4, #12]
 801f990:	89a3      	ldrh	r3, [r4, #12]
 801f992:	431d      	orrs	r5, r3
 801f994:	81a5      	strh	r5, [r4, #12]
 801f996:	e7cf      	b.n	801f938 <__smakebuf_r+0x18>

0801f998 <_raise_r>:
 801f998:	291f      	cmp	r1, #31
 801f99a:	b538      	push	{r3, r4, r5, lr}
 801f99c:	4605      	mov	r5, r0
 801f99e:	460c      	mov	r4, r1
 801f9a0:	d904      	bls.n	801f9ac <_raise_r+0x14>
 801f9a2:	2316      	movs	r3, #22
 801f9a4:	6003      	str	r3, [r0, #0]
 801f9a6:	f04f 30ff 	mov.w	r0, #4294967295
 801f9aa:	bd38      	pop	{r3, r4, r5, pc}
 801f9ac:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801f9ae:	b112      	cbz	r2, 801f9b6 <_raise_r+0x1e>
 801f9b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801f9b4:	b94b      	cbnz	r3, 801f9ca <_raise_r+0x32>
 801f9b6:	4628      	mov	r0, r5
 801f9b8:	f000 f852 	bl	801fa60 <_getpid_r>
 801f9bc:	4622      	mov	r2, r4
 801f9be:	4601      	mov	r1, r0
 801f9c0:	4628      	mov	r0, r5
 801f9c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f9c6:	f000 b839 	b.w	801fa3c <_kill_r>
 801f9ca:	2b01      	cmp	r3, #1
 801f9cc:	d00a      	beq.n	801f9e4 <_raise_r+0x4c>
 801f9ce:	1c59      	adds	r1, r3, #1
 801f9d0:	d103      	bne.n	801f9da <_raise_r+0x42>
 801f9d2:	2316      	movs	r3, #22
 801f9d4:	6003      	str	r3, [r0, #0]
 801f9d6:	2001      	movs	r0, #1
 801f9d8:	e7e7      	b.n	801f9aa <_raise_r+0x12>
 801f9da:	2100      	movs	r1, #0
 801f9dc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801f9e0:	4620      	mov	r0, r4
 801f9e2:	4798      	blx	r3
 801f9e4:	2000      	movs	r0, #0
 801f9e6:	e7e0      	b.n	801f9aa <_raise_r+0x12>

0801f9e8 <raise>:
 801f9e8:	4b02      	ldr	r3, [pc, #8]	@ (801f9f4 <raise+0xc>)
 801f9ea:	4601      	mov	r1, r0
 801f9ec:	6818      	ldr	r0, [r3, #0]
 801f9ee:	f7ff bfd3 	b.w	801f998 <_raise_r>
 801f9f2:	bf00      	nop
 801f9f4:	20000090 	.word	0x20000090

0801f9f8 <_fstat_r>:
 801f9f8:	b538      	push	{r3, r4, r5, lr}
 801f9fa:	4d07      	ldr	r5, [pc, #28]	@ (801fa18 <_fstat_r+0x20>)
 801f9fc:	2300      	movs	r3, #0
 801f9fe:	4604      	mov	r4, r0
 801fa00:	4608      	mov	r0, r1
 801fa02:	4611      	mov	r1, r2
 801fa04:	602b      	str	r3, [r5, #0]
 801fa06:	f7e3 fba3 	bl	8003150 <_fstat>
 801fa0a:	1c43      	adds	r3, r0, #1
 801fa0c:	d102      	bne.n	801fa14 <_fstat_r+0x1c>
 801fa0e:	682b      	ldr	r3, [r5, #0]
 801fa10:	b103      	cbz	r3, 801fa14 <_fstat_r+0x1c>
 801fa12:	6023      	str	r3, [r4, #0]
 801fa14:	bd38      	pop	{r3, r4, r5, pc}
 801fa16:	bf00      	nop
 801fa18:	2000f678 	.word	0x2000f678

0801fa1c <_isatty_r>:
 801fa1c:	b538      	push	{r3, r4, r5, lr}
 801fa1e:	4d06      	ldr	r5, [pc, #24]	@ (801fa38 <_isatty_r+0x1c>)
 801fa20:	2300      	movs	r3, #0
 801fa22:	4604      	mov	r4, r0
 801fa24:	4608      	mov	r0, r1
 801fa26:	602b      	str	r3, [r5, #0]
 801fa28:	f7e3 fba2 	bl	8003170 <_isatty>
 801fa2c:	1c43      	adds	r3, r0, #1
 801fa2e:	d102      	bne.n	801fa36 <_isatty_r+0x1a>
 801fa30:	682b      	ldr	r3, [r5, #0]
 801fa32:	b103      	cbz	r3, 801fa36 <_isatty_r+0x1a>
 801fa34:	6023      	str	r3, [r4, #0]
 801fa36:	bd38      	pop	{r3, r4, r5, pc}
 801fa38:	2000f678 	.word	0x2000f678

0801fa3c <_kill_r>:
 801fa3c:	b538      	push	{r3, r4, r5, lr}
 801fa3e:	4d07      	ldr	r5, [pc, #28]	@ (801fa5c <_kill_r+0x20>)
 801fa40:	2300      	movs	r3, #0
 801fa42:	4604      	mov	r4, r0
 801fa44:	4608      	mov	r0, r1
 801fa46:	4611      	mov	r1, r2
 801fa48:	602b      	str	r3, [r5, #0]
 801fa4a:	f7e3 fb3b 	bl	80030c4 <_kill>
 801fa4e:	1c43      	adds	r3, r0, #1
 801fa50:	d102      	bne.n	801fa58 <_kill_r+0x1c>
 801fa52:	682b      	ldr	r3, [r5, #0]
 801fa54:	b103      	cbz	r3, 801fa58 <_kill_r+0x1c>
 801fa56:	6023      	str	r3, [r4, #0]
 801fa58:	bd38      	pop	{r3, r4, r5, pc}
 801fa5a:	bf00      	nop
 801fa5c:	2000f678 	.word	0x2000f678

0801fa60 <_getpid_r>:
 801fa60:	f7e3 bb28 	b.w	80030b4 <_getpid>

0801fa64 <_malloc_usable_size_r>:
 801fa64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801fa68:	1f18      	subs	r0, r3, #4
 801fa6a:	2b00      	cmp	r3, #0
 801fa6c:	bfbc      	itt	lt
 801fa6e:	580b      	ldrlt	r3, [r1, r0]
 801fa70:	18c0      	addlt	r0, r0, r3
 801fa72:	4770      	bx	lr

0801fa74 <_init>:
 801fa74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fa76:	bf00      	nop
 801fa78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801fa7a:	bc08      	pop	{r3}
 801fa7c:	469e      	mov	lr, r3
 801fa7e:	4770      	bx	lr

0801fa80 <_fini>:
 801fa80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fa82:	bf00      	nop
 801fa84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801fa86:	bc08      	pop	{r3}
 801fa88:	469e      	mov	lr, r3
 801fa8a:	4770      	bx	lr
