
---------- Begin Simulation Statistics ----------
final_tick                                 2731582000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 349752                       # Simulator instruction rate (inst/s)
host_mem_usage                                 795864                       # Number of bytes of host memory used
host_op_rate                                   625869                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.52                       # Real time elapsed on the host
host_tick_rate                              776790059                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1229873                       # Number of instructions simulated
sim_ops                                       2200862                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002732                       # Number of seconds simulated
sim_ticks                                  2731582000                       # Number of ticks simulated
system.cpu0.Branches                           193477                       # Number of branches fetched
system.cpu0.committedInsts                    1229873                       # Number of instructions committed
system.cpu0.committedOps                      2200862                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                     356654                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                          267                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     183608                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          100                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1618365                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          262                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                         5463163                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                   5463163                       # Number of busy cycles
system.cpu0.num_cc_register_reads              816005                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes             944582                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts        91204                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                128965                       # Number of float alu accesses
system.cpu0.num_fp_insts                       128965                       # number of float instructions
system.cpu0.num_fp_register_reads               99034                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes              97505                       # number of times the floating registers were written
system.cpu0.num_func_calls                      85997                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses              2145187                       # Number of integer alu accesses
system.cpu0.num_int_insts                     2145187                       # number of integer instructions
system.cpu0.num_int_register_reads            4458662                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           1742547                       # number of times the integer registers were written
system.cpu0.num_load_insts                     356633                       # Number of load instructions
system.cpu0.num_mem_refs                       540240                       # number of memory refs
system.cpu0.num_store_insts                    183607                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 3742      0.17%      0.17% # Class of executed instruction
system.cpu0.op_class::IntAlu                  1587907     72.15%     72.32% # Class of executed instruction
system.cpu0.op_class::IntMult                   13819      0.63%     72.94% # Class of executed instruction
system.cpu0.op_class::IntDiv                     2154      0.10%     73.04% # Class of executed instruction
system.cpu0.op_class::FloatAdd                  27859      1.27%     74.31% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     74.31% # Class of executed instruction
system.cpu0.op_class::FloatCvt                     96      0.00%     74.31% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     74.31% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     74.31% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     74.31% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     74.31% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     74.31% # Class of executed instruction
system.cpu0.op_class::SimdAdd                    2014      0.09%     74.40% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     74.40% # Class of executed instruction
system.cpu0.op_class::SimdAlu                    2610      0.12%     74.52% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       6      0.00%     74.52% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    3642      0.17%     74.69% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   2241      0.10%     74.79% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     74.79% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     74.79% # Class of executed instruction
system.cpu0.op_class::SimdShift                   884      0.04%     74.83% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     74.83% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     74.83% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     74.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd              13767      0.63%     75.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     75.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     75.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     75.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     75.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     75.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     75.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     75.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     75.45% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     75.45% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     75.45% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     75.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     75.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     75.45% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     75.45% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     75.45% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     75.45% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     75.45% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     75.45% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     75.45% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     75.45% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     75.45% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     75.45% # Class of executed instruction
system.cpu0.op_class::MemRead                  311075     14.13%     89.59% # Class of executed instruction
system.cpu0.op_class::MemWrite                 154113      7.00%     96.59% # Class of executed instruction
system.cpu0.op_class::FloatMemRead              45558      2.07%     98.66% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite             29494      1.34%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   2200981                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   65                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.ruby.Directory_Controller.I.deallocTBE |        1415     24.72%     24.72% |        1469     25.66%     50.38% |        1424     24.88%     75.26% |        1416     24.74%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total         5724                      
system.ruby.Directory_Controller.I_GetML1C1_0.Progress |         619     24.91%     24.91% |         630     25.35%     50.26% |         616     24.79%     75.05% |         620     24.95%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Progress::total         2485                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Progress |        1052     24.68%     24.68% |        1095     25.69%     50.36% |        1064     24.96%     75.32% |        1052     24.68%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Progress::total         4263                      
system.ruby.Directory_Controller.M.deallocTBE |         645     24.93%     24.93% |         656     25.36%     50.29% |         640     24.74%     75.03% |         646     24.97%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total         2587                      
system.ruby.Directory_Controller.M_PutML1C1_0.Progress |         392     24.87%     24.87% |         403     25.57%     50.44% |         386     24.49%     74.94% |         395     25.06%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Progress::total         1576                      
system.ruby.Directory_Controller.Progress |        2089     24.79%     24.79% |        2154     25.56%     50.36% |        2090     24.80%     75.16% |        2093     24.84%    100.00%
system.ruby.Directory_Controller.Progress::total         8426                      
system.ruby.Directory_Controller.S.deallocTBE |        1052     24.68%     24.68% |        1095     25.69%     50.36% |        1064     24.96%     75.32% |        1052     24.68%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total         4263                      
system.ruby.Directory_Controller.S_GetML1C1_1.Progress |          26     25.49%     25.49% |          26     25.49%     50.98% |          24     23.53%     74.51% |          26     25.49%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Progress::total          102                      
system.ruby.Directory_Controller.deallocTBE |        3112     24.75%     24.75% |        3220     25.61%     50.36% |        3128     24.88%     75.23% |        3114     24.77%    100.00%
system.ruby.Directory_Controller.deallocTBE::total        12574                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples      1617006                      
system.ruby.IFETCH.hit_latency_hist_seqr |     1617006    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total      1617006                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size           32                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket          319                      
system.ruby.IFETCH.latency_hist_seqr::samples      1618295                      
system.ruby.IFETCH.latency_hist_seqr::mean     0.000103                      
system.ruby.IFETCH.latency_hist_seqr::stdev     0.131277                      
system.ruby.IFETCH.latency_hist_seqr     |     1618294    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total      1618295                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size           32                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket          319                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         1289                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean     0.129558                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev     4.651468                      
system.ruby.IFETCH.miss_latency_hist_seqr |        1288     99.92%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           1      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         1289                      
system.ruby.L1Cache_Controller.I.allocI_load |        4263    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total         4263                      
system.ruby.L1Cache_Controller.I.allocI_store |        2485    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total         2485                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |        5724    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total         5724                      
system.ruby.L1Cache_Controller.M.MloadMEvent |      263618    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total       263618                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |      181409    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total       181409                      
system.ruby.L1Cache_Controller.M.allocTBE |        1576    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total         1576                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |        2587    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total         2587                      
system.ruby.L1Cache_Controller.M_evict.Progress |        1576    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict.Progress::total         1576                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |        7488    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total         7488                      
system.ruby.L1Cache_Controller.MloadMEvent |      263618    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total       263618                      
system.ruby.L1Cache_Controller.MstoreMEvent |      181409    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total       181409                      
system.ruby.L1Cache_Controller.Progress  |        5826    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Progress::total         5826                      
system.ruby.L1Cache_Controller.S.SloadSEvent |     1706561    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total      1706561                      
system.ruby.L1Cache_Controller.S.allocTBE |        4250    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total         4250                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |        4263    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total         4263                      
system.ruby.L1Cache_Controller.S_evict.Progress |        4148    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total         4148                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |       11421    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total        11421                      
system.ruby.L1Cache_Controller.S_store.Progress |         102    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total          102                      
system.ruby.L1Cache_Controller.SloadSEvent |     1706561    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total      1706561                      
system.ruby.L1Cache_Controller.Stallmandatory_in |       18909    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total        18909                      
system.ruby.L1Cache_Controller.allocI_load |        4263    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total         4263                      
system.ruby.L1Cache_Controller.allocI_store |        2485    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total         2485                      
system.ruby.L1Cache_Controller.allocTBE  |        5826    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total         5826                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |        5724    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total         5724                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |        4263    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total         4263                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |        2587    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total         2587                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples       353173                      
system.ruby.LD.hit_latency_hist_seqr     |      353173    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total       353173                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples       356147                      
system.ruby.LD.latency_hist_seqr         |      356147    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total        356147                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples         2974                      
system.ruby.LD.miss_latency_hist_seqr    |        2974    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         2974                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples           14                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total           14                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples           16                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total           16                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            2                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            2                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples           16                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total           16                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples           16                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total           16                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples          364                      
system.ruby.RMW_Read.hit_latency_hist_seqr |         364    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total          364                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples          417                      
system.ruby.RMW_Read.latency_hist_seqr   |         417    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total          417                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples           53                      
system.ruby.RMW_Read.miss_latency_hist_seqr |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total           53                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples       181015                      
system.ruby.ST.hit_latency_hist_seqr     |      181015    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total       181015                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples       183547                      
system.ruby.ST.latency_hist_seqr         |      183547    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total        183547                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples         2532                      
system.ruby.ST.miss_latency_hist_seqr    |        2532    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2532                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.001554                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2970.138733                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.000570                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  3013.910803                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.000382                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.926599                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.001864                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  2999.497544                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000668                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.916806                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.001613                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2969.919080                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.000589                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  4021.655583                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.000394                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.940602                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.001923                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  2999.581561                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000689                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.930809                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.001564                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2988.013539                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.000573                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  4021.189919                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.000383                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999085                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.001871                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  2999.923121                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000668                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.987736                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.001555                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2987.840014                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.000570                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5021.237693                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.000383                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.954605                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.001865                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  2999.665578                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000672                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.944812                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples      2151588                      
system.ruby.hit_latency_hist_seqr        |     2151588    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total      2151588                      
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles             7                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.001048                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6481.123301                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.429701                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  3015.440136                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.002302                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.999817                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.001254                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16495.398912                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.latency_hist_seqr::bucket_size           32                      
system.ruby.latency_hist_seqr::max_bucket          319                      
system.ruby.latency_hist_seqr::samples        2158438                      
system.ruby.latency_hist_seqr::mean          0.000077                      
system.ruby.latency_hist_seqr::stdev         0.113670                      
system.ruby.latency_hist_seqr            |     2158437    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total          2158438                      
system.ruby.miss_latency_hist_seqr::bucket_size           32                      
system.ruby.miss_latency_hist_seqr::max_bucket          319                      
system.ruby.miss_latency_hist_seqr::samples         6850                      
system.ruby.miss_latency_hist_seqr::mean     0.024380                      
system.ruby.miss_latency_hist_seqr::stdev     2.017768                      
system.ruby.miss_latency_hist_seqr       |        6849     99.99%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total         6850                      
system.ruby.network.average_flit_latency    16.555529                      
system.ruby.network.average_flit_network_latency    12.159383                      
system.ruby.network.average_flit_queueing_latency     4.396146                      
system.ruby.network.average_flit_vnet_latency |   15.000409                       |    5.000349                       |    9.175654                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_flit_vqueue_latency |           6                       |           6                       |           1                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_hops             1.000340                      
system.ruby.network.average_packet_latency    15.201487                      
system.ruby.network.average_packet_network_latency    11.701487                      
system.ruby.network.average_packet_queueing_latency     3.500000                      
system.ruby.network.average_packet_vnet_latency |   25.000438                       |    5.000349                       |    7.507078                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_packet_vqueue_latency |           6                       |           6                       |           1                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.avg_link_utilization     0.032321                      
system.ruby.network.avg_vc_load          |    0.014106     43.64%     43.64% |    0.001570      4.86%     48.50% |    0.001567      4.85%     53.35% |    0.001566      4.84%     58.19% |    0.002358      7.29%     65.49% |    0.000262      0.81%     66.30% |    0.000262      0.81%     67.11% |    0.000262      0.81%     67.92% |    0.007952     24.60%     92.52% |    0.000698      2.16%     94.68% |    0.001026      3.17%     97.86% |    0.000693      2.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.avg_vc_load::total       0.032321                      
system.ruby.network.ext_in_link_utilization        58852                      
system.ruby.network.ext_out_link_utilization        58852                      
system.ruby.network.flit_network_latency |      513764                       |       28622                       |      173218                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flit_queueing_latency |      205500                       |       34344                       |       18878                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flits_injected       |       34250     58.20%     58.20% |        5724      9.73%     67.92% |       18878     32.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_injected::total        58852                      
system.ruby.network.flits_received       |       34250     58.20%     58.20% |        5724      9.73%     67.92% |       18878     32.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_received::total        58852                      
system.ruby.network.int_link_utilization        58872                      
system.ruby.network.packet_network_latency |      171253                       |       28622                       |       94394                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packet_queueing_latency |       41100                       |       34344                       |       12574                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packets_injected     |        6850     27.24%     27.24% |        5724     22.76%     50.00% |       12574     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_injected::total        25148                      
system.ruby.network.packets_received     |        6850     27.24%     27.24% |        5724     22.76%     50.00% |       12574     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_received::total        25148                      
system.ruby.network.routers0.buffer_reads        58852                      
system.ruby.network.routers0.buffer_writes        58852                      
system.ruby.network.routers0.crossbar_activity        58852                      
system.ruby.network.routers0.sw_input_arbiter_activity        58852                      
system.ruby.network.routers0.sw_output_arbiter_activity        58852                      
system.ruby.network.routers1.buffer_reads        19750                      
system.ruby.network.routers1.buffer_writes        19750                      
system.ruby.network.routers1.crossbar_activity        19750                      
system.ruby.network.routers1.sw_input_arbiter_activity        19750                      
system.ruby.network.routers1.sw_output_arbiter_activity        19750                      
system.ruby.network.routers2.buffer_reads        24522                      
system.ruby.network.routers2.buffer_writes        24522                      
system.ruby.network.routers2.crossbar_activity        24522                      
system.ruby.network.routers2.sw_input_arbiter_activity        24523                      
system.ruby.network.routers2.sw_output_arbiter_activity        24522                      
system.ruby.network.routers3.buffer_reads        14600                      
system.ruby.network.routers3.buffer_writes        14600                      
system.ruby.network.routers3.crossbar_activity        14600                      
system.ruby.network.routers3.sw_input_arbiter_activity        14600                      
system.ruby.network.routers3.sw_output_arbiter_activity        14600                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples      2158438                      
system.ruby.outstanding_req_hist_seqr::mean     1.000010                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000007                      
system.ruby.outstanding_req_hist_seqr::stdev     0.003119                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |     2158417    100.00%    100.00% |          21      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total      2158438                      
system.switch_cpus0.committedInsts                  0                       # Number of instructions committed
system.switch_cpus0.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts                   0                       # number of integer instructions
system.switch_cpus0.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts                  0                       # Number of load instructions
system.switch_cpus0.num_mem_refs                    0                       # number of memory refs
system.switch_cpus0.num_store_insts                 0                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus0.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus0.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus0.op_class::total                 0                       # Class of executed instruction
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF   2731582000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF   2731582000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF   2731582000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF   2731582000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON   2731582000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON   2731582000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON   2731582000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2       109056                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total            109056                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2        24704                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total          24704                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2         1704                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total               1704                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2          386                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total               386                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     39924117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             39924117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2      9043843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total             9043843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     48967961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            48967961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples      2056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.002575183500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds           22                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds           22                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState               4412                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState               330                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                       1704                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                       386                       # Number of write requests accepted
system.mem_ctrls2.readBursts                     1704                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                     386                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                    30                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0               37                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               46                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               73                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               72                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               39                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               79                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               35                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               79                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               54                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               66                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10             102                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11             137                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12             255                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13             274                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14             226                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15             100                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                1                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                3                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                2                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                8                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7               44                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8               23                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9               21                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10              31                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11              74                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12             143                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               2                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     24.90                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                    16522474                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                   8370000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat               47909974                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     9870.06                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               28620.06                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                     999                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                    306                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                59.68                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               80.10                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                 1704                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                 386                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                   1674                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                    23                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                    23                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                    23                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                    23                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                    23                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                    23                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                    23                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                    23                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                    23                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                    23                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                    23                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                    23                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                    23                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                    22                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                    22                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                    22                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples          720                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   179.911111                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   127.269716                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   197.720059                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127          281     39.03%     39.03% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255          304     42.22%     81.25% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           39      5.42%     86.67% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           37      5.14%     91.81% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639           18      2.50%     94.31% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767           16      2.22%     96.53% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            6      0.83%     97.36% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            5      0.69%     98.06% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           14      1.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          720                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples           22                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     75.454545                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    42.807694                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    96.345968                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::16-31           10     45.45%     45.45% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::32-47            1      4.55%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::48-63            3     13.64%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::64-79            1      4.55%     68.18% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::80-95            2      9.09%     77.27% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::96-111            1      4.55%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::112-127            2      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::288-303            1      4.55%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::384-399            1      4.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total           22                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples           22                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean            16                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16              22    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total           22                       # Writes before turning the bus around for reads
system.mem_ctrls2.bytesReadDRAM                107136                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                   1920                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                  22528                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                 109056                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys               24704                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                       39.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        8.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    39.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     9.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.37                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                   2731258000                       # Total gap between requests
system.mem_ctrls2.avgGap                   1306822.01                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2       107136                       # Per-master bytes read from memory
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2        22528                       # Per-master bytes write to memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 39221227.845255970955                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 8247235.484785006382                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2         1704                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2          386                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     47909974                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2  63812241000                       # Per-master write total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     28116.18                       # Per-master read average memory access latency
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2 165316686.53                       # Per-master write average memory access latency
system.mem_ctrls2.pageHitRate                   63.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.rank1.actEnergy             3734220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy             1980990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy            8667960                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy           1534680                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    215124000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy       928040940                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy       267419520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy        1426502310                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       522.225696                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE    686587323                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF     91000000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT   1953994677                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy             1413720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy              751410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy            3284400                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy            302760                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    215124000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy       224882100                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy       859553280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy        1305311670                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       477.859230                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE   2232555811                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF     91000000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT    408026189                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3       108672                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total            108672                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3        25280                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total          25280                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3         1698                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               1698                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3          395                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total               395                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     39783539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             39783539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3      9254710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total             9254710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     49038250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            49038250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples      2042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.002396359500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds           23                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds           23                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState               4377                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState               349                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                       1698                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                       395                       # Number of write requests accepted
system.mem_ctrls3.readBursts                     1698                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                     395                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                    45                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0               37                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               39                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2               75                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3               68                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               32                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               70                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               37                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               74                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               59                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               78                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10             104                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11             134                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12             258                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13             267                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14             226                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              95                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6               10                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7               42                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8               24                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9               22                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10              34                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11              71                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12             150                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     24.77                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                    16297727                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                   8265000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat               47291477                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     9859.48                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               28609.48                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                     973                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                    316                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                58.86                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               81.23                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                 1698                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                 395                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                   1653                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                    24                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                    24                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                    23                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                    23                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                    23                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                    23                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                    23                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                    23                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                    23                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                    23                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                    23                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                    23                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                    23                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                    23                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                    23                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                    23                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples          733                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   176.545703                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   126.274305                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   191.068915                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127          286     39.02%     39.02% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255          310     42.29%     81.31% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           48      6.55%     87.86% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511           30      4.09%     91.95% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639           20      2.73%     94.68% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767           14      1.91%     96.59% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895           10      1.36%     97.95% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            2      0.27%     98.23% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           13      1.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          733                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples           23                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     71.695652                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    40.608342                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    95.880340                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::16-31           12     52.17%     52.17% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-47            1      4.35%     56.52% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::48-63            2      8.70%     65.22% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::64-79            2      8.70%     73.91% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::80-95            2      8.70%     82.61% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::112-127            2      8.70%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::320-335            1      4.35%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::368-383            1      4.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total           23                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples           23                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.086957                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.082146                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.417029                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16              22     95.65%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18               1      4.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total           23                       # Writes before turning the bus around for reads
system.mem_ctrls3.bytesReadDRAM                105792                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                   2880                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                  23680                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                 108672                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys               25280                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                       38.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        8.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    39.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     9.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.37                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                   2727640500                       # Total gap between requests
system.mem_ctrls3.avgGap                   1303220.50                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3       105792                       # Per-master bytes read from memory
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3        23680                       # Per-master bytes write to memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 38729205.273720502853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 8668969.117529693991                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3         1698                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3          395                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     47291477                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3  64632670477                       # Per-master write total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     27851.28                       # Per-master read average memory access latency
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3 163627013.87                       # Per-master write average memory access latency
system.mem_ctrls3.pageHitRate                   63.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.rank1.actEnergy             3855600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy             2045505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy            8717940                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy           1612980                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    215124000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy       943347150                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy       254530080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy        1429233255                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       523.225462                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE    652947325                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF     91000000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT   1987634675                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy             1385160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy              736230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy            3084480                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy            318420                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    215124000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy       214423170                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy       868360800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy        1303432260                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       477.171200                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE   2255562562                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF     91000000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT    385019438                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0       108608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            108608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0        25088                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          25088                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0         1697                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               1697                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0          392                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               392                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     39760110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             39760110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0      9184421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             9184421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     48944531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            48944531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples      2066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.002607714500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds           23                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds           23                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState               4419                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               346                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                       1697                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                       392                       # Number of write requests accepted
system.mem_ctrls0.readBursts                     1697                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                     392                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                    21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0               38                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               49                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               73                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               67                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               34                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               73                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               35                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               74                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               65                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               83                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              97                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11             141                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12             254                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13             261                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14             237                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              95                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                1                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                9                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7               39                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8               25                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               23                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              31                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              76                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12             140                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13              15                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.20                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                    18174970                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                   8380000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat               49599970                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    10844.25                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               29594.25                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                     991                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                    314                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                59.13                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               80.51                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 1697                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 392                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                   1676                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    23                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    23                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    23                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    23                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    23                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    23                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    23                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    23                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    23                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    23                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    23                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples          738                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   177.170732                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   127.942083                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   188.706302                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          273     36.99%     36.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          328     44.44%     81.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           49      6.64%     88.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           29      3.93%     92.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           16      2.17%     94.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           22      2.98%     97.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            6      0.81%     97.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            3      0.41%     98.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           12      1.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          738                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples           23                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     72.608696                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    43.042855                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    88.761549                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-31           10     43.48%     43.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-47            2      8.70%     52.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-63            3     13.04%     65.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-111            5     21.74%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-159            1      4.35%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-207            1      4.35%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::400-415            1      4.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           23                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples           23                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean            16                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16              23    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           23                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM                107264                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                   1344                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  23552                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                 108608                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys               25088                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       39.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        8.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    39.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     9.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.37                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                   2728614000                       # Total gap between requests
system.mem_ctrls0.avgGap                   1306181.91                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0       107264                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0        23552                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 39268087.137783154845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 8622109.825002506375                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0         1697                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0          392                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     49599970                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0  62176629000                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     29228.03                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0 158613849.49                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   63.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy             3869880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy             2053095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy            8803620                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy           1618200                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    215124000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy       938113980                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy       258936960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy        1428519735                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       522.964251                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE    664465318                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF     91000000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT   1976116682                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy             1406580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy              747615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy            3163020                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy            302760                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    215124000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy       219278430                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy       864272160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy        1304294565                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       477.486879                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE   2244904556                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF     91000000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT    395677444                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1       112064                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            112064                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1        25792                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          25792                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1         1751                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               1751                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1          403                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               403                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     41025311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             41025311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1      9442147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total             9442147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     50467458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            50467458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples      2105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.002584216500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds           23                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds           23                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState               4496                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               345                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                       1751                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                       403                       # Number of write requests accepted
system.mem_ctrls1.readBursts                     1751                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                     403                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                    43                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0               38                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               53                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               74                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               76                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               35                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               79                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               44                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               79                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               70                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               78                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              91                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             145                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12             252                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13             269                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14             227                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              98                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                3                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                1                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                9                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               53                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8               22                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               21                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              33                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              74                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12             139                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               9                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.56                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                    16617724                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                   8540000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat               48642724                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     9729.35                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               28479.35                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                    1022                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                    318                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                59.84                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               80.10                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 1751                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 403                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                   1708                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    23                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    23                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    23                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    23                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples          735                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   180.593197                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   129.419213                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   193.529266                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          273     37.14%     37.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          324     44.08%     81.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           51      6.94%     88.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           22      2.99%     91.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           19      2.59%     93.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           24      3.27%     97.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            6      0.82%     97.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            3      0.41%     98.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           13      1.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          735                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples           23                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     73.695652                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    44.211637                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    84.964931                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31           10     43.48%     43.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47            1      4.35%     47.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63            4     17.39%     65.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79            2      8.70%     73.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111            1      4.35%     78.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143            2      8.70%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159            1      4.35%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-207            1      4.35%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::368-383            1      4.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           23                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples           23                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean            16                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16              23    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           23                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM                109312                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                   2752                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  23552                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                 112064                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys               25792                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       40.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        8.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    41.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     9.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.38                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                   2729821000                       # Total gap between requests
system.mem_ctrls1.avgGap                   1267326.37                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1       109312                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1        23552                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 40017835.818218156695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 8622109.825002506375                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1         1751                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1          403                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     48642724                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1  61016236750                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     27779.97                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1 151405053.97                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   63.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy             3748500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy             1988580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy            8782200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy           1555560                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    215124000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy       943782060                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy       254163840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy        1429144740                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       523.193058                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE    652024325                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF     91000000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT   1988557675                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy             1506540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy              800745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy            3412920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy            365400                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    215124000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy       222800460                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy       861306240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy        1305316305                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       477.860926                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE   2237148059                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF     91000000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT    403433941                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED   2731582000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
