Project Information                                     z:\lab15\lab15_5_2.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 11/26/20 18:51:03

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


LAB15_5_2


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

lab15_5_2
      EPM7064LC44-7        17       9        2      35      11          54 %

User Pins:                 17       9        2  



Project Information                                     z:\lab15\lab15_5_2.rpt

** FILE HIERARCHY **



|lab15_5:c1|
|lab15_5_3:d1|
|lab15_5:c2|


Device-Specific Information:                            z:\lab15\lab15_5_2.rpt
lab15_5_2

***** Logic for device 'lab15_5_2' compiled without errors.




Device: EPM7064LC44-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                         R  R  
                                         E  E  
                                         S  S  
                                         E  E  
                                         R  R  
                       V  G  G  G  G  G  V  V  
              X  X  X  C  N  N  N  N  N  E  E  
              2  1  0  C  D  D  D  D  D  D  D  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
      X3 |  7                                39 | RESERVED 
      X4 |  8                                38 | RESERVED 
      X5 |  9                                37 | er2 
     GND | 10                                36 | even 
      X6 | 11                                35 | VCC 
      X7 | 12         EPM7064LC44-7          34 | er1 
     er6 | 13                                33 | er0 
     er5 | 14                                32 | XOUT5 
     VCC | 15                                31 | XOUT4 
     er4 | 16                                30 | GND 
     er3 | 17                                29 | XOUT6 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              X  X  X  o  G  V  X  X  e  e  X  
              O  O  O  d  N  C  O  O  r  r  O  
              U  U  U  d  D  C  U  U  8  7  U  
              T  T  T           T  T        T  
              0  1  8           3  2        7  
                                               
                                               
                                               


N.C. = Not Connected.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                            z:\lab15\lab15_5_2.rpt
lab15_5_2

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     0/16(  0%)   8/ 8(100%)   0/16(  0%)   0/36(  0%) 
B:    LC17 - LC32     5/16( 31%)   8/ 8(100%)   3/16( 18%)   7/36( 19%) 
C:    LC33 - LC48    16/16(100%)   8/ 8(100%)  12/16( 75%)  22/36( 61%) 
D:    LC49 - LC64    14/16( 87%)   4/ 8( 50%)  16/16(100%)  21/36( 58%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            28/32     ( 87%)
Total logic cells used:                         35/64     ( 54%)
Total shareable expanders used:                 11/64     ( 17%)
Total Turbo logic cells used:                   35/64     ( 54%)
Total shareable expanders not available (n/a):  20/64     ( 31%)
Average fan-in:                                  5.48
Total fan-in:                                   192

Total input pins required:                      17
Total output pins required:                      9
Total bidirectional pins required:               2
Total logic cells required:                     35
Total flipflops required:                        0
Total product terms required:                  142
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          11

Synthesized logic cells:                        23/  64   ( 35%)



Device-Specific Information:                            z:\lab15\lab15_5_2.rpt
lab15_5_2

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  33   (49)  (D)      INPUT               0      0   0    0    0    1    1  er0
  34   (51)  (D)      INPUT               0      0   0    0    0    1    1  er1
  37   (53)  (D)      INPUT               0      0   0    0    0    1    2  er2
  17   (24)  (B)      INPUT               0      0   0    0    0    1    2  er3
  16   (25)  (B)      INPUT               0      0   0    0    0    1    7  er4
  14   (30)  (B)      INPUT               0      0   0    0    0    1    7  er5
  13   (32)  (B)      INPUT               0      0   0    0    0    1    7  er6
  27   (37)  (C)      INPUT               0      0   0    0    0    1    1  er7
  26   (36)  (C)      INPUT               0      0   0    0    0    2    0  er8
  36     52    D      BIDIR               0      0   0    0    1    0    0  even
  21     17    B      BIDIR               2      0   0    1    2    1    0  odd
   4   (16)  (A)      INPUT               0      0   0    0    0    1    2  X0
   5   (14)  (A)      INPUT               0      0   0    0    0    1   14  X1
   6   (11)  (A)      INPUT               0      0   0    0    0    1   15  X2
   7    (8)  (A)      INPUT               0      0   0    0    0    1   15  X3
   8    (5)  (A)      INPUT               0      0   0    0    0    1   20  X4
   9    (4)  (A)      INPUT               0      0   0    0    0    1   20  X5
  11    (3)  (A)      INPUT               0      0   0    0    0    1   20  X6
  12    (1)  (A)      INPUT               0      0   0    0    0    1   14  X7


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                            z:\lab15\lab15_5_2.rpt
lab15_5_2

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  36     52    D        TRI      t        0      0   0    0    1    0    0  even
  21     17    B        TRI      t        2      0   0    1    2    1    0  odd
  18     21    B     OUTPUT      t        0      0   0    2    0    0    0  XOUT0
  19     20    B     OUTPUT      t        0      0   0    2    0    0    0  XOUT1
  25     35    C     OUTPUT      t        0      0   0    2    0    0    0  XOUT2
  24     33    C     OUTPUT      t        0      0   0    2    0    0    0  XOUT3
  31     46    C     OUTPUT      t        0      0   0    2    0    0    0  XOUT4
  32     48    C     OUTPUT      t        0      0   0    2    0    0    0  XOUT5
  29     41    C     OUTPUT      t        0      0   0    2    0    0    0  XOUT6
  28     40    C     OUTPUT      t        0      0   0    2    0    0    0  XOUT7
  20     19    B     OUTPUT      t        0      0   0    1    1    0    0  XOUT8


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                            z:\lab15\lab15_5_2.rpt
lab15_5_2

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     59    D       SOFT    s t        1      0   1    7    0    0    1  |lab15_5:c1|~173~1
   -     61    D       SOFT    s t        1      0   1    7    0    0    1  |lab15_5:c1|~173~2
   -     58    D       SOFT    s t        1      0   1    7    0    0    1  |lab15_5:c1|~173~3
 (40)    62    D       SOFT    s t        1      0   1    7    0    0    1  |lab15_5:c1|~173~4
 (41)    64    D       SOFT    s t        1      0   1    7    0    0    1  |lab15_5:c1|~173~5
   -     55    D       SOFT    s t        1      0   1    7    0    0    1  |lab15_5:c1|~173~6
 (38)    56    D       SOFT    s t        1      0   1    7    0    0    1  |lab15_5:c1|~173~7
 (39)    57    D       SOFT    s t        1      0   1    7    0    0    1  |lab15_5:c1|~173~8
   -     54    D       SOFT    s t        1      0   1    7    0    0    1  |lab15_5:c1|~173~9
 (37)    53    D       SOFT    s t        1      0   1    7    0    0    1  |lab15_5:c1|~173~10
 (34)    51    D       SOFT    s t        1      0   1    7    0    0    1  |lab15_5:c1|~173~11
   -     50    D       SOFT    s t        1      0   1    7    0    0    1  |lab15_5:c1|~173~12
 (33)    49    D       SOFT      t        4      0   0    8   12    2    0  |lab15_5:c1|:176
   -     18    B       SOFT    s t        1      0   1    4    0    0    1  |lab15_5:c2|~110~1
   -     39    C       SOFT    s t        3      0   0    4    2    0    1  |lab15_5:c2|~130~1
   -     38    C       SOFT    s t        1      0   1    4    0    0    1  |lab15_5:c2|~130~2
 (27)    37    C       SOFT    s t        2      0   0    6    7    0    1  |lab15_5:c2|~160~1
 (26)    36    C       SOFT    s t        1      0   1    6    0    0    1  |lab15_5:c2|~160~2
   -     42    C       SOFT    s t        1      0   1    6    0    0    1  |lab15_5:c2|~160~3
   -     34    C       SOFT    s t        1      0   1    6    0    0    1  |lab15_5:c2|~160~4
   -     43    C       SOFT    s t        1      0   1    6    0    0    1  |lab15_5:c2|~160~5
   -     44    C       SOFT    s t        1      0   1    6    0    0    1  |lab15_5:c2|~160~6
   -     45    C       SOFT    s t        1      0   1    6    0    0    1  |lab15_5:c2|~160~7
   -     47    C       SOFT    s t        0      0   0    2    1    1    0  |lab15_5:c2|~173~1~2


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                            z:\lab15\lab15_5_2.rpt
lab15_5_2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                   Logic cells placed in LAB 'B'
        +--------- LC18 |lab15_5:c2|~110~1
        | +------- LC17 odd
        | | +----- LC21 XOUT0
        | | | +--- LC20 XOUT1
        | | | | +- LC19 XOUT8
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'B'
LC      | | | | | | A B C D |     Logic cells that feed LAB 'B':

Pin
33   -> * - * - - | - * - - | <-- er0
34   -> * - - * - | - * - - | <-- er1
26   -> - * - - * | - * - - | <-- er8
4    -> * - * - - | - * - * | <-- X0
5    -> * - - * - | - * - * | <-- X1
LC49 -> - * - - * | - * - - | <-- |lab15_5:c1|:176
LC47 -> - * - - - | - * - - | <-- |lab15_5:c2|~173~1~2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                            z:\lab15\lab15_5_2.rpt
lab15_5_2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC39 |lab15_5:c2|~130~1
        | +----------------------------- LC38 |lab15_5:c2|~130~2
        | | +--------------------------- LC37 |lab15_5:c2|~160~1
        | | | +------------------------- LC36 |lab15_5:c2|~160~2
        | | | | +----------------------- LC42 |lab15_5:c2|~160~3
        | | | | | +--------------------- LC34 |lab15_5:c2|~160~4
        | | | | | | +------------------- LC43 |lab15_5:c2|~160~5
        | | | | | | | +----------------- LC44 |lab15_5:c2|~160~6
        | | | | | | | | +--------------- LC45 |lab15_5:c2|~160~7
        | | | | | | | | | +------------- LC47 |lab15_5:c2|~173~1~2
        | | | | | | | | | | +----------- LC35 XOUT2
        | | | | | | | | | | | +--------- LC33 XOUT3
        | | | | | | | | | | | | +------- LC46 XOUT4
        | | | | | | | | | | | | | +----- LC48 XOUT5
        | | | | | | | | | | | | | | +--- LC41 XOUT6
        | | | | | | | | | | | | | | | +- LC40 XOUT7
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC39 -> - - * - - - - - - - - - - - - - | - - * - | <-- |lab15_5:c2|~130~1
LC38 -> * - - - - - - - - - - - - - - - | - - * - | <-- |lab15_5:c2|~130~2
LC37 -> - - - - - - - - - * - - - - - - | - - * - | <-- |lab15_5:c2|~160~1
LC36 -> - - * - - - - - - - - - - - - - | - - * - | <-- |lab15_5:c2|~160~2
LC42 -> - - * - - - - - - - - - - - - - | - - * - | <-- |lab15_5:c2|~160~3
LC34 -> - - * - - - - - - - - - - - - - | - - * - | <-- |lab15_5:c2|~160~4
LC43 -> - - * - - - - - - - - - - - - - | - - * - | <-- |lab15_5:c2|~160~5
LC44 -> - - * - - - - - - - - - - - - - | - - * - | <-- |lab15_5:c2|~160~6
LC45 -> - - * - - - - - - - - - - - - - | - - * - | <-- |lab15_5:c2|~160~7

Pin
37   -> * * - - - - - - - - * - - - - - | - - * - | <-- er2
17   -> * * - - - - - - - - - * - - - - | - - * - | <-- er3
16   -> - - * * * * * * * - - - * - - - | - - * - | <-- er4
14   -> - - * * * * * * * - - - - * - - | - - * - | <-- er5
13   -> - - * * * * * * * - - - - - * - | - - * - | <-- er6
27   -> - - - - - - - - - * - - - - - * | - - * - | <-- er7
6    -> * * - - - - - - - - * - - - - - | - - * * | <-- X2
7    -> * * - - - - - - - - - * - - - - | - - * * | <-- X3
8    -> - - * * * * * * * - - - * - - - | - - * * | <-- X4
9    -> - - * * * * * * * - - - - * - - | - - * * | <-- X5
11   -> - - * * * * * * * - - - - - * - | - - * * | <-- X6
12   -> - - - - - - - - - * - - - - - * | - - * * | <-- X7
LC18 -> * - - - - - - - - - - - - - - - | - - * - | <-- |lab15_5:c2|~110~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                            z:\lab15\lab15_5_2.rpt
lab15_5_2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                     Logic cells placed in LAB 'D'
        +--------------------------- LC52 even
        | +------------------------- LC59 |lab15_5:c1|~173~1
        | | +----------------------- LC61 |lab15_5:c1|~173~2
        | | | +--------------------- LC58 |lab15_5:c1|~173~3
        | | | | +------------------- LC62 |lab15_5:c1|~173~4
        | | | | | +----------------- LC64 |lab15_5:c1|~173~5
        | | | | | | +--------------- LC55 |lab15_5:c1|~173~6
        | | | | | | | +------------- LC56 |lab15_5:c1|~173~7
        | | | | | | | | +----------- LC57 |lab15_5:c1|~173~8
        | | | | | | | | | +--------- LC54 |lab15_5:c1|~173~9
        | | | | | | | | | | +------- LC53 |lab15_5:c1|~173~10
        | | | | | | | | | | | +----- LC51 |lab15_5:c1|~173~11
        | | | | | | | | | | | | +--- LC50 |lab15_5:c1|~173~12
        | | | | | | | | | | | | | +- LC49 |lab15_5:c1|:176
        | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC59 -> - - - - - - - - - - - - - * | - - - * | <-- |lab15_5:c1|~173~1
LC61 -> - - - - - - - - - - - - - * | - - - * | <-- |lab15_5:c1|~173~2
LC58 -> - - - - - - - - - - - - - * | - - - * | <-- |lab15_5:c1|~173~3
LC62 -> - - - - - - - - - - - - - * | - - - * | <-- |lab15_5:c1|~173~4
LC64 -> - - - - - - - - - - - - - * | - - - * | <-- |lab15_5:c1|~173~5
LC55 -> - - - - - - - - - - - - - * | - - - * | <-- |lab15_5:c1|~173~6
LC56 -> - - - - - - - - - - - - - * | - - - * | <-- |lab15_5:c1|~173~7
LC57 -> - - - - - - - - - - - - - * | - - - * | <-- |lab15_5:c1|~173~8
LC54 -> - - - - - - - - - - - - - * | - - - * | <-- |lab15_5:c1|~173~9
LC53 -> - - - - - - - - - - - - - * | - - - * | <-- |lab15_5:c1|~173~10
LC51 -> - - - - - - - - - - - - - * | - - - * | <-- |lab15_5:c1|~173~11
LC50 -> - - - - - - - - - - - - - * | - - - * | <-- |lab15_5:c1|~173~12

Pin
4    -> - - - - - - - - - - - - - * | - * - * | <-- X0
5    -> - * * * * * * * * * * * * * | - * - * | <-- X1
6    -> - * * * * * * * * * * * * * | - - * * | <-- X2
7    -> - * * * * * * * * * * * * * | - - * * | <-- X3
8    -> - * * * * * * * * * * * * * | - - * * | <-- X4
9    -> - * * * * * * * * * * * * * | - - * * | <-- X5
11   -> - * * * * * * * * * * * * * | - - * * | <-- X6
12   -> - * * * * * * * * * * * * * | - - * * | <-- X7
LC17 -> * - - - - - - - - - - - - - | - - - * | <-- odd


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                            z:\lab15\lab15_5_2.rpt
lab15_5_2

** EQUATIONS **

er0      : INPUT;
er1      : INPUT;
er2      : INPUT;
er3      : INPUT;
er4      : INPUT;
er5      : INPUT;
er6      : INPUT;
er7      : INPUT;
er8      : INPUT;
X0       : INPUT;
X1       : INPUT;
X2       : INPUT;
X3       : INPUT;
X4       : INPUT;
X5       : INPUT;
X6       : INPUT;
X7       : INPUT;

-- Node name is 'even' 
-- Equation name is 'even', location is LC052, type is bidir.
even     = TRI(_LC052,  VCC);
_LC052   = LCELL(!odd $  GND);

-- Node name is 'odd' 
-- Equation name is 'odd', location is LC017, type is bidir.
odd      = TRI(_LC017,  VCC);
_LC017   = LCELL( _EQ001 $ !_LC047);
  _EQ001 =  _X001 &  _X002;
  _X001  = EXP(!er8 &  _LC049);
  _X002  = EXP( er8 & !_LC049);

-- Node name is 'XOUT0' 
-- Equation name is 'XOUT0', location is LC021, type is output.
 XOUT0   = LCELL( X0 $  er0);

-- Node name is 'XOUT1' 
-- Equation name is 'XOUT1', location is LC020, type is output.
 XOUT1   = LCELL( X1 $  er1);

-- Node name is 'XOUT2' 
-- Equation name is 'XOUT2', location is LC035, type is output.
 XOUT2   = LCELL( X2 $  er2);

-- Node name is 'XOUT3' 
-- Equation name is 'XOUT3', location is LC033, type is output.
 XOUT3   = LCELL( X3 $  er3);

-- Node name is 'XOUT4' 
-- Equation name is 'XOUT4', location is LC046, type is output.
 XOUT4   = LCELL( X4 $  er4);

-- Node name is 'XOUT5' 
-- Equation name is 'XOUT5', location is LC048, type is output.
 XOUT5   = LCELL( X5 $  er5);

-- Node name is 'XOUT6' 
-- Equation name is 'XOUT6', location is LC041, type is output.
 XOUT6   = LCELL( X6 $  er6);

-- Node name is 'XOUT7' 
-- Equation name is 'XOUT7', location is LC040, type is output.
 XOUT7   = LCELL( X7 $  er7);

-- Node name is 'XOUT8' 
-- Equation name is 'XOUT8', location is LC019, type is output.
 XOUT8   = LCELL(!_LC049 $  er8);

-- Node name is '|lab15_5:c1|~173~1' 
-- Equation name is '_LC059', type is buried 
-- synthesized logic cell 
_LC059   = LCELL( _EQ002 $  GND);
  _EQ002 =  X1 &  X2 &  X3 &  X4 &  X5 &  X6 &  X7
         #  X1 &  X2 &  X3 &  X4 &  X5 & !X6 & !X7
         #  X1 &  X2 &  X3 &  X4 & !X5 &  X6 & !X7
         #  X1 &  X2 &  X3 & !X4 &  X5 &  X6 & !X7
         #  X1 &  X2 &  X3 &  X4 & !X5 & !X6 &  X7;

-- Node name is '|lab15_5:c1|~173~2' 
-- Equation name is '_LC061', type is buried 
-- synthesized logic cell 
_LC061   = LCELL( _EQ003 $  GND);
  _EQ003 =  X1 &  X2 &  X3 & !X4 &  X5 & !X6 &  X7
         #  X1 &  X2 &  X3 & !X4 & !X5 &  X6 &  X7
         #  X1 &  X2 & !X3 &  X4 &  X5 &  X6 & !X7
         #  X1 &  X2 & !X3 &  X4 &  X5 & !X6 &  X7
         #  X1 &  X2 & !X3 &  X4 & !X5 &  X6 &  X7;

-- Node name is '|lab15_5:c1|~173~3' 
-- Equation name is '_LC058', type is buried 
-- synthesized logic cell 
_LC058   = LCELL( _EQ004 $  GND);
  _EQ004 =  X1 &  X2 & !X3 & !X4 &  X5 &  X6 &  X7
         #  X1 & !X2 &  X3 &  X4 &  X5 &  X6 & !X7
         #  X1 & !X2 &  X3 &  X4 &  X5 & !X6 &  X7
         #  X1 & !X2 &  X3 &  X4 & !X5 &  X6 &  X7
         #  X1 & !X2 &  X3 & !X4 &  X5 &  X6 &  X7;

-- Node name is '|lab15_5:c1|~173~4' 
-- Equation name is '_LC062', type is buried 
-- synthesized logic cell 
_LC062   = LCELL( _EQ005 $  GND);
  _EQ005 =  X1 & !X2 & !X3 &  X4 &  X5 &  X6 &  X7
         # !X1 &  X2 &  X3 &  X4 &  X5 &  X6 & !X7
         # !X1 &  X2 &  X3 &  X4 &  X5 & !X6 &  X7
         # !X1 &  X2 &  X3 &  X4 & !X5 &  X6 &  X7
         # !X1 &  X2 &  X3 & !X4 &  X5 &  X6 &  X7;

-- Node name is '|lab15_5:c1|~173~5' 
-- Equation name is '_LC064', type is buried 
-- synthesized logic cell 
_LC064   = LCELL( _EQ006 $  GND);
  _EQ006 = !X1 &  X2 & !X3 &  X4 &  X5 &  X6 &  X7
         # !X1 & !X2 &  X3 &  X4 &  X5 &  X6 &  X7
         #  X1 &  X2 &  X3 & !X4 & !X5 & !X6 & !X7
         #  X1 &  X2 & !X3 &  X4 & !X5 & !X6 & !X7
         #  X1 &  X2 & !X3 & !X4 &  X5 & !X6 & !X7;

-- Node name is '|lab15_5:c1|~173~6' 
-- Equation name is '_LC055', type is buried 
-- synthesized logic cell 
_LC055   = LCELL( _EQ007 $  GND);
  _EQ007 =  X1 &  X2 & !X3 & !X4 & !X5 &  X6 & !X7
         #  X1 & !X2 &  X3 &  X4 & !X5 & !X6 & !X7
         #  X1 & !X2 &  X3 & !X4 &  X5 & !X6 & !X7
         #  X1 & !X2 &  X3 & !X4 & !X5 &  X6 & !X7
         #  X1 & !X2 & !X3 &  X4 &  X5 & !X6 & !X7;

-- Node name is '|lab15_5:c1|~173~7' 
-- Equation name is '_LC056', type is buried 
-- synthesized logic cell 
_LC056   = LCELL( _EQ008 $  GND);
  _EQ008 =  X1 & !X2 & !X3 &  X4 & !X5 &  X6 & !X7
         #  X1 & !X2 & !X3 & !X4 &  X5 &  X6 & !X7
         #  X1 &  X2 & !X3 & !X4 & !X5 & !X6 &  X7
         #  X1 & !X2 &  X3 & !X4 & !X5 & !X6 &  X7
         #  X1 & !X2 & !X3 &  X4 & !X5 & !X6 &  X7;

-- Node name is '|lab15_5:c1|~173~8' 
-- Equation name is '_LC057', type is buried 
-- synthesized logic cell 
_LC057   = LCELL( _EQ009 $  GND);
  _EQ009 =  X1 & !X2 & !X3 & !X4 &  X5 & !X6 &  X7
         #  X1 & !X2 & !X3 & !X4 & !X5 &  X6 &  X7
         # !X1 &  X2 &  X3 &  X4 & !X5 & !X6 & !X7
         # !X1 &  X2 &  X3 & !X4 &  X5 & !X6 & !X7
         # !X1 &  X2 &  X3 & !X4 & !X5 &  X6 & !X7;

-- Node name is '|lab15_5:c1|~173~9' 
-- Equation name is '_LC054', type is buried 
-- synthesized logic cell 
_LC054   = LCELL( _EQ010 $  GND);
  _EQ010 = !X1 &  X2 & !X3 &  X4 &  X5 & !X6 & !X7
         # !X1 &  X2 & !X3 &  X4 & !X5 &  X6 & !X7
         # !X1 &  X2 & !X3 & !X4 &  X5 &  X6 & !X7
         # !X1 &  X2 &  X3 & !X4 & !X5 & !X6 &  X7
         # !X1 &  X2 & !X3 &  X4 & !X5 & !X6 &  X7;

-- Node name is '|lab15_5:c1|~173~10' 
-- Equation name is '_LC053', type is buried 
-- synthesized logic cell 
_LC053   = LCELL( _EQ011 $  GND);
  _EQ011 = !X1 &  X2 & !X3 & !X4 &  X5 & !X6 &  X7
         # !X1 &  X2 & !X3 & !X4 & !X5 &  X6 &  X7
         # !X1 & !X2 &  X3 &  X4 &  X5 & !X6 & !X7
         # !X1 & !X2 &  X3 &  X4 & !X5 &  X6 & !X7
         # !X1 & !X2 &  X3 & !X4 &  X5 &  X6 & !X7;

-- Node name is '|lab15_5:c1|~173~11' 
-- Equation name is '_LC051', type is buried 
-- synthesized logic cell 
_LC051   = LCELL( _EQ012 $  GND);
  _EQ012 = !X1 & !X2 &  X3 &  X4 & !X5 & !X6 &  X7
         # !X1 & !X2 &  X3 & !X4 &  X5 & !X6 &  X7
         # !X1 & !X2 &  X3 & !X4 & !X5 &  X6 &  X7
         # !X1 & !X2 & !X3 &  X4 &  X5 &  X6 & !X7
         # !X1 & !X2 & !X3 &  X4 &  X5 & !X6 &  X7;

-- Node name is '|lab15_5:c1|~173~12' 
-- Equation name is '_LC050', type is buried 
-- synthesized logic cell 
_LC050   = LCELL( _EQ013 $  GND);
  _EQ013 = !X1 & !X2 & !X3 &  X4 & !X5 &  X6 &  X7
         # !X1 & !X2 & !X3 & !X4 &  X5 &  X6 &  X7
         #  X1 & !X2 & !X3 & !X4 & !X5 & !X6 & !X7
         # !X1 &  X2 & !X3 & !X4 & !X5 & !X6 & !X7
         # !X1 & !X2 &  X3 & !X4 & !X5 & !X6 & !X7;

-- Node name is '|lab15_5:c1|:176' 
-- Equation name is '_LC049', type is buried 
_LC049   = LCELL(!X0 $  _EQ014);
  _EQ014 = !_LC050 & !_LC051 & !_LC053 & !_LC054 & !_LC055 & !_LC056 & 
             !_LC057 & !_LC058 & !_LC059 & !_LC061 & !_LC062 & !_LC064 & 
              _X003 &  _X004 &  _X005 &  _X006;
  _X003  = EXP(!X1 & !X2 & !X3 & !X4 & !X5 & !X6 &  X7);
  _X004  = EXP(!X1 & !X2 & !X3 & !X4 & !X5 &  X6 & !X7);
  _X005  = EXP(!X1 & !X2 & !X3 & !X4 &  X5 & !X6 & !X7);
  _X006  = EXP(!X1 & !X2 & !X3 &  X4 & !X5 & !X6 & !X7);

-- Node name is '|lab15_5:c2|~110~1' 
-- Equation name is '_LC018', type is buried 
-- synthesized logic cell 
_LC018   = LCELL( _EQ015 $  X0);
  _EQ015 =  er0 &  er1 &  X1
         #  er0 & !er1 & !X1
         # !er0 & !er1 &  X1
         # !er0 &  er1 & !X1;

-- Node name is '|lab15_5:c2|~130~1' 
-- Equation name is '_LC039', type is buried 
-- synthesized logic cell 
_LC039   = LCELL( _EQ016 $ !_LC018);
  _EQ016 = !_LC038 &  _X007 &  _X008 &  _X009;
  _X007  = EXP( er2 & !er3 & !X2 & !X3);
  _X008  = EXP(!er2 & !er3 & !X2 &  X3);
  _X009  = EXP(!er2 &  er3 & !X2 & !X3);

-- Node name is '|lab15_5:c2|~130~2' 
-- Equation name is '_LC038', type is buried 
-- synthesized logic cell 
_LC038   = LCELL( _EQ017 $  GND);
  _EQ017 =  er2 & !er3 &  X2 &  X3
         # !er2 &  er3 &  X2 &  X3
         #  er2 &  er3 &  X2 & !X3
         #  er2 &  er3 & !X2 &  X3
         # !er2 & !er3 &  X2 & !X3;

-- Node name is '|lab15_5:c2|~160~1' 
-- Equation name is '_LC037', type is buried 
-- synthesized logic cell 
_LC037   = LCELL( _EQ018 $ !_LC039);
  _EQ018 = !_LC034 & !_LC036 & !_LC042 & !_LC043 & !_LC044 & !_LC045 &  _X010 & 
              _X011;
  _X010  = EXP(!er4 & !er5 & !er6 & !X4 & !X5 &  X6);
  _X011  = EXP(!er4 & !er5 &  er6 & !X4 & !X5 & !X6);

-- Node name is '|lab15_5:c2|~160~2' 
-- Equation name is '_LC036', type is buried 
-- synthesized logic cell 
_LC036   = LCELL( _EQ019 $  GND);
  _EQ019 =  er4 &  er5 & !er6 &  X4 &  X5 &  X6
         #  er4 & !er5 &  er6 &  X4 &  X5 &  X6
         #  er4 &  er5 &  er6 &  X4 &  X5 & !X6
         #  er4 &  er5 &  er6 &  X4 & !X5 &  X6
         # !er4 &  er5 &  er6 &  X4 &  X5 &  X6;

-- Node name is '|lab15_5:c2|~160~3' 
-- Equation name is '_LC042', type is buried 
-- synthesized logic cell 
_LC042   = LCELL( _EQ020 $  GND);
  _EQ020 =  er4 &  er5 &  er6 & !X4 &  X5 &  X6
         #  er4 & !er5 & !er6 &  X4 &  X5 & !X6
         #  er4 &  er5 & !er6 &  X4 & !X5 & !X6
         #  er4 & !er5 & !er6 &  X4 & !X5 &  X6
         # !er4 &  er5 & !er6 &  X4 &  X5 & !X6;

-- Node name is '|lab15_5:c2|~160~4' 
-- Equation name is '_LC034', type is buried 
-- synthesized logic cell 
_LC034   = LCELL( _EQ021 $  GND);
  _EQ021 = !er4 & !er5 & !er6 &  X4 &  X5 &  X6
         # !er4 &  er5 & !er6 &  X4 & !X5 &  X6
         # !er4 & !er5 &  er6 &  X4 & !X5 &  X6
         #  er4 & !er5 &  er6 &  X4 & !X5 & !X6
         # !er4 & !er5 &  er6 &  X4 &  X5 & !X6;

-- Node name is '|lab15_5:c2|~160~5' 
-- Equation name is '_LC043', type is buried 
-- synthesized logic cell 
_LC043   = LCELL( _EQ022 $  GND);
  _EQ022 = !er4 &  er5 &  er6 &  X4 & !X5 & !X6
         #  er4 &  er5 & !er6 & !X4 &  X5 & !X6
         #  er4 & !er5 & !er6 & !X4 &  X5 &  X6
         #  er4 &  er5 & !er6 & !X4 & !X5 &  X6
         #  er4 & !er5 &  er6 & !X4 & !X5 &  X6;

-- Node name is '|lab15_5:c2|~160~6' 
-- Equation name is '_LC044', type is buried 
-- synthesized logic cell 
_LC044   = LCELL( _EQ023 $  GND);
  _EQ023 =  er4 & !er5 &  er6 & !X4 &  X5 & !X6
         #  er4 &  er5 &  er6 & !X4 & !X5 & !X6
         # !er4 &  er5 & !er6 & !X4 &  X5 &  X6
         # !er4 & !er5 &  er6 & !X4 &  X5 &  X6
         # !er4 &  er5 &  er6 & !X4 &  X5 & !X6;

-- Node name is '|lab15_5:c2|~160~7' 
-- Equation name is '_LC045', type is buried 
-- synthesized logic cell 
_LC045   = LCELL( _EQ024 $  GND);
  _EQ024 = !er4 &  er5 &  er6 & !X4 & !X5 &  X6
         # !er4 & !er5 & !er6 &  X4 & !X5 & !X6
         #  er4 & !er5 & !er6 & !X4 & !X5 & !X6
         # !er4 & !er5 & !er6 & !X4 &  X5 & !X6
         # !er4 &  er5 & !er6 & !X4 & !X5 & !X6;

-- Node name is '|lab15_5:c2|~173~1~2' 
-- Equation name is '_LC047', type is buried 
-- synthesized logic cell 
_LC047   = LCELL( _EQ025 $  GND);
  _EQ025 =  er7 & !_LC037 &  X7
         # !er7 &  _LC037 &  X7
         #  er7 &  _LC037 & !X7
         # !er7 & !_LC037 & !X7;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                                     z:\lab15\lab15_5_2.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:02


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,822K
