#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000013ca6b82830 .scope module, "Register" "Register" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "regWrite";
    .port_info 3 /INPUT 5 "readReg1";
    .port_info 4 /INPUT 5 "readReg2";
    .port_info 5 /INPUT 5 "writeReg";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
v0000013ca6bac590_0 .net *"_ivl_0", 31 0, L_0000013ca6c0b840;  1 drivers
v0000013ca6baca90_0 .net *"_ivl_10", 6 0, L_0000013ca6c0bc00;  1 drivers
L_0000013ca6c0d118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013ca6bac090_0 .net *"_ivl_13", 1 0, L_0000013ca6c0d118;  1 drivers
L_0000013ca6c0d160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013ca6bac630_0 .net/2u *"_ivl_14", 31 0, L_0000013ca6c0d160;  1 drivers
v0000013ca6bac6d0_0 .net *"_ivl_18", 31 0, L_0000013ca6c0c920;  1 drivers
L_0000013ca6c0d1a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013ca6bac770_0 .net *"_ivl_21", 26 0, L_0000013ca6c0d1a8;  1 drivers
L_0000013ca6c0d1f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013ca6bac8b0_0 .net/2u *"_ivl_22", 31 0, L_0000013ca6c0d1f0;  1 drivers
v0000013ca6bac3b0_0 .net *"_ivl_24", 0 0, L_0000013ca6c0ca60;  1 drivers
v0000013ca6bacc70_0 .net *"_ivl_26", 31 0, L_0000013ca6c0c880;  1 drivers
v0000013ca6bac810_0 .net *"_ivl_28", 6 0, L_0000013ca6c0b160;  1 drivers
L_0000013ca6c0d088 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013ca6bac950_0 .net *"_ivl_3", 26 0, L_0000013ca6c0d088;  1 drivers
L_0000013ca6c0d238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013ca6bacd10_0 .net *"_ivl_31", 1 0, L_0000013ca6c0d238;  1 drivers
L_0000013ca6c0d280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013ca6bac9f0_0 .net/2u *"_ivl_32", 31 0, L_0000013ca6c0d280;  1 drivers
L_0000013ca6c0d0d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013ca6bac1d0_0 .net/2u *"_ivl_4", 31 0, L_0000013ca6c0d0d0;  1 drivers
v0000013ca6bacb30_0 .net *"_ivl_6", 0 0, L_0000013ca6c0c6a0;  1 drivers
v0000013ca6bac130_0 .net *"_ivl_8", 31 0, L_0000013ca6c0c9c0;  1 drivers
o0000013ca6bbe2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013ca6bacbd0_0 .net "clk", 0 0, o0000013ca6bbe2b8;  0 drivers
v0000013ca6babeb0_0 .net "readData1", 31 0, L_0000013ca6c0bde0;  1 drivers
v0000013ca6bac4f0_0 .net "readData2", 31 0, L_0000013ca6c0be80;  1 drivers
o0000013ca6bbe348 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000013ca6babff0_0 .net "readReg1", 4 0, o0000013ca6bbe348;  0 drivers
o0000013ca6bbe378 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000013ca6bac270_0 .net "readReg2", 4 0, o0000013ca6bbe378;  0 drivers
o0000013ca6bbe3a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013ca6bac450_0 .net "regWrite", 0 0, o0000013ca6bbe3a8;  0 drivers
v0000013ca6babe10 .array "regs", 31 0, 31 0;
o0000013ca6bbe3d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013ca6babf50_0 .net "rst", 0 0, o0000013ca6bbe3d8;  0 drivers
o0000013ca6bbe408 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013ca6bac310_0 .net "writeData", 31 0, o0000013ca6bbe408;  0 drivers
o0000013ca6bbe438 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000013ca6c0bd40_0 .net "writeReg", 4 0, o0000013ca6bbe438;  0 drivers
E_0000013ca6bab3a0 .event posedge, v0000013ca6bacbd0_0;
L_0000013ca6c0b840 .concat [ 5 27 0 0], o0000013ca6bbe348, L_0000013ca6c0d088;
L_0000013ca6c0c6a0 .cmp/ne 32, L_0000013ca6c0b840, L_0000013ca6c0d0d0;
L_0000013ca6c0c9c0 .array/port v0000013ca6babe10, L_0000013ca6c0bc00;
L_0000013ca6c0bc00 .concat [ 5 2 0 0], o0000013ca6bbe348, L_0000013ca6c0d118;
L_0000013ca6c0bde0 .functor MUXZ 32, L_0000013ca6c0d160, L_0000013ca6c0c9c0, L_0000013ca6c0c6a0, C4<>;
L_0000013ca6c0c920 .concat [ 5 27 0 0], o0000013ca6bbe378, L_0000013ca6c0d1a8;
L_0000013ca6c0ca60 .cmp/ne 32, L_0000013ca6c0c920, L_0000013ca6c0d1f0;
L_0000013ca6c0c880 .array/port v0000013ca6babe10, L_0000013ca6c0b160;
L_0000013ca6c0b160 .concat [ 5 2 0 0], o0000013ca6bbe378, L_0000013ca6c0d238;
L_0000013ca6c0be80 .functor MUXZ 32, L_0000013ca6c0d280, L_0000013ca6c0c880, L_0000013ca6c0ca60, C4<>;
    .scope S_0000013ca6b82830;
T_0 ;
    %wait E_0000013ca6bab3a0;
    %load/vec4 v0000013ca6babf50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 128, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000013ca6bac450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000013ca6c0bd40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0000013ca6bac310_0;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %load/vec4 v0000013ca6c0bd40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013ca6babe10, 0, 4;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Register.v";
