
---------- Begin Simulation Statistics ----------
simSeconds                                   0.024717                       # Number of seconds simulated (Second)
simTicks                                  24716761251                       # Number of ticks simulated (Tick)
finalTick                                6847665094179                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   5311.73                       # Real time elapsed on the host (Second)
hostTickRate                                  4653243                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   71681660                       # Number of bytes of host memory used (Byte)
simInsts                                    379970153                       # Number of instructions simulated (Count)
simOps                                      442374621                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    71534                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      83283                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.dcache.demandHits::switch_cpus0.data     14944092                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         14944092                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::switch_cpus0.data     14958489                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        14958489                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::switch_cpus0.data       186068                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         186068                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::switch_cpus0.data       188235                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        188235                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::switch_cpus0.data   8739491224                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total   8739491224                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::switch_cpus0.data   8739491224                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total   8739491224                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::switch_cpus0.data     15130160                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     15130160                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::switch_cpus0.data     15146724                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     15146724                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::switch_cpus0.data     0.012298                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.012298                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::switch_cpus0.data     0.012427                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.012427                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::switch_cpus0.data 46969.340370                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMissLatency::total 46969.340370                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::switch_cpus0.data 46428.619672                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::total 46428.619672                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.blockedCycles::no_mshrs        60629                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs         1882                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     32.215197                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.unusedPrefetches              7510                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu0.dcache.writebacks::writebacks        52031                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total            52031                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::switch_cpus0.data       143092                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total       143092                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::switch_cpus0.data       143092                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total       143092                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::switch_cpus0.data        42976                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total        42976                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers0        39370                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::switch_cpus0.data        45139                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total        84509                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrUncacheable::switch_cpus0.data           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.overallMshrUncacheable::total           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.demandMshrMissLatency::switch_cpus0.data   2081425158                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   2081425158                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0   2227237908                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::switch_cpus0.data   2123220366                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   4350458274                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::switch_cpus0.data       440349                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::total       440349                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::switch_cpus0.data     0.002840                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.002840                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::switch_cpus0.data     0.002980                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.005579                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::switch_cpus0.data 48432.268196                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 48432.268196                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 56571.956007                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::switch_cpus0.data 47037.381555                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 51479.230307                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::switch_cpus0.data 24463.833333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::total 24463.833333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.dcache.replacements                 84462                       # number of replacements (Count)
system.cpu0.dcache.HardPFReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers0        39370                       # number of HardPFReq MSHR misses (Count)
system.cpu0.dcache.HardPFReq.mshrMisses::total        39370                       # number of HardPFReq MSHR misses (Count)
system.cpu0.dcache.HardPFReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers0   2227237908                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.HardPFReq.mshrMissLatency::total   2227237908                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.HardPFReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.dcache.HardPFReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 56571.956007                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.HardPFReq.avgMshrMissLatency::total 56571.956007                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.hits::switch_cpus0.data           32                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total           32                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.misses::switch_cpus0.data           32                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::total           32                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.missLatency::switch_cpus0.data       454545                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.missLatency::total       454545                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.accesses::switch_cpus0.data           64                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total           64                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.missRate::switch_cpus0.data     0.500000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::total     0.500000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMissLatency::switch_cpus0.data 14204.531250                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMissLatency::total 14204.531250                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.mshrHits::switch_cpus0.data           26                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrHits::total           26                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::switch_cpus0.data            6                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::total            6                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::switch_cpus0.data        29484                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::total        29484                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::switch_cpus0.data     0.093750                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::total     0.093750                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus0.data         4914                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::total         4914                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.hits::switch_cpus0.data      9274284                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        9274284                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::switch_cpus0.data        87156                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total        87156                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::switch_cpus0.data   4912981983                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total   4912981983                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::switch_cpus0.data      9361440                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      9361440                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::switch_cpus0.data     0.009310                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.009310                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::switch_cpus0.data 56369.980070                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 56369.980070                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::switch_cpus0.data        54310                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total        54310                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::switch_cpus0.data        32846                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total        32846                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::switch_cpus0.data           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::total           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::switch_cpus0.data   1578634785                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total   1578634785                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::switch_cpus0.data       440349                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::total       440349                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::switch_cpus0.data     0.003509                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.003509                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::switch_cpus0.data 48061.705687                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 48061.705687                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 36695.750000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::total 36695.750000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.SoftPFExReq.hits::switch_cpus0.data           32                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.hits::total           32                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.misses::switch_cpus0.data           26                       # number of SoftPFExReq misses (Count)
system.cpu0.dcache.SoftPFExReq.misses::total           26                       # number of SoftPFExReq misses (Count)
system.cpu0.dcache.SoftPFExReq.accesses::switch_cpus0.data           58                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFExReq.accesses::total           58                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFExReq.missRate::switch_cpus0.data     0.448276                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.missRate::total     0.448276                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.mshrMisses::switch_cpus0.data           25                       # number of SoftPFExReq MSHR misses (Count)
system.cpu0.dcache.SoftPFExReq.mshrMisses::total           25                       # number of SoftPFExReq MSHR misses (Count)
system.cpu0.dcache.SoftPFExReq.mshrMissLatency::switch_cpus0.data       411411                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFExReq.mshrMissLatency::total       411411                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFExReq.mshrMissRate::switch_cpus0.data     0.431034                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.mshrMissRate::total     0.431034                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus0.data 16456.440000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFExReq.avgMshrMissLatency::total 16456.440000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::switch_cpus0.data        14365                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total        14365                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::switch_cpus0.data         2141                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total         2141                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::switch_cpus0.data        16506                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total        16506                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::switch_cpus0.data     0.129710                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.129710                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::switch_cpus0.data         2138                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total         2138                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::switch_cpus0.data     41383797                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total     41383797                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::switch_cpus0.data     0.129529                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.129529                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus0.data 19356.312909                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 19356.312909                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.hits::switch_cpus0.data           42                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total           42                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.accesses::switch_cpus0.data           42                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total           42                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.hits::switch_cpus0.data      5669808                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       5669808                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::switch_cpus0.data        98912                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total        98912                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::switch_cpus0.data   3826509241                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   3826509241                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::switch_cpus0.data      5768720                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      5768720                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::switch_cpus0.data     0.017146                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.017146                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::switch_cpus0.data 38685.996047                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 38685.996047                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::switch_cpus0.data        88782                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total        88782                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::switch_cpus0.data        10130                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        10130                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::switch_cpus0.data            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::total            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::switch_cpus0.data    502790373                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total    502790373                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::switch_cpus0.data     0.001756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.001756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::switch_cpus0.data 49633.797927                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 49633.797927                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.prefetchers0.pfIssued       122288                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfIdentified      2859734                       # number of prefetch candidates identified (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfBufferHit      2497608                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfRemovedFull        25560                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfSpanPage       470994                       # number of prefetches that crossed the page (Count)
system.cpu0.dcache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.prefetchers1.pfIssued            0                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu0.dcache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1023.986149                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            16194561                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs             85493                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs            189.425579                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.dcache.prefetcher.prefetchers0   470.021998                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::switch_cpus0.data   553.964151                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers0     0.459006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::switch_cpus0.data     0.540981                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999986                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1022          523                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.occupanciesTaskId::1024          501                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1022::1          289                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1022::2          232                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1022::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          197                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          206                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3           52                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4           43                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1022     0.510742                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.489258                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          60671789                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         60671789                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu0.icache.demandHits::switch_cpus0.inst     19000583                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         19000583                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::switch_cpus0.inst     19000583                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        19000583                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::switch_cpus0.inst         2780                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           2780                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::switch_cpus0.inst         2780                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          2780                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::switch_cpus0.inst     17376450                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total     17376450                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::switch_cpus0.inst     17376450                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total     17376450                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::switch_cpus0.inst     19003363                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     19003363                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::switch_cpus0.inst     19003363                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     19003363                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::switch_cpus0.inst     0.000146                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000146                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::switch_cpus0.inst     0.000146                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000146                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::switch_cpus0.inst  6250.521583                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMissLatency::total  6250.521583                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::switch_cpus0.inst  6250.521583                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::total  6250.521583                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2668                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2668                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::switch_cpus0.inst          109                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          109                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::switch_cpus0.inst          109                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          109                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::switch_cpus0.inst         2671                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2671                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::switch_cpus0.inst         2671                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2671                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::switch_cpus0.inst     16930641                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total     16930641                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::switch_cpus0.inst     16930641                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total     16930641                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::switch_cpus0.inst     0.000141                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000141                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::switch_cpus0.inst     0.000141                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000141                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::switch_cpus0.inst  6338.690004                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total  6338.690004                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::switch_cpus0.inst  6338.690004                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total  6338.690004                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.replacements                  2668                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::switch_cpus0.inst     19000583                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       19000583                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::switch_cpus0.inst         2780                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         2780                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::switch_cpus0.inst     17376450                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total     17376450                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::switch_cpus0.inst     19003363                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     19003363                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::switch_cpus0.inst     0.000146                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000146                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::switch_cpus0.inst  6250.521583                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total  6250.521583                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::switch_cpus0.inst          109                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          109                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::switch_cpus0.inst         2671                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2671                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::switch_cpus0.inst     16930641                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total     16930641                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::switch_cpus0.inst     0.000141                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000141                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::switch_cpus0.inst  6338.690004                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total  6338.690004                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          478.862173                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            20904254                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              3147                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           6642.597394                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst     1.217723                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.occupancies::switch_cpus0.inst   477.644450                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.002378                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::switch_cpus0.inst     0.932899                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.935278                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          479                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          217                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          250                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.935547                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          76016123                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         76016123                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::cpu0.dcache.prefetcher.prefetchers0        14161                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.inst         2627                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.data        21475                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.mmu.dtb.walker        51391                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.mmu.itb.walker          674                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total           90328                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::cpu0.dcache.prefetcher.prefetchers0        14161                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.inst         2627                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.data        21475                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.mmu.dtb.walker        51391                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.mmu.itb.walker          674                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total          90328                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::cpu0.dcache.prefetcher.prefetchers0        25209                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.inst           44                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.data        21698                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.mmu.dtb.walker         1477                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.mmu.itb.walker            2                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total         48430                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.dcache.prefetcher.prefetchers0        25209                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.inst           44                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.data        21698                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.mmu.dtb.walker         1477                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.mmu.itb.walker            2                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total        48430                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::cpu0.dcache.prefetcher.prefetchers0   2134907374                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.inst      3621345                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.data   1952796573                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.mmu.dtb.walker    127086141                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.mmu.itb.walker       138957                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total   4218550390                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.dcache.prefetcher.prefetchers0   2134907374                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.inst      3621345                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.data   1952796573                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.mmu.dtb.walker    127086141                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.mmu.itb.walker       138957                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total   4218550390                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::cpu0.dcache.prefetcher.prefetchers0        39370                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.inst         2671                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.data        43173                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.mmu.dtb.walker        52868                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.mmu.itb.walker          676                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total       138758                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.dcache.prefetcher.prefetchers0        39370                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.inst         2671                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.data        43173                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.mmu.dtb.walker        52868                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.mmu.itb.walker          676                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total       138758                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::cpu0.dcache.prefetcher.prefetchers0     0.640310                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.inst     0.016473                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.data     0.502583                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.mmu.dtb.walker     0.027938                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.mmu.itb.walker     0.002959                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.349025                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.dcache.prefetcher.prefetchers0     0.640310                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.inst     0.016473                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.data     0.502583                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.mmu.dtb.walker     0.027938                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.mmu.itb.walker     0.002959                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.349025                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::cpu0.dcache.prefetcher.prefetchers0 84688.300766                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.inst 82303.295455                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.data 89998.920315                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.mmu.dtb.walker 86043.426540                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.mmu.itb.walker 69478.500000                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 87106.140615                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.dcache.prefetcher.prefetchers0 84688.300766                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.inst 82303.295455                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.data 89998.920315                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.mmu.dtb.walker 86043.426540                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.mmu.itb.walker 69478.500000                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 87106.140615                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs          764                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs           10                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs    76.400000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.unusedPrefetches               45                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu0.l2cache.writebacks::writebacks        12393                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total           12393                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrHits::cpu0.dcache.prefetcher.prefetchers0         1329                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::switch_cpus0.data          338                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::total         1667                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::cpu0.dcache.prefetcher.prefetchers0         1329                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::switch_cpus0.data          338                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::total         1667                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.dcache.prefetcher.prefetchers0        23880                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.data        21360                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.mmu.dtb.walker         1477                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.mmu.itb.walker            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total        46763                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers0        23880                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.l2cache.prefetcher.prefetchers0         2871                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.inst           44                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.data        21360                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.mmu.dtb.walker         1477                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.mmu.itb.walker            2                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total        49634                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::switch_cpus0.data           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::total           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0   2055579446                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.inst      3621345                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.data   1932136752                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.mmu.dtb.walker    127086141                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.mmu.itb.walker       138957                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total   4118562641                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0   2055579446                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0    307255466                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.inst      3621345                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.data   1932136752                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.mmu.dtb.walker    127086141                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.mmu.itb.walker       138957                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total   4425818107                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::switch_cpus0.data       420693                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::total       420693                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.606553                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.inst     0.016473                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.data     0.494754                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.mmu.dtb.walker     0.027938                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.mmu.itb.walker     0.002959                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.337011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.606553                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.l2cache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.inst     0.016473                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.data     0.494754                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.mmu.dtb.walker     0.027938                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.mmu.itb.walker     0.002959                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.357702                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 86079.541290                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.inst 82303.295455                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.data 90455.840449                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 86043.426540                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 69478.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 88073.105682                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 86079.541290                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0 107020.364333                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.inst 82303.295455                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.data 90455.840449                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 86043.426540                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 69478.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 89169.079804                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::switch_cpus0.data 23371.833333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::total 23371.833333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.l2cache.replacements                25017                       # number of replacements (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::total            1                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.HardPFReq.mshrMisses::cpu0.l2cache.prefetcher.prefetchers0         2871                       # number of HardPFReq MSHR misses (Count)
system.cpu0.l2cache.HardPFReq.mshrMisses::total         2871                       # number of HardPFReq MSHR misses (Count)
system.cpu0.l2cache.HardPFReq.mshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0    307255466                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.l2cache.HardPFReq.mshrMissLatency::total    307255466                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.l2cache.HardPFReq.mshrMissRate::cpu0.l2cache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.l2cache.HardPFReq.avgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0 107020.364333                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.HardPFReq.avgMshrMissLatency::total 107020.364333                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.hits::switch_cpus0.data         1453                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.hits::total         1453                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.misses::switch_cpus0.data          473                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.misses::total          473                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.missLatency::switch_cpus0.data       816816                       # number of InvalidateReq miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.missLatency::total       816816                       # number of InvalidateReq miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.accesses::switch_cpus0.data         1926                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.accesses::total         1926                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.missRate::switch_cpus0.data     0.245587                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.missRate::total     0.245587                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMissLatency::switch_cpus0.data  1726.883721                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMissLatency::total  1726.883721                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.mshrHits::switch_cpus0.data            9                       # number of InvalidateReq MSHR hits (Count)
system.cpu0.l2cache.InvalidateReq.mshrHits::total            9                       # number of InvalidateReq MSHR hits (Count)
system.cpu0.l2cache.InvalidateReq.mshrMisses::switch_cpus0.data          464                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMisses::total          464                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::switch_cpus0.data     10993983                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::total     10993983                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::switch_cpus0.data     0.240914                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::total     0.240914                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus0.data 23693.928879                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::total 23693.928879                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.hits::switch_cpus0.inst         2627                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total         2627                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::switch_cpus0.inst           44                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total           44                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::switch_cpus0.inst      3621345                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total      3621345                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::switch_cpus0.inst         2671                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total         2671                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::switch_cpus0.inst     0.016473                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.016473                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::switch_cpus0.inst 82303.295455                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 82303.295455                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::switch_cpus0.inst           44                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total           44                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus0.inst      3621345                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total      3621345                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::switch_cpus0.inst     0.016473                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.016473                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus0.inst 82303.295455                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 82303.295455                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::cpu0.dcache.prefetcher.prefetchers0           13                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::switch_cpus0.data         3076                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total         3089                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::cpu0.dcache.prefetcher.prefetchers0            1                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::switch_cpus0.data         5107                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total         5108                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::cpu0.dcache.prefetcher.prefetchers0        88998                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::switch_cpus0.data    455654745                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total    455743743                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::cpu0.dcache.prefetcher.prefetchers0           14                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::switch_cpus0.data         8183                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total         8197                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::cpu0.dcache.prefetcher.prefetchers0     0.071429                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::switch_cpus0.data     0.624099                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.623155                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers0        88998                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::switch_cpus0.data 89221.606618                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 89221.562843                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrHits::switch_cpus0.data          238                       # number of ReadExReq MSHR hits (Count)
system.cpu0.l2cache.ReadExReq.mshrHits::total          238                       # number of ReadExReq MSHR hits (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers0            1                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::switch_cpus0.data         4869                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total         4870                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers0        88998                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::switch_cpus0.data    440677692                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total    440766690                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.071429                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::switch_cpus0.data     0.595014                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.594120                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0        88998                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus0.data 90506.817006                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 90506.507187                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.hits::switch_cpus0.mmu.dtb.walker        51391                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::switch_cpus0.mmu.itb.walker          674                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::total         52065                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.misses::switch_cpus0.mmu.dtb.walker         1477                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::switch_cpus0.mmu.itb.walker            2                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::total         1479                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.missLatency::switch_cpus0.mmu.dtb.walker    127086141                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::switch_cpus0.mmu.itb.walker       138957                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::total    127225098                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.accesses::switch_cpus0.mmu.dtb.walker        52868                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::switch_cpus0.mmu.itb.walker          676                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::total        53544                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.missRate::switch_cpus0.mmu.dtb.walker     0.027938                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::switch_cpus0.mmu.itb.walker     0.002959                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::total     0.027622                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.avgMissLatency::switch_cpus0.mmu.dtb.walker 86043.426540                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::switch_cpus0.mmu.itb.walker 69478.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::total 86021.026369                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.mshrMisses::switch_cpus0.mmu.dtb.walker         1477                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::switch_cpus0.mmu.itb.walker            2                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::total         1479                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::switch_cpus0.data           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::total           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.dtb.walker    127086141                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.itb.walker       138957                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::total    127225098                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus0.data       420693                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::total       420693                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissRate::switch_cpus0.mmu.dtb.walker     0.027938                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::switch_cpus0.mmu.itb.walker     0.002959                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::total     0.027622                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.dtb.walker 86043.426540                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.itb.walker 69478.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::total 86021.026369                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 35057.750000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::total 35057.750000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.dcache.prefetcher.prefetchers0        14148                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::switch_cpus0.data        18399                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total        32547                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.dcache.prefetcher.prefetchers0        25208                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::switch_cpus0.data        16591                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total        41799                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.dcache.prefetcher.prefetchers0   2134818376                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::switch_cpus0.data   1497141828                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total   3631960204                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.dcache.prefetcher.prefetchers0        39356                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::switch_cpus0.data        34990                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total        74346                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.dcache.prefetcher.prefetchers0     0.640512                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::switch_cpus0.data     0.474164                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.562223                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers0 84688.129800                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::switch_cpus0.data 90238.191067                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 86891.078830                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrHits::cpu0.dcache.prefetcher.prefetchers0         1329                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrHits::switch_cpus0.data          100                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrHits::total         1429                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers0        23879                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::switch_cpus0.data        16491                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total        40370                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers0   2055490448                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus0.data   1491459060                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total   3546949508                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.606744                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::switch_cpus0.data     0.471306                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.543002                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 86079.419071                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus0.data 90440.789522                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 87861.023235                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.hits::switch_cpus0.data            5                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::total            5                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.misses::switch_cpus0.data           41                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total           41                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::switch_cpus0.data      1020201                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total      1020201                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::switch_cpus0.data           46                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total           46                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::switch_cpus0.data     0.891304                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total     0.891304                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::switch_cpus0.data 24882.951220                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 24882.951220                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::switch_cpus0.data           41                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total           41                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::switch_cpus0.data      1020201                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total      1020201                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::switch_cpus0.data     0.891304                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total     0.891304                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus0.data 24882.951220                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 24882.951220                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WriteReq.mshrUncacheable::switch_cpus0.data            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WriteReq.mshrUncacheable::total            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WritebackClean.hits::writebacks         2666                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total         2666                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks         2666                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total         2666                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks        52031                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total        52031                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks        52031                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total        52031                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu0.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.prefetcher.prefetchers0.pfIssued         6550                       # number of hwpf issued (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfIdentified        10074                       # number of prefetch candidates identified (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfBufferHit         2513                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfSpanPage         3526                       # number of prefetches that crossed the page (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.prefetcher.prefetchers1.pfIssued            0                       # number of hwpf issued (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse       25523.235146                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs             251986                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs            59178                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs             4.258103                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick                 0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks   392.658868                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.inst     1.295206                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.dcache.prefetcher.prefetchers0 11303.036299                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.l2cache.prefetcher.prefetchers0  1389.125763                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.mmu.dtb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.mmu.itb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.inst   498.024376                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.data 10290.741652                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.mmu.dtb.walker  1609.994785                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.mmu.itb.walker    32.358197                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.011983                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.inst     0.000040                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers0     0.344941                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.l2cache.prefetcher.prefetchers0     0.042393                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.mmu.dtb.walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.mmu.itb.walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.inst     0.015198                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.data     0.314049                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.mmu.dtb.walker     0.049133                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.mmu.itb.walker     0.000987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.778907                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.occupanciesTaskId::1022        17245                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.occupanciesTaskId::1023         1832                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.occupanciesTaskId::1024        13615                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.ageTaskId_1022::1          248                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1022::2          908                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1022::3         9545                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1022::4         6544                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1023::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1023::2           25                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1023::3          405                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1023::4         1399                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::1          103                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::2          746                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::3         8079                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::4         4686                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ratioOccsTaskId::1022     0.526276                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.ratioOccsTaskId::1023     0.055908                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.ratioOccsTaskId::1024     0.415497                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.tagAccesses          1874454                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses         1874454                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu0.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu0.mmu.dtb.readHits                        0                       # DTB read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # DTB read misses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # DTB write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # DTB write misses (Count)
system.cpu0.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu0.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.instHits                        0                       # ITB inst hits (Count)
system.cpu0.mmu.itb.instMisses                      0                       # ITB inst misses (Count)
system.cpu0.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu0.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu0.mmu.itb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF  27343794761                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadReq          53556                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadResp        130669                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteReq             6                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteResp            6                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty        64424                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean         2668                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict        92390                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::HardPFReq         5004                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq           46                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp           46                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq         8204                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp         8204                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq         2671                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq        78052                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateReq         1926                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateResp         1926                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         8010                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port       253631                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.mmu.itb.walker.dma::system.cpu0.l2cache.cpu_side_port         1352                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.mmu.dtb.walker.dma::system.cpu0.l2cache.cpu_side_port       105736                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total            368729                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       341696                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      8619400                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.mmu.itb.walker.dma::system.cpu0.l2cache.cpu_side_port         5408                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.mmu.dtb.walker.dma::system.cpu0.l2cache.cpu_side_port       422944                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total            9389448                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                      81172                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic               799744                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples       221817                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.019751                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.139207                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0             217438     98.03%     98.03% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1               4377      1.97%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  2      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total         221817                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy      97691617                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy      2201693                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy     80574767                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer2.occupancy       369640                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer3.occupancy     29289976                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy        84357                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests       174320                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests        87180                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops         4376                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops         4374                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.dcache.demandHits::switch_cpus1.data     62660852                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         62660852                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::switch_cpus1.data     62666692                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        62666692                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::switch_cpus1.data       442268                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         442268                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::switch_cpus1.data       442271                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        442271                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::switch_cpus1.data   2115545796                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total   2115545796                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::switch_cpus1.data   2115545796                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total   2115545796                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::switch_cpus1.data     63103120                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     63103120                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::switch_cpus1.data     63108963                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     63108963                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::switch_cpus1.data     0.007009                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.007009                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::switch_cpus1.data     0.007008                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.007008                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::switch_cpus1.data  4783.402362                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMissLatency::total  4783.402362                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::switch_cpus1.data  4783.369916                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::total  4783.369916                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.unusedPrefetches              5956                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu1.dcache.writebacks::writebacks        46816                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            46816                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::switch_cpus1.data       219633                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       219633                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::switch_cpus1.data       219633                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       219633                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::switch_cpus1.data       222635                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       222635                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers0        11812                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::switch_cpus1.data       222638                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       234450                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrUncacheable::switch_cpus1.data           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.overallMshrUncacheable::total           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.demandMshrMissLatency::switch_cpus1.data   1130721228                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   1130721228                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0     57817974                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::switch_cpus1.data   1130825787                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   1188643761                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::switch_cpus1.data       435981                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::total       435981                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::switch_cpus1.data     0.003528                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.003528                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::switch_cpus1.data     0.003528                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.003715                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::switch_cpus1.data  5078.811633                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total  5078.811633                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0  4894.850491                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::switch_cpus1.data  5079.212834                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total  5069.924338                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::switch_cpus1.data 24221.166667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::total 24221.166667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.dcache.replacements                234330                       # number of replacements (Count)
system.cpu1.dcache.HardPFReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers0        11812                       # number of HardPFReq MSHR misses (Count)
system.cpu1.dcache.HardPFReq.mshrMisses::total        11812                       # number of HardPFReq MSHR misses (Count)
system.cpu1.dcache.HardPFReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers0     57817974                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.HardPFReq.mshrMissLatency::total     57817974                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.HardPFReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.dcache.HardPFReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0  4894.850491                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.HardPFReq.avgMshrMissLatency::total  4894.850491                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.hits::switch_cpus1.data           28                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.hits::total           28                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.misses::switch_cpus1.data            3                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.misses::total            3                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.missLatency::switch_cpus1.data       104559                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.missLatency::total       104559                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.accesses::switch_cpus1.data           31                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.accesses::total           31                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.missRate::switch_cpus1.data     0.096774                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.missRate::total     0.096774                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMissLatency::switch_cpus1.data        34853                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMissLatency::total        34853                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.mshrHits::switch_cpus1.data            3                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrHits::total            3                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.hits::switch_cpus1.data     35798286                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       35798286                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::switch_cpus1.data       322179                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       322179                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::switch_cpus1.data   1597680084                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total   1597680084                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::switch_cpus1.data     36120465                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     36120465                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::switch_cpus1.data     0.008920                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.008920                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::switch_cpus1.data  4958.982690                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total  4958.982690                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::switch_cpus1.data       120110                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       120110                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::switch_cpus1.data       202069                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       202069                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::switch_cpus1.data           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::total           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::switch_cpus1.data   1023536787                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total   1023536787                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::switch_cpus1.data       435981                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::total       435981                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::switch_cpus1.data     0.005594                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.005594                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::switch_cpus1.data  5065.283576                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total  5065.283576                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 36331.750000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::total 36331.750000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.SoftPFExReq.hits::switch_cpus1.data           28                       # number of SoftPFExReq hits (Count)
system.cpu1.dcache.SoftPFExReq.hits::total           28                       # number of SoftPFExReq hits (Count)
system.cpu1.dcache.SoftPFExReq.misses::switch_cpus1.data            3                       # number of SoftPFExReq misses (Count)
system.cpu1.dcache.SoftPFExReq.misses::total            3                       # number of SoftPFExReq misses (Count)
system.cpu1.dcache.SoftPFExReq.accesses::switch_cpus1.data           31                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFExReq.accesses::total           31                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFExReq.missRate::switch_cpus1.data     0.096774                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.missRate::total     0.096774                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.mshrMisses::switch_cpus1.data            3                       # number of SoftPFExReq MSHR misses (Count)
system.cpu1.dcache.SoftPFExReq.mshrMisses::total            3                       # number of SoftPFExReq MSHR misses (Count)
system.cpu1.dcache.SoftPFExReq.mshrMissLatency::switch_cpus1.data       104559                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFExReq.mshrMissLatency::total       104559                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFExReq.mshrMissRate::switch_cpus1.data     0.096774                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.mshrMissRate::total     0.096774                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus1.data        34853                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFExReq.avgMshrMissLatency::total        34853                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::switch_cpus1.data         5812                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total         5812                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.accesses::switch_cpus1.data         5812                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total         5812                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.hits::switch_cpus1.data           28                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.hits::total           28                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.accesses::switch_cpus1.data           28                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.accesses::total           28                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.hits::switch_cpus1.data     26862566                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total      26862566                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::switch_cpus1.data       120089                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       120089                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::switch_cpus1.data    517865712                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total    517865712                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::switch_cpus1.data     26982655                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total     26982655                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::switch_cpus1.data     0.004451                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.004451                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::switch_cpus1.data  4312.349274                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total  4312.349274                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::switch_cpus1.data        99523                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total        99523                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::switch_cpus1.data        20566                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        20566                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::switch_cpus1.data            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::total            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::switch_cpus1.data    107184441                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total    107184441                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::switch_cpus1.data     0.000762                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.000762                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::switch_cpus1.data  5211.730088                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total  5211.730088                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.prefetchers0.pfIssued       103662                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfIdentified      3163590                       # number of prefetch candidates identified (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfBufferHit      1507914                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfSpanPage       233102                       # number of prefetches that crossed the page (Count)
system.cpu1.dcache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.prefetchers1.pfIssued            0                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu1.dcache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          794.691179                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            69201054                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            235197                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs            294.225921                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data     7.217785                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.occupancies::cpu1.dcache.prefetcher.prefetchers0   167.993839                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.occupancies::switch_cpus1.data   619.479556                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.007049                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers0     0.164056                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::switch_cpus1.data     0.604961                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.776066                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1022          203                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.occupanciesTaskId::1024          636                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1022::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1022::3           31                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1022::4          164                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::0           41                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3           84                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4          507                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1022     0.198242                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.621094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         252670538                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        252670538                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu1.icache.demandHits::switch_cpus1.inst     18423298                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         18423298                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::switch_cpus1.inst     18423298                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        18423298                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::switch_cpus1.inst       199524                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total         199524                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::switch_cpus1.inst       199524                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total        199524                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::switch_cpus1.inst   1009875867                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total   1009875867                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::switch_cpus1.inst   1009875867                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total   1009875867                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::switch_cpus1.inst     18622822                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     18622822                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::switch_cpus1.inst     18622822                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     18622822                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::switch_cpus1.inst     0.010714                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.010714                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::switch_cpus1.inst     0.010714                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.010714                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::switch_cpus1.inst  5061.425528                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMissLatency::total  5061.425528                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::switch_cpus1.inst  5061.425528                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::total  5061.425528                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks       196320                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total           196320                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::switch_cpus1.inst         3202                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total         3202                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::switch_cpus1.inst         3202                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total         3202                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::switch_cpus1.inst       196322                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total       196322                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::switch_cpus1.inst       196322                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total       196322                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::switch_cpus1.inst   1003921191                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total   1003921191                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::switch_cpus1.inst   1003921191                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total   1003921191                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::switch_cpus1.inst     0.010542                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.010542                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::switch_cpus1.inst     0.010542                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.010542                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::switch_cpus1.inst  5113.645903                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total  5113.645903                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::switch_cpus1.inst  5113.645903                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total  5113.645903                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.replacements                196320                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::switch_cpus1.inst     18423298                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       18423298                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::switch_cpus1.inst       199524                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total       199524                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::switch_cpus1.inst   1009875867                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total   1009875867                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::switch_cpus1.inst     18622822                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     18622822                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::switch_cpus1.inst     0.010714                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.010714                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::switch_cpus1.inst  5061.425528                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total  5061.425528                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::switch_cpus1.inst         3202                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total         3202                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::switch_cpus1.inst       196322                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total       196322                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::switch_cpus1.inst   1003921191                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total   1003921191                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::switch_cpus1.inst     0.010542                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.010542                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::switch_cpus1.inst  5113.645903                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total  5113.645903                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          476.725314                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            20126275                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs            196797                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs            102.269217                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::switch_cpus1.inst   476.725314                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::switch_cpus1.inst     0.931104                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.931104                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          477                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::0           43                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           14                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          222                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          196                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.931641                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          74687610                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         74687610                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::cpu1.dcache.prefetcher.prefetchers0        11709                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.inst       196310                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.data       222554                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.mmu.dtb.walker       938415                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.mmu.itb.walker         1107                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total         1370095                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::cpu1.dcache.prefetcher.prefetchers0        11709                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.inst       196310                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.data       222554                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.mmu.dtb.walker       938415                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.mmu.itb.walker         1107                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total        1370095                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::cpu1.dcache.prefetcher.prefetchers0          103                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.inst           12                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.data           64                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total           179                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.dcache.prefetcher.prefetchers0          103                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.inst           12                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.data           64                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total          179                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::cpu1.dcache.prefetcher.prefetchers0      9635775                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.inst      1033578                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.data      3077802                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total     13747155                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.dcache.prefetcher.prefetchers0      9635775                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.inst      1033578                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.data      3077802                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total     13747155                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::cpu1.dcache.prefetcher.prefetchers0        11812                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.inst       196322                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.data       222618                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.mmu.dtb.walker       938415                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.mmu.itb.walker         1107                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total      1370274                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.dcache.prefetcher.prefetchers0        11812                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.inst       196322                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.data       222618                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.mmu.dtb.walker       938415                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.mmu.itb.walker         1107                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total      1370274                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::cpu1.dcache.prefetcher.prefetchers0     0.008720                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.inst     0.000061                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.data     0.000287                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.000131                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.dcache.prefetcher.prefetchers0     0.008720                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.inst     0.000061                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.data     0.000287                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.000131                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::cpu1.dcache.prefetcher.prefetchers0 93551.213592                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.inst 86131.500000                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.data 48090.656250                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 76799.748603                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.dcache.prefetcher.prefetchers0 93551.213592                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.inst 86131.500000                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.data 48090.656250                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 76799.748603                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.demandMshrMisses::cpu1.dcache.prefetcher.prefetchers0          103                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.data           64                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total          179                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers0          103                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.l2cache.prefetcher.prefetchers0            8                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.inst           12                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.data           64                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total          187                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrUncacheable::switch_cpus1.data           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.l2cache.overallMshrUncacheable::total           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0      9635775                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.inst      1033578                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.data      3077802                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total     13747155                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0      9635775                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0       702968                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.inst      1033578                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.data      3077802                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total     14450123                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrUncacheableLatency::switch_cpus1.data       416325                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.overallMshrUncacheableLatency::total       416325                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.008720                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.inst     0.000061                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.data     0.000287                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.000131                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.008720                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.l2cache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.inst     0.000061                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.data     0.000287                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.000136                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 93551.213592                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.inst 86131.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.data 48090.656250                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 76799.748603                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 93551.213592                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0        87871                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.inst 86131.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.data 48090.656250                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 77273.385027                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrUncacheableLatency::switch_cpus1.data 23129.166667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrUncacheableLatency::total 23129.166667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.l2cache.replacements                    0                       # number of replacements (Count)
system.cpu1.l2cache.HardPFReq.mshrMisses::cpu1.l2cache.prefetcher.prefetchers0            8                       # number of HardPFReq MSHR misses (Count)
system.cpu1.l2cache.HardPFReq.mshrMisses::total            8                       # number of HardPFReq MSHR misses (Count)
system.cpu1.l2cache.HardPFReq.mshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0       702968                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.l2cache.HardPFReq.mshrMissLatency::total       702968                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.l2cache.HardPFReq.mshrMissRate::cpu1.l2cache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.l2cache.HardPFReq.avgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0        87871                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.HardPFReq.avgMshrMissLatency::total        87871                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.hits::switch_cpus1.data           20                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.hits::total           20                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.accesses::switch_cpus1.data           20                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.accesses::total           20                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.hits::switch_cpus1.inst       196310                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.hits::total       196310                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.misses::switch_cpus1.inst           12                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total           12                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::switch_cpus1.inst      1033578                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total      1033578                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::switch_cpus1.inst       196322                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total       196322                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::switch_cpus1.inst     0.000061                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total     0.000061                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::switch_cpus1.inst 86131.500000                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 86131.500000                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrMisses::switch_cpus1.inst           12                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total           12                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus1.inst      1033578                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total      1033578                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::switch_cpus1.inst     0.000061                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total     0.000061                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus1.inst 86131.500000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 86131.500000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::switch_cpus1.data        20975                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total        20975                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::switch_cpus1.data           22                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total           22                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::switch_cpus1.data      2207478                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total      2207478                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::switch_cpus1.data        20997                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total        20997                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::switch_cpus1.data     0.001048                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.001048                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::switch_cpus1.data 100339.909091                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 100339.909091                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrMisses::switch_cpus1.data           22                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total           22                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::switch_cpus1.data      2207478                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total      2207478                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::switch_cpus1.data     0.001048                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.001048                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus1.data 100339.909091                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 100339.909091                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.hits::switch_cpus1.mmu.dtb.walker       938415                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.hits::switch_cpus1.mmu.itb.walker         1107                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.hits::total        939522                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.accesses::switch_cpus1.mmu.dtb.walker       938415                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::switch_cpus1.mmu.itb.walker         1107                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::total       939522                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.mshrUncacheable::switch_cpus1.data           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.l2cache.ReadReq.mshrUncacheable::total           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus1.data       416325                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrUncacheableLatency::total       416325                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 34693.750000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrUncacheableLatency::total 34693.750000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.dcache.prefetcher.prefetchers0        11709                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::switch_cpus1.data       201579                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total       213288                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.dcache.prefetcher.prefetchers0          103                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::switch_cpus1.data           42                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total          145                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.dcache.prefetcher.prefetchers0      9635775                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::switch_cpus1.data       870324                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total     10506099                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.dcache.prefetcher.prefetchers0        11812                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::switch_cpus1.data       201621                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total       213433                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.dcache.prefetcher.prefetchers0     0.008720                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::switch_cpus1.data     0.000208                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.000679                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers0 93551.213592                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::switch_cpus1.data        20722                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 72455.855172                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers0          103                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::switch_cpus1.data           42                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total          145                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers0      9635775                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus1.data       870324                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total     10506099                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.008720                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::switch_cpus1.data     0.000208                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.000679                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 93551.213592                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus1.data        20722                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 72455.855172                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.WriteReq.mshrUncacheable::switch_cpus1.data            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.l2cache.WriteReq.mshrUncacheable::total            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.l2cache.WritebackClean.hits::writebacks       195873                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.hits::total       195873                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.accesses::writebacks       195873                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackClean.accesses::total       195873                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.hits::writebacks        46816                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total        46816                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks        46816                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total        46816                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu1.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.prefetcher.prefetchers0.pfIssued            8                       # number of hwpf issued (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfIdentified            8                       # number of prefetch candidates identified (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.prefetcher.prefetchers1.pfIssued            0                       # number of hwpf issued (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse        1764.628309                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs            1974322                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs             1894                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs          1042.408659                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick                 0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks     2.239643                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.inst            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.data            8                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.dcache.prefetcher.prefetchers0   199.769311                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.l2cache.prefetcher.prefetchers0    31.693080                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.mmu.dtb.walker            7                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.mmu.itb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.inst   764.710153                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.data   654.216123                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.mmu.dtb.walker           49                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.mmu.itb.walker           43                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.000068                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.inst     0.000061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.data     0.000244                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers0     0.006096                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.l2cache.prefetcher.prefetchers0     0.000967                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.mmu.dtb.walker     0.000214                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.mmu.itb.walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.inst     0.023337                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.data     0.019965                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.mmu.dtb.walker     0.001495                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.mmu.itb.walker     0.001312                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.053852                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.occupanciesTaskId::1022          289                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.occupanciesTaskId::1023          102                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.occupanciesTaskId::1024         1444                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::3           47                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::4          235                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1023::4          102                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::3           13                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::4         1431                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ratioOccsTaskId::1022     0.008820                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.ratioOccsTaskId::1023     0.003113                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.ratioOccsTaskId::1024     0.044067                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.tagAccesses         14314552                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses        14314552                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu1.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu1.mmu.dtb.readHits                        0                       # DTB read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # DTB read misses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # DTB write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # DTB write misses (Count)
system.cpu1.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu1.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.instHits                        0                       # ITB inst hits (Count)
system.cpu1.mmu.itb.instMisses                      0                       # ITB inst misses (Count)
system.cpu1.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu1.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu1.mmu.itb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF  27343794761                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadReq         939534                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadResp       1349289                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WriteReq             6                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WriteResp            6                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty        46816                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackClean       196320                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict       190191                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::HardPFReq           41                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq           41                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq        21000                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp        21000                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq       196322                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq       217162                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateReq           20                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateResp           20                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       588964                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       703269                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.mmu.itb.walker.dma::system.cpu1.l2cache.cpu_side_port         2214                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.mmu.dtb.walker.dma::system.cpu1.l2cache.cpu_side_port      1876830                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total           3171277                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port     25129088                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     18000008                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.mmu.itb.walker.dma::system.cpu1.l2cache.cpu_side_port         8856                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.mmu.dtb.walker.dma::system.cpu1.l2cache.cpu_side_port      7507320                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total           50645272                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                       6494                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic                  192                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples      1376803                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.011189                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.105233                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0            1361405     98.88%     98.88% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1              15391      1.12%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  7      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total        1376803                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy     626005368                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy    160792070                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy    192056700                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer2.occupancy       604966                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer3.occupancy    512376766                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy         2457                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests       861422                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests       430651                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests        11651                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops         3746                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops         3739                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.dcache.demandHits::switch_cpus2.data     12463507                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total         12463507                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::switch_cpus2.data     12467499                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total        12467499                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::switch_cpus2.data      4609387                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        4609387                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::switch_cpus2.data      4609484                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       4609484                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::switch_cpus2.data  81122371516                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total  81122371516                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::switch_cpus2.data  81122371516                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total  81122371516                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::switch_cpus2.data     17072894                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total     17072894                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::switch_cpus2.data     17076983                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total     17076983                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::switch_cpus2.data     0.269983                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.269983                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::switch_cpus2.data     0.269924                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.269924                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::switch_cpus2.data 17599.383935                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMissLatency::total 17599.383935                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::switch_cpus2.data 17599.013581                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::total 17599.013581                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.blockedCycles::no_mshrs        80158                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets        57700                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs         5502                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets          405                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     14.568884                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets   142.469136                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.unusedPrefetches            452292                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu2.dcache.writebacks::writebacks        56177                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total            56177                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::switch_cpus2.data      3083987                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      3083987                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::switch_cpus2.data      3083987                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      3083987                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::switch_cpus2.data      1525400                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total      1525400                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers0       531169                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::switch_cpus2.data      1525474                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total      2056643                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrUncacheable::switch_cpus2.data           19                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.overallMshrUncacheable::total           19                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.demandMshrMissLatency::switch_cpus2.data  27448026426                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  27448026426                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0  10842402784                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::switch_cpus2.data  27450209880                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  38292612664                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrUncacheableLatency::switch_cpus2.data       469287                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.dcache.overallMshrUncacheableLatency::total       469287                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::switch_cpus2.data     0.089346                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.089346                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::switch_cpus2.data     0.089329                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.120434                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::switch_cpus2.data 17993.986119                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 17993.986119                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 20412.341052                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::switch_cpus2.data 17994.544568                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 18618.988645                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrUncacheableLatency::switch_cpus2.data 24699.315789                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrUncacheableLatency::total 24699.315789                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.dcache.replacements               2051811                       # number of replacements (Count)
system.cpu2.dcache.HardPFReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers0       531169                       # number of HardPFReq MSHR misses (Count)
system.cpu2.dcache.HardPFReq.mshrMisses::total       531169                       # number of HardPFReq MSHR misses (Count)
system.cpu2.dcache.HardPFReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers0  10842402784                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.HardPFReq.mshrMissLatency::total  10842402784                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.HardPFReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.dcache.HardPFReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 20412.341052                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.HardPFReq.avgMshrMissLatency::total 20412.341052                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.hits::switch_cpus2.data          455                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.hits::total          455                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.misses::switch_cpus2.data          143                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.misses::total          143                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.missLatency::switch_cpus2.data      2773134                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.missLatency::total      2773134                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.accesses::switch_cpus2.data          598                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.accesses::total          598                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.missRate::switch_cpus2.data     0.239130                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.missRate::total     0.239130                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.avgMissLatency::switch_cpus2.data 19392.545455                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.avgMissLatency::total 19392.545455                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.mshrHits::switch_cpus2.data           73                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.LoadLockedReq.mshrHits::total           73                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.LoadLockedReq.mshrMisses::switch_cpus2.data           70                       # number of LoadLockedReq MSHR misses (Count)
system.cpu2.dcache.LoadLockedReq.mshrMisses::total           70                       # number of LoadLockedReq MSHR misses (Count)
system.cpu2.dcache.LoadLockedReq.mshrMissLatency::switch_cpus2.data       733278                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.mshrMissLatency::total       733278                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.mshrMissRate::switch_cpus2.data     0.117057                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.mshrMissRate::total     0.117057                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus2.data 10475.400000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.avgMshrMissLatency::total 10475.400000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.hits::switch_cpus2.data     11012836                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total       11012836                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::switch_cpus2.data      4535589                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      4535589                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::switch_cpus2.data  79822788045                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total  79822788045                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::switch_cpus2.data     15548425                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total     15548425                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::switch_cpus2.data     0.291707                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.291707                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::switch_cpus2.data 17599.211050                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 17599.211050                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::switch_cpus2.data      3031351                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      3031351                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::switch_cpus2.data      1504238                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total      1504238                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrUncacheable::switch_cpus2.data           13                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.dcache.ReadReq.mshrUncacheable::total           13                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::switch_cpus2.data  27164497815                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  27164497815                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrUncacheableLatency::switch_cpus2.data       469287                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.dcache.ReadReq.mshrUncacheableLatency::total       469287                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::switch_cpus2.data     0.096745                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.096745                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::switch_cpus2.data 18058.643523                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 18058.643523                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data        36099                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrUncacheableLatency::total        36099                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.SoftPFExReq.hits::switch_cpus2.data          416                       # number of SoftPFExReq hits (Count)
system.cpu2.dcache.SoftPFExReq.hits::total          416                       # number of SoftPFExReq hits (Count)
system.cpu2.dcache.SoftPFExReq.misses::switch_cpus2.data           72                       # number of SoftPFExReq misses (Count)
system.cpu2.dcache.SoftPFExReq.misses::total           72                       # number of SoftPFExReq misses (Count)
system.cpu2.dcache.SoftPFExReq.accesses::switch_cpus2.data          488                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFExReq.accesses::total          488                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFExReq.missRate::switch_cpus2.data     0.147541                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.missRate::total     0.147541                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.mshrMisses::switch_cpus2.data           70                       # number of SoftPFExReq MSHR misses (Count)
system.cpu2.dcache.SoftPFExReq.mshrMisses::total           70                       # number of SoftPFExReq MSHR misses (Count)
system.cpu2.dcache.SoftPFExReq.mshrMissLatency::switch_cpus2.data      1960686                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFExReq.mshrMissLatency::total      1960686                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFExReq.mshrMissRate::switch_cpus2.data     0.143443                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.mshrMissRate::total     0.143443                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus2.data 28009.800000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFExReq.avgMshrMissLatency::total 28009.800000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.hits::switch_cpus2.data         3576                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total         3576                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::switch_cpus2.data           25                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total           25                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::switch_cpus2.data         3601                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total         3601                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::switch_cpus2.data     0.006943                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.006943                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMisses::switch_cpus2.data            4                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMisses::total            4                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::switch_cpus2.data       222768                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::total       222768                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissRate::switch_cpus2.data     0.001111                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMissRate::total     0.001111                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus2.data        55692                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::total        55692                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.hits::switch_cpus2.data          537                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.hits::total          537                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.misses::switch_cpus2.data           33                       # number of StoreCondReq misses (Count)
system.cpu2.dcache.StoreCondReq.misses::total           33                       # number of StoreCondReq misses (Count)
system.cpu2.dcache.StoreCondReq.missLatency::switch_cpus2.data       162162                       # number of StoreCondReq miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.missLatency::total       162162                       # number of StoreCondReq miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.accesses::switch_cpus2.data          570                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.accesses::total          570                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.missRate::switch_cpus2.data     0.057895                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.missRate::total     0.057895                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.avgMissLatency::switch_cpus2.data         4914                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.avgMissLatency::total         4914                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.mshrMisses::switch_cpus2.data           33                       # number of StoreCondReq MSHR misses (Count)
system.cpu2.dcache.StoreCondReq.mshrMisses::total           33                       # number of StoreCondReq MSHR misses (Count)
system.cpu2.dcache.StoreCondReq.mshrMissLatency::switch_cpus2.data       162162                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.mshrMissLatency::total       162162                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.mshrMissRate::switch_cpus2.data     0.057895                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.mshrMissRate::total     0.057895                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.avgMshrMissLatency::switch_cpus2.data         4914                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.avgMshrMissLatency::total         4914                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteLineReq.misses::switch_cpus2.data         3712                       # number of WriteLineReq misses (Count)
system.cpu2.dcache.WriteLineReq.misses::total         3712                       # number of WriteLineReq misses (Count)
system.cpu2.dcache.WriteLineReq.missLatency::switch_cpus2.data     96840837                       # number of WriteLineReq miss ticks (Tick)
system.cpu2.dcache.WriteLineReq.missLatency::total     96840837                       # number of WriteLineReq miss ticks (Tick)
system.cpu2.dcache.WriteLineReq.accesses::switch_cpus2.data         3712                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteLineReq.accesses::total         3712                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteLineReq.missRate::switch_cpus2.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu2.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu2.dcache.WriteLineReq.avgMissLatency::switch_cpus2.data 26088.587554                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteLineReq.avgMissLatency::total 26088.587554                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteLineReq.mshrHits::switch_cpus2.data          101                       # number of WriteLineReq MSHR hits (Count)
system.cpu2.dcache.WriteLineReq.mshrHits::total          101                       # number of WriteLineReq MSHR hits (Count)
system.cpu2.dcache.WriteLineReq.mshrMisses::switch_cpus2.data         3611                       # number of WriteLineReq MSHR misses (Count)
system.cpu2.dcache.WriteLineReq.mshrMisses::total         3611                       # number of WriteLineReq MSHR misses (Count)
system.cpu2.dcache.WriteLineReq.mshrMissLatency::switch_cpus2.data     87812727                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteLineReq.mshrMissLatency::total     87812727                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteLineReq.mshrMissRate::switch_cpus2.data     0.972791                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu2.dcache.WriteLineReq.mshrMissRate::total     0.972791                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu2.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus2.data 24318.118804                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteLineReq.avgMshrMissLatency::total 24318.118804                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::switch_cpus2.data      1450671                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       1450671                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::switch_cpus2.data        70086                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total        70086                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::switch_cpus2.data   1202742634                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total   1202742634                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::switch_cpus2.data      1520757                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      1520757                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::switch_cpus2.data     0.046086                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.046086                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::switch_cpus2.data 17160.954171                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 17160.954171                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::switch_cpus2.data        52535                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total        52535                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::switch_cpus2.data        17551                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total        17551                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::switch_cpus2.data            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::total            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::switch_cpus2.data    195715884                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total    195715884                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::switch_cpus2.data     0.011541                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.011541                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::switch_cpus2.data 11151.266822                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 11151.266822                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.prefetchers0.pfIssued      2174128                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfIdentified     46659667                       # number of prefetch candidates identified (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfBufferHit     17790164                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfRemovedFull         7141                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfSpanPage      2586603                       # number of prefetches that crossed the page (Count)
system.cpu2.dcache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.prefetchers1.pfIssued            0                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu2.dcache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1023.999971                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs            14702706                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs           2052836                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs              7.162143                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.dcache.prefetcher.prefetchers0   261.450032                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.occupancies::switch_cpus2.data   762.549939                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers0     0.255322                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::switch_cpus2.data     0.744678                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1022          387                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.occupanciesTaskId::1024          637                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1022::0          373                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1022::1           14                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::0          545                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1           92                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1022     0.377930                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.622070                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          70364416                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         70364416                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu2.icache.demandHits::switch_cpus2.inst      5958865                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          5958865                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::switch_cpus2.inst      5958865                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         5958865                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::switch_cpus2.inst       219859                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total         219859                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::switch_cpus2.inst       219859                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total        219859                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::switch_cpus2.inst   1520362662                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total   1520362662                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::switch_cpus2.inst   1520362662                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total   1520362662                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::switch_cpus2.inst      6178724                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      6178724                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::switch_cpus2.inst      6178724                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      6178724                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::switch_cpus2.inst     0.035583                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.035583                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::switch_cpus2.inst     0.035583                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.035583                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::switch_cpus2.inst  6915.171369                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMissLatency::total  6915.171369                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::switch_cpus2.inst  6915.171369                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::total  6915.171369                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks       213527                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total           213527                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::switch_cpus2.inst         6332                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total         6332                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::switch_cpus2.inst         6332                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total         6332                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::switch_cpus2.inst       213527                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total       213527                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::switch_cpus2.inst       213527                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total       213527                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::switch_cpus2.inst   1469732355                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total   1469732355                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::switch_cpus2.inst   1469732355                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total   1469732355                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::switch_cpus2.inst     0.034558                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.034558                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::switch_cpus2.inst     0.034558                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.034558                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::switch_cpus2.inst  6883.121830                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total  6883.121830                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::switch_cpus2.inst  6883.121830                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total  6883.121830                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.replacements                213527                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::switch_cpus2.inst      5958865                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        5958865                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::switch_cpus2.inst       219859                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total       219859                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::switch_cpus2.inst   1520362662                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total   1520362662                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::switch_cpus2.inst      6178724                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      6178724                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::switch_cpus2.inst     0.035583                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.035583                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::switch_cpus2.inst  6915.171369                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total  6915.171369                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::switch_cpus2.inst         6332                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total         6332                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::switch_cpus2.inst       213527                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total       213527                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::switch_cpus2.inst   1469732355                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total   1469732355                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::switch_cpus2.inst     0.034558                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.034558                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::switch_cpus2.inst  6883.121830                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total  6883.121830                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse                 512                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             6279479                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs            214039                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs             29.338013                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::switch_cpus2.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::switch_cpus2.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::1          476                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::2           19                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3           14                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses          24928423                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses         24928423                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.demandHits::cpu2.dcache.prefetcher.prefetchers0        95855                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.inst       193748                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.data       181655                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.mmu.dtb.walker      1124581                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.mmu.itb.walker       135967                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::total         1731806                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.overallHits::cpu2.dcache.prefetcher.prefetchers0        95855                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.inst       193748                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.data       181655                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.mmu.dtb.walker      1124581                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.mmu.itb.walker       135967                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::total        1731806                       # number of overall hits (Count)
system.cpu2.l2cache.demandMisses::cpu2.dcache.prefetcher.prefetchers0       435314                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.inst        19779                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.data      1334468                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.mmu.dtb.walker        73626                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.mmu.itb.walker         1544                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::total       1864731                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.dcache.prefetcher.prefetchers0       435314                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.inst        19779                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.data      1334468                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.mmu.dtb.walker        73626                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.mmu.itb.walker         1544                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::total      1864731                       # number of overall misses (Count)
system.cpu2.l2cache.demandMissLatency::cpu2.dcache.prefetcher.prefetchers0   9996383152                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.inst    449746479                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.data  24138535238                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.mmu.dtb.walker   1156408890                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.mmu.itb.walker     27213186                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::total  35768286945                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.dcache.prefetcher.prefetchers0   9996383152                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.inst    449746479                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.data  24138535238                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.mmu.dtb.walker   1156408890                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.mmu.itb.walker     27213186                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::total  35768286945                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.demandAccesses::cpu2.dcache.prefetcher.prefetchers0       531169                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.inst       213527                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.data      1516123                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.mmu.dtb.walker      1198207                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.mmu.itb.walker       137511                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::total      3596537                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.dcache.prefetcher.prefetchers0       531169                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.inst       213527                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.data      1516123                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.mmu.dtb.walker      1198207                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.mmu.itb.walker       137511                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::total      3596537                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.demandMissRate::cpu2.dcache.prefetcher.prefetchers0     0.819540                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.inst     0.092630                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.data     0.880185                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.mmu.dtb.walker     0.061447                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.mmu.itb.walker     0.011228                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::total     0.518480                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.dcache.prefetcher.prefetchers0     0.819540                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.inst     0.092630                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.data     0.880185                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.mmu.dtb.walker     0.061447                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.mmu.itb.walker     0.011228                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::total     0.518480                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMissLatency::cpu2.dcache.prefetcher.prefetchers0 22963.615119                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.inst 22738.585318                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.data 18088.508108                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.mmu.dtb.walker 15706.528808                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.mmu.itb.walker 17625.120466                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::total 19181.472794                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.dcache.prefetcher.prefetchers0 22963.615119                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.inst 22738.585318                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.data 18088.508108                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.mmu.dtb.walker 15706.528808                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.mmu.itb.walker 17625.120466                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::total 19181.472794                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.blockedCycles::no_mshrs          620                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu2.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.l2cache.avgBlocked::no_mshrs    44.285714                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.unusedPrefetches             1418                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu2.l2cache.writebacks::writebacks        19819                       # number of writebacks (Count)
system.cpu2.l2cache.writebacks::total           19819                       # number of writebacks (Count)
system.cpu2.l2cache.demandMshrHits::cpu2.dcache.prefetcher.prefetchers0         1490                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.demandMshrHits::switch_cpus2.data           67                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.demandMshrHits::switch_cpus2.mmu.dtb.walker            2                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.demandMshrHits::total         1559                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::cpu2.dcache.prefetcher.prefetchers0         1490                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::switch_cpus2.data           67                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::switch_cpus2.mmu.dtb.walker            2                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::total         1559                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.demandMshrMisses::cpu2.dcache.prefetcher.prefetchers0       433824                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.inst        19779                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.data      1334401                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.mmu.dtb.walker        73624                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.mmu.itb.walker         1544                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::total      1863172                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers0       433824                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.l2cache.prefetcher.prefetchers0         5818                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.inst        19779                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.data      1334401                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.mmu.dtb.walker        73624                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.mmu.itb.walker         1544                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::total      1868990                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrUncacheable::switch_cpus2.data           19                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.l2cache.overallMshrUncacheable::total           19                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0   9940442843                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.inst    449746479                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.data  24134156318                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.mmu.dtb.walker   1156124970                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.mmu.itb.walker     27213186                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::total  35707683796                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0   9940442843                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0    286167218                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.inst    449746479                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.data  24134156318                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.mmu.dtb.walker   1156124970                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.mmu.itb.walker     27213186                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::total  35993851014                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrUncacheableLatency::switch_cpus2.data       447993                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.overallMshrUncacheableLatency::total       447993                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.demandMshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.816734                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.inst     0.092630                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.data     0.880140                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.mmu.dtb.walker     0.061445                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.mmu.itb.walker     0.011228                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::total     0.518046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.816734                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.l2cache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.inst     0.092630                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.data     0.880140                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.mmu.dtb.walker     0.061445                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.mmu.itb.walker     0.011228                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::total     0.519664                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 22913.538308                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.inst 22738.585318                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.data 18086.134766                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 15703.099125                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.mmu.itb.walker 17625.120466                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::total 19164.995930                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 22913.538308                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0 49186.527673                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.inst 22738.585318                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.data 18086.134766                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 15703.099125                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.mmu.itb.walker 17625.120466                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::total 19258.450293                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrUncacheableLatency::switch_cpus2.data 23578.578947                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrUncacheableLatency::total 23578.578947                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.l2cache.replacements              1882359                       # number of replacements (Count)
system.cpu2.l2cache.CleanEvict.mshrMisses::writebacks          101                       # number of CleanEvict MSHR misses (Count)
system.cpu2.l2cache.CleanEvict.mshrMisses::total          101                       # number of CleanEvict MSHR misses (Count)
system.cpu2.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu2.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu2.l2cache.HardPFReq.mshrMisses::cpu2.l2cache.prefetcher.prefetchers0         5818                       # number of HardPFReq MSHR misses (Count)
system.cpu2.l2cache.HardPFReq.mshrMisses::total         5818                       # number of HardPFReq MSHR misses (Count)
system.cpu2.l2cache.HardPFReq.mshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0    286167218                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.l2cache.HardPFReq.mshrMissLatency::total    286167218                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.l2cache.HardPFReq.mshrMissRate::cpu2.l2cache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.l2cache.HardPFReq.avgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0 49186.527673                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.HardPFReq.avgMshrMissLatency::total 49186.527673                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.hits::switch_cpus2.data          990                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.hits::total          990                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.misses::switch_cpus2.data         3857                       # number of InvalidateReq misses (Count)
system.cpu2.l2cache.InvalidateReq.misses::total         3857                       # number of InvalidateReq misses (Count)
system.cpu2.l2cache.InvalidateReq.missLatency::switch_cpus2.data      1939392                       # number of InvalidateReq miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.missLatency::total      1939392                       # number of InvalidateReq miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.accesses::switch_cpus2.data         4847                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.accesses::total         4847                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.missRate::switch_cpus2.data     0.795750                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.missRate::total     0.795750                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.avgMissLatency::switch_cpus2.data   502.823956                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.avgMissLatency::total   502.823956                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.mshrHits::switch_cpus2.data           34                       # number of InvalidateReq MSHR hits (Count)
system.cpu2.l2cache.InvalidateReq.mshrHits::total           34                       # number of InvalidateReq MSHR hits (Count)
system.cpu2.l2cache.InvalidateReq.mshrMisses::switch_cpus2.data         3823                       # number of InvalidateReq MSHR misses (Count)
system.cpu2.l2cache.InvalidateReq.mshrMisses::total         3823                       # number of InvalidateReq MSHR misses (Count)
system.cpu2.l2cache.InvalidateReq.mshrMissLatency::switch_cpus2.data     82598607                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.mshrMissLatency::total     82598607                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.mshrMissRate::switch_cpus2.data     0.788735                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.mshrMissRate::total     0.788735                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus2.data 21605.704159                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.avgMshrMissLatency::total 21605.704159                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.hits::switch_cpus2.inst       193748                       # number of ReadCleanReq hits (Count)
system.cpu2.l2cache.ReadCleanReq.hits::total       193748                       # number of ReadCleanReq hits (Count)
system.cpu2.l2cache.ReadCleanReq.misses::switch_cpus2.inst        19779                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.misses::total        19779                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.missLatency::switch_cpus2.inst    449746479                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.missLatency::total    449746479                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.accesses::switch_cpus2.inst       213527                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.accesses::total       213527                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.missRate::switch_cpus2.inst     0.092630                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.missRate::total     0.092630                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::switch_cpus2.inst 22738.585318                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::total 22738.585318                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.mshrMisses::switch_cpus2.inst        19779                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMisses::total        19779                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus2.inst    449746479                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::total    449746479                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::switch_cpus2.inst     0.092630                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::total     0.092630                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus2.inst 22738.585318                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::total 22738.585318                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.hits::cpu2.dcache.prefetcher.prefetchers0            1                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.hits::switch_cpus2.data         8143                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.hits::total         8144                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.misses::cpu2.dcache.prefetcher.prefetchers0            1                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.misses::switch_cpus2.data         3680                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.misses::total         3681                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.missLatency::cpu2.dcache.prefetcher.prefetchers0        12285                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.missLatency::switch_cpus2.data    113669556                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.missLatency::total    113681841                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.accesses::cpu2.dcache.prefetcher.prefetchers0            2                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.accesses::switch_cpus2.data        11823                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.accesses::total        11825                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.missRate::cpu2.dcache.prefetcher.prefetchers0     0.500000                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.missRate::switch_cpus2.data     0.311258                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.missRate::total     0.311290                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers0        12285                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMissLatency::switch_cpus2.data 30888.466304                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMissLatency::total 30883.412388                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.mshrHits::switch_cpus2.data           45                       # number of ReadExReq MSHR hits (Count)
system.cpu2.l2cache.ReadExReq.mshrHits::total           45                       # number of ReadExReq MSHR hits (Count)
system.cpu2.l2cache.ReadExReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers0            1                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMisses::switch_cpus2.data         3635                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMisses::total         3636                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers0        12285                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::switch_cpus2.data    110585475                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::total    110597760                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.500000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.mshrMissRate::switch_cpus2.data     0.307452                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.mshrMissRate::total     0.307484                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0        12285                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus2.data 30422.414030                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::total 30417.425743                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.hits::switch_cpus2.mmu.dtb.walker      1124581                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.hits::switch_cpus2.mmu.itb.walker       135967                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.hits::total       1260548                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.misses::switch_cpus2.mmu.dtb.walker        73626                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.misses::switch_cpus2.mmu.itb.walker         1544                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.misses::total        75170                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.missLatency::switch_cpus2.mmu.dtb.walker   1156408890                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.missLatency::switch_cpus2.mmu.itb.walker     27213186                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.missLatency::total   1183622076                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.accesses::switch_cpus2.mmu.dtb.walker      1198207                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.accesses::switch_cpus2.mmu.itb.walker       137511                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.accesses::total      1335718                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.missRate::switch_cpus2.mmu.dtb.walker     0.061447                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.missRate::switch_cpus2.mmu.itb.walker     0.011228                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.missRate::total     0.056277                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.avgMissLatency::switch_cpus2.mmu.dtb.walker 15706.528808                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMissLatency::switch_cpus2.mmu.itb.walker 17625.120466                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMissLatency::total 15745.936890                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.mshrHits::switch_cpus2.mmu.dtb.walker            2                       # number of ReadReq MSHR hits (Count)
system.cpu2.l2cache.ReadReq.mshrHits::total            2                       # number of ReadReq MSHR hits (Count)
system.cpu2.l2cache.ReadReq.mshrMisses::switch_cpus2.mmu.dtb.walker        73624                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrMisses::switch_cpus2.mmu.itb.walker         1544                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrMisses::total        75168                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrUncacheable::switch_cpus2.data           13                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.l2cache.ReadReq.mshrUncacheable::total           13                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.l2cache.ReadReq.mshrMissLatency::switch_cpus2.mmu.dtb.walker   1156124970                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissLatency::switch_cpus2.mmu.itb.walker     27213186                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissLatency::total   1183338156                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus2.data       447993                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrUncacheableLatency::total       447993                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissRate::switch_cpus2.mmu.dtb.walker     0.061445                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.mshrMissRate::switch_cpus2.mmu.itb.walker     0.011228                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.mshrMissRate::total     0.056275                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::switch_cpus2.mmu.dtb.walker 15703.099125                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::switch_cpus2.mmu.itb.walker 17625.120466                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::total 15742.578704                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data        34461                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrUncacheableLatency::total        34461                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.hits::cpu2.dcache.prefetcher.prefetchers0        95854                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.hits::switch_cpus2.data       173512                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.hits::total       269366                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.misses::cpu2.dcache.prefetcher.prefetchers0       435313                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::switch_cpus2.data      1330788                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::total      1766101                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.missLatency::cpu2.dcache.prefetcher.prefetchers0   9996370867                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::switch_cpus2.data  24024865682                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::total  34021236549                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.accesses::cpu2.dcache.prefetcher.prefetchers0       531167                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::switch_cpus2.data      1504300                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::total      2035467                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.missRate::cpu2.dcache.prefetcher.prefetchers0     0.819541                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::switch_cpus2.data     0.884656                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::total     0.867664                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers0 22963.639650                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::switch_cpus2.data 18053.112654                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::total 19263.471653                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.mshrHits::cpu2.dcache.prefetcher.prefetchers0         1490                       # number of ReadSharedReq MSHR hits (Count)
system.cpu2.l2cache.ReadSharedReq.mshrHits::switch_cpus2.data           22                       # number of ReadSharedReq MSHR hits (Count)
system.cpu2.l2cache.ReadSharedReq.mshrHits::total         1512                       # number of ReadSharedReq MSHR hits (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers0       433823                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::switch_cpus2.data      1330766                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::total      1764589                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers0   9940430558                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus2.data  24023570843                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::total  33964001401                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.816736                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::switch_cpus2.data     0.884641                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::total     0.866921                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 22913.562808                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus2.data 18052.438102                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::total 19247.542289                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.hits::switch_cpus2.data           33                       # number of SCUpgradeReq hits (Count)
system.cpu2.l2cache.SCUpgradeReq.hits::total           33                       # number of SCUpgradeReq hits (Count)
system.cpu2.l2cache.SCUpgradeReq.accesses::switch_cpus2.data           33                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.SCUpgradeReq.accesses::total           33                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.hits::switch_cpus2.data         4845                       # number of UpgradeReq hits (Count)
system.cpu2.l2cache.UpgradeReq.hits::total         4845                       # number of UpgradeReq hits (Count)
system.cpu2.l2cache.UpgradeReq.misses::switch_cpus2.data            2                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.misses::total            2                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.accesses::switch_cpus2.data         4847                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.accesses::total         4847                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.missRate::switch_cpus2.data     0.000413                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.missRate::total     0.000413                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.mshrMisses::switch_cpus2.data            2                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMisses::total            2                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::switch_cpus2.data        25662                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::total        25662                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::switch_cpus2.data     0.000413                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::total     0.000413                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus2.data        12831                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::total        12831                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.WriteReq.mshrUncacheable::switch_cpus2.data            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.l2cache.WriteReq.mshrUncacheable::total            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.l2cache.WritebackClean.hits::writebacks       213510                       # number of WritebackClean hits (Count)
system.cpu2.l2cache.WritebackClean.hits::total       213510                       # number of WritebackClean hits (Count)
system.cpu2.l2cache.WritebackClean.accesses::writebacks       213510                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackClean.accesses::total       213510                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackDirty.hits::writebacks        56177                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.hits::total        56177                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.accesses::writebacks        56177                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackDirty.accesses::total        56177                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu2.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.prefetcher.prefetchers0.pfIssued        10134                       # number of hwpf issued (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfIdentified        13330                       # number of prefetch candidates identified (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfBufferHit         2202                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfSpanPage         9102                       # number of prefetches that crossed the page (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.prefetcher.prefetchers1.pfIssued            0                       # number of hwpf issued (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.tags.tagsInUse       32766.481494                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.l2cache.tags.totalRefs            5967011                       # Total number of references to valid blocks. (Count)
system.cpu2.l2cache.tags.sampledRefs          1916151                       # Sample count of references to valid blocks. (Count)
system.cpu2.l2cache.tags.avgRefs             3.114061                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.l2cache.tags.warmupTick                 0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.l2cache.tags.occupancies::writebacks   354.580376                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.data     0.116591                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.dcache.prefetcher.prefetchers0  7506.901201                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.l2cache.prefetcher.prefetchers0   117.082035                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.mmu.dtb.walker     0.220127                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.mmu.itb.walker            1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.inst   487.065931                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.data 22975.113630                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.mmu.dtb.walker  1285.224282                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.mmu.itb.walker    39.177321                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.avgOccs::writebacks     0.010821                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.data     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers0     0.229092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.l2cache.prefetcher.prefetchers0     0.003573                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.mmu.dtb.walker     0.000007                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.mmu.itb.walker     0.000031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.inst     0.014864                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.data     0.701145                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.mmu.dtb.walker     0.039222                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.mmu.itb.walker     0.001196                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::total      0.999954                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.occupanciesTaskId::1022         7633                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.occupanciesTaskId::1023         1216                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.occupanciesTaskId::1024        23918                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.ageTaskId_1022::0           47                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1022::1         1832                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1022::2         5747                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1022::3            7                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::1           59                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::2         1154                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::1         2927                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::2        20964                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::3           23                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ratioOccsTaskId::1022     0.232941                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.ratioOccsTaskId::1023     0.037109                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.ratioOccsTaskId::1024     0.729919                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.tagAccesses         48856002                       # Number of tag accesses (Count)
system.cpu2.l2cache.tags.dataAccesses        48856002                       # Number of data accesses (Count)
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu2.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu2.mmu.dtb.readHits                        0                       # DTB read hits (Count)
system.cpu2.mmu.dtb.readMisses                      0                       # DTB read misses (Count)
system.cpu2.mmu.dtb.writeHits                       0                       # DTB write hits (Count)
system.cpu2.mmu.dtb.writeMisses                     0                       # DTB write misses (Count)
system.cpu2.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.dtb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu2.mmu.dtb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu2.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu2.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.instHits                        0                       # ITB inst hits (Count)
system.cpu2.mmu.itb.instMisses                      0                       # ITB inst misses (Count)
system.cpu2.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu2.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu2.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu2.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu2.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu2.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu2.mmu.itb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu2.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF  27343794761                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.toL2Bus.transDist::ReadReq        1337209                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadResp       3586205                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WriteReq             6                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WriteResp            6                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackDirty        75996                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackClean       213527                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::CleanEvict      3859587                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::HardPFReq        10325                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeReq         4850                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::SCUpgradeReq           33                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeResp         4880                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExReq        11826                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExResp        11826                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadCleanReq       213527                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadSharedReq      2035557                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateReq         4847                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateResp         4847                       # Transaction distribution (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port       640581                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      6165890                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.mmu.itb.walker.dma::system.cpu2.l2cache.cpu_side_port       275022                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.mmu.dtb.walker.dma::system.cpu2.l2cache.cpu_side_port      2397892                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount::total           9479385                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktSize_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port     27331456                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    134622284                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.mmu.itb.walker.dma::system.cpu2.l2cache.cpu_side_port      1100088                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.mmu.dtb.walker.dma::system.cpu2.l2cache.cpu_side_port      9585656                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize::total          172639484                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.snoops                    1895670                       # Total snoops (Count)
system.cpu2.toL2Bus.snoopTraffic              1280304                       # Total snoop traffic (Byte)
system.cpu2.toL2Bus.snoopFanout::samples      5501953                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::mean        0.011806                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::stdev       0.108013                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::0            5436996     98.82%     98.82% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::1              64957      1.18%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::total        5501953                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.toL2Bus.reqLayer0.occupancy    1797496220                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer0.occupancy    180382524                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer1.occupancy   1977365017                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer2.occupancy     75600253                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer3.occupancy    675639312                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoopLayer0.occupancy          819                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoop_filter.totRequests      4590696                       # Total number of requests made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleRequests      2325358                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiRequests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.totSnoops        10122                       # Total number of snoops made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleSnoops        10122                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.dcache.demandHits::switch_cpus3.data     27884413                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total         27884413                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::switch_cpus3.data     28047720                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total        28047720                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::switch_cpus3.data      1794764                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        1794764                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::switch_cpus3.data      1794777                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       1794777                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::switch_cpus3.data  98724389011                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total  98724389011                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::switch_cpus3.data  98724389011                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total  98724389011                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::switch_cpus3.data     29679177                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total     29679177                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::switch_cpus3.data     29842497                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total     29842497                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::switch_cpus3.data     0.060472                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.060472                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::switch_cpus3.data     0.060142                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.060142                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::switch_cpus3.data 55006.891720                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.demandAvgMissLatency::total 55006.891720                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMissLatency::switch_cpus3.data 55006.493292                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMissLatency::total 55006.493292                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.blockedCycles::no_mshrs        54672                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs          383                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs    142.746736                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.unusedPrefetches            126028                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu3.dcache.writebacks::writebacks        18506                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total            18506                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::switch_cpus3.data      1654302                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      1654302                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::switch_cpus3.data      1654302                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      1654302                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::switch_cpus3.data       140462                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       140462                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers0       504425                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::switch_cpus3.data       140475                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       644900                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrUncacheable::switch_cpus3.data           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.overallMshrUncacheable::total           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.demandMshrMissLatency::switch_cpus3.data   7479917990                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total   7479917990                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0  43026334138                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::switch_cpus3.data   7480041113                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  50506375251                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrUncacheableLatency::switch_cpus3.data       431340                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.dcache.overallMshrUncacheableLatency::total       431340                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::switch_cpus3.data     0.004733                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.004733                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::switch_cpus3.data     0.004707                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.021610                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::switch_cpus3.data 53252.253207                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 53252.253207                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 85297.782897                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::switch_cpus3.data 53248.201552                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 78316.599862                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrUncacheableLatency::switch_cpus3.data 23963.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrUncacheableLatency::total 23963.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.dcache.replacements                644738                       # number of replacements (Count)
system.cpu3.dcache.HardPFReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers0       504425                       # number of HardPFReq MSHR misses (Count)
system.cpu3.dcache.HardPFReq.mshrMisses::total       504425                       # number of HardPFReq MSHR misses (Count)
system.cpu3.dcache.HardPFReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers0  43026334138                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.HardPFReq.mshrMissLatency::total  43026334138                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.HardPFReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.dcache.HardPFReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 85297.782897                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.HardPFReq.avgMshrMissLatency::total 85297.782897                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.hits::switch_cpus3.data           19                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.hits::total           19                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.misses::switch_cpus3.data           13                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.misses::total           13                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.missLatency::switch_cpus3.data       123123                       # number of LoadLockedReq miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.missLatency::total       123123                       # number of LoadLockedReq miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.accesses::switch_cpus3.data           32                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.accesses::total           32                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.missRate::switch_cpus3.data     0.406250                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.missRate::total     0.406250                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.avgMissLatency::switch_cpus3.data         9471                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.avgMissLatency::total         9471                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.mshrHits::switch_cpus3.data           13                       # number of LoadLockedReq MSHR hits (Count)
system.cpu3.dcache.LoadLockedReq.mshrHits::total           13                       # number of LoadLockedReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.hits::switch_cpus3.data     15630256                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total       15630256                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::switch_cpus3.data      1777807                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      1777807                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::switch_cpus3.data  97531657587                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total  97531657587                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::switch_cpus3.data     17408063                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total     17408063                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::switch_cpus3.data     0.102125                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.102125                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::switch_cpus3.data 54860.655621                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 54860.655621                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::switch_cpus3.data      1640779                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      1640779                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::switch_cpus3.data       137028                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       137028                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrUncacheable::switch_cpus3.data           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.dcache.ReadReq.mshrUncacheable::total           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::switch_cpus3.data   7226376339                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total   7226376339                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrUncacheableLatency::switch_cpus3.data       431340                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.dcache.ReadReq.mshrUncacheableLatency::total       431340                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::switch_cpus3.data     0.007872                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.007872                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::switch_cpus3.data 52736.494286                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 52736.494286                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data        35945                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrUncacheableLatency::total        35945                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.SoftPFExReq.hits::switch_cpus3.data           19                       # number of SoftPFExReq hits (Count)
system.cpu3.dcache.SoftPFExReq.hits::total           19                       # number of SoftPFExReq hits (Count)
system.cpu3.dcache.SoftPFExReq.misses::switch_cpus3.data           13                       # number of SoftPFExReq misses (Count)
system.cpu3.dcache.SoftPFExReq.misses::total           13                       # number of SoftPFExReq misses (Count)
system.cpu3.dcache.SoftPFExReq.accesses::switch_cpus3.data           32                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFExReq.accesses::total           32                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFExReq.missRate::switch_cpus3.data     0.406250                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.missRate::total     0.406250                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.mshrMisses::switch_cpus3.data           13                       # number of SoftPFExReq MSHR misses (Count)
system.cpu3.dcache.SoftPFExReq.mshrMisses::total           13                       # number of SoftPFExReq MSHR misses (Count)
system.cpu3.dcache.SoftPFExReq.mshrMissLatency::switch_cpus3.data       123123                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFExReq.mshrMissLatency::total       123123                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFExReq.mshrMissRate::switch_cpus3.data     0.406250                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.mshrMissRate::total     0.406250                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus3.data         9471                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFExReq.avgMshrMissLatency::total         9471                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.hits::switch_cpus3.data       163288                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total       163288                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.accesses::switch_cpus3.data       163288                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total       163288                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.StoreCondReq.hits::switch_cpus3.data           30                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.hits::total           30                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.accesses::switch_cpus3.data           30                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.StoreCondReq.accesses::total           30                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.hits::switch_cpus3.data     12254157                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total      12254157                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::switch_cpus3.data        16957                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total        16957                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::switch_cpus3.data   1192731424                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total   1192731424                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::switch_cpus3.data     12271114                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total     12271114                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::switch_cpus3.data     0.001382                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.001382                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::switch_cpus3.data 70338.587250                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 70338.587250                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::switch_cpus3.data        13523                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total        13523                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::switch_cpus3.data         3434                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total         3434                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::total            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::switch_cpus3.data    253541651                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total    253541651                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::switch_cpus3.data     0.000280                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.000280                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::switch_cpus3.data 73832.746360                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 73832.746360                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.prefetchers0.pfIssued      5369767                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfIdentified     55332282                       # number of prefetch candidates identified (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfBufferHit     35701828                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfRemovedFull        16909                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfSpanPage      2819998                       # number of prefetches that crossed the page (Count)
system.cpu3.dcache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.prefetchers1.pfIssued            0                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu3.dcache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1023.999768                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs            30532454                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            645763                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             47.281207                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.dcache.prefetcher.prefetchers0   725.586667                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.occupancies::switch_cpus3.data   298.413101                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers0     0.708581                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::switch_cpus3.data     0.291419                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1022          461                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.occupanciesTaskId::1024          563                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1022::0          130                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1022::1          313                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1022::2           11                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1022::4            7                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::0           53                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1          317                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2          163                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3           26                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1022     0.450195                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.549805                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses         120014975                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses        120014975                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu3.icache.demandHits::switch_cpus3.inst     16662778                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total         16662778                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::switch_cpus3.inst     16662778                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total        16662778                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::switch_cpus3.inst         1291                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total           1291                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::switch_cpus3.inst         1291                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total          1291                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::switch_cpus3.inst     44274321                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     44274321                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::switch_cpus3.inst     44274321                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     44274321                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::switch_cpus3.inst     16664069                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total     16664069                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::switch_cpus3.inst     16664069                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total     16664069                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::switch_cpus3.inst     0.000077                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000077                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::switch_cpus3.inst     0.000077                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000077                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::switch_cpus3.inst 34294.594113                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.demandAvgMissLatency::total 34294.594113                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMissLatency::switch_cpus3.inst 34294.594113                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMissLatency::total 34294.594113                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks         1102                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total             1102                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::switch_cpus3.inst          120                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total          120                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::switch_cpus3.inst          120                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total          120                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::switch_cpus3.inst         1171                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total         1171                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::switch_cpus3.inst         1171                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total         1171                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::switch_cpus3.inst     38034360                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total     38034360                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::switch_cpus3.inst     38034360                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total     38034360                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::switch_cpus3.inst     0.000070                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000070                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::switch_cpus3.inst     0.000070                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000070                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::switch_cpus3.inst 32480.239112                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 32480.239112                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrMissLatency::switch_cpus3.inst 32480.239112                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 32480.239112                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.replacements                  1102                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::switch_cpus3.inst     16662778                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total       16662778                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::switch_cpus3.inst         1291                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total         1291                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::switch_cpus3.inst     44274321                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     44274321                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::switch_cpus3.inst     16664069                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total     16664069                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::switch_cpus3.inst     0.000077                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000077                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::switch_cpus3.inst 34294.594113                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 34294.594113                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::switch_cpus3.inst          120                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total          120                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::switch_cpus3.inst         1171                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total         1171                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::switch_cpus3.inst     38034360                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total     38034360                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::switch_cpus3.inst     0.000070                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000070                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::switch_cpus3.inst 32480.239112                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 32480.239112                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          426.070491                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs            18274405                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs              1581                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          11558.763441                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst     1.879366                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.occupancies::switch_cpus3.inst   424.191124                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.003671                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::switch_cpus3.inst     0.828498                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.832169                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          479                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::3          358                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          121                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.935547                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses          66657447                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses         66657447                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.demandHits::cpu3.dcache.prefetcher.prefetchers0         5037                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.inst          622                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.data        15452                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.mmu.dtb.walker       130547                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.mmu.itb.walker          309                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::total          151967                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.overallHits::cpu3.dcache.prefetcher.prefetchers0         5037                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.inst          622                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.data        15452                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.mmu.dtb.walker       130547                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.mmu.itb.walker          309                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::total         151967                       # number of overall hits (Count)
system.cpu3.l2cache.demandMisses::cpu3.dcache.prefetcher.prefetchers0       499388                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.inst          549                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.data       124861                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.mmu.dtb.walker        27866                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.mmu.itb.walker          108                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::total        652772                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.dcache.prefetcher.prefetchers0       499388                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.inst          549                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.data       124861                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.mmu.dtb.walker        27866                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.mmu.itb.walker          108                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::total       652772                       # number of overall misses (Count)
system.cpu3.l2cache.demandMissLatency::cpu3.dcache.prefetcher.prefetchers0  42649065210                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.inst     33952191                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.data   7190531439                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.mmu.dtb.walker    521602809                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.mmu.itb.walker      4946760                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::total  50400098409                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::cpu3.dcache.prefetcher.prefetchers0  42649065210                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.inst     33952191                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.data   7190531439                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.mmu.dtb.walker    521602809                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.mmu.itb.walker      4946760                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::total  50400098409                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.demandAccesses::cpu3.dcache.prefetcher.prefetchers0       504425                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.inst         1171                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.data       140313                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.mmu.dtb.walker       158413                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.mmu.itb.walker          417                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::total       804739                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.dcache.prefetcher.prefetchers0       504425                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.inst         1171                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.data       140313                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.mmu.dtb.walker       158413                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.mmu.itb.walker          417                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::total       804739                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.demandMissRate::cpu3.dcache.prefetcher.prefetchers0     0.990014                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.inst     0.468830                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.data     0.889875                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.mmu.dtb.walker     0.175907                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.mmu.itb.walker     0.258993                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::total     0.811160                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.dcache.prefetcher.prefetchers0     0.990014                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.inst     0.468830                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.data     0.889875                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.mmu.dtb.walker     0.175907                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.mmu.itb.walker     0.258993                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::total     0.811160                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMissLatency::cpu3.dcache.prefetcher.prefetchers0 85402.663280                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.inst 61843.699454                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.data 57588.289690                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.mmu.dtb.walker 18718.251956                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.mmu.itb.walker 45803.333333                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::total 77209.344777                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::cpu3.dcache.prefetcher.prefetchers0 85402.663280                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.inst 61843.699454                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.data 57588.289690                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.mmu.dtb.walker 18718.251956                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.mmu.itb.walker 45803.333333                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::total 77209.344777                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.blockedCycles::no_mshrs         1392                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCauses::no_mshrs           12                       # number of times access was blocked (Count)
system.cpu3.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.l2cache.avgBlocked::no_mshrs          116                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.unusedPrefetches              826                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu3.l2cache.writebacks::writebacks         8122                       # number of writebacks (Count)
system.cpu3.l2cache.writebacks::total            8122                       # number of writebacks (Count)
system.cpu3.l2cache.demandMshrHits::cpu3.dcache.prefetcher.prefetchers0         2572                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.demandMshrHits::switch_cpus3.data           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.demandMshrHits::total         2587                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::cpu3.dcache.prefetcher.prefetchers0         2572                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::switch_cpus3.data           15                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::total         2587                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.demandMshrMisses::cpu3.dcache.prefetcher.prefetchers0       496816                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.inst          549                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.data       124846                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.mmu.dtb.walker        27866                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.mmu.itb.walker          108                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::total       650185                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers0       496816                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.l2cache.prefetcher.prefetchers0        10177                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.inst          549                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.data       124846                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.mmu.dtb.walker        27866                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.mmu.itb.walker          108                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::total       660362                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrUncacheable::switch_cpus3.data           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.l2cache.overallMshrUncacheable::total           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.l2cache.demandMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0  42503948049                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.inst     33952191                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.data   7189736190                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.mmu.dtb.walker    521602809                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.mmu.itb.walker      4946760                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::total  50254185999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0  42503948049                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0    932457357                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.inst     33952191                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.data   7189736190                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.mmu.dtb.walker    521602809                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.mmu.itb.walker      4946760                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::total  51186643356                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrUncacheableLatency::switch_cpus3.data       411684                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.overallMshrUncacheableLatency::total       411684                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.demandMshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.984915                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.inst     0.468830                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.data     0.889768                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.mmu.dtb.walker     0.175907                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.mmu.itb.walker     0.258993                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::total     0.807945                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.984915                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.l2cache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.inst     0.468830                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.data     0.889768                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.mmu.dtb.walker     0.175907                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.mmu.itb.walker     0.258993                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::total     0.820592                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 85552.695664                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.inst 61843.699454                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.data 57588.838970                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 18718.251956                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.mmu.itb.walker 45803.333333                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::total 77292.133776                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 85552.695664                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0 91623.991058                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.inst 61843.699454                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.data 57588.838970                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 18718.251956                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.mmu.itb.walker 45803.333333                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::total 77513.005527                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrUncacheableLatency::switch_cpus3.data 22871.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrUncacheableLatency::total 22871.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.l2cache.replacements               661158                       # number of replacements (Count)
system.cpu3.l2cache.CleanEvict.mshrMisses::writebacks          133                       # number of CleanEvict MSHR misses (Count)
system.cpu3.l2cache.CleanEvict.mshrMisses::total          133                       # number of CleanEvict MSHR misses (Count)
system.cpu3.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu3.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu3.l2cache.HardPFReq.mshrMisses::cpu3.l2cache.prefetcher.prefetchers0        10177                       # number of HardPFReq MSHR misses (Count)
system.cpu3.l2cache.HardPFReq.mshrMisses::total        10177                       # number of HardPFReq MSHR misses (Count)
system.cpu3.l2cache.HardPFReq.mshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0    932457357                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.l2cache.HardPFReq.mshrMissLatency::total    932457357                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.l2cache.HardPFReq.mshrMissRate::cpu3.l2cache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.l2cache.HardPFReq.avgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0 91623.991058                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.HardPFReq.avgMshrMissLatency::total 91623.991058                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.InvalidateReq.misses::switch_cpus3.data            1                       # number of InvalidateReq misses (Count)
system.cpu3.l2cache.InvalidateReq.misses::total            1                       # number of InvalidateReq misses (Count)
system.cpu3.l2cache.InvalidateReq.accesses::switch_cpus3.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.InvalidateReq.accesses::total            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.InvalidateReq.missRate::switch_cpus3.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.missRate::total            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.mshrMisses::switch_cpus3.data            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu3.l2cache.InvalidateReq.mshrMisses::total            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu3.l2cache.InvalidateReq.mshrMissLatency::switch_cpus3.data        20475                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.mshrMissLatency::total        20475                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.mshrMissRate::switch_cpus3.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus3.data        20475                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.InvalidateReq.avgMshrMissLatency::total        20475                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.hits::switch_cpus3.inst          622                       # number of ReadCleanReq hits (Count)
system.cpu3.l2cache.ReadCleanReq.hits::total          622                       # number of ReadCleanReq hits (Count)
system.cpu3.l2cache.ReadCleanReq.misses::switch_cpus3.inst          549                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.misses::total          549                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.missLatency::switch_cpus3.inst     33952191                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.missLatency::total     33952191                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.accesses::switch_cpus3.inst         1171                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.accesses::total         1171                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.missRate::switch_cpus3.inst     0.468830                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.missRate::total     0.468830                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::switch_cpus3.inst 61843.699454                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::total 61843.699454                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.mshrMisses::switch_cpus3.inst          549                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMisses::total          549                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus3.inst     33952191                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::total     33952191                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::switch_cpus3.inst     0.468830                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::total     0.468830                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus3.inst 61843.699454                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::total 61843.699454                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.hits::switch_cpus3.data          191                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.hits::total          191                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.misses::switch_cpus3.data         3095                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.misses::total         3095                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.missLatency::switch_cpus3.data    246654681                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.missLatency::total    246654681                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.accesses::switch_cpus3.data         3286                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.accesses::total         3286                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.missRate::switch_cpus3.data     0.941875                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.missRate::total     0.941875                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMissLatency::switch_cpus3.data 79694.565751                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMissLatency::total 79694.565751                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.mshrMisses::switch_cpus3.data         3095                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMisses::total         3095                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::switch_cpus3.data    246654681                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::total    246654681                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissRate::switch_cpus3.data     0.941875                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.mshrMissRate::total     0.941875                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus3.data 79694.565751                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::total 79694.565751                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.hits::switch_cpus3.mmu.dtb.walker       130547                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.hits::switch_cpus3.mmu.itb.walker          309                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.hits::total        130856                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.misses::switch_cpus3.mmu.dtb.walker        27866                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.misses::switch_cpus3.mmu.itb.walker          108                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.misses::total        27974                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.missLatency::switch_cpus3.mmu.dtb.walker    521602809                       # number of ReadReq miss ticks (Tick)
system.cpu3.l2cache.ReadReq.missLatency::switch_cpus3.mmu.itb.walker      4946760                       # number of ReadReq miss ticks (Tick)
system.cpu3.l2cache.ReadReq.missLatency::total    526549569                       # number of ReadReq miss ticks (Tick)
system.cpu3.l2cache.ReadReq.accesses::switch_cpus3.mmu.dtb.walker       158413                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.accesses::switch_cpus3.mmu.itb.walker          417                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.accesses::total       158830                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.missRate::switch_cpus3.mmu.dtb.walker     0.175907                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.missRate::switch_cpus3.mmu.itb.walker     0.258993                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.missRate::total     0.176125                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.avgMissLatency::switch_cpus3.mmu.dtb.walker 18718.251956                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMissLatency::switch_cpus3.mmu.itb.walker 45803.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMissLatency::total 18822.820083                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.mshrMisses::switch_cpus3.mmu.dtb.walker        27866                       # number of ReadReq MSHR misses (Count)
system.cpu3.l2cache.ReadReq.mshrMisses::switch_cpus3.mmu.itb.walker          108                       # number of ReadReq MSHR misses (Count)
system.cpu3.l2cache.ReadReq.mshrMisses::total        27974                       # number of ReadReq MSHR misses (Count)
system.cpu3.l2cache.ReadReq.mshrUncacheable::switch_cpus3.data           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.l2cache.ReadReq.mshrUncacheable::total           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.l2cache.ReadReq.mshrMissLatency::switch_cpus3.mmu.dtb.walker    521602809                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrMissLatency::switch_cpus3.mmu.itb.walker      4946760                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrMissLatency::total    526549569                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus3.data       411684                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrUncacheableLatency::total       411684                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrMissRate::switch_cpus3.mmu.dtb.walker     0.175907                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.mshrMissRate::switch_cpus3.mmu.itb.walker     0.258993                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.mshrMissRate::total     0.176125                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.avgMshrMissLatency::switch_cpus3.mmu.dtb.walker 18718.251956                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrMissLatency::switch_cpus3.mmu.itb.walker 45803.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrMissLatency::total 18822.820083                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data        34307                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrUncacheableLatency::total        34307                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.hits::cpu3.dcache.prefetcher.prefetchers0         5037                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.hits::switch_cpus3.data        15261                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.hits::total        20298                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.misses::cpu3.dcache.prefetcher.prefetchers0       499388                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::switch_cpus3.data       121766                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::total       621154                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.missLatency::cpu3.dcache.prefetcher.prefetchers0  42649065210                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.missLatency::switch_cpus3.data   6943876758                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.missLatency::total  49592941968                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.accesses::cpu3.dcache.prefetcher.prefetchers0       504425                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::switch_cpus3.data       137027                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::total       641452                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.missRate::cpu3.dcache.prefetcher.prefetchers0     0.990014                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::switch_cpus3.data     0.888628                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::total     0.968356                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers0 85402.663280                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::switch_cpus3.data 57026.401114                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::total 79840.010638                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.mshrHits::cpu3.dcache.prefetcher.prefetchers0         2572                       # number of ReadSharedReq MSHR hits (Count)
system.cpu3.l2cache.ReadSharedReq.mshrHits::switch_cpus3.data           15                       # number of ReadSharedReq MSHR hits (Count)
system.cpu3.l2cache.ReadSharedReq.mshrHits::total         2587                       # number of ReadSharedReq MSHR hits (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers0       496816                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::switch_cpus3.data       121751                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::total       618567                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers0  42503948049                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus3.data   6943081509                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::total  49447029558                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.984915                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::switch_cpus3.data     0.888518                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::total     0.964323                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 85552.695664                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus3.data 57026.895130                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::total 79938.033484                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.hits::switch_cpus3.data          161                       # number of UpgradeReq hits (Count)
system.cpu3.l2cache.UpgradeReq.hits::total          161                       # number of UpgradeReq hits (Count)
system.cpu3.l2cache.UpgradeReq.accesses::switch_cpus3.data          161                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.UpgradeReq.accesses::total          161                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.WriteReq.mshrUncacheable::switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.l2cache.WriteReq.mshrUncacheable::total            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.l2cache.WritebackClean.hits::writebacks         1100                       # number of WritebackClean hits (Count)
system.cpu3.l2cache.WritebackClean.hits::total         1100                       # number of WritebackClean hits (Count)
system.cpu3.l2cache.WritebackClean.accesses::writebacks         1100                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackClean.accesses::total         1100                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackDirty.hits::writebacks        18506                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.hits::total        18506                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.accesses::writebacks        18506                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackDirty.accesses::total        18506                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu3.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.prefetcher.prefetchers0.pfIssued        20438                       # number of hwpf issued (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfIdentified        32201                       # number of prefetch candidates identified (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfBufferHit         8121                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfSpanPage        10959                       # number of prefetches that crossed the page (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.prefetcher.prefetchers1.pfIssued            0                       # number of hwpf issued (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.tags.tagsInUse       32767.988198                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.l2cache.tags.totalRefs            1530140                       # Total number of references to valid blocks. (Count)
system.cpu3.l2cache.tags.sampledRefs           693927                       # Sample count of references to valid blocks. (Count)
system.cpu3.l2cache.tags.avgRefs             2.205045                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.l2cache.tags.warmupTick                 0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.l2cache.tags.occupancies::writebacks    57.484175                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.dcache.prefetcher.prefetchers0 24588.359194                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.l2cache.prefetcher.prefetchers0   559.438520                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.mmu.dtb.walker            1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.inst    48.445088                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.data  6226.965826                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.mmu.dtb.walker  1280.106357                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.mmu.itb.walker     6.189038                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.avgOccs::writebacks     0.001754                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers0     0.750377                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.l2cache.prefetcher.prefetchers0     0.017073                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.mmu.dtb.walker     0.000031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.inst     0.001478                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.data     0.190032                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.mmu.dtb.walker     0.039066                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.mmu.itb.walker     0.000189                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::total      1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.occupanciesTaskId::1022        24355                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.occupanciesTaskId::1023          558                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.occupanciesTaskId::1024         7855                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::0          130                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::1          833                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::2         8707                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::3        14685                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::1           18                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::2          173                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::3          364                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::0           33                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::1          234                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::2         2447                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::3         5141                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ratioOccsTaskId::1022     0.743256                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.ratioOccsTaskId::1023     0.017029                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.ratioOccsTaskId::1024     0.239716                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.tagAccesses         12267055                       # Number of tag accesses (Count)
system.cpu3.l2cache.tags.dataAccesses        12267055                       # Number of data accesses (Count)
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu3.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu3.mmu.dtb.readHits                        0                       # DTB read hits (Count)
system.cpu3.mmu.dtb.readMisses                      0                       # DTB read misses (Count)
system.cpu3.mmu.dtb.writeHits                       0                       # DTB write hits (Count)
system.cpu3.mmu.dtb.writeMisses                     0                       # DTB write misses (Count)
system.cpu3.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.dtb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu3.mmu.dtb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu3.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu3.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.instHits                        0                       # ITB inst hits (Count)
system.cpu3.mmu.itb.instMisses                      0                       # ITB inst misses (Count)
system.cpu3.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu3.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu3.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu3.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu3.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu3.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu3.mmu.itb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu3.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF  27343794761                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.toL2Bus.transDist::ReadReq         158842                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadResp        801465                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WriteReq             6                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WriteResp            6                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WritebackDirty        26628                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WritebackClean         1102                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::CleanEvict      1295789                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::HardPFReq        17063                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeReq          164                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeResp          161                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExReq         3287                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExResp         3287                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadCleanReq         1171                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadSharedReq       643929                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::InvalidateReq            1                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::InvalidateResp            1                       # Transaction distribution (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         3444                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      1934575                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.mmu.itb.walker.dma::system.cpu3.l2cache.cpu_side_port          834                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.mmu.dtb.walker.dma::system.cpu3.l2cache.cpu_side_port       316826                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount::total           2255679                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktSize_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       145472                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     42447752                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.mmu.itb.walker.dma::system.cpu3.l2cache.cpu_side_port         3336                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.mmu.dtb.walker.dma::system.cpu3.l2cache.cpu_side_port      1267304                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize::total           43863864                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.snoops                     697224                       # Total snoops (Count)
system.cpu3.toL2Bus.snoopTraffic               519872                       # Total snoop traffic (Byte)
system.cpu3.toL2Bus.snoopFanout::samples      1502144                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::mean        0.002990                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::stdev       0.054609                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::0            1497654     99.70%     99.70% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::1               4489      0.30%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::2                  1      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::total        1502144                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.toL2Bus.reqLayer0.occupancy     478068912                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer0.occupancy      1108377                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer1.occupancy    692426806                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer2.occupancy       257058                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer3.occupancy     94074410                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoopLayer0.occupancy          819                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoop_filter.totRequests      1291914                       # Total number of requests made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleRequests       646002                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.totSnoops         4486                       # Total number of snoops made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleSnoops         4485                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       273                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu0.dcache.prefetcher.prefetchers0         2167                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.l2cache.prefetcher.prefetchers0          221                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.dcache.prefetcher.prefetchers0            4                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.dcache.prefetcher.prefetchers0       377859                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.l2cache.prefetcher.prefetchers0         3314                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.dcache.prefetcher.prefetchers0        33222                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.l2cache.prefetcher.prefetchers0         1094                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.inst            13                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.data           745                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.mmu.dtb.walker          122                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus1.inst             1                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus1.data             2                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.inst         16912                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.data       1232004                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.mmu.dtb.walker        69938                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.mmu.itb.walker         1436                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus3.inst           139                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus3.data         48462                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus3.mmu.dtb.walker        25383                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus3.mmu.itb.walker           55                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                   1813093                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.dcache.prefetcher.prefetchers0         2167                       # number of overall hits (Count)
system.l3.overallHits::cpu0.l2cache.prefetcher.prefetchers0          221                       # number of overall hits (Count)
system.l3.overallHits::cpu1.dcache.prefetcher.prefetchers0            4                       # number of overall hits (Count)
system.l3.overallHits::cpu2.dcache.prefetcher.prefetchers0       377859                       # number of overall hits (Count)
system.l3.overallHits::cpu2.l2cache.prefetcher.prefetchers0         3314                       # number of overall hits (Count)
system.l3.overallHits::cpu3.dcache.prefetcher.prefetchers0        33222                       # number of overall hits (Count)
system.l3.overallHits::cpu3.l2cache.prefetcher.prefetchers0         1094                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.inst           13                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.data          745                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.mmu.dtb.walker          122                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus1.inst            1                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus1.data            2                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.inst        16912                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.data      1232004                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.mmu.dtb.walker        69938                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.mmu.itb.walker         1436                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus3.inst          139                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus3.data        48462                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus3.mmu.dtb.walker        25383                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus3.mmu.itb.walker           55                       # number of overall hits (Count)
system.l3.overallHits::total                  1813093                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.dcache.prefetcher.prefetchers0        21723                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.l2cache.prefetcher.prefetchers0         2627                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.dcache.prefetcher.prefetchers0           99                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.l2cache.prefetcher.prefetchers0            8                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.dcache.prefetcher.prefetchers0        55977                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.l2cache.prefetcher.prefetchers0         2479                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.dcache.prefetcher.prefetchers0       463673                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.l2cache.prefetcher.prefetchers0         9004                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.inst           31                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.data        20611                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.mmu.dtb.walker         1355                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.mmu.itb.walker            2                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus1.inst           11                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus1.data           25                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.inst         2867                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.data       102353                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.mmu.dtb.walker         3686                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.mmu.itb.walker          108                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.inst          410                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.data        76347                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.mmu.dtb.walker         2483                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.mmu.itb.walker           53                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                  765932                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.dcache.prefetcher.prefetchers0        21723                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.l2cache.prefetcher.prefetchers0         2627                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.dcache.prefetcher.prefetchers0           99                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.l2cache.prefetcher.prefetchers0            8                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.dcache.prefetcher.prefetchers0        55977                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.l2cache.prefetcher.prefetchers0         2479                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.dcache.prefetcher.prefetchers0       463673                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.l2cache.prefetcher.prefetchers0         9004                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.inst           31                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.data        20611                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.mmu.dtb.walker         1355                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.mmu.itb.walker            2                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus1.inst           11                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus1.data           25                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.inst         2867                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.data       102353                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.mmu.dtb.walker         3686                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.mmu.itb.walker          108                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.inst          410                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.data        76347                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.mmu.dtb.walker         2483                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.mmu.itb.walker           53                       # number of overall misses (Count)
system.l3.overallMisses::total                 765932                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.dcache.prefetcher.prefetchers0   1934302253                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.l2cache.prefetcher.prefetchers0    303564465                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.dcache.prefetcher.prefetchers0      9184569                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.l2cache.prefetcher.prefetchers0       698880                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.dcache.prefetcher.prefetchers0   4713581331                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.l2cache.prefetcher.prefetchers0    249726094                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.dcache.prefetcher.prefetchers0  40075411575                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.l2cache.prefetcher.prefetchers0    916453622                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.inst      3297294                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.data   1842794421                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.mmu.dtb.walker    120349047                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.mmu.itb.walker       131040                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus1.inst       979251                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus1.data      2641002                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.inst    225149106                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.data   8313844532                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.mmu.dtb.walker    281709198                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.mmu.itb.walker      8224671                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.inst     30106986                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.data   6286756476                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.mmu.dtb.walker    199180254                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.mmu.itb.walker      3923283                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total        65522009350                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.dcache.prefetcher.prefetchers0   1934302253                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.l2cache.prefetcher.prefetchers0    303564465                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.dcache.prefetcher.prefetchers0      9184569                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.l2cache.prefetcher.prefetchers0       698880                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.dcache.prefetcher.prefetchers0   4713581331                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.l2cache.prefetcher.prefetchers0    249726094                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.dcache.prefetcher.prefetchers0  40075411575                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.l2cache.prefetcher.prefetchers0    916453622                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.inst      3297294                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.data   1842794421                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.mmu.dtb.walker    120349047                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.mmu.itb.walker       131040                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus1.inst       979251                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus1.data      2641002                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.inst    225149106                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.data   8313844532                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.mmu.dtb.walker    281709198                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.mmu.itb.walker      8224671                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.inst     30106986                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.data   6286756476                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.mmu.dtb.walker    199180254                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.mmu.itb.walker      3923283                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total       65522009350                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.dcache.prefetcher.prefetchers0        23890                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.l2cache.prefetcher.prefetchers0         2848                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.dcache.prefetcher.prefetchers0          103                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.l2cache.prefetcher.prefetchers0            8                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.dcache.prefetcher.prefetchers0       433836                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.l2cache.prefetcher.prefetchers0         5793                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.dcache.prefetcher.prefetchers0       496895                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.l2cache.prefetcher.prefetchers0        10098                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.data        21356                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.mmu.dtb.walker         1477                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.mmu.itb.walker            2                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus1.inst           12                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus1.data           27                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.inst        19779                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.data      1334357                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.mmu.dtb.walker        73624                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.mmu.itb.walker         1544                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.inst          549                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.data       124809                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.mmu.dtb.walker        27866                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.mmu.itb.walker          108                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total               2579025                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.dcache.prefetcher.prefetchers0        23890                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.l2cache.prefetcher.prefetchers0         2848                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.dcache.prefetcher.prefetchers0          103                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.l2cache.prefetcher.prefetchers0            8                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.dcache.prefetcher.prefetchers0       433836                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.l2cache.prefetcher.prefetchers0         5793                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.dcache.prefetcher.prefetchers0       496895                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.l2cache.prefetcher.prefetchers0        10098                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.data        21356                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.mmu.dtb.walker         1477                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.mmu.itb.walker            2                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus1.inst           12                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus1.data           27                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.inst        19779                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.data      1334357                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.mmu.dtb.walker        73624                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.mmu.itb.walker         1544                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.inst          549                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.data       124809                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.mmu.dtb.walker        27866                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.mmu.itb.walker          108                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total              2579025                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.dcache.prefetcher.prefetchers0     0.909293                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.l2cache.prefetcher.prefetchers0     0.922402                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.dcache.prefetcher.prefetchers0     0.961165                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.l2cache.prefetcher.prefetchers0            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.dcache.prefetcher.prefetchers0     0.129028                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.l2cache.prefetcher.prefetchers0     0.427930                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.dcache.prefetcher.prefetchers0     0.933141                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.l2cache.prefetcher.prefetchers0     0.891662                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.inst     0.704545                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.data     0.965115                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.mmu.dtb.walker     0.917400                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus1.inst     0.916667                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus1.data     0.925926                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.inst     0.144952                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.data     0.076706                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.mmu.dtb.walker     0.050065                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.mmu.itb.walker     0.069948                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.inst     0.746812                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.data     0.611711                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.mmu.dtb.walker     0.089105                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.mmu.itb.walker     0.490741                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.296985                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.dcache.prefetcher.prefetchers0     0.909293                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.l2cache.prefetcher.prefetchers0     0.922402                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.dcache.prefetcher.prefetchers0     0.961165                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.l2cache.prefetcher.prefetchers0            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.dcache.prefetcher.prefetchers0     0.129028                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.l2cache.prefetcher.prefetchers0     0.427930                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.dcache.prefetcher.prefetchers0     0.933141                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.l2cache.prefetcher.prefetchers0     0.891662                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.inst     0.704545                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.data     0.965115                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.mmu.dtb.walker     0.917400                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus1.inst     0.916667                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus1.data     0.925926                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.inst     0.144952                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.data     0.076706                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.mmu.dtb.walker     0.050065                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.mmu.itb.walker     0.069948                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.inst     0.746812                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.data     0.611711                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.mmu.dtb.walker     0.089105                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.mmu.itb.walker     0.490741                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.296985                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.dcache.prefetcher.prefetchers0 89043.974267                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.l2cache.prefetcher.prefetchers0 115555.563380                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.dcache.prefetcher.prefetchers0 92773.424242                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.l2cache.prefetcher.prefetchers0        87360                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.dcache.prefetcher.prefetchers0 84205.679672                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.l2cache.prefetcher.prefetchers0 100736.625252                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.dcache.prefetcher.prefetchers0 86430.332530                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.l2cache.prefetcher.prefetchers0 101782.943359                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.inst 106364.322581                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.data 89408.297560                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.mmu.dtb.walker 88818.484871                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.mmu.itb.walker        65520                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus1.inst 89022.818182                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus1.data 105640.080000                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.inst 78531.254273                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.data 81227.170010                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.mmu.dtb.walker 76426.803581                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.mmu.itb.walker 76154.361111                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.inst 73431.673171                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.data 82344.512240                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.mmu.dtb.walker 80217.581152                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.mmu.itb.walker 74024.207547                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    85545.465329                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.dcache.prefetcher.prefetchers0 89043.974267                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.l2cache.prefetcher.prefetchers0 115555.563380                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.dcache.prefetcher.prefetchers0 92773.424242                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.l2cache.prefetcher.prefetchers0        87360                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.dcache.prefetcher.prefetchers0 84205.679672                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.l2cache.prefetcher.prefetchers0 100736.625252                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.dcache.prefetcher.prefetchers0 86430.332530                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.l2cache.prefetcher.prefetchers0 101782.943359                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.inst 106364.322581                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.data 89408.297560                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.mmu.dtb.walker 88818.484871                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.mmu.itb.walker        65520                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus1.inst 89022.818182                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus1.data 105640.080000                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.inst 78531.254273                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.data 81227.170010                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.mmu.dtb.walker 76426.803581                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.mmu.itb.walker 76154.361111                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.inst 73431.673171                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.data 82344.512240                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.mmu.dtb.walker 80217.581152                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.mmu.itb.walker 74024.207547                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   85545.465329                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                4007                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                 163                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs              24.582822                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.unusedPrefetches                      68819                       # number of HardPF blocks evicted w/o reference (Count)
system.l3.writebacks::writebacks                14034                       # number of writebacks (Count)
system.l3.writebacks::total                     14034                       # number of writebacks (Count)
system.l3.demandMshrHits::cpu0.dcache.prefetcher.prefetchers0          405                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu0.l2cache.prefetcher.prefetchers0          139                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.dcache.prefetcher.prefetchers0          465                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.l2cache.prefetcher.prefetchers0           43                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu3.dcache.prefetcher.prefetchers0         2903                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu3.l2cache.prefetcher.prefetchers0          137                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus0.data           30                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus2.data           52                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus2.mmu.itb.walker            1                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus3.data          205                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                  4382                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.dcache.prefetcher.prefetchers0          405                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu0.l2cache.prefetcher.prefetchers0          139                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.dcache.prefetcher.prefetchers0          465                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.l2cache.prefetcher.prefetchers0           43                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu3.dcache.prefetcher.prefetchers0         2903                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu3.l2cache.prefetcher.prefetchers0          137                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus0.inst            1                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus0.data           30                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus2.inst            1                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus2.data           52                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus2.mmu.itb.walker            1                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus3.data          205                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                 4382                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.dcache.prefetcher.prefetchers0        21318                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.l2cache.prefetcher.prefetchers0         2488                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.dcache.prefetcher.prefetchers0           99                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.l2cache.prefetcher.prefetchers0            8                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.dcache.prefetcher.prefetchers0        55512                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.l2cache.prefetcher.prefetchers0         2436                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.dcache.prefetcher.prefetchers0       460770                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.l2cache.prefetcher.prefetchers0         8867                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.inst           30                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.data        20581                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.mmu.dtb.walker         1355                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.mmu.itb.walker            2                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus1.data           25                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.inst         2866                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.data       102301                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.mmu.dtb.walker         3686                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.mmu.itb.walker          107                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.inst          410                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.data        76142                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.mmu.dtb.walker         2483                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.mmu.itb.walker           53                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total              761550                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers0        21318                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.l2cache.prefetcher.prefetchers0         2488                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers0           99                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.l2cache.prefetcher.prefetchers0            8                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers0        55512                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.l2cache.prefetcher.prefetchers0         2436                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers0       460770                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.l2cache.prefetcher.prefetchers0         8867                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::l3.prefetcher.prefetchers0       102406                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.inst           30                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.data        20581                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.mmu.dtb.walker         1355                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.mmu.itb.walker            2                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus1.inst           11                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus1.data           25                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.inst         2866                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.data       102301                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.mmu.dtb.walker         3686                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.mmu.itb.walker          107                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.inst          410                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.data        76142                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.mmu.dtb.walker         2483                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.mmu.itb.walker           53                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total             863956                       # number of overall MSHR misses (Count)
system.l3.overallMshrUncacheable::switch_cpus0.data           18                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::switch_cpus1.data           18                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::switch_cpus2.data           19                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::switch_cpus3.data           18                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::total            73                       # number of overall MSHR uncacheable misses (Count)
system.l3.demandMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0   1908543299                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0    292078349                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0      9170763                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0       698004                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0   4684981084                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0    247893816                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0  39882165125                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0    906704033                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.inst      3260629                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.data   1838579625                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.mmu.dtb.walker    120164845                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.mmu.itb.walker       130600                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus1.inst       977757                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus1.data      2637986                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.inst    224729669                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.data   8297583909                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.mmu.dtb.walker    281204414                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.mmu.itb.walker      8155345                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.inst     30049642                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.data   6264763329                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.mmu.dtb.walker    198835233                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.mmu.itb.walker      3916224                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total    65207223680                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0   1908543299                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0    292078349                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0      9170763                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0       698004                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0   4684981084                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0    247893816                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0  39882165125                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0    906704033                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::l3.prefetcher.prefetchers0   8677658045                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.inst      3260629                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.data   1838579625                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.mmu.dtb.walker    120164845                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.mmu.itb.walker       130600                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus1.inst       977757                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus1.data      2637986                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.inst    224729669                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.data   8297583909                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.mmu.dtb.walker    281204414                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.mmu.itb.walker      8155345                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.inst     30049642                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.data   6264763329                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.mmu.dtb.walker    198835233                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.mmu.itb.walker      3916224                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total   73884881725                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus0.data       360039                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus1.data       355633                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus2.data       381816                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus3.data       351235                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::total      1448723                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.demandMshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.892340                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.l2cache.prefetcher.prefetchers0     0.873596                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.961165                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.l2cache.prefetcher.prefetchers0            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.127956                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.l2cache.prefetcher.prefetchers0     0.420508                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.927299                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.l2cache.prefetcher.prefetchers0     0.878095                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.inst     0.681818                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.data     0.963710                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.mmu.dtb.walker     0.917400                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus1.inst     0.916667                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus1.data     0.925926                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.inst     0.144901                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.data     0.076667                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.mmu.dtb.walker     0.050065                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.mmu.itb.walker     0.069301                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.inst     0.746812                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.data     0.610068                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.mmu.dtb.walker     0.089105                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.mmu.itb.walker     0.490741                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.295286                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.892340                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.l2cache.prefetcher.prefetchers0     0.873596                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.961165                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.l2cache.prefetcher.prefetchers0            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.127956                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.l2cache.prefetcher.prefetchers0     0.420508                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.927299                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.l2cache.prefetcher.prefetchers0     0.878095                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::l3.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.inst     0.681818                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.data     0.963710                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.mmu.dtb.walker     0.917400                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus1.inst     0.916667                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus1.data     0.925926                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.inst     0.144901                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.data     0.076667                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.mmu.dtb.walker     0.050065                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.mmu.itb.walker     0.069301                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.inst     0.746812                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.data     0.610068                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.mmu.dtb.walker     0.089105                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.mmu.itb.walker     0.490741                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.334993                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 89527.314898                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0 117394.834807                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 92633.969697                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0 87250.500000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 84395.825839                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0 101762.650246                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 86555.472633                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0 102256.009135                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.inst 108687.633333                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.data 89333.833390                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 88682.542435                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.mmu.itb.walker        65300                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus1.inst        88887                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus1.data 105519.440000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.inst 78412.306001                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.data 81109.509281                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 76289.857298                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.mmu.itb.walker 76218.177570                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.inst 73291.809756                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.data 82277.367668                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 80078.627870                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.mmu.itb.walker 73891.018868                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 85624.349918                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 89527.314898                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0 117394.834807                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 92633.969697                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0 87250.500000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 84395.825839                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0 101762.650246                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 86555.472633                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0 102256.009135                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::l3.prefetcher.prefetchers0 84737.789241                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.inst 108687.633333                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.data 89333.833390                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 88682.542435                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.mmu.itb.walker        65300                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus1.inst        88887                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus1.data 105519.440000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.inst 78412.306001                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.data 81109.509281                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 76289.857298                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.mmu.itb.walker 76218.177570                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.inst 73291.809756                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.data 82277.367668                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 80078.627870                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.mmu.itb.walker 73891.018868                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 85519.264552                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus0.data 20002.166667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus1.data 19757.388889                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus2.data 20095.578947                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus3.data 19513.055556                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::total 19845.520548                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.replacements                         783307                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks        27476                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total          27476                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.HardPFReq.mshrMisses::l3.prefetcher.prefetchers0       102406                       # number of HardPFReq MSHR misses (Count)
system.l3.HardPFReq.mshrMisses::total          102406                       # number of HardPFReq MSHR misses (Count)
system.l3.HardPFReq.mshrMissLatency::l3.prefetcher.prefetchers0   8677658045                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3.HardPFReq.mshrMissLatency::total   8677658045                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3.HardPFReq.mshrMissRate::l3.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3.HardPFReq.mshrMissRate::total           inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3.HardPFReq.avgMshrMissLatency::l3.prefetcher.prefetchers0 84737.789241                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3.HardPFReq.avgMshrMissLatency::total 84737.789241                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.hits::switch_cpus0.data           31                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::switch_cpus2.data          183                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::total               214                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.misses::switch_cpus0.data          433                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::switch_cpus2.data         3640                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::switch_cpus3.data            1                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::total            4074                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.missLatency::switch_cpus0.data       238329                       # number of InvalidateReq miss ticks (Tick)
system.l3.InvalidateReq.missLatency::switch_cpus2.data        60333                       # number of InvalidateReq miss ticks (Tick)
system.l3.InvalidateReq.missLatency::total       298662                       # number of InvalidateReq miss ticks (Tick)
system.l3.InvalidateReq.accesses::switch_cpus0.data          464                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::switch_cpus2.data         3823                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::switch_cpus3.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::total          4288                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.missRate::switch_cpus0.data     0.933190                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::switch_cpus2.data     0.952132                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::switch_cpus3.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::total      0.950093                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMissLatency::switch_cpus0.data   550.413395                       # average InvalidateReq miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMissLatency::switch_cpus2.data    16.575000                       # average InvalidateReq miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMissLatency::total    73.309278                       # average InvalidateReq miss latency ((Tick/Count))
system.l3.InvalidateReq.mshrHits::switch_cpus0.data            5                       # number of InvalidateReq MSHR hits (Count)
system.l3.InvalidateReq.mshrHits::switch_cpus2.data            6                       # number of InvalidateReq MSHR hits (Count)
system.l3.InvalidateReq.mshrHits::total            11                       # number of InvalidateReq MSHR hits (Count)
system.l3.InvalidateReq.mshrMisses::switch_cpus0.data          428                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::switch_cpus2.data         3634                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::switch_cpus3.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::total         4063                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMissLatency::switch_cpus0.data      8571805                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::switch_cpus2.data     65458233                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::switch_cpus3.data        16505                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::total     74046543                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissRate::switch_cpus0.data     0.922414                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::switch_cpus2.data     0.950562                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::switch_cpus3.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::total     0.947528                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMshrMissLatency::switch_cpus0.data 20027.581776                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::switch_cpus2.data 18012.722345                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::switch_cpus3.data        16505                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::total 18224.598326                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu2.dcache.prefetcher.prefetchers0            1                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus0.data          451                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus1.data            2                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus2.data         2808                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus3.data          476                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                  3738                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.dcache.prefetcher.prefetchers0            1                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus0.data         4414                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus1.data           19                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus2.data          820                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus3.data         2618                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total                7872                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.dcache.prefetcher.prefetchers0        85176                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus0.data    417588639                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus1.data      2099643                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus2.data     72187752                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus3.data    230324913                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total      722286123                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.dcache.prefetcher.prefetchers0            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu2.dcache.prefetcher.prefetchers0            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus0.data         4865                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus2.data         3628                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus3.data         3094                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             11610                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.dcache.prefetcher.prefetchers0            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus0.data     0.907297                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus1.data     0.904762                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus2.data     0.226020                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus3.data     0.846154                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.678036                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers0        85176                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus0.data 94605.491391                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus1.data 110507.526316                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus2.data 88033.843902                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus3.data 87977.430481                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 91753.826601                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrHits::switch_cpus0.data           26                       # number of ReadExReq MSHR hits (Count)
system.l3.ReadExReq.mshrHits::switch_cpus3.data            1                       # number of ReadExReq MSHR hits (Count)
system.l3.ReadExReq.mshrHits::total                27                       # number of ReadExReq MSHR hits (Count)
system.l3.ReadExReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers0            1                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus0.data         4388                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus1.data           19                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus2.data          820                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus3.data         2617                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total            7845                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers0        84948                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus0.data    415776446                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus1.data      2097244                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus2.data     72074922                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus3.data    229882972                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total    719916532                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers0            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus0.data     0.901953                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus1.data     0.904762                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus2.data     0.226020                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus3.data     0.845831                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.675711                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0        84948                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus0.data 94753.064266                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus1.data 110381.263158                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus2.data 87896.246341                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus3.data 87842.175010                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 91767.563034                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadReq.mshrUncacheable::switch_cpus0.data           12                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::switch_cpus1.data           12                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::switch_cpus2.data           13                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::switch_cpus3.data           12                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::total           49                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus0.data       360039                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus1.data       355633                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus2.data       381816                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus3.data       351235                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::total      1448723                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 30003.250000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 29636.083333                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data 29370.461538                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data 29269.583333                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::total 29565.775510                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.dcache.prefetcher.prefetchers0         2167                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.l2cache.prefetcher.prefetchers0          221                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.dcache.prefetcher.prefetchers0            4                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.dcache.prefetcher.prefetchers0       377858                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.l2cache.prefetcher.prefetchers0         3314                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.dcache.prefetcher.prefetchers0        33222                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.l2cache.prefetcher.prefetchers0         1094                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.inst           13                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.data          294                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.mmu.dtb.walker          122                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus1.inst            1                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.inst        16912                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.data      1229196                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.mmu.dtb.walker        69938                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.mmu.itb.walker         1436                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus3.inst          139                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus3.data        47986                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus3.mmu.dtb.walker        25383                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus3.mmu.itb.walker           55                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total           1809355                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.dcache.prefetcher.prefetchers0        21722                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.l2cache.prefetcher.prefetchers0         2627                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.dcache.prefetcher.prefetchers0           99                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.l2cache.prefetcher.prefetchers0            8                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.dcache.prefetcher.prefetchers0        55977                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.l2cache.prefetcher.prefetchers0         2479                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.dcache.prefetcher.prefetchers0       463673                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.l2cache.prefetcher.prefetchers0         9004                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.inst           31                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.data        16197                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.mmu.dtb.walker         1355                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.mmu.itb.walker            2                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus1.inst           11                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus1.data            6                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.inst         2867                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.data       101533                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.mmu.dtb.walker         3686                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.mmu.itb.walker          108                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.inst          410                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.data        73729                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.mmu.dtb.walker         2483                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.mmu.itb.walker           53                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total          758060                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.dcache.prefetcher.prefetchers0   1934217077                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.l2cache.prefetcher.prefetchers0    303564465                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.dcache.prefetcher.prefetchers0      9184569                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.l2cache.prefetcher.prefetchers0       698880                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.dcache.prefetcher.prefetchers0   4713581331                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.l2cache.prefetcher.prefetchers0    249726094                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.dcache.prefetcher.prefetchers0  40075411575                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.l2cache.prefetcher.prefetchers0    916453622                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.inst      3297294                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.data   1425205782                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.mmu.dtb.walker    120349047                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.mmu.itb.walker       131040                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus1.inst       979251                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus1.data       541359                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.inst    225149106                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.data   8241656780                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.mmu.dtb.walker    281709198                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.mmu.itb.walker      8224671                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.inst     30106986                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.data   6056431563                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.mmu.dtb.walker    199180254                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.mmu.itb.walker      3923283                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total  64799723227                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.dcache.prefetcher.prefetchers0        23889                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.l2cache.prefetcher.prefetchers0         2848                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.dcache.prefetcher.prefetchers0          103                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.l2cache.prefetcher.prefetchers0            8                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.dcache.prefetcher.prefetchers0       433835                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.l2cache.prefetcher.prefetchers0         5793                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.dcache.prefetcher.prefetchers0       496895                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.l2cache.prefetcher.prefetchers0        10098                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.inst           44                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.data        16491                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.mmu.dtb.walker         1477                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.mmu.itb.walker            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus1.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus1.data            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.inst        19779                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.data      1330729                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.mmu.dtb.walker        73624                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.mmu.itb.walker         1544                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.inst          549                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.data       121715                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.mmu.dtb.walker        27866                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.mmu.itb.walker          108                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total       2567415                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.dcache.prefetcher.prefetchers0     0.909289                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.l2cache.prefetcher.prefetchers0     0.922402                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.dcache.prefetcher.prefetchers0     0.961165                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.l2cache.prefetcher.prefetchers0            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.dcache.prefetcher.prefetchers0     0.129028                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.l2cache.prefetcher.prefetchers0     0.427930                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.dcache.prefetcher.prefetchers0     0.933141                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.l2cache.prefetcher.prefetchers0     0.891662                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.inst     0.704545                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.data     0.982172                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.mmu.dtb.walker     0.917400                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus1.inst     0.916667                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.inst     0.144952                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.data     0.076299                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.mmu.dtb.walker     0.050065                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.mmu.itb.walker     0.069948                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.inst     0.746812                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.data     0.605751                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.mmu.dtb.walker     0.089105                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.mmu.itb.walker     0.490741                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.295262                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers0 89044.152334                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.l2cache.prefetcher.prefetchers0 115555.563380                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers0 92773.424242                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.l2cache.prefetcher.prefetchers0        87360                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers0 84205.679672                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.l2cache.prefetcher.prefetchers0 100736.625252                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers0 86430.332530                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.l2cache.prefetcher.prefetchers0 101782.943359                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.inst 106364.322581                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.data 87991.960363                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.dtb.walker 88818.484871                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.itb.walker        65520                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus1.inst 89022.818182                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus1.data 90226.500000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.inst 78531.254273                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.data 81172.198005                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.mmu.dtb.walker 76426.803581                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.mmu.itb.walker 76154.361111                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.inst 73431.673171                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.data 82144.496236                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.mmu.dtb.walker 80217.581152                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.mmu.itb.walker 74024.207547                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 85480.995208                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.dcache.prefetcher.prefetchers0          405                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu0.l2cache.prefetcher.prefetchers0          139                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.dcache.prefetcher.prefetchers0          465                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.l2cache.prefetcher.prefetchers0           43                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu3.dcache.prefetcher.prefetchers0         2903                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu3.l2cache.prefetcher.prefetchers0          137                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus0.inst            1                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus0.data            4                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus2.inst            1                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus2.data           52                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus2.mmu.itb.walker            1                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus3.data          204                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total          4355                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers0        21317                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.l2cache.prefetcher.prefetchers0         2488                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers0           99                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.l2cache.prefetcher.prefetchers0            8                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers0        55512                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.l2cache.prefetcher.prefetchers0         2436                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers0       460770                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.l2cache.prefetcher.prefetchers0         8867                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.inst           30                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.data        16193                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.mmu.dtb.walker         1355                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.mmu.itb.walker            2                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus1.inst           11                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus1.data            6                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.inst         2866                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.data       101481                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.mmu.dtb.walker         3686                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.mmu.itb.walker          107                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.inst          410                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.data        73525                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.mmu.dtb.walker         2483                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.mmu.itb.walker           53                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total       753705                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers0   1908458351                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0    292078349                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers0      9170763                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0       698004                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers0   4684981084                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0    247893816                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers0  39882165125                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0    906704033                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.inst      3260629                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.data   1422803179                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.dtb.walker    120164845                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.itb.walker       130600                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus1.inst       977757                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus1.data       540742                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.inst    224729669                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.data   8225508987                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.mmu.dtb.walker    281204414                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.mmu.itb.walker      8155345                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.inst     30049642                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.data   6034880357                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.mmu.dtb.walker    198835233                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.mmu.itb.walker      3916224                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total  64487307148                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.892335                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.l2cache.prefetcher.prefetchers0     0.873596                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.961165                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.l2cache.prefetcher.prefetchers0            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.127956                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.l2cache.prefetcher.prefetchers0     0.420508                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.927299                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.l2cache.prefetcher.prefetchers0     0.878095                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.inst     0.681818                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.data     0.981930                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.dtb.walker     0.917400                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus1.inst     0.916667                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.inst     0.144901                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.data     0.076260                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.mmu.dtb.walker     0.050065                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.mmu.itb.walker     0.069301                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.inst     0.746812                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.data     0.604075                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.mmu.dtb.walker     0.089105                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.mmu.itb.walker     0.490741                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.293566                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 89527.529718                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0 117394.834807                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 92633.969697                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0 87250.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 84395.825839                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0 101762.650246                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 86555.472633                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0 102256.009135                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.inst 108687.633333                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.data 87865.323226                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.dtb.walker 88682.542435                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.itb.walker        65300                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus1.inst        88887                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus1.data 90123.666667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.inst 78412.306001                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.data 81054.670204                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.mmu.dtb.walker 76289.857298                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.mmu.itb.walker 76218.177570                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.inst 73291.809756                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.data 82079.297613                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.mmu.dtb.walker 80078.627870                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.mmu.itb.walker 73891.018868                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 85560.407783                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::switch_cpus0.data            2                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::switch_cpus2.data            2                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                    4                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.misses::switch_cpus0.data           40                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::total                 40                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.accesses::switch_cpus0.data           42                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total               44                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.missRate::switch_cpus0.data     0.952381                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::total         0.909091                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMisses::switch_cpus0.data           40                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::total             40                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMissLatency::switch_cpus0.data       851018                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::total       851018                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissRate::switch_cpus0.data     0.952381                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::total     0.909091                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMshrMissLatency::switch_cpus0.data 21275.450000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::total 21275.450000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.WriteReq.mshrUncacheable::switch_cpus0.data            6                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::switch_cpus1.data            6                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::switch_cpus2.data            6                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::total           24                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WritebackDirty.hits::writebacks        40334                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total            40334                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks        40334                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total        40334                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.pfIssued                       0                       # number of hwpf issued (Count)
system.l3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.prefetchers0.pfIssued       202428                       # number of hwpf issued (Count)
system.l3.prefetcher.prefetchers0.pfIdentified       219522                       # number of prefetch candidates identified (Count)
system.l3.prefetcher.prefetchers0.pfBufferHit         7528                       # number of redundant prefetches already in prefetch queue (Count)
system.l3.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3.prefetcher.prefetchers0.pfRemovedFull            3                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3.prefetcher.prefetchers0.pfSpanPage       125422                       # number of prefetches that crossed the page (Count)
system.l3.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.prefetchers1.pfIssued            0                       # number of hwpf issued (Count)
system.l3.prefetcher.prefetchers1.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.l3.prefetcher.prefetchers1.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.l3.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3.prefetcher.prefetchers1.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.l3.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.prefetchers2.pfIssued            0                       # number of hwpf issued (Count)
system.l3.prefetcher.prefetchers2.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.l3.prefetcher.prefetchers2.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.l3.prefetcher.prefetchers2.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3.prefetcher.prefetchers2.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3.prefetcher.prefetchers2.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.l3.prefetcher.prefetchers2.ampm.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.prefetchers2.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 258017.604141                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                      5444842                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                    1045666                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       5.207057                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks    2370.191324                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst        0.279682                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data        0.079621                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.dcache.prefetcher.prefetchers0  3175.860972                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.l2cache.prefetcher.prefetchers0   356.631361                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.mmu.dtb.walker     0.177729                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.mmu.itb.walker     0.135265                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst        0.123215                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data        0.243138                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.dcache.prefetcher.prefetchers0    22.847603                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.l2cache.prefetcher.prefetchers0     3.680660                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.mmu.dtb.walker     0.439796                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.mmu.itb.walker     0.233071                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.inst        0.404499                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.data        2.269231                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.dcache.prefetcher.prefetchers0 26557.797616                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.l2cache.prefetcher.prefetchers0   529.665254                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.mmu.dtb.walker     3.320833                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.mmu.itb.walker     2.032369                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.inst        0.576856                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.data        0.160379                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.dcache.prefetcher.prefetchers0 95933.302811                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.l2cache.prefetcher.prefetchers0  1763.465489                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.mmu.dtb.walker     2.240961                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.mmu.itb.walker     2.044133                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::l3.prefetcher.prefetchers0 21052.179391                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.inst    56.967582                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.data  3176.322108                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.mmu.dtb.walker   262.558270                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.mmu.itb.walker     5.266379                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.inst    75.925369                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.data    48.203349                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.mmu.dtb.walker     7.326948                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.mmu.itb.walker     6.398529                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.inst  1318.270032                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.data 76676.767228                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.mmu.dtb.walker  3590.548491                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.mmu.itb.walker    73.039718                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.inst    90.059763                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.data 18751.563230                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.mmu.dtb.walker  2086.759005                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.mmu.itb.walker    11.244880                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.009042                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers0     0.012115                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.l2cache.prefetcher.prefetchers0     0.001360                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.mmu.dtb.walker     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.mmu.itb.walker     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers0     0.000087                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.l2cache.prefetcher.prefetchers0     0.000014                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.mmu.dtb.walker     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.mmu.itb.walker     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.inst            0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.data            0.000009                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers0     0.101310                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.l2cache.prefetcher.prefetchers0     0.002021                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.mmu.dtb.walker     0.000013                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.mmu.itb.walker     0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.inst            0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.data            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers0     0.365957                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.l2cache.prefetcher.prefetchers0     0.006727                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.mmu.dtb.walker     0.000009                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.mmu.itb.walker     0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::l3.prefetcher.prefetchers0     0.080308                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.inst     0.000217                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.data     0.012117                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.mmu.dtb.walker     0.001002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.mmu.itb.walker     0.000020                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.inst     0.000290                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.data     0.000184                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.mmu.dtb.walker     0.000028                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.mmu.itb.walker     0.000024                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.inst     0.005029                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.data     0.292499                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.mmu.dtb.walker     0.013697                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.mmu.itb.walker     0.000279                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.inst     0.000344                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.data     0.071532                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.mmu.dtb.walker     0.007960                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.mmu.itb.walker     0.000043                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.984259                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1022         147172                       # Occupied blocks per task id (Count)
system.l3.tags.occupanciesTaskId::1023           5725                       # Occupied blocks per task id (Count)
system.l3.tags.occupanciesTaskId::1024         109237                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1022::0                  143                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::1                 1324                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::2                12393                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::3               109369                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::4                23943                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::1                    5                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::2                  101                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::3                  919                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::4                 4700                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::0                   33                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                  408                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                 3204                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                32796                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                72796                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1022         0.561417                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.ratioOccsTaskId::1023         0.021839                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.ratioOccsTaskId::1024         0.416706                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                   83085129                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                  83085129                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     14034.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.dcache.prefetcher.prefetchers0::samples     21332.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.l2cache.prefetcher.prefetchers0::samples      2496.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.dcache.prefetcher.prefetchers0::samples        99.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.l2cache.prefetcher.prefetchers0::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.dcache.prefetcher.prefetchers0::samples     55499.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.l2cache.prefetcher.prefetchers0::samples      2438.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.dcache.prefetcher.prefetchers0::samples    461069.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.l2cache.prefetcher.prefetchers0::samples      8875.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_l3.prefetcher.prefetchers0::samples    101667.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.data::samples     20584.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.dtb.walker::samples      1355.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.itb.walker::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.inst::samples        11.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.data::samples        25.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.inst::samples      2866.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.data::samples    102276.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.mmu.dtb.walker::samples      3686.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.mmu.itb.walker::samples       107.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.inst::samples       410.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.data::samples     76155.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.mmu.dtb.walker::samples      2483.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.mmu.itb.walker::samples        53.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002748667688                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          819                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          819                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1538846                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              13198                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      863607                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      14034                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    863607                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    14034                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     81                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       4.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      56.67                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                863607                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                14034                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  156807                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  129638                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  111647                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  101015                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   88624                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   77669                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   61589                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   39411                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   21575                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                   15410                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                  11685                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   9498                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   8167                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   6491                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                   5208                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                   4269                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                   3653                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                   2886                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                   2015                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                   1596                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                   1256                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                    941                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                    765                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                    776                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                    309                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                    224                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                    160                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                    129                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                     79                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                     29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    388                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    408                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    715                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    800                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    826                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    825                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    834                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    839                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    837                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    841                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    843                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    854                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    842                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    826                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    823                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    822                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    823                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                    823                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          819                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean    1256.664225                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    580.735110                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   6710.672106                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-4095          790     96.46%     96.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-8191           23      2.81%     99.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-12287            3      0.37%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-20479            2      0.24%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::184320-188415            1      0.12%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           819                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          819                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.084249                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.043380                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.200645                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              416     50.79%     50.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               15      1.83%     52.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              314     38.34%     90.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               61      7.45%     98.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               10      1.22%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                2      0.24%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                1      0.12%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           819                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    5184                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                55270848                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               898176                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2236168705.06299973                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              36338741.58830827                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   24716695731                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      28162.65                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.dcache.prefetcher.prefetchers0      1365248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.l2cache.prefetcher.prefetchers0       159744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.dcache.prefetcher.prefetchers0         6336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.l2cache.prefetcher.prefetchers0          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.dcache.prefetcher.prefetchers0      3551936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.l2cache.prefetcher.prefetchers0       156032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.dcache.prefetcher.prefetchers0     29508416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.l2cache.prefetcher.prefetchers0       568000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::l3.prefetcher.prefetchers0      6506688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.inst         1920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.data      1317376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.dtb.walker        86720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.itb.walker          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.inst          704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.data         1600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.inst       183424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.data      6545664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.mmu.dtb.walker       235904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.mmu.itb.walker         6848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.inst        26240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.data      4873920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.mmu.dtb.walker       158912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.mmu.itb.walker         3392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       895488                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.dcache.prefetcher.prefetchers0 55235715.801752313972                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.l2cache.prefetcher.prefetchers0 6462982.685222847387                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.dcache.prefetcher.prefetchers0 256344.265159079281                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.l2cache.prefetcher.prefetchers0 20714.688093662971                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.dcache.prefetcher.prefetchers0 143705559.313775151968                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.l2cache.prefetcher.prefetchers0 6312801.196543791331                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.dcache.prefetcher.prefetchers0 1193862565.582136631012                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.l2cache.prefetcher.prefetchers0 22980357.103907361627                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::l3.prefetcher.prefetchers0 263250024.302304178476                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.inst 77680.080351236145                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.data 53298892.464994825423                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.dtb.walker 3508550.295864166226                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.itb.walker 5178.672023415743                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.inst 28482.696128786589                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.data 64733.400292696788                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.inst 7421037.009554759599                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.data 264826929.933434277773                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.mmu.dtb.walker 9544292.539155215025                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.mmu.itb.walker 277058.953252742242                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.inst 1061627.764800227247                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.data 197190883.971612960100                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.mmu.dtb.walker 6429321.317070645280                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.mmu.itb.walker 137234.808620517200                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 36229989.475816540420                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.dcache.prefetcher.prefetchers0        21332                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.l2cache.prefetcher.prefetchers0         2496                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.dcache.prefetcher.prefetchers0           99                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.l2cache.prefetcher.prefetchers0            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.dcache.prefetcher.prefetchers0        55539                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.l2cache.prefetcher.prefetchers0         2443                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.dcache.prefetcher.prefetchers0       461070                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.l2cache.prefetcher.prefetchers0         8875                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::l3.prefetcher.prefetchers0       101670                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.data        20585                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.dtb.walker         1355                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.itb.walker            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.inst           11                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.data           25                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.inst         2866                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.data       102306                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.mmu.dtb.walker         3686                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.mmu.itb.walker          107                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.inst          410                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.data        76156                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.mmu.dtb.walker         2483                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.mmu.itb.walker           53                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        14034                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.dcache.prefetcher.prefetchers0   1014104276                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.l2cache.prefetcher.prefetchers0    184457645                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.dcache.prefetcher.prefetchers0      5097123                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.l2cache.prefetcher.prefetchers0       363515                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.dcache.prefetcher.prefetchers0   2407331369                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.l2cache.prefetcher.prefetchers0    142510874                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.dcache.prefetcher.prefetchers0  20848984714                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.l2cache.prefetcher.prefetchers0    532183519                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::l3.prefetcher.prefetchers0   5390141507                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.inst      2047437                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.data   1008419795                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.dtb.walker     66247061                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.itb.walker        49144                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.inst       540983                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.data      1636818                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.inst    107055111                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.data   4176507270                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.mmu.dtb.walker    134291341                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.mmu.itb.walker      3744657                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.inst     13153767                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.data   3171032368                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.mmu.dtb.walker    100847669                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.mmu.itb.walker      1720952                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1375418135193                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.dcache.prefetcher.prefetchers0     47539.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.l2cache.prefetcher.prefetchers0     73901.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.dcache.prefetcher.prefetchers0     51486.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.l2cache.prefetcher.prefetchers0     45439.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.dcache.prefetcher.prefetchers0     43344.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.l2cache.prefetcher.prefetchers0     58334.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.dcache.prefetcher.prefetchers0     45218.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.l2cache.prefetcher.prefetchers0     59964.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::l3.prefetcher.prefetchers0     53016.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.inst     68247.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.data     48988.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.dtb.walker     48890.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.itb.walker     24572.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.inst     49180.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.data     65472.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.inst     37353.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.data     40823.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.mmu.dtb.walker     36432.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.mmu.itb.walker     34996.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.inst     32082.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.data     41638.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.mmu.dtb.walker     40615.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.mmu.itb.walker     32470.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  98006137.61                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.dcache.prefetcher.prefetchers0      1365248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.l2cache.prefetcher.prefetchers0       159744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.dcache.prefetcher.prefetchers0         6336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.l2cache.prefetcher.prefetchers0          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.dcache.prefetcher.prefetchers0      3554496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.l2cache.prefetcher.prefetchers0       156352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.dcache.prefetcher.prefetchers0     29508480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.l2cache.prefetcher.prefetchers0       568000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::l3.prefetcher.prefetchers0      6506880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.inst         1920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.data      1317440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.dtb.walker        86720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.itb.walker          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.data         1600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.inst       183424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.data      6547584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.mmu.dtb.walker       235904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.mmu.itb.walker         6848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.inst        26240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.data      4873984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.mmu.dtb.walker       158912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.mmu.itb.walker         3392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       55270848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus1.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus2.inst       183424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus3.inst        26240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       212288                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       898176                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       898176                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.dcache.prefetcher.prefetchers0        21332                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.l2cache.prefetcher.prefetchers0         2496                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.dcache.prefetcher.prefetchers0           99                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.l2cache.prefetcher.prefetchers0            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.dcache.prefetcher.prefetchers0        55539                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.l2cache.prefetcher.prefetchers0         2443                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.dcache.prefetcher.prefetchers0       461070                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.l2cache.prefetcher.prefetchers0         8875                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::l3.prefetcher.prefetchers0       101670                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.inst           30                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.data        20585                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.dtb.walker         1355                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.itb.walker            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.data           25                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.inst         2866                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.data       102306                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.mmu.dtb.walker         3686                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.mmu.itb.walker          107                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.inst          410                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.data        76156                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.mmu.dtb.walker         2483                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.mmu.itb.walker           53                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          863607                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        14034                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          14034                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.dcache.prefetcher.prefetchers0     55235716                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.l2cache.prefetcher.prefetchers0      6462983                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.dcache.prefetcher.prefetchers0       256344                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.l2cache.prefetcher.prefetchers0        20715                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.dcache.prefetcher.prefetchers0    143809133                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.l2cache.prefetcher.prefetchers0      6325748                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.dcache.prefetcher.prefetchers0   1193865155                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.l2cache.prefetcher.prefetchers0     22980357                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::l3.prefetcher.prefetchers0    263257792                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.inst        77680                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.data     53301482                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.dtb.walker      3508550                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.itb.walker         5179                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.inst        28483                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.data        64733                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.inst      7421037                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.data    264904610                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.mmu.dtb.walker      9544293                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.mmu.itb.walker       277059                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.inst      1061628                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.data    197193473                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.mmu.dtb.walker      6429321                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.mmu.itb.walker       137235                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2236168705                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus0.inst        77680                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus1.inst        28483                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus2.inst      7421037                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus3.inst      1061628                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       8588828                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     36338742                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         36338742                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     36338742                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.dcache.prefetcher.prefetchers0     55235716                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.l2cache.prefetcher.prefetchers0      6462983                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.dcache.prefetcher.prefetchers0       256344                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.l2cache.prefetcher.prefetchers0        20715                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.dcache.prefetcher.prefetchers0    143809133                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.l2cache.prefetcher.prefetchers0      6325748                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.dcache.prefetcher.prefetchers0   1193865155                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.l2cache.prefetcher.prefetchers0     22980357                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::l3.prefetcher.prefetchers0    263257792                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.inst        77680                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.data     53301482                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.dtb.walker      3508550                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.itb.walker         5179                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.inst        28483                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.data        64733                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.inst      7421037                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.data    264904610                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.mmu.dtb.walker      9544293                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.mmu.itb.walker       277059                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.inst      1061628                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.data    197193473                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.mmu.dtb.walker      6429321                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.mmu.itb.walker       137235                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2272507447                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               863526                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               13992                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        29319                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        31241                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        28788                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        28486                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        30963                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        30030                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        28949                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        29810                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        25781                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        26982                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        24323                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        24445                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        25532                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        25143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        23372                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        23823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        23568                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        24240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        23922                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        24288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        24386                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        27667                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        28794                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        27383                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        27359                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        25711                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        27329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        28442                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        28130                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        28091                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        29011                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        28218                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          345                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          253                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          370                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          400                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          191                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          140                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          220                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          361                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          239                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          265                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          290                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16          280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          326                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          305                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          576                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          625                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          914                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          915                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          773                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          788                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          751                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26          658                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          645                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          569                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          417                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          413                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             24207672123                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            2877268632                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        39312468915                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                28033.52                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           45525.52                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              745969                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               8688                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            86.39                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           62.09                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       122862                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   457.118002                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   259.307517                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   412.177401                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        37221     30.29%     30.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        23880     19.44%     49.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         8580      6.98%     56.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         5307      4.32%     61.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         4055      3.30%     64.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         2811      2.29%     66.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         2281      1.86%     68.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         2014      1.64%     70.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        36713     29.88%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       122862                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              55265664                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten             895488                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW             2235.958969                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               36.229989                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   11.83                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               11.64                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.19                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               86.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    95767517.664000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    169041726.252001                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   1199128356.720002                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  9863213.136000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2145165514.430227                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 11086778168.138391                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 414661812.902402                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  15120406309.243195                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   611.747071                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1163952414                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1110900000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  22444750107                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    95862639.600000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    169217911.749601                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   1170050848.377599                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  23144698.416000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2145165514.430227                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 11100461828.483982                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 405215225.049603                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  15109118666.107155                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   611.290392                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1135457484                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1110900000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  22473245037                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                   49                       # Transaction distribution (Count)
system.membus.transDist::ReadResp              855810                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                  24                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                 24                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         14034                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            731113                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                40                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               7861                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              7849                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         855758                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           4063                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.realview.gic.pio          146                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port      2476479                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total      2476625                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2476625                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.realview.gic.pio          292                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port     56169216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total     56169508                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 56169508                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               12                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             867795                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   867795    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               867795                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer11.occupancy             136220                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer14.occupancy         2313997935                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer14.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         4443286480                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1612869                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       746519                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                90537587                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded              123250798                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded             470                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued             118231723                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued          7376                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined     22060293                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined     13294903                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved           86                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples     90529400                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      1.306004                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     1.513247                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0         38600563     42.64%     42.64% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1         20195994     22.31%     64.95% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2         11762003     12.99%     77.94% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3         10168869     11.23%     89.17% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4          6184993      6.83%     96.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5          2700591      2.98%     98.99% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6           681108      0.75%     99.74% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::7           206691      0.23%     99.97% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::8            28588      0.03%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total     90529400                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu          41517     28.58%     28.58% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult             6      0.00%     28.58% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv            216      0.15%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd             0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu             0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp             0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt             0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%     28.73% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead         24496     16.86%     45.59% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite        79036     54.41%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass            9      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu     96927851     81.98%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult      4760680      4.03%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv           36      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead      9462972      8.00%     94.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite      7080175      5.99%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total    118231723                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                1.305886                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                     145271                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.001229                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads       327145490                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites      145312603                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses    116077319                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses          118376985                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus0.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.squashCycles              1476210                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.blockCycles               6632194                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.unblockCycles              262368                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.dispatchedInsts         123251443                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.dispSquashedInsts          603331                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.dispLoadInsts             9702485                       # Number of dispatched load instructions (Count)
system.switch_cpus0.dispStoreInsts            7470460                       # Number of dispatched store instructions (Count)
system.switch_cpus0.dispNonSpecInsts              302                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iqFullEvents                13578                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.lsqFullEvents              233416                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.memOrderViolationEvents         1052                       # Number of memory order violations (Count)
system.switch_cpus0.predictedTakenIncorrect       875522                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.predictedNotTakenIncorrect       689322                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.branchMispredicts         1564844                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.numInsts                116647376                       # Number of executed instructions (Count)
system.switch_cpus0.numLoadInsts              9340316                       # Number of load instructions executed (Count)
system.switch_cpus0.numSquashedInsts          1516216                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.numNop                        175                       # Number of nop insts executed (Count)
system.switch_cpus0.numRefs                  16299823                       # Number of memory reference insts executed (Count)
system.switch_cpus0.numBranches              17388584                       # Number of branches executed (Count)
system.switch_cpus0.numStoreInsts             6959507                       # Number of stores executed (Count)
system.switch_cpus0.numRate                  1.288386                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.instsToCommit           116118765                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.writebackCount          116077319                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.producerInst             73087855                       # Number of instructions producing a value (Count)
system.switch_cpus0.consumerInst            120872755                       # Number of instructions consuming a value (Count)
system.switch_cpus0.wbRate                   1.282090                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.wbFanout                 0.604668                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.timesIdled                    388                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles                   8187                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated (Count)
system.switch_cpus0.committedOps            101190963                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.cpi                      0.905376                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus0.totalCpi                 0.905376                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus0.ipc                      1.104514                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus0.totalIpc                 1.104514                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus0.intRegfileReads         161405307                       # Number of integer regfile reads (Count)
system.switch_cpus0.intRegfileWrites         92092653                       # Number of integer regfile writes (Count)
system.switch_cpus0.ccRegfileReads           43058052                       # number of cc regfile reads (Count)
system.switch_cpus0.ccRegfileWrites          43157145                       # number of cc regfile writes (Count)
system.switch_cpus0.miscRegfileReads        494641378                       # number of misc regfile reads (Count)
system.switch_cpus0.miscRegfileWrites             384                       # number of misc regfile writes (Count)
system.switch_cpus0.MemDepUnit__0.insertedLoads      9702485                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores      7470460                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads       455897                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores        51756                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups       20144598                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.condPredicted     15593309                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condIncorrect      1476020                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.BTBLookups     14032213                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBHits       13987358                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.996803                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.RASUsed          46675                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus0.branchPred.RASIncorrect           46                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus0.branchPred.indirectLookups        36522                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits        33671                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses         2851                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted          351                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.commit.commitSquashedInsts     22060426                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls          384                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts      1475212                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples     87215372                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     1.160244                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     2.107148                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0     49735233     57.03%     57.03% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1     19619894     22.50%     79.52% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2      5883320      6.75%     86.27% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3      2498268      2.86%     89.13% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4      2178540      2.50%     91.63% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::5      1419872      1.63%     93.26% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::6       254069      0.29%     93.55% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::7        37585      0.04%     93.59% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::8      5588591      6.41%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total     87215372                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.instsCommitted    100000132                       # Number of instructions committed (Count)
system.switch_cpus0.commit.opsCommitted     101191095                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus0.commit.memRefs           14110764                       # Number of memory references committed (Count)
system.switch_cpus0.commit.loads              8351390                       # Number of loads committed (Count)
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars                252                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.branches          15434663                       # Number of branches committed (Count)
system.switch_cpus0.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus0.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus0.commit.integer           85923979                       # Number of committed integer instructions. (Count)
system.switch_cpus0.commit.functionCalls        33121                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu     82580763     81.61%     81.61% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult      4499532      4.45%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv           36      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead      8351390      8.25%     94.31% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite      5759374      5.69%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total    101191095                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples      5588591                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.decode.idleCycles        54108612                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles      9656570                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles         24691607                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles       596401                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles       1476210                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved     13757618                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred          815                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts     130101257                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts         1455                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.fetch.icacheStallCycles     57151854                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus0.fetch.insts             130482966                       # Number of instructions fetch has processed (Count)
system.switch_cpus0.fetch.branches           20144598                       # Number of branches that fetch encountered (Count)
system.switch_cpus0.fetch.predictedBranches     14067704                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles             31891125                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles        2954042                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles              7720                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles          308                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles          275                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.pendingQuiesceStallCycles         1097                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus0.fetch.cacheLines         19003363                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes       756202                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes              95                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples     90529400                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     1.455313                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     2.667804                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0        64426851     71.17%     71.17% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1         2464362      2.72%     73.89% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2         3355944      3.71%     77.60% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3         4096977      4.53%     82.12% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4         2067247      2.28%     84.41% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::5          894132      0.99%     85.39% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::6         2635165      2.91%     88.30% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::7         2979023      3.29%     91.59% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::8         7609699      8.41%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total     90529400                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.branchRate         0.222500                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetch.rate               1.441202                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.lsq0.forwLoads              18415                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads        1351096                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses          230                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation         1052                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores       1711085                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads          592                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache          1219                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus0.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus0.mmu.dtb.readHits          9400076                       # DTB read hits (Count)
system.switch_cpus0.mmu.dtb.readMisses          56629                       # DTB read misses (Count)
system.switch_cpus0.mmu.dtb.writeHits         6968933                       # DTB write hits (Count)
system.switch_cpus0.mmu.dtb.writeMisses         17312                       # DTB write misses (Count)
system.switch_cpus0.mmu.dtb.inserts             17628                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.dtb.prefetchFaults        17030                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.dtb.permsFaults             3                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.dtb.readAccesses      9456705                       # DTB read accesses (Count)
system.switch_cpus0.mmu.dtb.writeAccesses      6986245                       # DTB write accesses (Count)
system.switch_cpus0.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.dtb.hits             16369009                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.dtb.misses              73941                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.dtb.accesses         16442950                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.dtb.walker.walks        73941                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.dtb.walker.walksLongDescriptor        73941                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus0.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1           12                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3        17616                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.dtb.walker.squashedBefore        56305                       # Table walks squashed before starting (Count)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::samples        17636                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::mean   490.721989                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::stdev  3137.444571                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::0-8191        17090     96.90%     96.90% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::8192-16383          431      2.44%     99.35% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::16384-24575           69      0.39%     99.74% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::24576-32767           37      0.21%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::65536-73727            2      0.01%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::73728-81919            4      0.02%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::81920-90111            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::90112-98303            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::98304-106495            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::total        17636                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::samples        68544                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::mean 16802.053922                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::gmean 10386.754880                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::stdev 26788.642124                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::0-32767        63268     92.30%     92.30% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::32768-65535          158      0.23%     92.53% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::65536-98303         4228      6.17%     98.70% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::98304-131071          640      0.93%     99.64% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::131072-163839           53      0.08%     99.71% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::163840-196607           20      0.03%     99.74% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::196608-229375           15      0.02%     99.76% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::229376-262143           25      0.04%     99.80% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::262144-294911           19      0.03%     99.83% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::294912-327679           20      0.03%     99.86% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::327680-360447           30      0.04%     99.90% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::360448-393215           25      0.04%     99.94% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::393216-425983           20      0.03%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::425984-458751           16      0.02%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::458752-491519            7      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::total        68544                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::samples  24710896665                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::mean     0.071598                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::stdev     0.594831                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::0-3  24662151969     99.80%     99.80% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::4-7     37462425      0.15%     99.95% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::8-11      2632266      0.01%     99.96% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::12-15       803166      0.00%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::16-19      1320774      0.01%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::20-23       820092      0.00%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::24-27      1615887      0.01%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::28-31       813813      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::32-35      3240510      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::36-39        35763      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::total  24710896665                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pageSizes::4KiB        17616     99.93%     99.93% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb.walker.pageSizes::1GiB           12      0.07%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb.walker.pageSizes::total        17628                       # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Requested::Data        73941                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Requested::total        73941                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Completed::Data        17628                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Completed::total        17628                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin::total        91569                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.instHits         19003441                       # ITB inst hits (Count)
system.switch_cpus0.mmu.itb.instMisses            276                       # ITB inst misses (Count)
system.switch_cpus0.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus0.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus0.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus0.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus0.mmu.itb.inserts               213                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.itb.permsFaults            11                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus0.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus0.mmu.itb.instAccesses     19003717                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.itb.hits             19003441                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.itb.misses                276                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.itb.accesses         19003717                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.walker.walks          276                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.itb.walker.walksLongDescriptor          276                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus0.mmu.itb.walker.walksLongTerminatedAtLevel::Level3          213                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.itb.walker.squashedBefore           26                       # Table walks squashed before starting (Count)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::samples          250                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::mean   517.608000                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::stdev  2231.270027                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::0-1023          231     92.40%     92.40% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::1024-2047            6      2.40%     94.80% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::3072-4095            3      1.20%     96.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::9216-10239            4      1.60%     97.60% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::10240-11263            1      0.40%     98.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::11264-12287            2      0.80%     98.80% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::12288-13311            3      1.20%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::total          250                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::samples          239                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::mean 12522.589958                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::gmean 11523.204537                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::stdev  6926.493694                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::0-8191           21      8.79%      8.79% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::8192-16383          210     87.87%     96.65% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::16384-24575            3      1.26%     97.91% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::24576-32767            3      1.26%     99.16% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::65536-73727            1      0.42%     99.58% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::81920-90111            1      0.42%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::total          239                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::samples  -1780401612                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::mean     1.001232                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::gmean          inf                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::0      2209389     -0.12%     -0.12% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::1  -1782627381    100.13%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::2        16380     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::total  -1780401612                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pageSizes::4KiB          213    100.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb.walker.pageSizes::total          213                       # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Requested::Inst          276                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Requested::total          276                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Completed::Inst          213                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Completed::total          213                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin::total          489                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  27343804761                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles       1476210                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles        54584532                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles        7477857                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles        32631                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles         24780202                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles      2177968                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts     128966654                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.ROBFullEvents          544                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus0.rename.IQFullEvents       1614434                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.LQFullEvents         19512                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus0.rename.SQFullEvents        491887                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus0.rename.renamedOperands    151798786                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups          228867533                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups       179675699                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.committedMaps    120082217                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps        31716566                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing           1846                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing          274                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts          3245803                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads               204878158                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes              249817210                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts       100000000                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps         101190963                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                90537587                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded              152678650                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded             325                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued             154598868                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued        126013                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined      5480991                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined      5993286                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples     90531075                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      1.707688                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     1.973440                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0         34546921     38.16%     38.16% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1         18695051     20.65%     58.81% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2         13580289     15.00%     73.81% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3          5903266      6.52%     80.33% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4          7219280      7.97%     88.31% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5          4731712      5.23%     93.53% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6          3509375      3.88%     97.41% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::7          1319937      1.46%     98.87% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::8          1025244      1.13%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total     90531075                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu          30228      0.70%      0.70% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult             7      0.00%      0.70% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv            216      0.01%      0.71% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd         2902      0.07%      0.78% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%      0.78% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt            1      0.00%      0.78% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult       127777      2.97%      3.75% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc       254041      5.90%      9.65% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv        43868      1.02%     10.67% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc        48460      1.13%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd             0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu             0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp             0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt             0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%     11.80% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead       2466453     57.33%     69.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite      1328473     30.88%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass            6      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu     71342475     46.15%     46.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult       383610      0.25%     46.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv           39      0.00%     46.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd      2266209      1.47%     47.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp      2423261      1.57%     49.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt       494630      0.32%     49.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult      2385057      1.54%     51.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc      4326228      2.80%     54.09% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv       226789      0.15%     54.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc       679188      0.44%     54.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt        14518      0.01%     54.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd            0      0.00%     54.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     54.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu            0      0.00%     54.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp            0      0.00%     54.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt            0      0.00%     54.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc        17454      0.01%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd         5806      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead     42324023     27.38%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite     27709575     17.92%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total    154598868                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                1.707566                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                    4302426                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.027830                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads       352245139                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites      131190474                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses    125494629                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads        51912110                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites       26980983                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses     24809377                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses          132446560                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses           26454728                       # Number of vector alu accesses (Count)
system.switch_cpus1.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.squashCycles               259433                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.blockCycles                727441                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.unblockCycles             1244325                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.dispatchedInsts         152679127                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.dispSquashedInsts          322132                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.dispLoadInsts            39017042                       # Number of dispatched load instructions (Count)
system.switch_cpus1.dispStoreInsts           27868981                       # Number of dispatched store instructions (Count)
system.switch_cpus1.dispNonSpecInsts              238                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iqFullEvents                 9779                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.lsqFullEvents             1232249                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.memOrderViolationEvents        11605                       # Number of memory order violations (Count)
system.switch_cpus1.predictedTakenIncorrect        98769                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.predictedNotTakenIncorrect       161342                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.branchMispredicts          260111                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.numInsts                153323164                       # Number of executed instructions (Count)
system.switch_cpus1.numLoadInsts             41264974                       # Number of load instructions executed (Count)
system.switch_cpus1.numSquashedInsts           224470                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.numNop                        152                       # Number of nop insts executed (Count)
system.switch_cpus1.numRefs                  68843303                       # Number of memory reference insts executed (Count)
system.switch_cpus1.numBranches              17975052                       # Number of branches executed (Count)
system.switch_cpus1.numStoreInsts            27578329                       # Number of stores executed (Count)
system.switch_cpus1.numRate                  1.693475                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.instsToCommit           150316058                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.writebackCount          150304006                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.producerInst             82037128                       # Number of instructions producing a value (Count)
system.switch_cpus1.consumerInst            130166477                       # Number of instructions consuming a value (Count)
system.switch_cpus1.wbRate                   1.660128                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.wbFanout                 0.630248                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.timesIdled                    588                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles                   6512                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.committedInsts          111797464                       # Number of Instructions Simulated (Count)
system.switch_cpus1.committedOps            147197964                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.cpi                      0.809836                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus1.totalCpi                 0.809836                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus1.ipc                      1.234818                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus1.totalIpc                 1.234818                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus1.intRegfileReads         165794331                       # Number of integer regfile reads (Count)
system.switch_cpus1.intRegfileWrites         94569671                       # Number of integer regfile writes (Count)
system.switch_cpus1.vecRegfileReads          30909000                       # number of vector regfile reads (Count)
system.switch_cpus1.vecRegfileWrites         23590558                       # number of vector regfile writes (Count)
system.switch_cpus1.ccRegfileReads           15714270                       # number of cc regfile reads (Count)
system.switch_cpus1.ccRegfileWrites          18058391                       # number of cc regfile writes (Count)
system.switch_cpus1.miscRegfileReads       1170334326                       # number of misc regfile reads (Count)
system.switch_cpus1.miscRegfileWrites        12321183                       # number of misc regfile writes (Count)
system.switch_cpus1.MemDepUnit__0.insertedLoads     39017042                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores     27868981                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads      1478280                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores      4158779                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups       18626072                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.condPredicted     11244060                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condIncorrect       269159                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.BTBLookups      8346680                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBHits        8269648                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.990771                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.RASUsed        2597269                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus1.branchPred.RASIncorrect         1144                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus1.branchPred.indirectLookups       972934                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits       960183                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses        12751                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted        38568                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.commit.commitSquashedInsts      5485305                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls          266                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts       251100                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples     89711939                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     1.640786                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     2.633156                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0     52222185     58.21%     58.21% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1     10784480     12.02%     70.23% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2      5416581      6.04%     76.27% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3      4083853      4.55%     80.82% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4      3667952      4.09%     84.91% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::5      1877341      2.09%     87.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::6      1296083      1.44%     88.45% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::7      1413841      1.58%     90.02% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::8      8949623      9.98%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total     89711939                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.instsCommitted    111797583                       # Number of instructions committed (Count)
system.switch_cpus1.commit.opsCommitted     147198083                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus1.commit.memRefs           64688403                       # Number of memory references committed (Count)
system.switch_cpus1.commit.loads             37705713                       # Number of loads committed (Count)
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars                140                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.branches          17636785                       # Number of branches committed (Count)
system.switch_cpus1.commit.vectorInstructions     24303565                       # Number of committed Vector instructions. (Count)
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus1.commit.integer          127080830                       # Number of committed integer instructions. (Count)
system.switch_cpus1.commit.functionCalls      2538191                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu     69506855     47.22%     47.22% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult       379118      0.26%     47.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv           36      0.00%     47.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd      2256171      1.53%     49.01% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp      2402613      1.63%     50.64% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt       469398      0.32%     50.96% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult      2302486      1.56%     52.53% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc      4279427      2.91%     55.43% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv       226789      0.15%     55.59% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc       650134      0.44%     56.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt        13429      0.01%     56.04% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     56.04% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.04% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     56.04% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     56.04% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     56.04% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc        17418      0.01%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd         5806      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     56.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead     37705713     25.62%     81.67% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite     26982690     18.33%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total    147198083                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples      8949623                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.decode.idleCycles        55713694                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles      5505917                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles         28671061                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles       380970                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles        259433                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved      8219792                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred        18065                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts     154414859                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts        77112                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.fetch.icacheStallCycles     58644046                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus1.fetch.insts             118078055                       # Number of instructions fetch has processed (Count)
system.switch_cpus1.fetch.branches           18626072                       # Number of branches that fetch encountered (Count)
system.switch_cpus1.fetch.predictedBranches     11827100                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles             31595006                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles         554984                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles             13727                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles          168                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles          153                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.pendingQuiesceStallCycles          483                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus1.fetch.cacheLines         18622822                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes       199159                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes              93                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples     90531075                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     1.714937                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     2.904990                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0        60893048     67.26%     67.26% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1         4096628      4.53%     71.79% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2         3431645      3.79%     75.58% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3         1662443      1.84%     77.41% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4         2647811      2.92%     80.34% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::5         3135454      3.46%     83.80% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::6         1150692      1.27%     85.07% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::7         1971639      2.18%     87.25% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::8        11541715     12.75%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total     90531075                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.branchRate         0.205728                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetch.rate               1.304188                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.lsq0.forwLoads            2557709                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads        1311323                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses          190                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation        11605                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores        886288                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads      2740831                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus1.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus1.mmu.dtb.readHits         41445526                       # DTB read hits (Count)
system.switch_cpus1.mmu.dtb.readMisses         943386                       # DTB read misses (Count)
system.switch_cpus1.mmu.dtb.writeHits        27581636                       # DTB write hits (Count)
system.switch_cpus1.mmu.dtb.writeMisses        111108                       # DTB write misses (Count)
system.switch_cpus1.mmu.dtb.inserts            301802                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.dtb.prefetchFaults         2909                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.dtb.permsFaults             4                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.dtb.readAccesses     42388912                       # DTB read accesses (Count)
system.switch_cpus1.mmu.dtb.writeAccesses     27692744                       # DTB write accesses (Count)
system.switch_cpus1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.dtb.hits             69027162                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.dtb.misses            1054494                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.dtb.accesses         70081656                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.dtb.walker.walks      1054494                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.dtb.walker.walksLongDescriptor      1054494                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus1.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1           12                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3       301790                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb.walker.squashedBefore       719658                       # Table walks squashed before starting (Count)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::samples       334836                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::mean  2248.760411                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::stdev  5407.430434                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::0-2047       264891     79.11%     79.11% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::2048-4095        14519      4.34%     83.45% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::4096-6143         5825      1.74%     85.19% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::6144-8191        11519      3.44%     88.63% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::8192-10239         5858      1.75%     90.38% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::10240-12287         9333      2.79%     93.16% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::12288-14335         5291      1.58%     94.74% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::14336-16383         8068      2.41%     97.15% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::16384-18431            3      0.00%     97.15% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::18432-20479         2899      0.87%     98.02% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::20480-22527          531      0.16%     98.18% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::22528-24575          393      0.12%     98.30% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::24576-26623         2920      0.87%     99.17% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::28672-30719         2786      0.83%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::total       334836                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::samples       955538                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::mean 12440.213256                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::gmean 10667.204909                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::stdev  7140.346666                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::0-4095        61953      6.48%      6.48% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::4096-8191       202028     21.14%     27.63% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::8192-12287       427803     44.77%     72.40% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::12288-16383       105855     11.08%     83.48% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::16384-20479        60672      6.35%     89.82% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::20480-24575        35995      3.77%     93.59% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::24576-28671        28237      2.96%     96.55% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::28672-32767         5869      0.61%     97.16% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::32768-36863         3867      0.40%     97.57% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::36864-40959        14901      1.56%     99.13% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::40960-45055         8358      0.87%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::total       955538                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::samples  24715877550                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::mean     0.906562                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::stdev     1.411864                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::0-1  22929372648     92.77%     92.77% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::2-3    685732593      2.77%     95.55% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::4-5    370521606      1.50%     97.05% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::6-7    389799228      1.58%     98.62% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::8-9    241582068      0.98%     99.60% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::10-11     95425785      0.39%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::12-13      3361722      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::14-15         3276      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::16-17         1638      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::18-19         3276      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::20-21         1638      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::22-23         3276      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::24-25         1638      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::26-27         3276      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::28-29        63882      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::total  24715877550                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pageSizes::4KiB       301790    100.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb.walker.pageSizes::1GiB           12      0.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb.walker.pageSizes::total       301802                       # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Requested::Data      1054494                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Requested::total      1054494                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Completed::Data       301802                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Completed::total       301802                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin::total      1356296                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.instHits         18622885                       # ITB inst hits (Count)
system.switch_cpus1.mmu.itb.instMisses            409                       # ITB inst misses (Count)
system.switch_cpus1.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus1.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus1.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus1.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus1.mmu.itb.inserts               351                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.itb.permsFaults            10                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus1.mmu.itb.instAccesses     18623294                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.itb.hits             18622885                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.itb.misses                409                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.itb.accesses         18623294                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.walker.walks          409                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.itb.walker.walksLongDescriptor          409                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus1.mmu.itb.walker.walksLongTerminatedAtLevel::Level3          351                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.itb.walker.squashedBefore           14                       # Table walks squashed before starting (Count)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::samples          395                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::mean    87.083544                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::stdev   466.771687                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::0-255          372     94.18%     94.18% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::512-767           13      3.29%     97.47% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::1024-1279            1      0.25%     97.72% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::1536-1791            3      0.76%     98.48% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::3072-3327            1      0.25%     98.73% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::3328-3583            4      1.01%     99.75% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::3584-3839            1      0.25%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::total          395                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::samples          365                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::mean 12145.134247                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::gmean 11900.735210                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::stdev  1671.604941                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::2048-3071            8      2.19%      2.19% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::6144-7167            4      1.10%      3.29% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::7168-8191            1      0.27%      3.56% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::8192-9215            1      0.27%      3.84% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::11264-12287          270     73.97%     77.81% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::12288-13311           70     19.18%     96.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::13312-14335            5      1.37%     98.36% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::15360-16383            6      1.64%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::total          365                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::samples  -1819090899                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::mean     1.000514                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::gmean          inf                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::0       934752     -0.05%     -0.05% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::1  -1820025651    100.05%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::total  -1819090899                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pageSizes::4KiB          351    100.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb.walker.pageSizes::total          351                       # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Requested::Inst          409                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Requested::total          409                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Completed::Inst          351                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Completed::total          351                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin::total          760                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  27343804761                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles        259433                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles        56062358                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles        2588493                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles        25514                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles         28665741                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles      2929536                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts     153806149                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents          373                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents        845442                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents       1748635                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents        393537                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.renamedOperands    152527588                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups          278372828                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups       165300964                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.vecLookups        32277631                       # Number of vector rename lookups (Count)
system.switch_cpus1.rename.committedMaps    145935164                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps         6592397                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing           1527                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing          220                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts          3074240                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads               233445566                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes              306186220                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts       111797464                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps         147197964                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles                90537677                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.instsAdded               51792140                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus2.nonSpecInstsAdded            2425                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus2.instsIssued              52807103                       # Number of instructions issued (Count)
system.switch_cpus2.squashedInstsIssued         23132                       # Number of squashed instructions issued (Count)
system.switch_cpus2.squashedInstsExamined      2601241                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus2.squashedOperandsExamined      1148601                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus2.squashedNonSpecRemoved          345                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus2.numIssuedDist::samples     89235623                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::mean      0.591772                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::stdev     1.340512                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::0         68419965     76.67%     76.67% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::1          7166739      8.03%     84.70% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::2          5527021      6.19%     90.90% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::3          3281995      3.68%     94.58% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::4          1907313      2.14%     96.71% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::5          1303933      1.46%     98.17% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::6          1004535      1.13%     99.30% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::7           428766      0.48%     99.78% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::8           195356      0.22%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::total     89235623                       # Number of insts issued each cycle (Count)
system.switch_cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntAlu         313362     62.99%     62.99% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntMult            12      0.00%     62.99% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntDiv            216      0.04%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatAdd            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCmp            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCvt            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMult            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMultAcc            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatDiv            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMisc            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatSqrt            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAdd             0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAddAcc            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAlu             0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCmp             0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCvt             0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMisc            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMult            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMultAcc            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShift            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShiftAcc            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdDiv             0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSqrt            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAdd            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAlu            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCmp            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCvt            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatDiv            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMisc            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMult            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMultAcc            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatSqrt            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAdd            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAlu            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceCmp            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAes             0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAesMix            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash2            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash2            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma2            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma3            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdPredAlu            0      0.00%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemRead         98414     19.78%     82.82% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemWrite        85469     17.18%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statIssuedInstType_0::No_OpClass          498      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntAlu     33903760     64.20%     64.20% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntMult        61180      0.12%     64.32% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntDiv         5393      0.01%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatAdd            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCmp            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCvt           64      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMult           49      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatDiv            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMisc         9554      0.02%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatSqrt            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAdd            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAlu            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCmp            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCvt            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMisc          605      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMult            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShift            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAes            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemRead     17136682     32.45%     96.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemWrite      1689318      3.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::total     52807103                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.issueRate                0.583261                       # Inst issue rate ((Count/Cycle))
system.switch_cpus2.fuBusy                     497473                       # FU busy when requested (Count)
system.switch_cpus2.fuBusyRate               0.009421                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus2.intInstQueueReads       195268911                       # Number of integer instruction queue reads (Count)
system.switch_cpus2.intInstQueueWrites       54344520                       # Number of integer instruction queue writes (Count)
system.switch_cpus2.intInstQueueWakeupAccesses     50916384                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus2.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus2.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus2.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus2.vecInstQueueReads          101523                       # Number of vector instruction queue reads (Count)
system.switch_cpus2.vecInstQueueWrites          52195                       # Number of vector instruction queue writes (Count)
system.switch_cpus2.vecInstQueueWakeupAccesses        47727                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus2.intAluAccesses           53250852                       # Number of integer alu accesses (Count)
system.switch_cpus2.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus2.vecAluAccesses              53226                       # Number of vector alu accesses (Count)
system.switch_cpus2.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus2.squashCycles               129010                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus2.blockCycles                698676                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus2.unblockCycles            29446450                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus2.dispatchedInsts          51803300                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus2.dispSquashedInsts           37125                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus2.dispLoadInsts            15755283                       # Number of dispatched load instructions (Count)
system.switch_cpus2.dispStoreInsts            1676540                       # Number of dispatched store instructions (Count)
system.switch_cpus2.dispNonSpecInsts             2009                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus2.iqFullEvents               160118                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus2.lsqFullEvents            29234743                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus2.memOrderViolationEvents          969                       # Number of memory order violations (Count)
system.switch_cpus2.predictedTakenIncorrect        84153                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus2.predictedNotTakenIncorrect        66163                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus2.branchMispredicts          150316                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus2.numInsts                 51252687                       # Number of executed instructions (Count)
system.switch_cpus2.numLoadInsts             15685136                       # Number of load instructions executed (Count)
system.switch_cpus2.numSquashedInsts            86599                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus2.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus2.numNop                       8735                       # Number of nop insts executed (Count)
system.switch_cpus2.numRefs                  17320933                       # Number of memory reference insts executed (Count)
system.switch_cpus2.numBranches              14463606                       # Number of branches executed (Count)
system.switch_cpus2.numStoreInsts             1635797                       # Number of stores executed (Count)
system.switch_cpus2.numRate                  0.566092                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.instsToCommit            50986437                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus2.writebackCount           50964111                       # Cumulative count of insts written-back (Count)
system.switch_cpus2.producerInst             29163101                       # Number of instructions producing a value (Count)
system.switch_cpus2.consumerInst             52098827                       # Number of instructions consuming a value (Count)
system.switch_cpus2.wbRate                   0.562905                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus2.wbFanout                 0.559765                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus2.timesIdled                  60530                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus2.idleCycles                1302054                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus2.committedInsts           41670115                       # Number of Instructions Simulated (Count)
system.switch_cpus2.committedOps             49193414                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.cpi                      2.172724                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus2.totalCpi                 2.172724                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus2.ipc                      0.460252                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus2.totalIpc                 0.460252                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus2.intRegfileReads          56867512                       # Number of integer regfile reads (Count)
system.switch_cpus2.intRegfileWrites         35030860                       # Number of integer regfile writes (Count)
system.switch_cpus2.vecRegfileReads             25704                       # number of vector regfile reads (Count)
system.switch_cpus2.vecRegfileWrites            25659                       # number of vector regfile writes (Count)
system.switch_cpus2.ccRegfileReads           16764991                       # number of cc regfile reads (Count)
system.switch_cpus2.ccRegfileWrites          16804521                       # number of cc regfile writes (Count)
system.switch_cpus2.miscRegfileReads        381241112                       # number of misc regfile reads (Count)
system.switch_cpus2.miscRegfileWrites            3924                       # number of misc regfile writes (Count)
system.switch_cpus2.MemDepUnit__0.insertedLoads     15755283                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.insertedStores      1676540                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingLoads        39689                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingStores        74101                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.branchPred.lookups       14990190                       # Number of BP lookups (Count)
system.switch_cpus2.branchPred.condPredicted     13686280                       # Number of conditional branches predicted (Count)
system.switch_cpus2.branchPred.condIncorrect       144796                       # Number of conditional branches incorrect (Count)
system.switch_cpus2.branchPred.BTBLookups      5984870                       # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.BTBHits        5925347                       # Number of BTB hits (Count)
system.switch_cpus2.branchPred.BTBHitRatio     0.990054                       # BTB Hit Ratio (Ratio)
system.switch_cpus2.branchPred.RASUsed         442532                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus2.branchPred.RASIncorrect         3102                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus2.branchPred.indirectLookups       362126                       # Number of indirect predictor lookups. (Count)
system.switch_cpus2.branchPred.indirectHits       310882                       # Number of indirect target hits. (Count)
system.switch_cpus2.branchPred.indirectMisses        51244                       # Number of indirect misses. (Count)
system.switch_cpus2.branchPred.indirectMispredicted        15476                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus2.commit.commitSquashedInsts      2610974                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus2.commit.commitNonSpecStalls         2080                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus2.commit.branchMispredicts       128042                       # The number of times a branch was mispredicted (Count)
system.switch_cpus2.commit.numCommittedDist::samples     88818798                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::mean     0.553940                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::stdev     1.814741                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::0     77169883     86.88%     86.88% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::1      3824422      4.31%     91.19% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::2      1632087      1.84%     93.03% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::3       955920      1.08%     94.10% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::4       334957      0.38%     94.48% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::5       125231      0.14%     94.62% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::6       308283      0.35%     94.97% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::7       315836      0.36%     95.33% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::8      4152179      4.67%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::total     88818798                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.instsCommitted     41677022                       # Number of instructions committed (Count)
system.switch_cpus2.commit.opsCommitted      49200321                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus2.commit.memRefs           16552408                       # Number of memory references committed (Count)
system.switch_cpus2.commit.loads             15029021                       # Number of loads committed (Count)
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus2.commit.membars                740                       # Number of memory barriers committed (Count)
system.switch_cpus2.commit.branches          14056669                       # Number of branches committed (Count)
system.switch_cpus2.commit.vectorInstructions        44491                       # Number of committed Vector instructions. (Count)
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus2.commit.integer           44387130                       # Number of committed integer instructions. (Count)
system.switch_cpus2.commit.functionCalls       389605                       # Number of function calls committed. (Count)
system.switch_cpus2.commit.committedInstType_0::No_OpClass           17      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntAlu     32574780     66.21%     66.21% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntMult        59342      0.12%     66.33% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntDiv         5057      0.01%     66.34% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     66.34% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     66.34% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     66.34% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     66.34% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.34% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     66.34% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMisc         8231      0.02%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMisc          486      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemRead     15029021     30.55%     96.90% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemWrite      1523387      3.10%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::total     49200321                       # Class of committed instruction (Count)
system.switch_cpus2.commit.commitEligibleSamples      4152179                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus2.decode.idleCycles        13212563                       # Number of cycles decode is idle (Cycle)
system.switch_cpus2.decode.blockedCycles     67092434                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus2.decode.runCycles          6993478                       # Number of cycles decode is running (Cycle)
system.switch_cpus2.decode.unblockCycles      1808138                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus2.decode.squashCycles        129010                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus2.decode.branchResolved      5871078                       # Number of times decode resolved a branch (Count)
system.switch_cpus2.decode.branchMispred        17298                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus2.decode.decodedInsts      52395809                       # Number of instructions handled by decode (Count)
system.switch_cpus2.decode.squashedInsts        49967                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus2.fetch.icacheStallCycles     21455590                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus2.fetch.insts              44910117                       # Number of instructions fetch has processed (Count)
system.switch_cpus2.fetch.branches           14990190                       # Number of branches that fetch encountered (Count)
system.switch_cpus2.fetch.predictedBranches      6678761                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus2.fetch.cycles             65781235                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus2.fetch.squashCycles         292370                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus2.fetch.tlbCycles           1839232                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus2.fetch.miscStallCycles         1178                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus2.fetch.pendingTrapStallCycles         5023                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus2.fetch.pendingQuiesceStallCycles         7180                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus2.fetch.cacheLines          6178724                       # Number of cache lines fetched (Count)
system.switch_cpus2.fetch.icacheSquashes        98184                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus2.fetch.tlbSquashes            7266                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus2.fetch.nisnDist::samples     89235623                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::mean     0.595111                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::stdev     1.734346                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::0        76910245     86.19%     86.19% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::1         1112720      1.25%     87.43% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::2         1649613      1.85%     89.28% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::3         3844142      4.31%     93.59% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::4         1048614      1.18%     94.77% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::5         1257108      1.41%     96.18% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::6          216767      0.24%     96.42% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::7          191192      0.21%     96.63% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::8         3005222      3.37%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::total     89235623                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.branchRate         0.165569                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetch.rate               0.496038                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.lsq0.forwLoads              48888                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus2.lsq0.squashedLoads         726293                       # Number of loads squashed (Count)
system.switch_cpus2.lsq0.ignoredResponses          269                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus2.lsq0.memOrderViolation          969                       # Number of memory ordering violations (Count)
system.switch_cpus2.lsq0.squashedStores        153153                       # Number of stores squashed (Count)
system.switch_cpus2.lsq0.rescheduledLoads        78831                       # Number of loads that were rescheduled (Count)
system.switch_cpus2.lsq0.blockedByCache          5138                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus2.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus2.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus2.mmu.dtb.readHits         15684507                       # DTB read hits (Count)
system.switch_cpus2.mmu.dtb.readMisses        1420761                       # DTB read misses (Count)
system.switch_cpus2.mmu.dtb.writeHits         1637942                       # DTB write hits (Count)
system.switch_cpus2.mmu.dtb.writeMisses         48773                       # DTB write misses (Count)
system.switch_cpus2.mmu.dtb.inserts            398636                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.dtb.prefetchFaults          146                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.dtb.permsFaults           117                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.dtb.readAccesses     17105268                       # DTB read accesses (Count)
system.switch_cpus2.mmu.dtb.writeAccesses      1686715                       # DTB write accesses (Count)
system.switch_cpus2.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.dtb.hits             17322449                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.dtb.misses            1469534                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.dtb.accesses         18791983                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.dtb.walker.walks      1469534                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.dtb.walker.walksLongDescriptor      1469534                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus2.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1          183                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.dtb.walker.walksLongTerminatedAtLevel::Level2          115                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3       398338                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.dtb.walker.squashedBefore      1066805                       # Table walks squashed before starting (Count)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::samples       402729                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::mean  3432.246843                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::stdev  8487.541991                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::0-32767       400284     99.39%     99.39% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::32768-65535         1245      0.31%     99.70% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::65536-98303          989      0.25%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::98304-131071          155      0.04%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::131072-163839           33      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::163840-196607            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::229376-262143            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::262144-294911            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::360448-393215            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::393216-425983            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::425984-458751            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::458752-491519            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::total       402729                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::samples      1452303                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::mean 15537.141545                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::gmean 14032.635716                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::stdev 10431.215391                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::0-32767      1387035     95.51%     95.51% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::32768-65535        51733      3.56%     99.07% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::65536-98303        10965      0.76%     99.82% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::98304-131071         2022      0.14%     99.96% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::131072-163839          215      0.01%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::163840-196607           81      0.01%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::196608-229375           10      0.00%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::229376-262143           12      0.00%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::262144-294911           33      0.00%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::294912-327679           22      0.00%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::327680-360447           19      0.00%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::360448-393215           43      0.00%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::393216-425983           65      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::425984-458751           40      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::458752-491519            8      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::total      1452303                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::samples  24716739684                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::mean     0.836571                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::stdev     1.895596                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::0-3  23253986847     94.08%     94.08% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::4-7   1010858667      4.09%     98.17% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::8-11    144820221      0.59%     98.76% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::12-15    297377262      1.20%     99.96% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::16-19      6234228      0.03%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::20-23       831285      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::24-27      1477203      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::28-31       919464      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::32-35       234507      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::total  24716739684                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pageSizes::4KiB       398338     99.93%     99.93% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.dtb.walker.pageSizes::2MiB          115      0.03%     99.95% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.dtb.walker.pageSizes::1GiB          183      0.05%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.dtb.walker.pageSizes::total       398636                       # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Requested::Data      1469534                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Requested::total      1469534                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Completed::Data       398636                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Completed::total       398636                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin::total      1868170                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.instHits          6184563                       # ITB inst hits (Count)
system.switch_cpus2.mmu.itb.instMisses          47897                       # ITB inst misses (Count)
system.switch_cpus2.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus2.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus2.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus2.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus2.mmu.itb.inserts             44458                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.itb.permsFaults           196                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus2.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus2.mmu.itb.instAccesses      6232460                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.itb.hits              6184563                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.itb.misses              47897                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.itb.accesses          6232460                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.walker.walks        47897                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.itb.walker.walksLongDescriptor        47887                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus2.mmu.itb.walker.walksLongTerminatedAtLevel::Level2           61                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.itb.walker.walksLongTerminatedAtLevel::Level3        44397                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.itb.walker.squashedBefore         1491                       # Table walks squashed before starting (Count)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::samples        46406                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::mean   256.257381                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::stdev  2164.556015                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::0-8191        45856     98.81%     98.81% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::8192-16383          495      1.07%     99.88% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::16384-24575           33      0.07%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::24576-32767            2      0.00%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::40960-49151            4      0.01%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::57344-65535            2      0.00%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::65536-73727            2      0.00%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::73728-81919            4      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::81920-90111            4      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::90112-98303            3      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::122880-131071            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::total        46406                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::samples        45939                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::mean 13388.707046                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::gmean 12923.631477                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::stdev  5269.181413                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::0-16383        43435     94.55%     94.55% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::16384-32767         2277      4.96%     99.51% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::32768-49151           73      0.16%     99.66% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::49152-65535            9      0.02%     99.68% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::65536-81919           43      0.09%     99.78% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::81920-98303           60      0.13%     99.91% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::98304-114687           32      0.07%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::114688-131071            5      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::131072-147455            3      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::147456-163839            2      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::total        45939                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::samples  22258252124                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::mean     0.564774                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::stdev     0.496040                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::0   9689991419     43.53%     43.53% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::1  12565731087     56.45%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::2      2459184      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::3        59241      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::4         2730      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::5         2457      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::6         2730      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::7         2457      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::8          819      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::total  22258252124                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pageSizes::4KiB        44397     99.86%     99.86% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.itb.walker.pageSizes::2MiB           61      0.14%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.itb.walker.pageSizes::total        44458                       # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Requested::Inst        47887                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Requested::total        47887                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Completed::Inst        44458                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Completed::total        44458                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin::total        92345                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  27343804761                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.rename.squashCycles        129010                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus2.rename.idleCycles        14059027                       # Number of cycles rename is idle (Cycle)
system.switch_cpus2.rename.blockCycles       31189460                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus2.rename.serializeStallCycles       692101                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus2.rename.runCycles          7833050                       # Number of cycles rename is running (Cycle)
system.switch_cpus2.rename.unblockCycles     35332975                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus2.rename.renamedInsts      52120370                       # Number of instructions processed by rename (Count)
system.switch_cpus2.rename.ROBFullEvents         5097                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus2.rename.IQFullEvents       3855181                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus2.rename.LQFullEvents      33660236                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus2.rename.SQFullEvents        133060                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus2.rename.renamedOperands     53012549                       # Number of destination operands rename has renamed (Count)
system.switch_cpus2.rename.lookups           73592831                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus2.rename.intLookups        56268399                       # Number of integer rename lookups (Count)
system.switch_cpus2.rename.vecLookups           26044                       # Number of vector rename lookups (Count)
system.switch_cpus2.rename.committedMaps     50148735                       # Number of HB maps that are committed (Count)
system.switch_cpus2.rename.undoneMaps         2863892                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus2.rename.serializing          20258                       # count of serializing insts renamed (Count)
system.switch_cpus2.rename.tempSerializing         1866                       # count of temporary serializing insts renamed (Count)
system.switch_cpus2.rename.skidInsts         10742006                       # count of insts added to the skid buffer (Count)
system.switch_cpus2.rob.reads               136476847                       # The number of ROB reads (Count)
system.switch_cpus2.rob.writes              104040413                       # The number of ROB writes (Count)
system.switch_cpus2.thread_0.numInsts        41670115                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps          49193414                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles                90537587                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.instsAdded              110581289                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus3.nonSpecInstsAdded             326                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus3.instsIssued             110019015                       # Number of instructions issued (Count)
system.switch_cpus3.squashedInstsIssued          6808                       # Number of squashed instructions issued (Count)
system.switch_cpus3.squashedInstsExamined      2258674                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus3.squashedOperandsExamined      2012379                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus3.squashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus3.numIssuedDist::samples     90462432                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::mean      1.216185                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::stdev     1.779913                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::0         47545064     52.56%     52.56% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::1         17389835     19.22%     71.78% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::2          7534882      8.33%     80.11% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::3          6897879      7.63%     87.74% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::4          5328938      5.89%     93.63% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::5          1930187      2.13%     95.76% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::6          1789313      1.98%     97.74% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::7          1207458      1.33%     99.07% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::8           838876      0.93%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::total     90462432                       # Number of insts issued each cycle (Count)
system.switch_cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntAlu         344607     21.86%     21.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntMult        122503      7.77%     29.63% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntDiv            348      0.02%     29.66% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatAdd            3      0.00%     29.66% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCmp         1177      0.07%     29.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCvt            1      0.00%     29.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMult        93992      5.96%     35.69% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMultAcc        47650      3.02%     38.72% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatDiv           85      0.01%     38.72% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMisc       291927     18.52%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatSqrt            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAdd             0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAddAcc            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAlu             0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCmp             0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCvt             0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMisc            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMult            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMultAcc            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShift            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShiftAcc            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdDiv             0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSqrt            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAdd            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAlu            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCmp            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCvt            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatDiv            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMisc            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMult            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMultAcc            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatSqrt            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAdd            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAlu            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceCmp            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAes             0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAesMix            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash2            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash2            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma2            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma3            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdPredAlu            0      0.00%     57.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemRead        260769     16.54%     73.79% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemWrite       413222     26.21%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statIssuedInstType_0::No_OpClass            6      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntAlu     68917860     62.64%     62.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntMult       953788      0.87%     63.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntDiv           67      0.00%     63.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatAdd      3307715      3.01%     66.52% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCmp       882596      0.80%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCvt         5547      0.01%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMult      1884053      1.71%     69.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMultAcc      1068074      0.97%     70.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatDiv        74098      0.07%     70.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMisc      2421708      2.20%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatSqrt            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAdd            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAlu         5800      0.01%     72.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCmp            0      0.00%     72.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCvt            0      0.00%     72.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMisc       155275      0.14%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMult            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShift            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMult            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAes            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemRead     18017058     16.38%     88.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemWrite     12325370     11.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::total    110019015                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.issueRate                1.215175                       # Inst issue rate ((Count/Cycle))
system.switch_cpus3.fuBusy                    1576284                       # FU busy when requested (Count)
system.switch_cpus3.fuBusyRate               0.014327                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus3.intInstQueueReads       284386225                       # Number of integer instruction queue reads (Count)
system.switch_cpus3.intInstQueueWrites       98817151                       # Number of integer instruction queue writes (Count)
system.switch_cpus3.intInstQueueWakeupAccesses     95799980                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus3.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus3.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus3.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus3.vecInstQueueReads        27697320                       # Number of vector instruction queue reads (Count)
system.switch_cpus3.vecInstQueueWrites       14023358                       # Number of vector instruction queue writes (Count)
system.switch_cpus3.vecInstQueueWakeupAccesses     13555427                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus3.intAluAccesses           97523435                       # Number of integer alu accesses (Count)
system.switch_cpus3.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus3.vecAluAccesses           14071858                       # Number of vector alu accesses (Count)
system.switch_cpus3.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus3.squashCycles               145070                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus3.blockCycles                703696                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus3.unblockCycles              125962                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus3.dispatchedInsts         110582656                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus3.dispSquashedInsts            4041                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus3.dispLoadInsts            17948872                       # Number of dispatched load instructions (Count)
system.switch_cpus3.dispStoreInsts           12378500                       # Number of dispatched store instructions (Count)
system.switch_cpus3.dispNonSpecInsts              241                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus3.iqFullEvents                34671                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus3.lsqFullEvents               27936                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus3.memOrderViolationEvents          221                       # Number of memory order violations (Count)
system.switch_cpus3.predictedTakenIncorrect        52934                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus3.predictedNotTakenIncorrect        92428                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus3.branchMispredicts          145362                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus3.numInsts                109510235                       # Number of executed instructions (Count)
system.switch_cpus3.numLoadInsts             17884245                       # Number of load instructions executed (Count)
system.switch_cpus3.numSquashedInsts           397574                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus3.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus3.numNop                       1041                       # Number of nop insts executed (Count)
system.switch_cpus3.numRefs                  30208265                       # Number of memory reference insts executed (Count)
system.switch_cpus3.numBranches              16492665                       # Number of branches executed (Count)
system.switch_cpus3.numStoreInsts            12324020                       # Number of stores executed (Count)
system.switch_cpus3.numRate                  1.209555                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.instsToCommit           109358163                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus3.writebackCount          109355407                       # Cumulative count of insts written-back (Count)
system.switch_cpus3.producerInst             60032820                       # Number of instructions producing a value (Count)
system.switch_cpus3.consumerInst             97374564                       # Number of instructions consuming a value (Count)
system.switch_cpus3.wbRate                   1.207845                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus3.wbFanout                 0.616514                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus3.timesIdled                    687                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus3.idleCycles                  75155                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus3.committedInsts           95176641                       # Number of Instructions Simulated (Count)
system.switch_cpus3.committedOps            108322871                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.cpi                      0.951258                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus3.totalCpi                 0.951258                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus3.ipc                      1.051239                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus3.totalIpc                 1.051239                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus3.intRegfileReads         118049590                       # Number of integer regfile reads (Count)
system.switch_cpus3.intRegfileWrites         71464969                       # Number of integer regfile writes (Count)
system.switch_cpus3.vecRegfileReads          17756940                       # number of vector regfile reads (Count)
system.switch_cpus3.vecRegfileWrites         11433081                       # number of vector regfile writes (Count)
system.switch_cpus3.ccRegfileReads           34505997                       # number of cc regfile reads (Count)
system.switch_cpus3.ccRegfileWrites          35317305                       # number of cc regfile writes (Count)
system.switch_cpus3.miscRegfileReads        674976625                       # number of misc regfile reads (Count)
system.switch_cpus3.miscRegfileWrites         7570550                       # number of misc regfile writes (Count)
system.switch_cpus3.MemDepUnit__0.insertedLoads     17948872                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.insertedStores     12378500                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingLoads         3270                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingStores        18850                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.branchPred.lookups       16954598                       # Number of BP lookups (Count)
system.switch_cpus3.branchPred.condPredicted     13397392                       # Number of conditional branches predicted (Count)
system.switch_cpus3.branchPred.condIncorrect       145169                       # Number of conditional branches incorrect (Count)
system.switch_cpus3.branchPred.BTBLookups      7956506                       # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.BTBHits        7835901                       # Number of BTB hits (Count)
system.switch_cpus3.branchPred.BTBHitRatio     0.984842                       # BTB Hit Ratio (Ratio)
system.switch_cpus3.branchPred.RASUsed         935857                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus3.branchPred.RASIncorrect           27                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus3.branchPred.indirectLookups       875842                       # Number of indirect predictor lookups. (Count)
system.switch_cpus3.branchPred.indirectHits       711720                       # Number of indirect target hits. (Count)
system.switch_cpus3.branchPred.indirectMisses       164122                       # Number of indirect misses. (Count)
system.switch_cpus3.branchPred.indirectMispredicted          104                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus3.commit.commitSquashedInsts      2258748                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus3.commit.commitNonSpecStalls          276                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus3.commit.branchMispredicts       144831                       # The number of times a branch was mispredicted (Count)
system.switch_cpus3.commit.numCommittedDist::samples     90099486                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::mean     1.202269                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::stdev     2.423665                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::0     63361194     70.32%     70.32% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::1      7766266      8.62%     78.94% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::2      4575488      5.08%     84.02% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::3      1519708      1.69%     85.71% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::4      2579937      2.86%     88.57% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::5       828070      0.92%     89.49% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::6      1104952      1.23%     90.72% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::7      1153314      1.28%     92.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::8      7210557      8.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::total     90099486                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.instsCommitted     95177600                       # Number of instructions committed (Count)
system.switch_cpus3.commit.opsCommitted     108323830                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus3.commit.memRefs           29938093                       # Number of memory references committed (Count)
system.switch_cpus3.commit.loads             17666949                       # Number of loads committed (Count)
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus3.commit.membars                144                       # Number of memory barriers committed (Count)
system.switch_cpus3.commit.branches          16355596                       # Number of branches committed (Count)
system.switch_cpus3.commit.vectorInstructions     13477248                       # Number of committed Vector instructions. (Count)
system.switch_cpus3.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus3.commit.integer           87957556                       # Number of committed integer instructions. (Count)
system.switch_cpus3.commit.functionCalls       935006                       # Number of function calls committed. (Count)
system.switch_cpus3.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntAlu     67684431     62.48%     62.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntMult       953683      0.88%     63.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntDiv           36      0.00%     63.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatAdd      3306592      3.05%     66.42% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCmp       878213      0.81%     67.23% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCvt         5392      0.00%     67.23% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMult      1874747      1.73%     68.96% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc      1061350      0.98%     69.94% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatDiv        70680      0.07%     70.01% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMisc      2389685      2.21%     72.21% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     72.21% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     72.21% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.21% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAlu         5792      0.01%     72.22% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     72.22% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     72.22% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMisc       155136      0.14%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.36% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemRead     17666949     16.31%     88.67% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemWrite     12271144     11.33%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::total    108323830                       # Class of committed instruction (Count)
system.switch_cpus3.commit.commitEligibleSamples      7210557                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus3.decode.idleCycles        40397030                       # Number of cycles decode is idle (Cycle)
system.switch_cpus3.decode.blockedCycles     28145254                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus3.decode.runCycles         20982812                       # Number of cycles decode is running (Cycle)
system.switch_cpus3.decode.unblockCycles       792266                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus3.decode.squashCycles        145070                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus3.decode.branchResolved      7826057                       # Number of times decode resolved a branch (Count)
system.switch_cpus3.decode.branchMispred          339                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus3.decode.decodedInsts     111647406                       # Number of instructions handled by decode (Count)
system.switch_cpus3.decode.squashedInsts         1259                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus3.fetch.icacheStallCycles     50065291                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus3.fetch.insts              98489641                       # Number of instructions fetch has processed (Count)
system.switch_cpus3.fetch.branches           16954598                       # Number of branches that fetch encountered (Count)
system.switch_cpus3.fetch.predictedBranches      9483478                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus3.fetch.cycles             40238494                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus3.fetch.squashCycles         290816                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus3.fetch.tlbCycles             12435                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus3.fetch.miscStallCycles          563                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus3.fetch.pendingTrapStallCycles           76                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus3.fetch.pendingQuiesceStallCycles          165                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus3.fetch.cacheLines         16664069                       # Number of cache lines fetched (Count)
system.switch_cpus3.fetch.icacheSquashes        56715                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus3.fetch.tlbSquashes              48                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus3.fetch.nisnDist::samples     90462432                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::mean     1.235827                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::stdev     2.492409                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::0        67016985     74.08%     74.08% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::1         4651319      5.14%     79.22% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::2         2125682      2.35%     81.57% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::3         1326334      1.47%     83.04% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::4         1570674      1.74%     84.78% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::5         5026949      5.56%     90.33% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::6          733055      0.81%     91.14% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::7          992996      1.10%     92.24% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::8         7018438      7.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::total     90462432                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.branchRate         0.187266                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetch.rate               1.087832                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.lsq0.forwLoads             283754                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus3.lsq0.squashedLoads         281913                       # Number of loads squashed (Count)
system.switch_cpus3.lsq0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus3.lsq0.memOrderViolation          221                       # Number of memory ordering violations (Count)
system.switch_cpus3.lsq0.squashedStores        107353                       # Number of stores squashed (Count)
system.switch_cpus3.lsq0.rescheduledLoads        73329                       # Number of loads that were rescheduled (Count)
system.switch_cpus3.lsq0.blockedByCache           265                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus3.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus3.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus3.mmu.dtb.readHits         17928557                       # DTB read hits (Count)
system.switch_cpus3.mmu.dtb.readMisses         109980                       # DTB read misses (Count)
system.switch_cpus3.mmu.dtb.writeHits        12324021                       # DTB write hits (Count)
system.switch_cpus3.mmu.dtb.writeMisses          1217                       # DTB write misses (Count)
system.switch_cpus3.mmu.dtb.inserts             52803                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.dtb.prefetchFaults           12                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.dtb.permsFaults             9                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.dtb.readAccesses     18038537                       # DTB read accesses (Count)
system.switch_cpus3.mmu.dtb.writeAccesses     12325238                       # DTB write accesses (Count)
system.switch_cpus3.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.dtb.hits             30252578                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.dtb.misses             111197                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.dtb.accesses         30363775                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.dtb.walker.walks       111197                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.dtb.walker.walksLongDescriptor       111197                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus3.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1           12                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3        52791                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.dtb.walker.squashedBefore        58372                       # Table walks squashed before starting (Count)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::samples        52825                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::mean    83.308282                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::stdev  2416.059082                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::0-16383        52767     99.89%     99.89% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::16384-32767           21      0.04%     99.93% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::32768-49151            8      0.02%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::49152-65535           17      0.03%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::65536-81919            3      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::81920-98303            1      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::98304-114687            4      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::147456-163839            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::180224-196607            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::245760-262143            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::total        52825                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::samples       111062                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::mean 24644.526724                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::gmean 14841.061377                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::stdev 33120.572122                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::0-32767        90085     81.11%     81.11% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::32768-65535         8291      7.47%     88.58% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::65536-98303        11602     10.45%     99.02% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::98304-131071          429      0.39%     99.41% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::131072-163839           93      0.08%     99.49% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::163840-196607           68      0.06%     99.56% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::196608-229375           43      0.04%     99.59% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::229376-262143           13      0.01%     99.61% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::262144-294911           26      0.02%     99.63% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::294912-327679           73      0.07%     99.69% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::327680-360447           80      0.07%     99.77% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::360448-393215           95      0.09%     99.85% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::393216-425983          130      0.12%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::425984-458751           24      0.02%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::458752-491519            9      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::491520-524287            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::total       111062                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::samples  24716925597                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::mean     0.913238                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::stdev     1.028347                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::0-1  24562540548     99.38%     99.38% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::2-3     38152569      0.15%     99.53% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::4-5     31049109      0.13%     99.66% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::6-7     10671570      0.04%     99.70% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::8-9     11892153      0.05%     99.75% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::10-11      4629807      0.02%     99.77% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::12-13      3922464      0.02%     99.78% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::14-15      5811624      0.02%     99.80% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::16-17      7484295      0.03%     99.84% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::18-19      3220581      0.01%     99.85% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::20-21      3517605      0.01%     99.86% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::22-23     33812142      0.14%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::24-25         1638      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::26-27         3276      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::28-29       216216      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::total  24716925597                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pageSizes::4KiB        52791     99.98%     99.98% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb.walker.pageSizes::1GiB           12      0.02%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb.walker.pageSizes::total        52803                       # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Requested::Data       111197                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Requested::total       111197                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Completed::Data        52803                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Completed::total        52803                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin::total       164000                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.instHits         16664119                       # ITB inst hits (Count)
system.switch_cpus3.mmu.itb.instMisses            158                       # ITB inst misses (Count)
system.switch_cpus3.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus3.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus3.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus3.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus3.mmu.itb.inserts               138                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.itb.permsFaults             6                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus3.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus3.mmu.itb.instAccesses     16664277                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.itb.hits             16664119                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.itb.misses                158                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.itb.accesses         16664277                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.walker.walks          158                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.itb.walker.walksLongDescriptor          157                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus3.mmu.itb.walker.walksLongTerminatedAtLevel::Level3          138                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.itb.walker.squashedBefore           17                       # Table walks squashed before starting (Count)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::samples          141                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::mean  3620.638298                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::stdev 25665.021189                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::0-32767          137     97.16%     97.16% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::32768-65535            2      1.42%     98.58% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::65536-98303            1      0.71%     99.29% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::262144-294911            1      0.71%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::total          141                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::samples          154                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::mean 46007.590909                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::gmean 31437.783067                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::stdev 42388.343083                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::0-32767           88     57.14%     57.14% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::32768-65535            9      5.84%     62.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::65536-98303           46     29.87%     92.86% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::98304-131071            8      5.19%     98.05% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::131072-163839            1      0.65%     98.70% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::163840-196607            1      0.65%     99.35% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::327680-360447            1      0.65%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::total          154                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::samples  -1792034415                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::mean     1.002344                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::gmean          inf                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::0      4258800     -0.24%     -0.24% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::1  -1796351091    100.24%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::2        57876     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::total  -1792034415                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pageSizes::4KiB          138    100.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.itb.walker.pageSizes::total          138                       # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Requested::Inst          157                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Requested::total          157                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Completed::Inst          138                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Completed::total          138                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin::total          295                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  27343804761                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.rename.squashCycles        145070                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus3.rename.idleCycles        40990984                       # Number of cycles rename is idle (Cycle)
system.switch_cpus3.rename.blockCycles       13719496                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus3.rename.serializeStallCycles     11471692                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus3.rename.runCycles         21109023                       # Number of cycles rename is running (Cycle)
system.switch_cpus3.rename.unblockCycles      3026167                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus3.rename.renamedInsts     111592744                       # Number of instructions processed by rename (Count)
system.switch_cpus3.rename.ROBFullEvents        55493                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus3.rename.IQFullEvents       1757282                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus3.rename.LQFullEvents        345849                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus3.rename.SQFullEvents        116876                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus3.rename.renamedOperands    128405051                       # Number of destination operands rename has renamed (Count)
system.switch_cpus3.rename.lookups          209908254                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus3.rename.intLookups       119983167                       # Number of integer rename lookups (Count)
system.switch_cpus3.rename.vecLookups        18022709                       # Number of vector rename lookups (Count)
system.switch_cpus3.rename.committedMaps    124604484                       # Number of HB maps that are committed (Count)
system.switch_cpus3.rename.undoneMaps         3800464                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus3.rename.serializing         323558                       # count of serializing insts renamed (Count)
system.switch_cpus3.rename.tempSerializing          234                       # count of temporary serializing insts renamed (Count)
system.switch_cpus3.rename.skidInsts          7139905                       # count of insts added to the skid buffer (Count)
system.switch_cpus3.rob.reads               193471369                       # The number of ROB reads (Count)
system.switch_cpus3.rob.writes              221528191                       # The number of ROB writes (Count)
system.switch_cpus3.thread_0.numInsts        95176641                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps         108322871                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tol3bus.transDist::ReadReq                  49                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadResp            2567575                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteReq                 24                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteResp                24                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty        54368                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict          3287203                       # Transaction distribution (Count)
system.tol3bus.transDist::HardPFReq            166590                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq               44                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp              44                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             11622                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            11622                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq       2567524                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateReq          4288                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateResp         4288                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port       124947                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port          373                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port      5618832                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu3.l2cache.mem_side_port::system.l3.cpu_side_port      1981095                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount::total                7725247                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port      3968712                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port         9672                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port    120880332                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu3.l2cache.mem_side_port::system.l3.cpu_side_port     42780680                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize::total               167639396                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                          950018                       # Total snoops (Count)
system.tol3bus.snoopTraffic                    905920                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples           3533511                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.022297                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.169063                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                 3463203     98.01%     98.01% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                   65284      1.85%     99.86% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::2                    1618      0.05%     99.90% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::3                    3357      0.10%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::4                      49      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               4                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total             3533511                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 6847665094179                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy         1427942202                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy          41321231                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer1.occupancy            164351                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer2.occupancy        1532241002                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer2.utilization             0.1                       # Layer utilization (Ratio)
system.tol3bus.respLayer3.occupancy         546888521                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests       5141850                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests      2554743                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests         7505                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops           66372                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops        64978                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops         1394                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
