# Memory Barriers - ë©”ëª¨ë¦¬ ë°°ë¦¬ì–´

---

## ğŸ¯ í•µì‹¬ ì§ˆë¬¸

ì´ ë¬¸ì„œë¥¼ ì½ê³  ë‚˜ë©´ ë‹¤ìŒ ì§ˆë¬¸ì— ë‹µí•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

- Memory Barrier(ë©”ëª¨ë¦¬ ì¥ë²½)ëŠ” ë¬´ì—‡ì´ë©°, ì™œ í•„ìš”í•œê°€?
- LoadLoad, StoreStore, LoadStore, StoreLoadì˜ ì°¨ì´ëŠ”?
- Javaì˜ volatile, synchronizedê°€ ì–´ë–¤ Barrierë¥¼ ì‚½ì…í•˜ëŠ”ê°€?
- CPU ëª…ë ¹ì–´ ìˆ˜ì¤€ì—ì„œ BarrierëŠ” ì–´ë–»ê²Œ êµ¬í˜„ë˜ëŠ”ê°€?

---

## ğŸ” ì™œ ì´ê²Œ ì¡´ì¬í•˜ëŠ”ê°€

### ë¬¸ì œ: CPU ì¬ì •ë ¬ê³¼ ìºì‹œ ì¼ê´€ì„±

```
CPUëŠ” ì„±ëŠ¥ì„ ìœ„í•´ ì¬ì •ë ¬:
  Store Buffer
  Invalidation Queue
  Out-of-Order Execution

ê²°ê³¼:
  ë©€í‹°ì½”ì–´ì—ì„œ ì˜ˆì¸¡ ë¶ˆê°€ëŠ¥í•œ ë™ì‘
```

Memory BarrierëŠ” **ì¬ì •ë ¬ì„ ì œí•œ**í•œë‹¤.

---

## ğŸ“ Memory Barrier ì¢…ë¥˜

### 1. LoadLoad Barrier

```
LoadLoad Barrier

Load1
LoadLoad Barrier
Load2

ë³´ì¥:
  Load1ì´ Load2ë³´ë‹¤ ë¨¼ì € ì‹¤í–‰
  
ì˜ˆ:
  x = a;  // Load1
  LoadLoad
  y = b;  // Load2
  
  â†’ a ì½ê¸°ê°€ b ì½ê¸°ë³´ë‹¤ ë¨¼ì €

CPU ëª…ë ¹ì–´ (x86):
  (ëŒ€ë¶€ë¶„ ë¶ˆí•„ìš”, TSO ëª¨ë¸)
```

---

### 2. StoreStore Barrier

```
StoreStore Barrier

Store1
StoreStore Barrier
Store2

ë³´ì¥:
  Store1ì´ Store2ë³´ë‹¤ ë¨¼ì € ì™„ë£Œ
  
ì˜ˆ:
  a = 1;  // Store1
  StoreStore
  b = 2;  // Store2
  
  â†’ a = 1ì´ ìºì‹œ/ë©”ëª¨ë¦¬ ë°˜ì˜ í›„ b = 2

CPU ëª…ë ¹ì–´ (x86):
  (ëŒ€ë¶€ë¶„ ë¶ˆí•„ìš”, TSO ëª¨ë¸)
```

---

### 3. LoadStore Barrier

```
LoadStore Barrier

Load
LoadStore Barrier
Store

ë³´ì¥:
  Loadê°€ Storeë³´ë‹¤ ë¨¼ì € ì‹¤í–‰
  
ì˜ˆ:
  x = a;  // Load
  LoadStore
  b = 2;  // Store
  
  â†’ a ì½ê¸° í›„ b ì“°ê¸°

CPU ëª…ë ¹ì–´ (x86):
  (ëŒ€ë¶€ë¶„ ë¶ˆí•„ìš”, TSO ëª¨ë¸)
```

---

### 4. StoreLoad Barrier

```
StoreLoad Barrier

Store
StoreLoad Barrier
Load

ë³´ì¥:
  Storeê°€ ì™„ì „íˆ ì™„ë£Œ í›„ Load ì‹¤í–‰
  (ê°€ì¥ ë¹„ì‹¼ ë°°ë¦¬ì–´)
  
ì˜ˆ:
  a = 1;  // Store
  StoreLoad
  x = b;  // Load
  
  â†’ a = 1ì´ ëª¨ë“  CPUì— ë³´ì¸ í›„ b ì½ê¸°

CPU ëª…ë ¹ì–´ (x86):
  mfence (Memory Fence)
  lock addl $0, 0(%%rsp)
  
ë¹„ìš©: ~20ns
```

---

## ğŸ”§ Java êµ¬ë¬¸ê³¼ Barrier

### 1. volatile ì“°ê¸°

```
volatile int v;

a = 1;
b = 2;
[StoreStore Barrier]
v = 3;  // volatile write
[StoreLoad Barrier]

ë³´ì¥:
  - a, b ì“°ê¸°ê°€ v ì“°ê¸° ì „ ì™„ë£Œ
  - v ì“°ê¸°ê°€ ëª¨ë“  CPUì— ë³´ì„
```

---

### 2. volatile ì½ê¸°

```
volatile int v;

x = v;  // volatile read
[LoadLoad Barrier]
[LoadStore Barrier]
y = a;
z = b;

ë³´ì¥:
  - v ì½ê¸°ê°€ a, b ì½ê¸°ë³´ë‹¤ ë¨¼ì €
  - v ì½ê¸° ì‹œ ìµœì‹  ê°’ íšë“
```

---

### 3. synchronized

```
synchronized (obj) {
    [LoadLoad Barrier]
    [LoadStore Barrier]
    // Critical Section
    [StoreStore Barrier]
    [StoreLoad Barrier]
}

ë³´ì¥:
  ëª¨ë“  ì¬ì •ë ¬ ë°©ì§€
  ì™„ì „í•œ ê°€ì‹œì„±
```

---

### 4. final í•„ë“œ

```
class Point {
    final int x;
    final int y;
    
    Point(int x, int y) {
        this.x = x;
        this.y = y;
        [StoreStore Barrier]  // ìƒì„±ì ë
    }
}

ë³´ì¥:
  final í•„ë“œ ì´ˆê¸°í™” ì™„ë£Œ
```

---

## ğŸ’» CPUë³„ Barrier êµ¬í˜„

### 1. x86/x64 (TSO ëª¨ë¸)

```
Total Store Ordering (TSO):
  - LoadëŠ” ì¬ì •ë ¬ ì•ˆ ë¨
  - StoreëŠ” Store Buffer ì‚¬ìš©
  - Store-Loadë§Œ ì¬ì •ë ¬ ê°€ëŠ¥

í•„ìš”í•œ Barrier:
  StoreLoadë§Œ ëª…ì‹œì  í•„ìš”
  
  mfence    // Full Memory Barrier
  lfence    // Load Fence
  sfence    // Store Fence
  
volatile ì“°ê¸°:
  mov [addr], value
  lock addl $0, 0(%%rsp)  // StoreLoad
  
ë¹„ìš©:
  mfence: ~20ns
```

---

### 2. ARM (Weak Ordering)

```
Weak Ordering:
  ëª¨ë“  ì¬ì •ë ¬ ê°€ëŠ¥
  
í•„ìš”í•œ Barrier:
  ëª¨ë“  ì¢…ë¥˜
  
  dmb (Data Memory Barrier)
  dsb (Data Synchronization Barrier)
  isb (Instruction Synchronization Barrier)
  
volatile ì“°ê¸°:
  dmb ishst  // StoreStore
  str [addr], value
  dmb ish    // StoreLoad
  
ë¹„ìš©:
  dmb: ~ìˆ˜ì‹­ ns
```

---

## âš¡ ì‹¤ë¬´ ì„íŒ©íŠ¸

### Lazy Initialization (DCL)

```java
// âŒ ì˜ëª»ëœ DCL
class Singleton {
    private static Singleton instance;
    
    static Singleton getInstance() {
        if (instance == null) {
            synchronized (Singleton.class) {
                if (instance == null) {
                    instance = new Singleton();
                    // ì¬ì •ë ¬ ìœ„í—˜:
                    // 1. ë©”ëª¨ë¦¬ í• ë‹¹
                    // 2. instance = ì£¼ì†Œ (ì¬ì •ë ¬!)
                    // 3. ìƒì„±ì ì‹¤í–‰
                }
            }
        }
        return instance;
    }
}

// âœ… volatileë¡œ í•´ê²°
private static volatile Singleton instance;
```

---

### Happens-Before ì²´ì¸

```java
int a = 0;
volatile int v = 0;
int b = 0;

// Thread 1
a = 1;
[StoreStore]
v = 2;  // volatile
[StoreLoad]

// Thread 2
[LoadLoad]
[LoadStore]
x = v;  // volatile
y = a;  // a = 1 ë³´ì¥
```

---

## ğŸš« í”í•œ ì˜¤í•´

### "x86ì€ Barrierê°€ í•„ìš” ì—†ë‹¤"

```
âŒ ì˜ëª»ëœ ì´í•´:
  x86ì€ TSOë¼ì„œ Barrier ë¶ˆí•„ìš”

âœ… ì‹¤ì œ:
  Store-LoadëŠ” ì¬ì •ë ¬ë¨
  
  í•„ìš”í•œ ê²½ìš°:
  - volatile ì“°ê¸° í›„ ì½ê¸°
  - synchronized unlock/lock
  - Atomic ì—°ì‚°
  
  mfence í•„ìˆ˜
```

---

### "BarrierëŠ” ì„±ëŠ¥ì„ í¬ê²Œ ì €í•˜ì‹œí‚¨ë‹¤"

```
âŒ ì˜ëª»ëœ ì´í•´:
  BarrierëŠ” í•­ìƒ ëŠë¦¼

âœ… ì‹¤ì œ:
  x86ì—ì„œ ëŒ€ë¶€ë¶„ ë¬´ë£Œ
  
  ë¹„ìš©:
  - LoadLoad: ~0ns (TSO)
  - StoreStore: ~0ns (TSO)
  - LoadStore: ~0ns (TSO)
  - StoreLoad: ~20ns (mfence)
  
  ARMì—ì„œëŠ” ëª¨ë‘ ë¹„ìš©
```

---

## ğŸ“Œ í•µì‹¬ ì •ë¦¬

```
Memory Barrier ì¢…ë¥˜
  LoadLoad: Load ìˆœì„œ ë³´ì¥
  StoreStore: Store ìˆœì„œ ë³´ì¥
  LoadStore: Load â†’ Store ìˆœì„œ
  StoreLoad: Store â†’ Load ìˆœì„œ (ë¹„ìŒˆ)

volatile
  ì“°ê¸°: StoreStore + StoreLoad
  ì½ê¸°: LoadLoad + LoadStore

synchronized
  ì§„ì…: LoadLoad + LoadStore
  ì¢…ë£Œ: StoreStore + StoreLoad

final
  ìƒì„±ì ë: StoreStore

CPUë³„ êµ¬í˜„
  x86 (TSO): StoreLoadë§Œ í•„ìš” (mfence)
  ARM (Weak): ëª¨ë“  Barrier í•„ìš” (dmb)

ë¹„ìš© (x86)
  LoadLoad/StoreStore/LoadStore: ~0ns
  StoreLoad: ~20ns

ì‹¤ë¬´
  volatile: Lazy Init, í”Œë˜ê·¸
  synchronized: Critical Section
  final: ë¶ˆë³€ ê°ì²´
```

---

## ğŸ¤” ìƒê°í•´ë³¼ ë¬¸ì œ

**Q1.** volatile ì“°ê¸°ê°€ StoreStoreì™€ StoreLoadë¥¼ ëª¨ë‘ ì‚½ì…í•˜ëŠ” ì´ìœ ë¥¼ ì„¤ëª…í•˜ë¼.

**Q2.** x86 (TSO)ì™€ ARM (Weak Ordering)ì—ì„œ ë‹¤ìŒ ì½”ë“œì˜ Barrier ë¹„ìš©ì„ ë¹„êµí•˜ë¼.

```java
volatile int v;
a = 1;
v = 2;
x = v;
```

**Q3.** synchronizedê°€ 4ê°œì˜ Memory Barrierë¥¼ ëª¨ë‘ ì‚¬ìš©í•˜ëŠ” ì´ìœ ë¥¼ Happens-Before ê´€ì ì—ì„œ ì„¤ëª…í•˜ë¼.

> ğŸ’¡ **í•´ì„¤**
>
> **Q1.** volatile ì“°ê¸°ì— 2ê°œ Barrier í•„ìš”: â‘  StoreStore â€” volatile ì“°ê¸° ì „ ëª¨ë“  ì¼ë°˜ Storeê°€ ì™„ë£Œë˜ë„ë¡ ë³´ì¥. ì˜ˆ: `a=1; v=2;` â†’ a=1ì´ ë¨¼ì € ë©”ëª¨ë¦¬ ë°˜ì˜. â‘¡ StoreLoad â€” volatile ì“°ê¸°ê°€ ëª¨ë“  CPUì— ë³´ì¸ í›„ ë‹¤ìŒ Load ì‹¤í–‰. ì˜ˆ: `v=2; x=b;` â†’ v=2ê°€ ëª¨ë“  ì½”ì–´ì— ë³´ì¸ í›„ b ì½ê¸°. StoreStoreë§Œìœ¼ë¡œ ë¶€ì¡±í•œ ì´ìœ : volatile ì“°ê¸° í›„ ì½ê¸°ì—ì„œ ìµœì‹  ê°’ ë³´ì¥ í•„ìš” â†’ StoreLoad í•„ìˆ˜. ê²°ê³¼: volatile ì“°ê¸°ëŠ” ê°€ì¥ ê°•ë ¥í•œ ë™ê¸°í™” (2ê°œ Barrier).
>
> **Q2.** x86 ë¹„ìš©: â‘  `a=1` â†’ 0ns (ì¼ë°˜ Store). â‘¡ StoreStore Barrier â†’ 0ns (TSOë¼ì„œ ë¶ˆí•„ìš”). â‘¢ `v=2` â†’ 0ns (volatile Store). â‘£ StoreLoad Barrier â†’ 20ns (mfence). â‘¤ LoadLoad Barrier â†’ 0ns (TSO). â‘¥ `x=v` â†’ 0ns (volatile Load). ì´ ë¹„ìš©: 20ns. ARM ë¹„ìš©: â‘  `a=1` â†’ 0ns. â‘¡ StoreStore (dmb ishst) â†’ 20ns. â‘¢ `v=2` â†’ 0ns. â‘£ StoreLoad (dmb ish) â†’ 40ns. â‘¤ LoadLoad (dmb ishld) â†’ 20ns. â‘¥ `x=v` â†’ 0ns. ì´ ë¹„ìš©: 80ns (4ë°° ì°¨ì´). ê²°ë¡ : x86ì´ í›¨ì”¬ ì €ë ´.
>
> **Q3.** synchronizedì— 4ê°œ ëª¨ë‘ í•„ìš”: â‘  ì§„ì… LoadLoad â€” ë½ íšë“ ì „ ì½ê¸°ê°€ Critical Section ì½ê¸°ë³´ë‹¤ ëŠ¦ê²Œ ì‹¤í–‰ ì•ˆ ë˜ë„ë¡. â‘¡ ì§„ì… LoadStore â€” ë½ íšë“ ì „ ì½ê¸°ê°€ Critical Section ì“°ê¸°ë³´ë‹¤ ëŠ¦ê²Œ ì‹¤í–‰ ì•ˆ ë˜ë„ë¡. â‘¢ ì¢…ë£Œ StoreStore â€” Critical Section ì“°ê¸°ê°€ ë½ í•´ì œë³´ë‹¤ ë¨¼ì € ì™„ë£Œë˜ë„ë¡. â‘£ ì¢…ë£Œ StoreLoad â€” ë½ í•´ì œê°€ ë‹¤ìŒ ë½ íšë“ì— ë³´ì´ë„ë¡ (Monitor Lock Rule). Happens-Before: unlock happens-before lock â†’ ëª¨ë“  ë³€ê²½ì´ ë‹¤ìŒ ë½ íšë“ìì—ê²Œ ë³´ì—¬ì•¼ í•¨ â†’ 4ê°œ Barrierë¡œ ì „ë°©ìœ„ ì¬ì •ë ¬ ì°¨ë‹¨.

---

## ğŸ“š ì°¸ê³  ìë£Œ

- [Memory Barriers: a Hardware View](http://www.rdrop.com/users/paulmck/scalability/paper/whymb.2010.07.23a.pdf)
- [JSR 133 Cookbook for Compiler Writers](http://gee.cs.oswego.edu/dl/jmm/cookbook.html)

---

<div align="center">

**[â¬…ï¸ ì´ì „: Synchronized Internals](./06-synchronized-internals.md)** | **[í™ˆìœ¼ë¡œ ğŸ ](../README.md)**

</div>
