# Compile of amplitudeSelector.v was successful.
# Compile of counter.v was successful.
# Compile of DAC.v was successful.
# Compile of DDs.v was successful.
# Compile of frequencySelector.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of mux7-1.v was successful.
# Compile of register.v was successful.
# Compile of ROM.v was successful.
# Compile of ROMWithMemory.v was successful.
# Compile of WG.v was successful.
# Compile of WG_TB.v was successful.
# 17 compiles, 0 failed with no errors.
# Load canceled
# Compile of amplitudeSelector.v was successful.
# Compile of counter.v was successful.
# Compile of DAC.v was successful.
# Compile of DDs.v was successful.
# Compile of frequencySelector.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of mux7-1.v was successful.
# Compile of register.v was successful.
# Compile of ROM.v was successful.
# Compile of ROMWithMemory.v was successful.
# Compile of WG.v was successful.
# Compile of AFG_TB.v was successful.
# Compile of WG_TB.v was successful.
# 18 compiles, 0 failed with no errors.
vsim -gui work.WG_TB
# vsim -gui work.WG_TB 
# Start time: 15:39:48 on May 09,2023
# Loading work.WG_TB
# Loading work.WG
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
add wave -position insertpoint  \
sim:/WG_TB/clk \
sim:/WG_TB/full_wave_rectified_out \
sim:/WG_TB/half_wave_rectified_out \
sim:/WG_TB/reciprocal_out \
sim:/WG_TB/rst \
sim:/WG_TB/sine_out \
sim:/WG_TB/square_out \
sim:/WG_TB/triangle_out
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# ** Note: $stop    : E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v(17)
#    Time: 1 us  Iteration: 0  Instance: /WG_TB
# Break in Module WG_TB at E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v line 17
add wave -position insertpoint  \
sim:/WG_TB/wg/clk \
sim:/WG_TB/wg/cnt \
sim:/WG_TB/wg/co \
sim:/WG_TB/wg/full_wave_rectified_out \
sim:/WG_TB/wg/half_wave_rectified_out \
sim:/WG_TB/wg/reciprocal_out \
sim:/WG_TB/wg/rst \
sim:/WG_TB/wg/sine_f \
sim:/WG_TB/wg/sine_out \
sim:/WG_TB/wg/square_out \
sim:/WG_TB/wg/triangle_out
restart -f
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v(17)
#    Time: 1 us  Iteration: 0  Instance: /WG_TB
# Break in Module WG_TB at E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v line 17
# Compile of amplitudeSelector.v was successful.
# Compile of counter.v was successful.
# Compile of DAC.v was successful.
# Compile of DDs.v was successful.
# Compile of frequencySelector.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of mux7-1.v was successful.
# Compile of register.v was successful.
# Compile of ROM.v was successful.
# Compile of ROMWithMemory.v was successful.
# Compile of WG.v was successful.
# Compile of AFG_TB.v was successful.
# Compile of WG_TB.v was successful.
# 18 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WG_TB
# Loading work.WG
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v(18)
#    Time: 1030 ns  Iteration: 0  Instance: /WG_TB
# Break in Module WG_TB at E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v line 18
restart -f
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v(18)
#    Time: 1030 ns  Iteration: 0  Instance: /WG_TB
# Break in Module WG_TB at E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v line 18
restart -f
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v(18)
#    Time: 1030 ns  Iteration: 0  Instance: /WG_TB
# Break in Module WG_TB at E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v line 18
# Compile of amplitudeSelector.v was successful.
# Compile of counter.v was successful.
# Compile of DAC.v was successful.
# Compile of DDs.v was successful.
# Compile of frequencySelector.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of mux7-1.v was successful.
# Compile of register.v was successful.
# Compile of ROM.v was successful.
# Compile of ROMWithMemory.v was successful.
# Compile of WG.v was successful.
# Compile of AFG_TB.v was successful.
# Compile of WG_TB.v was successful.
# 18 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WG_TB
# Loading work.WG
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v(18)
#    Time: 10030 ns  Iteration: 0  Instance: /WG_TB
# Break in Module WG_TB at E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v line 18
