{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674420676321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674420676321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 22 17:51:16 2023 " "Processing started: Sun Jan 22 17:51:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674420676321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420676321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Integracion -c Integracion " "Command: quartus_map --read_settings_files=on --write_settings_files=off Integracion -c Integracion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420676321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674420676583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674420676583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file source/scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scaler " "Found entity 1: scaler" {  } { { "source/scaler.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/scaler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420681673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420681673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/powercompute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/powercompute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 powerCompute-rtl " "Found design unit 1: powerCompute-rtl" {  } { { "source/powerCompute.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/powerCompute.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682003 ""} { "Info" "ISGN_ENTITY_NAME" "1 powerCompute " "Found entity 1: powerCompute" {  } { { "source/powerCompute.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/powerCompute.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp2-rtl " "Found design unit 1: bp2-rtl" {  } { { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682005 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp2 " "Found entity 1: bp2" {  } { { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp3-rtl " "Found design unit 1: bp3-rtl" {  } { { "source/filters_source/bp3.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp3.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682008 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp3 " "Found entity 1: bp3" {  } { { "source/filters_source/bp3.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp3.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp4-rtl " "Found design unit 1: bp4-rtl" {  } { { "source/filters_source/bp4.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp4.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682010 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp4 " "Found entity 1: bp4" {  } { { "source/filters_source/bp4.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp4.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp5-rtl " "Found design unit 1: bp5-rtl" {  } { { "source/filters_source/bp5.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp5.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682012 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp5 " "Found entity 1: bp5" {  } { { "source/filters_source/bp5.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp5.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp6-rtl " "Found design unit 1: bp6-rtl" {  } { { "source/filters_source/bp6.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp6.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682014 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp6 " "Found entity 1: bp6" {  } { { "source/filters_source/bp6.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp6.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp7-rtl " "Found design unit 1: bp7-rtl" {  } { { "source/filters_source/bp7.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp7.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682016 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp7 " "Found entity 1: bp7" {  } { { "source/filters_source/bp7.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp7.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp8-rtl " "Found design unit 1: bp8-rtl" {  } { { "source/filters_source/bp8.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp8.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682018 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp8 " "Found entity 1: bp8" {  } { { "source/filters_source/bp8.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp8.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp9-rtl " "Found design unit 1: bp9-rtl" {  } { { "source/filters_source/bp9.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp9.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682020 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp9 " "Found entity 1: bp9" {  } { { "source/filters_source/bp9.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp9.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/lp1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/lp1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lp1-rtl " "Found design unit 1: lp1-rtl" {  } { { "source/filters_source/lp1.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/lp1.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682022 ""} { "Info" "ISGN_ENTITY_NAME" "1 lp1 " "Found entity 1: lp1" {  } { { "source/filters_source/lp1.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/lp1.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/lp10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/lp10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lp10-rtl " "Found design unit 1: lp10-rtl" {  } { { "source/filters_source/lp10.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/lp10.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682024 ""} { "Info" "ISGN_ENTITY_NAME" "1 lp10 " "Found entity 1: lp10" {  } { { "source/filters_source/lp10.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/lp10.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-Behavior " "Found design unit 1: vga_sync-Behavior" {  } { { "source/vga_sync.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/vga_sync.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682025 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "source/vga_sync.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/roll.v 1 1 " "Found 1 design units, including 1 entities, in source file source/roll.v" { { "Info" "ISGN_ENTITY_NAME" "1 roll " "Found entity 1: roll" {  } { { "source/roll.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/roll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pixel_discriminator.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pixel_discriminator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_discriminator " "Found entity 1: pixel_discriminator" {  } { { "source/pixel_discriminator.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/pixel_discriminator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/freqs_display.v 1 1 " "Found 1 design units, including 1 entities, in source file source/freqs_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqs_display " "Found entity 1: freqs_display" {  } { { "source/freqs_display.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/freqs_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/circular_buffer_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file source/circular_buffer_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 circular_buffer_mem " "Found entity 1: circular_buffer_mem" {  } { { "source/circular_buffer_mem.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/circular_buffer_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682030 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adc_logic.v(18) " "Verilog HDL information at adc_logic.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "source/adc_logic.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/adc_logic.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1674420682031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/adc_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file source/adc_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_logic " "Found entity 1: adc_logic" {  } { { "source/adc_logic.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/adc_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integracion.bdf 1 1 " "Found 1 design units, including 1 entities, in source file integracion.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Integracion " "Found entity 1: Integracion" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filterbank.bdf 1 1 " "Found 1 design units, including 1 entities, in source file filterbank.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FilterBank " "Found entity 1: FilterBank" {  } { { "FilterBank.bdf" "" { Schematic "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/FilterBank.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "powercalculator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file powercalculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PowerCalculator " "Found entity 1: PowerCalculator" {  } { { "PowerCalculator.bdf" "" { Schematic "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/PowerCalculator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphmemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file graphmemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GraphMemory " "Found entity 1: GraphMemory" {  } { { "GraphMemory.bdf" "" { Schematic "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/GraphMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphiker.bdf 1 1 " "Found 1 design units, including 1 entities, in source file graphiker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Graphiker " "Found entity 1: Graphiker" {  } { { "Graphiker.bdf" "" { Schematic "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/Graphiker.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalerblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scalerblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ScalerBlock " "Found entity 1: ScalerBlock" {  } { { "ScalerBlock.bdf" "" { Schematic "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/ScalerBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/PLL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682038 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file filt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FILT " "Found entity 1: FILT" {  } { { "FILT.bdf" "" { Schematic "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/FILT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Integracion " "Elaborating entity \"Integracion\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674420682267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL\"" {  } { { "Integracion.bdf" "PLL" { Schematic "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 496 920 1160 664 "PLL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420682274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/PLL.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420682297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/PLL.vhd" 142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420682298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682299 ""}  } { { "PLL.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/PLL.vhd" 142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674420682299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420682340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:VGA_SYNC " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:VGA_SYNC\"" {  } { { "Integracion.bdf" "VGA_SYNC" { Schematic "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 432 1608 1752 576 "VGA_SYNC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420682342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_discriminator pixel_discriminator:PIX_DISCR " "Elaborating entity \"pixel_discriminator\" for hierarchy \"pixel_discriminator:PIX_DISCR\"" {  } { { "Integracion.bdf" "PIX_DISCR" { Schematic "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 152 2224 2408 232 "PIX_DISCR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420682343 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_discriminator.v(19) " "Verilog HDL assignment warning at pixel_discriminator.v(19): truncated value with size 32 to match size of target (10)" {  } { { "source/pixel_discriminator.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/pixel_discriminator.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674420682343 "|Integracion|pixel_discriminator:PIX_DISCR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqs_display freqs_display:freq_display_ " "Elaborating entity \"freqs_display\" for hierarchy \"freqs_display:freq_display_\"" {  } { { "Integracion.bdf" "freq_display_" { Schematic "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 120 1824 2072 392 "freq_display_" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420682344 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 freqs_display.v(39) " "Verilog HDL assignment warning at freqs_display.v(39): truncated value with size 32 to match size of target (16)" {  } { { "source/freqs_display.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/freqs_display.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674420682344 "|Integracion|freqs_display:freq_display_"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bin1_in freqs_display.v(46) " "Verilog HDL Always Construct warning at freqs_display.v(46): variable \"bin1_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source/freqs_display.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/freqs_display.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674420682344 "|Integracion|freqs_display:freq_display_"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bin2_in freqs_display.v(50) " "Verilog HDL Always Construct warning at freqs_display.v(50): variable \"bin2_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source/freqs_display.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/freqs_display.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674420682344 "|Integracion|freqs_display:freq_display_"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bin3_in freqs_display.v(54) " "Verilog HDL Always Construct warning at freqs_display.v(54): variable \"bin3_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source/freqs_display.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/freqs_display.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674420682345 "|Integracion|freqs_display:freq_display_"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bin4_in freqs_display.v(58) " "Verilog HDL Always Construct warning at freqs_display.v(58): variable \"bin4_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source/freqs_display.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/freqs_display.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674420682345 "|Integracion|freqs_display:freq_display_"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bin5_in freqs_display.v(62) " "Verilog HDL Always Construct warning at freqs_display.v(62): variable \"bin5_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source/freqs_display.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/freqs_display.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674420682345 "|Integracion|freqs_display:freq_display_"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bin6_in freqs_display.v(66) " "Verilog HDL Always Construct warning at freqs_display.v(66): variable \"bin6_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source/freqs_display.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/freqs_display.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674420682345 "|Integracion|freqs_display:freq_display_"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bin7_in freqs_display.v(70) " "Verilog HDL Always Construct warning at freqs_display.v(70): variable \"bin7_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source/freqs_display.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/freqs_display.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674420682345 "|Integracion|freqs_display:freq_display_"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bin8_in freqs_display.v(74) " "Verilog HDL Always Construct warning at freqs_display.v(74): variable \"bin8_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source/freqs_display.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/freqs_display.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674420682345 "|Integracion|freqs_display:freq_display_"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bin9_in freqs_display.v(78) " "Verilog HDL Always Construct warning at freqs_display.v(78): variable \"bin9_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source/freqs_display.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/freqs_display.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674420682345 "|Integracion|freqs_display:freq_display_"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bin10_in freqs_display.v(82) " "Verilog HDL Always Construct warning at freqs_display.v(82): variable \"bin10_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source/freqs_display.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/freqs_display.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674420682345 "|Integracion|freqs_display:freq_display_"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bin1_in freqs_display.v(86) " "Verilog HDL Always Construct warning at freqs_display.v(86): variable \"bin1_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source/freqs_display.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/freqs_display.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674420682345 "|Integracion|freqs_display:freq_display_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 freqs_display.v(96) " "Verilog HDL assignment warning at freqs_display.v(96): truncated value with size 32 to match size of target (16)" {  } { { "source/freqs_display.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/freqs_display.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674420682345 "|Integracion|freqs_display:freq_display_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_logic adc_logic:inst " "Elaborating entity \"adc_logic\" for hierarchy \"adc_logic:inst\"" {  } { { "Integracion.bdf" "inst" { Schematic "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 232 32 224 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420682345 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adc_logic.v(58) " "Verilog HDL assignment warning at adc_logic.v(58): truncated value with size 32 to match size of target (8)" {  } { { "source/adc_logic.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/adc_logic.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674420682346 "|Integracion|adc_logic:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILT FILT:FILTRADO_Y_POWER " "Elaborating entity \"FILT\" for hierarchy \"FILT:FILTRADO_Y_POWER\"" {  } { { "Integracion.bdf" "FILTRADO_Y_POWER" { Schematic "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 120 840 1096 280 "FILTRADO_Y_POWER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420682346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scaler FILT:FILTRADO_Y_POWER\|scaler:SCALER " "Elaborating entity \"scaler\" for hierarchy \"FILT:FILTRADO_Y_POWER\|scaler:SCALER\"" {  } { { "FILT.bdf" "SCALER" { Schematic "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/FILT.bdf" { { 144 912 1128 224 "SCALER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420682351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "powerCompute FILT:FILTRADO_Y_POWER\|powerCompute:POWER " "Elaborating entity \"powerCompute\" for hierarchy \"FILT:FILTRADO_Y_POWER\|powerCompute:POWER\"" {  } { { "FILT.bdf" "POWER" { Schematic "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/FILT.bdf" { { 128 544 824 240 "POWER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420682352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bp2 FILT:FILTRADO_Y_POWER\|bp2:inst " "Elaborating entity \"bp2\" for hierarchy \"FILT:FILTRADO_Y_POWER\|bp2:inst\"" {  } { { "FILT.bdf" "inst" { Schematic "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/FILT.bdf" { { 176 224 432 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420682353 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pixel_discriminator:PIX_DISCR\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pixel_discriminator:PIX_DISCR\|Div0\"" {  } { { "source/pixel_discriminator.v" "Div0" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/pixel_discriminator.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1674420682914 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_sync:VGA_SYNC\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_sync:VGA_SYNC\|Mod0\"" {  } { { "source/vga_sync.vhd" "Mod0" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/vga_sync.vhd" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1674420682914 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FILT:FILTRADO_Y_POWER\|powerCompute:POWER\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FILT:FILTRADO_Y_POWER\|powerCompute:POWER\|Mult0\"" {  } { { "source/powerCompute.vhd" "Mult0" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/powerCompute.vhd" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1674420682914 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FILT:FILTRADO_Y_POWER\|bp2:inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FILT:FILTRADO_Y_POWER\|bp2:inst\|Mult6\"" {  } { { "source/filters_source/bp2.vhd" "Mult6" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 274 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1674420682914 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FILT:FILTRADO_Y_POWER\|bp2:inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FILT:FILTRADO_Y_POWER\|bp2:inst\|Mult5\"" {  } { { "source/filters_source/bp2.vhd" "Mult5" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 247 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1674420682914 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FILT:FILTRADO_Y_POWER\|bp2:inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FILT:FILTRADO_Y_POWER\|bp2:inst\|Mult4\"" {  } { { "source/filters_source/bp2.vhd" "Mult4" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 245 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1674420682914 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FILT:FILTRADO_Y_POWER\|bp2:inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FILT:FILTRADO_Y_POWER\|bp2:inst\|Mult3\"" {  } { { "source/filters_source/bp2.vhd" "Mult3" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 222 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1674420682914 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FILT:FILTRADO_Y_POWER\|bp2:inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FILT:FILTRADO_Y_POWER\|bp2:inst\|Mult2\"" {  } { { "source/filters_source/bp2.vhd" "Mult2" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1674420682914 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FILT:FILTRADO_Y_POWER\|bp2:inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FILT:FILTRADO_Y_POWER\|bp2:inst\|Mult1\"" {  } { { "source/filters_source/bp2.vhd" "Mult1" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 193 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1674420682914 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1674420682914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pixel_discriminator:PIX_DISCR\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"pixel_discriminator:PIX_DISCR\|lpm_divide:Div0\"" {  } { { "source/pixel_discriminator.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/pixel_discriminator.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420682940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pixel_discriminator:PIX_DISCR\|lpm_divide:Div0 " "Instantiated megafunction \"pixel_discriminator:PIX_DISCR\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420682940 ""}  } { { "source/pixel_discriminator.v" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/pixel_discriminator.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674420682940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/db/lpm_divide_tim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/db/sign_div_unsign_llh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/db/alt_u_div_u6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420682996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420682996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420683034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420683034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420683071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420683071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_sync:VGA_SYNC\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_sync:VGA_SYNC\|lpm_divide:Mod0\"" {  } { { "source/vga_sync.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/vga_sync.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_sync:VGA_SYNC\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_sync:VGA_SYNC\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683077 ""}  } { { "source/vga_sync.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/vga_sync.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674420683077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/db/lpm_divide_cqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420683113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420683113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420683122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420683122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420683175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420683175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420683199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420683199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILT:FILTRADO_Y_POWER\|powerCompute:POWER\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|powerCompute:POWER\|lpm_mult:Mult0\"" {  } { { "source/powerCompute.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/powerCompute.vhd" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILT:FILTRADO_Y_POWER\|powerCompute:POWER\|lpm_mult:Mult0 " "Instantiated megafunction \"FILT:FILTRADO_Y_POWER\|powerCompute:POWER\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683219 ""}  } { { "source/powerCompute.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/powerCompute.vhd" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674420683219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t5t " "Found entity 1: mult_t5t" {  } { { "db/mult_t5t.tdf" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/db/mult_t5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420683256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420683256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\"" {  } { { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 274 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6 " "Instantiated megafunction \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683275 ""}  } { { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 274 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674420683275 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\|multcore:mult_core FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\|multcore:mult_core\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 274 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683310 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 274 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683326 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 274 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bkh " "Found entity 1: add_sub_bkh" {  } { { "db/add_sub_bkh.tdf" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/db/add_sub_bkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420683382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420683382 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 274 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h9h " "Found entity 1: add_sub_h9h" {  } { { "db/add_sub_h9h.tdf" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/db/add_sub_h9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420683424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420683424 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 274 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683427 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 274 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkh " "Found entity 1: add_sub_fkh" {  } { { "db/add_sub_fkh.tdf" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/db/add_sub_fkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420683466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420683466 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\|altshift:external_latency_ffs FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult6\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 274 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\"" {  } { { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 247 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5 " "Instantiated megafunction \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683495 ""}  } { { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 247 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674420683495 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\|multcore:mult_core FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\|multcore:mult_core\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 247 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683497 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 247 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683499 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 247 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jkh " "Found entity 1: add_sub_jkh" {  } { { "db/add_sub_jkh.tdf" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/db/add_sub_jkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420683538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420683538 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 247 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p9h " "Found entity 1: add_sub_p9h" {  } { { "db/add_sub_p9h.tdf" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/db/add_sub_p9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420683577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420683577 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 247 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683580 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 247 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ekh " "Found entity 1: add_sub_ekh" {  } { { "db/add_sub_ekh.tdf" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/db/add_sub_ekh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420683618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420683618 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\|altshift:external_latency_ffs FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 247 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult4\"" {  } { { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 245 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult4 " "Instantiated megafunction \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683639 ""}  } { { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 245 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674420683639 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult4\|multcore:mult_core FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult4\|multcore:mult_core\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 245 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683641 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 245 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683643 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult4\|altshift:external_latency_ffs FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult4\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 245 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\"" {  } { { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 222 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3 " "Instantiated megafunction \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683669 ""}  } { { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 222 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674420683669 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\|multcore:mult_core FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 222 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683682 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 222 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683689 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 222 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ckh " "Found entity 1: add_sub_ckh" {  } { { "db/add_sub_ckh.tdf" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/db/add_sub_ckh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420683734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420683734 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 222 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i9h " "Found entity 1: add_sub_i9h" {  } { { "db/add_sub_i9h.tdf" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/db/add_sub_i9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420683783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420683783 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 222 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683791 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 222 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkh " "Found entity 1: add_sub_gkh" {  } { { "db/add_sub_gkh.tdf" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/db/add_sub_gkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674420683836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420683836 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\|altshift:external_latency_ffs FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 222 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult2\"" {  } { { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 195 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult2 " "Instantiated megafunction \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683862 ""}  } { { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 195 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674420683862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult1\"" {  } { { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 193 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420683892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult1 " "Instantiated megafunction \"FILT:FILTRADO_Y_POWER\|bp2:inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674420683892 ""}  } { { "source/filters_source/bp2.vhd" "" { Text "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 193 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674420683892 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "31 " "Ignored 31 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1674420684372 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1674420684372 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR_ADC\[2\] GND " "Pin \"ADDR_ADC\[2\]\" is stuck at GND" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 416 -56 127 432 "ADDR_ADC\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674420685695 "|Integracion|ADDR_ADC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR_ADC\[1\] GND " "Pin \"ADDR_ADC\[1\]\" is stuck at GND" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 416 -56 127 432 "ADDR_ADC\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674420685695 "|Integracion|ADDR_ADC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR_ADC\[0\] GND " "Pin \"ADDR_ADC\[0\]\" is stuck at GND" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 416 -56 127 432 "ADDR_ADC\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674420685695 "|Integracion|ADDR_ADC[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1674420685695 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1674420685778 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "49 " "49 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674420686566 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/output_files/Integracion.map.smsg " "Generated suppressed messages file C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/output_files/Integracion.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420686639 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674420686790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674420686790 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DOUT_ADC " "No output dependent on input pin \"DOUT_ADC\"" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/idiaz/Desktop/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 288 -224 -56 304 "DOUT_ADC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674420686914 "|Integracion|DOUT_ADC"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1674420686914 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2949 " "Implemented 2949 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674420686914 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674420686914 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2924 " "Implemented 2924 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674420686914 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1674420686914 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1674420686914 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674420686914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4947 " "Peak virtual memory: 4947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674420686941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 22 17:51:26 2023 " "Processing ended: Sun Jan 22 17:51:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674420686941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674420686941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674420686941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674420686941 ""}
