{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640889299551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640889299552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 31 02:34:59 2021 " "Processing started: Fri Dec 31 02:34:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640889299552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889299552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mediKitVerilog -c mediKitVerilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off mediKitVerilog -c mediKitVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889299552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640889300441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640889300441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medikitverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file medikitverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 mediKitVerilog " "Found entity 1: mediKitVerilog" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889311350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311350 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "numkeyandsegdriver.v(46) " "Verilog HDL information at numkeyandsegdriver.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640889311352 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "numkeyandsegdriver.v(241) " "Verilog HDL information at numkeyandsegdriver.v(241): always construct contains both blocking and non-blocking assignments" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640889311352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numkeyandsegdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file numkeyandsegdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 numKeyAndSegDriver " "Found entity 1: numKeyAndSegDriver" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889311353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889311355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddriver.v 1 1 " "Found 1 design units, including 1 entities, in source file leddriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDdriver " "Found entity 1: LEDdriver" {  } { { "leddriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/leddriver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889311357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file lcddecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCDdecoder " "Found entity 1: LCDdecoder" {  } { { "lcddecoder.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcddecoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889311358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311358 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd1602driver.v(43) " "Verilog HDL information at lcd1602driver.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640889311360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd1602driver.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd1602driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602driver " "Found entity 1: LCD1602driver" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889311360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latticedriver.v 1 1 " "Found 1 design units, including 1 entities, in source file latticedriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 latticeDriver " "Found entity 1: latticeDriver" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889311363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyinput.v 1 1 " "Found 1 design units, including 1 entities, in source file keyinput.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyinput " "Found entity 1: keyinput" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889311364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_500.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv_500.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_500 " "Found entity 1: freqDiv_500" {  } { { "freqdiv_500.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_500.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889311366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_250.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_250 " "Found entity 1: freqDiv_250" {  } { { "freqdiv_250.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_250.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889311367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_20.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_20 " "Found entity 1: freqDiv_20" {  } { { "freqdiv_20.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_20.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889311369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_125.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv_125.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_125 " "Found entity 1: freqDiv_125" {  } { { "freqdiv_125.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_125.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889311370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_1000 " "Found entity 1: freqDiv_1000" {  } { { "freqdiv_1000.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_1000.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889311372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311372 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "buzzerdriver.v(26) " "Verilog HDL information at buzzerdriver.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640889311373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzerdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzerdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzerDriver " "Found entity 1: buzzerDriver" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889311373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311373 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mediKitVerilog " "Elaborating entity \"mediKitVerilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640889311516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyinput keyinput:b2v_inst " "Elaborating entity \"keyinput\" for hierarchy \"keyinput:b2v_inst\"" {  } { { "mediKitVerilog.v" "b2v_inst" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640889311523 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "btn0 keyinput.v(39) " "Verilog HDL Always Construct warning at keyinput.v(39): variable \"btn0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311527 "|mediKitVerilog|keyinput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resetmp1 keyinput.v(40) " "Verilog HDL Always Construct warning at keyinput.v(40): variable \"resetmp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311527 "|mediKitVerilog|keyinput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "btn1 keyinput.v(41) " "Verilog HDL Always Construct warning at keyinput.v(41): variable \"btn1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311527 "|mediKitVerilog|keyinput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resetmp3 keyinput.v(42) " "Verilog HDL Always Construct warning at keyinput.v(42): variable \"resetmp3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311527 "|mediKitVerilog|keyinput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resetmp5 keyinput.v(43) " "Verilog HDL Always Construct warning at keyinput.v(43): variable \"resetmp5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311527 "|mediKitVerilog|keyinput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "btn2 keyinput.v(44) " "Verilog HDL Always Construct warning at keyinput.v(44): variable \"btn2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311527 "|mediKitVerilog|keyinput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resetmp7 keyinput.v(45) " "Verilog HDL Always Construct warning at keyinput.v(45): variable \"resetmp7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311527 "|mediKitVerilog|keyinput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "btn3 keyinput.v(46) " "Verilog HDL Always Construct warning at keyinput.v(46): variable \"btn3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311527 "|mediKitVerilog|keyinput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resetmp9 keyinput.v(47) " "Verilog HDL Always Construct warning at keyinput.v(47): variable \"resetmp9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311528 "|mediKitVerilog|keyinput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "btn4 keyinput.v(48) " "Verilog HDL Always Construct warning at keyinput.v(48): variable \"btn4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311528 "|mediKitVerilog|keyinput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resetmp11 keyinput.v(49) " "Verilog HDL Always Construct warning at keyinput.v(49): variable \"resetmp11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311528 "|mediKitVerilog|keyinput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "btn5 keyinput.v(50) " "Verilog HDL Always Construct warning at keyinput.v(50): variable \"btn5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311528 "|mediKitVerilog|keyinput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resetmp13 keyinput.v(51) " "Verilog HDL Always Construct warning at keyinput.v(51): variable \"resetmp13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311528 "|mediKitVerilog|keyinput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "btn6 keyinput.v(52) " "Verilog HDL Always Construct warning at keyinput.v(52): variable \"btn6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311528 "|mediKitVerilog|keyinput:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:b2v_inst14 " "Elaborating entity \"main\" for hierarchy \"main:b2v_inst14\"" {  } { { "mediKitVerilog.v" "b2v_inst14" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640889311534 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(59) " "Verilog HDL Always Construct warning at main.v(59): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311535 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(62) " "Verilog HDL Always Construct warning at main.v(62): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311536 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(62) " "Verilog HDL assignment warning at main.v(62): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311536 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(67) " "Verilog HDL Always Construct warning at main.v(67): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311537 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b1 main.v(71) " "Verilog HDL Always Construct warning at main.v(71): variable \"cnt_b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311537 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b1 main.v(74) " "Verilog HDL Always Construct warning at main.v(74): variable \"cnt_b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311537 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 main.v(74) " "Verilog HDL assignment warning at main.v(74): truncated value with size 32 to match size of target (2)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311537 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_b1 main.v(66) " "Verilog HDL Always Construct warning at main.v(66): inferring latch(es) for variable \"cnt_b1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311537 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(79) " "Verilog HDL Always Construct warning at main.v(79): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311537 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b4 main.v(83) " "Verilog HDL Always Construct warning at main.v(83): variable \"cnt_b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311538 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b4 main.v(86) " "Verilog HDL Always Construct warning at main.v(86): variable \"cnt_b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311538 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 main.v(86) " "Verilog HDL assignment warning at main.v(86): truncated value with size 32 to match size of target (2)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311538 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_b4 main.v(78) " "Verilog HDL Always Construct warning at main.v(78): inferring latch(es) for variable \"cnt_b4\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311538 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(91) " "Verilog HDL Always Construct warning at main.v(91): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311538 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b5 main.v(95) " "Verilog HDL Always Construct warning at main.v(95): variable \"cnt_b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311538 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b5 main.v(98) " "Verilog HDL Always Construct warning at main.v(98): variable \"cnt_b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311539 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 main.v(98) " "Verilog HDL assignment warning at main.v(98): truncated value with size 32 to match size of target (2)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311539 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_b5 main.v(90) " "Verilog HDL Always Construct warning at main.v(90): inferring latch(es) for variable \"cnt_b5\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311539 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(103) " "Verilog HDL Always Construct warning at main.v(103): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311539 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b2 main.v(107) " "Verilog HDL Always Construct warning at main.v(107): variable \"cnt_b2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311539 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b2 main.v(110) " "Verilog HDL Always Construct warning at main.v(110): variable \"cnt_b2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311539 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(110) " "Verilog HDL assignment warning at main.v(110): truncated value with size 32 to match size of target (1)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311540 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_b2 main.v(102) " "Verilog HDL Always Construct warning at main.v(102): inferring latch(es) for variable \"cnt_b2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311540 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(115) " "Verilog HDL Always Construct warning at main.v(115): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311540 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b6 main.v(119) " "Verilog HDL Always Construct warning at main.v(119): variable \"cnt_b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311540 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b6 main.v(122) " "Verilog HDL Always Construct warning at main.v(122): variable \"cnt_b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311540 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(122) " "Verilog HDL assignment warning at main.v(122): truncated value with size 32 to match size of target (1)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311540 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_b6 main.v(114) " "Verilog HDL Always Construct warning at main.v(114): inferring latch(es) for variable \"cnt_b6\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311541 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b4 main.v(160) " "Verilog HDL Always Construct warning at main.v(160): variable \"cnt_b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311541 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b4 main.v(165) " "Verilog HDL Always Construct warning at main.v(165): variable \"cnt_b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311541 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b5 main.v(170) " "Verilog HDL Always Construct warning at main.v(170): variable \"cnt_b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311542 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b4 main.v(172) " "Verilog HDL Always Construct warning at main.v(172): variable \"cnt_b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311542 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b5 main.v(177) " "Verilog HDL Always Construct warning at main.v(177): variable \"cnt_b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311542 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b5 main.v(182) " "Verilog HDL Always Construct warning at main.v(182): variable \"cnt_b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311543 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b6 main.v(184) " "Verilog HDL Always Construct warning at main.v(184): variable \"cnt_b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311543 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b6 main.v(189) " "Verilog HDL Always Construct warning at main.v(189): variable \"cnt_b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311543 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 main.v(199) " "Verilog HDL Always Construct warning at main.v(199): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311543 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb1 main.v(199) " "Verilog HDL Always Construct warning at main.v(199): variable \"rb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311544 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2 main.v(199) " "Verilog HDL Always Construct warning at main.v(199): variable \"rs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311544 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb2 main.v(199) " "Verilog HDL Always Construct warning at main.v(199): variable \"rb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311544 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs1 main.v(201) " "Verilog HDL Always Construct warning at main.v(201): variable \"gs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311544 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb1 main.v(201) " "Verilog HDL Always Construct warning at main.v(201): variable \"gb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311544 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs2 main.v(201) " "Verilog HDL Always Construct warning at main.v(201): variable \"gs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311544 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb2 main.v(201) " "Verilog HDL Always Construct warning at main.v(201): variable \"gb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311545 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys1 main.v(203) " "Verilog HDL Always Construct warning at main.v(203): variable \"ys1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311545 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb1 main.v(203) " "Verilog HDL Always Construct warning at main.v(203): variable \"yb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311545 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys2 main.v(203) " "Verilog HDL Always Construct warning at main.v(203): variable \"ys2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311545 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb2 main.v(203) " "Verilog HDL Always Construct warning at main.v(203): variable \"yb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311545 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs1 main.v(210) " "Verilog HDL Always Construct warning at main.v(210): variable \"gs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311545 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb1 main.v(210) " "Verilog HDL Always Construct warning at main.v(210): variable \"gb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311546 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs2 main.v(210) " "Verilog HDL Always Construct warning at main.v(210): variable \"gs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311546 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb2 main.v(210) " "Verilog HDL Always Construct warning at main.v(210): variable \"gb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311546 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u1 main.v(213) " "Verilog HDL Always Construct warning at main.v(213): variable \"cnt_u1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311546 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(213) " "Verilog HDL assignment warning at main.v(213): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311546 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys1 main.v(215) " "Verilog HDL Always Construct warning at main.v(215): variable \"ys1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311546 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb1 main.v(215) " "Verilog HDL Always Construct warning at main.v(215): variable \"yb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311546 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys2 main.v(215) " "Verilog HDL Always Construct warning at main.v(215): variable \"ys2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311547 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb2 main.v(215) " "Verilog HDL Always Construct warning at main.v(215): variable \"yb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311547 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u1 main.v(218) " "Verilog HDL Always Construct warning at main.v(218): variable \"cnt_u1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311547 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(218) " "Verilog HDL assignment warning at main.v(218): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311547 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u1 main.v(223) " "Verilog HDL Always Construct warning at main.v(223): variable \"cnt_u1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311547 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(223) " "Verilog HDL assignment warning at main.v(223): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311547 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp1 main.v(232) " "Verilog HDL Always Construct warning at main.v(232): variable \"temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311548 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 main.v(237) " "Verilog HDL Always Construct warning at main.v(237): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311548 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb1 main.v(237) " "Verilog HDL Always Construct warning at main.v(237): variable \"rb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311548 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2 main.v(237) " "Verilog HDL Always Construct warning at main.v(237): variable \"rs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311548 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb2 main.v(237) " "Verilog HDL Always Construct warning at main.v(237): variable \"rb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311549 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u2 main.v(240) " "Verilog HDL Always Construct warning at main.v(240): variable \"cnt_u2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311549 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(240) " "Verilog HDL assignment warning at main.v(240): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311549 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys1 main.v(242) " "Verilog HDL Always Construct warning at main.v(242): variable \"ys1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311549 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb1 main.v(242) " "Verilog HDL Always Construct warning at main.v(242): variable \"yb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311549 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys2 main.v(242) " "Verilog HDL Always Construct warning at main.v(242): variable \"ys2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311549 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb2 main.v(242) " "Verilog HDL Always Construct warning at main.v(242): variable \"yb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311549 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u2 main.v(245) " "Verilog HDL Always Construct warning at main.v(245): variable \"cnt_u2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311550 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(245) " "Verilog HDL assignment warning at main.v(245): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311550 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u2 main.v(250) " "Verilog HDL Always Construct warning at main.v(250): variable \"cnt_u2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311550 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(250) " "Verilog HDL assignment warning at main.v(250): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311550 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp1 main.v(259) " "Verilog HDL Always Construct warning at main.v(259): variable \"temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 259 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311550 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 main.v(264) " "Verilog HDL Always Construct warning at main.v(264): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311551 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb1 main.v(264) " "Verilog HDL Always Construct warning at main.v(264): variable \"rb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311551 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2 main.v(264) " "Verilog HDL Always Construct warning at main.v(264): variable \"rs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311551 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb2 main.v(264) " "Verilog HDL Always Construct warning at main.v(264): variable \"rb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311551 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u3 main.v(267) " "Verilog HDL Always Construct warning at main.v(267): variable \"cnt_u3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311551 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(267) " "Verilog HDL assignment warning at main.v(267): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311552 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs1 main.v(269) " "Verilog HDL Always Construct warning at main.v(269): variable \"gs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311552 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb1 main.v(269) " "Verilog HDL Always Construct warning at main.v(269): variable \"gb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311552 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs2 main.v(269) " "Verilog HDL Always Construct warning at main.v(269): variable \"gs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311552 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb2 main.v(269) " "Verilog HDL Always Construct warning at main.v(269): variable \"gb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311552 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u3 main.v(272) " "Verilog HDL Always Construct warning at main.v(272): variable \"cnt_u3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 272 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311552 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(272) " "Verilog HDL assignment warning at main.v(272): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311553 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u3 main.v(277) " "Verilog HDL Always Construct warning at main.v(277): variable \"cnt_u3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 277 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311553 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(277) " "Verilog HDL assignment warning at main.v(277): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311553 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp1 main.v(286) " "Verilog HDL Always Construct warning at main.v(286): variable \"temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311553 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cur_state main.v(146) " "Verilog HDL Always Construct warning at main.v(146): inferring latch(es) for variable \"cur_state\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311554 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_u1 main.v(146) " "Verilog HDL Always Construct warning at main.v(146): inferring latch(es) for variable \"cnt_u1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311554 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_u2 main.v(146) " "Verilog HDL Always Construct warning at main.v(146): inferring latch(es) for variable \"cnt_u2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311554 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_u3 main.v(146) " "Verilog HDL Always Construct warning at main.v(146): inferring latch(es) for variable \"cnt_u3\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311555 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp1 main.v(295) " "Verilog HDL Always Construct warning at main.v(295): inferring latch(es) for variable \"temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 295 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311555 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(330) " "Verilog HDL Always Construct warning at main.v(330): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 330 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311555 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(331) " "Verilog HDL Always Construct warning at main.v(331): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 331 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311556 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(335) " "Verilog HDL Always Construct warning at main.v(335): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311556 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(336) " "Verilog HDL Always Construct warning at main.v(336): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311556 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(340) " "Verilog HDL Always Construct warning at main.v(340): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 340 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311556 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(341) " "Verilog HDL Always Construct warning at main.v(341): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 341 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311556 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(345) " "Verilog HDL Always Construct warning at main.v(345): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 345 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311556 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(346) " "Verilog HDL Always Construct warning at main.v(346): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 346 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311556 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(350) " "Verilog HDL Always Construct warning at main.v(350): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 350 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311556 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(351) " "Verilog HDL Always Construct warning at main.v(351): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 351 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311556 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(355) " "Verilog HDL Always Construct warning at main.v(355): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 355 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311556 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(356) " "Verilog HDL Always Construct warning at main.v(356): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 356 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311557 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "main.v(326) " "Verilog HDL Case Statement information at main.v(326): all case item expressions in this case statement are onehot" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 326 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640889311557 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs1 main.v(324) " "Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable \"rs1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311558 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rb1 main.v(324) " "Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable \"rb1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311558 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs2 main.v(324) " "Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable \"rs2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311558 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rb2 main.v(324) " "Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable \"rb2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311558 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gs1 main.v(324) " "Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable \"gs1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311558 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gb1 main.v(324) " "Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable \"gb1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311558 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gs2 main.v(324) " "Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable \"gs2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311559 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gb2 main.v(324) " "Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable \"gb2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311559 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ys1 main.v(324) " "Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable \"ys1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311559 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yb1 main.v(324) " "Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable \"yb1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311559 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ys2 main.v(324) " "Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable \"ys2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311559 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yb2 main.v(324) " "Verilog HDL Always Construct warning at main.v(324): inferring latch(es) for variable \"yb2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311559 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[0\] main.v(324) " "Inferred latch for \"yb2\[0\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311565 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[1\] main.v(324) " "Inferred latch for \"yb2\[1\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311565 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[2\] main.v(324) " "Inferred latch for \"yb2\[2\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311565 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[3\] main.v(324) " "Inferred latch for \"yb2\[3\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311565 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[4\] main.v(324) " "Inferred latch for \"yb2\[4\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311565 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[5\] main.v(324) " "Inferred latch for \"yb2\[5\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311565 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[6\] main.v(324) " "Inferred latch for \"yb2\[6\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311566 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[0\] main.v(324) " "Inferred latch for \"ys2\[0\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311566 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[1\] main.v(324) " "Inferred latch for \"ys2\[1\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311566 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[2\] main.v(324) " "Inferred latch for \"ys2\[2\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311566 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[3\] main.v(324) " "Inferred latch for \"ys2\[3\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311566 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[4\] main.v(324) " "Inferred latch for \"ys2\[4\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311566 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[5\] main.v(324) " "Inferred latch for \"ys2\[5\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311566 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[6\] main.v(324) " "Inferred latch for \"ys2\[6\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311566 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[0\] main.v(324) " "Inferred latch for \"yb1\[0\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311566 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[1\] main.v(324) " "Inferred latch for \"yb1\[1\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311566 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[2\] main.v(324) " "Inferred latch for \"yb1\[2\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311566 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[3\] main.v(324) " "Inferred latch for \"yb1\[3\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311566 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[4\] main.v(324) " "Inferred latch for \"yb1\[4\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311566 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[5\] main.v(324) " "Inferred latch for \"yb1\[5\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311567 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[6\] main.v(324) " "Inferred latch for \"yb1\[6\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311567 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[0\] main.v(324) " "Inferred latch for \"ys1\[0\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311567 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[1\] main.v(324) " "Inferred latch for \"ys1\[1\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311567 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[2\] main.v(324) " "Inferred latch for \"ys1\[2\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311567 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[3\] main.v(324) " "Inferred latch for \"ys1\[3\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311567 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[4\] main.v(324) " "Inferred latch for \"ys1\[4\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311567 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[5\] main.v(324) " "Inferred latch for \"ys1\[5\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311567 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[6\] main.v(324) " "Inferred latch for \"ys1\[6\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311567 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[0\] main.v(324) " "Inferred latch for \"gb2\[0\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311567 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[1\] main.v(324) " "Inferred latch for \"gb2\[1\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311567 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[2\] main.v(324) " "Inferred latch for \"gb2\[2\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311568 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[3\] main.v(324) " "Inferred latch for \"gb2\[3\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311568 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[4\] main.v(324) " "Inferred latch for \"gb2\[4\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311568 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[5\] main.v(324) " "Inferred latch for \"gb2\[5\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311568 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[6\] main.v(324) " "Inferred latch for \"gb2\[6\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311568 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[0\] main.v(324) " "Inferred latch for \"gs2\[0\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311568 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[1\] main.v(324) " "Inferred latch for \"gs2\[1\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311568 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[2\] main.v(324) " "Inferred latch for \"gs2\[2\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311568 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[3\] main.v(324) " "Inferred latch for \"gs2\[3\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311568 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[4\] main.v(324) " "Inferred latch for \"gs2\[4\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311568 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[5\] main.v(324) " "Inferred latch for \"gs2\[5\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311568 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[6\] main.v(324) " "Inferred latch for \"gs2\[6\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311568 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[0\] main.v(324) " "Inferred latch for \"gb1\[0\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311569 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[1\] main.v(324) " "Inferred latch for \"gb1\[1\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311569 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[2\] main.v(324) " "Inferred latch for \"gb1\[2\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311569 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[3\] main.v(324) " "Inferred latch for \"gb1\[3\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311569 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[4\] main.v(324) " "Inferred latch for \"gb1\[4\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311569 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[5\] main.v(324) " "Inferred latch for \"gb1\[5\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311569 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[6\] main.v(324) " "Inferred latch for \"gb1\[6\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311569 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[0\] main.v(324) " "Inferred latch for \"gs1\[0\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311569 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[1\] main.v(324) " "Inferred latch for \"gs1\[1\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311569 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[2\] main.v(324) " "Inferred latch for \"gs1\[2\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311569 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[3\] main.v(324) " "Inferred latch for \"gs1\[3\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311569 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[4\] main.v(324) " "Inferred latch for \"gs1\[4\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311570 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[5\] main.v(324) " "Inferred latch for \"gs1\[5\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311570 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[6\] main.v(324) " "Inferred latch for \"gs1\[6\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311570 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[0\] main.v(324) " "Inferred latch for \"rb2\[0\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311570 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[1\] main.v(324) " "Inferred latch for \"rb2\[1\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311570 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[2\] main.v(324) " "Inferred latch for \"rb2\[2\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311570 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[3\] main.v(324) " "Inferred latch for \"rb2\[3\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311570 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[4\] main.v(324) " "Inferred latch for \"rb2\[4\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311570 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[5\] main.v(324) " "Inferred latch for \"rb2\[5\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311570 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[6\] main.v(324) " "Inferred latch for \"rb2\[6\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311571 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[0\] main.v(324) " "Inferred latch for \"rs2\[0\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311571 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[1\] main.v(324) " "Inferred latch for \"rs2\[1\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311571 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[2\] main.v(324) " "Inferred latch for \"rs2\[2\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311571 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[3\] main.v(324) " "Inferred latch for \"rs2\[3\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311571 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[4\] main.v(324) " "Inferred latch for \"rs2\[4\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311571 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[5\] main.v(324) " "Inferred latch for \"rs2\[5\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311571 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[6\] main.v(324) " "Inferred latch for \"rs2\[6\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311571 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[0\] main.v(324) " "Inferred latch for \"rb1\[0\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311571 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[1\] main.v(324) " "Inferred latch for \"rb1\[1\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311572 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[2\] main.v(324) " "Inferred latch for \"rb1\[2\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311572 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[3\] main.v(324) " "Inferred latch for \"rb1\[3\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311572 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[4\] main.v(324) " "Inferred latch for \"rb1\[4\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311572 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[5\] main.v(324) " "Inferred latch for \"rb1\[5\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311572 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[6\] main.v(324) " "Inferred latch for \"rb1\[6\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311572 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[0\] main.v(324) " "Inferred latch for \"rs1\[0\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311572 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[1\] main.v(324) " "Inferred latch for \"rs1\[1\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311572 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[2\] main.v(324) " "Inferred latch for \"rs1\[2\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311572 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[3\] main.v(324) " "Inferred latch for \"rs1\[3\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311573 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[4\] main.v(324) " "Inferred latch for \"rs1\[4\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311573 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[5\] main.v(324) " "Inferred latch for \"rs1\[5\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311573 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[6\] main.v(324) " "Inferred latch for \"rs1\[6\]\" at main.v(324)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311573 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1.0101 main.v(295) " "Inferred latch for \"temp1.0101\" at main.v(295)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 295 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311573 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1.0000 main.v(295) " "Inferred latch for \"temp1.0000\" at main.v(295)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 295 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311573 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u3\[0\] main.v(146) " "Inferred latch for \"cnt_u3\[0\]\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311573 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u3\[1\] main.v(146) " "Inferred latch for \"cnt_u3\[1\]\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311574 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u3\[2\] main.v(146) " "Inferred latch for \"cnt_u3\[2\]\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311574 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u3\[3\] main.v(146) " "Inferred latch for \"cnt_u3\[3\]\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311574 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u3\[4\] main.v(146) " "Inferred latch for \"cnt_u3\[4\]\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311574 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u2\[0\] main.v(146) " "Inferred latch for \"cnt_u2\[0\]\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311575 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u2\[1\] main.v(146) " "Inferred latch for \"cnt_u2\[1\]\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311575 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u2\[2\] main.v(146) " "Inferred latch for \"cnt_u2\[2\]\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311575 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u2\[3\] main.v(146) " "Inferred latch for \"cnt_u2\[3\]\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311575 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u2\[4\] main.v(146) " "Inferred latch for \"cnt_u2\[4\]\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311575 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u1\[0\] main.v(146) " "Inferred latch for \"cnt_u1\[0\]\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311576 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u1\[1\] main.v(146) " "Inferred latch for \"cnt_u1\[1\]\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311576 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u1\[2\] main.v(146) " "Inferred latch for \"cnt_u1\[2\]\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311576 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u1\[3\] main.v(146) " "Inferred latch for \"cnt_u1\[3\]\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311576 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u1\[4\] main.v(146) " "Inferred latch for \"cnt_u1\[4\]\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311576 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.1111 main.v(146) " "Inferred latch for \"cur_state.1111\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311576 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.1100 main.v(146) " "Inferred latch for \"cur_state.1100\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311576 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.1011 main.v(146) " "Inferred latch for \"cur_state.1011\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311577 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.1010 main.v(146) " "Inferred latch for \"cur_state.1010\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311577 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.1000 main.v(146) " "Inferred latch for \"cur_state.1000\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311577 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0111 main.v(146) " "Inferred latch for \"cur_state.0111\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311577 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0110 main.v(146) " "Inferred latch for \"cur_state.0110\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311577 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0101 main.v(146) " "Inferred latch for \"cur_state.0101\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311578 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0100 main.v(146) " "Inferred latch for \"cur_state.0100\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311578 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0011 main.v(146) " "Inferred latch for \"cur_state.0011\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311578 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0010 main.v(146) " "Inferred latch for \"cur_state.0010\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311578 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0001 main.v(146) " "Inferred latch for \"cur_state.0001\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311578 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0000 main.v(146) " "Inferred latch for \"cur_state.0000\" at main.v(146)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311579 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b6\[0\] main.v(114) " "Inferred latch for \"cnt_b6\[0\]\" at main.v(114)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311579 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b2\[0\] main.v(102) " "Inferred latch for \"cnt_b2\[0\]\" at main.v(102)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311579 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b5\[0\] main.v(90) " "Inferred latch for \"cnt_b5\[0\]\" at main.v(90)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311579 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b5\[1\] main.v(90) " "Inferred latch for \"cnt_b5\[1\]\" at main.v(90)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311579 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b4\[0\] main.v(78) " "Inferred latch for \"cnt_b4\[0\]\" at main.v(78)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311579 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b4\[1\] main.v(78) " "Inferred latch for \"cnt_b4\[1\]\" at main.v(78)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311579 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b1\[0\] main.v(66) " "Inferred latch for \"cnt_b1\[0\]\" at main.v(66)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311579 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b1\[1\] main.v(66) " "Inferred latch for \"cnt_b1\[1\]\" at main.v(66)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311579 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_1000 freqDiv_1000:b2v_inst23 " "Elaborating entity \"freqDiv_1000\" for hierarchy \"freqDiv_1000:b2v_inst23\"" {  } { { "mediKitVerilog.v" "b2v_inst23" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640889311604 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp freqdiv_1000.v(12) " "Verilog HDL Always Construct warning at freqdiv_1000.v(12): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_1000.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_1000.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311604 "|mediKitVerilog|freqDiv_1000:b2v_inst23"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clktmp freqdiv_1000.v(16) " "Verilog HDL Always Construct warning at freqdiv_1000.v(16): variable \"clktmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_1000.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_1000.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311604 "|mediKitVerilog|freqDiv_1000:b2v_inst23"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp freqdiv_1000.v(20) " "Verilog HDL Always Construct warning at freqdiv_1000.v(20): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_1000.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_1000.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311604 "|mediKitVerilog|freqDiv_1000:b2v_inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 freqdiv_1000.v(20) " "Verilog HDL assignment warning at freqdiv_1000.v(20): truncated value with size 32 to match size of target (9)" {  } { { "freqdiv_1000.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_1000.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311604 "|mediKitVerilog|freqDiv_1000:b2v_inst23"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clktmp freqdiv_1000.v(9) " "Verilog HDL Always Construct warning at freqdiv_1000.v(9): inferring latch(es) for variable \"clktmp\", which holds its previous value in one or more paths through the always construct" {  } { { "freqdiv_1000.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_1000.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311604 "|mediKitVerilog|freqDiv_1000:b2v_inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clktmp freqdiv_1000.v(9) " "Inferred latch for \"clktmp\" at freqdiv_1000.v(9)" {  } { { "freqdiv_1000.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_1000.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311605 "|mediKitVerilog|freqDiv_1000:b2v_inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_500 freqDiv_500:b2v_inst26 " "Elaborating entity \"freqDiv_500\" for hierarchy \"freqDiv_500:b2v_inst26\"" {  } { { "mediKitVerilog.v" "b2v_inst26" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640889311609 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp freqdiv_500.v(12) " "Verilog HDL Always Construct warning at freqdiv_500.v(12): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_500.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_500.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311610 "|mediKitVerilog|freqDiv_500:b2v_inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clktmp freqdiv_500.v(15) " "Verilog HDL Always Construct warning at freqdiv_500.v(15): variable \"clktmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_500.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_500.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311610 "|mediKitVerilog|freqDiv_500:b2v_inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp freqdiv_500.v(18) " "Verilog HDL Always Construct warning at freqdiv_500.v(18): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_500.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_500.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311610 "|mediKitVerilog|freqDiv_500:b2v_inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 freqdiv_500.v(18) " "Verilog HDL assignment warning at freqdiv_500.v(18): truncated value with size 32 to match size of target (8)" {  } { { "freqdiv_500.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_500.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311610 "|mediKitVerilog|freqDiv_500:b2v_inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clktmp freqdiv_500.v(9) " "Verilog HDL Always Construct warning at freqdiv_500.v(9): inferring latch(es) for variable \"clktmp\", which holds its previous value in one or more paths through the always construct" {  } { { "freqdiv_500.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_500.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311611 "|mediKitVerilog|freqDiv_500:b2v_inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clktmp freqdiv_500.v(9) " "Inferred latch for \"clktmp\" at freqdiv_500.v(9)" {  } { { "freqdiv_500.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_500.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311611 "|mediKitVerilog|freqDiv_500:b2v_inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_250 freqDiv_250:b2v_inst28 " "Elaborating entity \"freqDiv_250\" for hierarchy \"freqDiv_250:b2v_inst28\"" {  } { { "mediKitVerilog.v" "b2v_inst28" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640889311617 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp freqdiv_250.v(12) " "Verilog HDL Always Construct warning at freqdiv_250.v(12): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_250.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_250.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311617 "|mediKitVerilog|freqDiv_250:b2v_inst28"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clktmp freqdiv_250.v(15) " "Verilog HDL Always Construct warning at freqdiv_250.v(15): variable \"clktmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_250.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_250.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311617 "|mediKitVerilog|freqDiv_250:b2v_inst28"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp freqdiv_250.v(18) " "Verilog HDL Always Construct warning at freqdiv_250.v(18): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_250.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_250.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311617 "|mediKitVerilog|freqDiv_250:b2v_inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 freqdiv_250.v(18) " "Verilog HDL assignment warning at freqdiv_250.v(18): truncated value with size 32 to match size of target (7)" {  } { { "freqdiv_250.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_250.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311617 "|mediKitVerilog|freqDiv_250:b2v_inst28"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clktmp freqdiv_250.v(9) " "Verilog HDL Always Construct warning at freqdiv_250.v(9): inferring latch(es) for variable \"clktmp\", which holds its previous value in one or more paths through the always construct" {  } { { "freqdiv_250.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_250.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311618 "|mediKitVerilog|freqDiv_250:b2v_inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clktmp freqdiv_250.v(9) " "Inferred latch for \"clktmp\" at freqdiv_250.v(9)" {  } { { "freqdiv_250.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_250.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311618 "|mediKitVerilog|freqDiv_250:b2v_inst28"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_125 freqDiv_125:b2v_inst29 " "Elaborating entity \"freqDiv_125\" for hierarchy \"freqDiv_125:b2v_inst29\"" {  } { { "mediKitVerilog.v" "b2v_inst29" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640889311622 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp freqdiv_125.v(13) " "Verilog HDL Always Construct warning at freqdiv_125.v(13): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_125.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_125.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311622 "|mediKitVerilog|freqDiv_125:b2v_inst29"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clktmp freqdiv_125.v(16) " "Verilog HDL Always Construct warning at freqdiv_125.v(16): variable \"clktmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_125.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_125.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311623 "|mediKitVerilog|freqDiv_125:b2v_inst29"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp freqdiv_125.v(19) " "Verilog HDL Always Construct warning at freqdiv_125.v(19): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_125.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_125.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311623 "|mediKitVerilog|freqDiv_125:b2v_inst29"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 freqdiv_125.v(19) " "Verilog HDL assignment warning at freqdiv_125.v(19): truncated value with size 32 to match size of target (6)" {  } { { "freqdiv_125.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_125.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311623 "|mediKitVerilog|freqDiv_125:b2v_inst29"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clktmp freqdiv_125.v(10) " "Verilog HDL Always Construct warning at freqdiv_125.v(10): inferring latch(es) for variable \"clktmp\", which holds its previous value in one or more paths through the always construct" {  } { { "freqdiv_125.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_125.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311623 "|mediKitVerilog|freqDiv_125:b2v_inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clktmp freqdiv_125.v(10) " "Inferred latch for \"clktmp\" at freqdiv_125.v(10)" {  } { { "freqdiv_125.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_125.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311623 "|mediKitVerilog|freqDiv_125:b2v_inst29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latticeDriver latticeDriver:b2v_inst30 " "Elaborating entity \"latticeDriver\" for hierarchy \"latticeDriver:b2v_inst30\"" {  } { { "mediKitVerilog.v" "b2v_inst30" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640889311627 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel8 latticedriver.v(28) " "Verilog HDL Always Construct warning at latticedriver.v(28): variable \"sel8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311628 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 latticedriver.v(28) " "Verilog HDL assignment warning at latticedriver.v(28): truncated value with size 32 to match size of target (3)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311628 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2 latticedriver.v(35) " "Verilog HDL Always Construct warning at latticedriver.v(35): variable \"sel2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311628 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 latticedriver.v(35) " "Verilog HDL assignment warning at latticedriver.v(35): truncated value with size 32 to match size of target (1)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311629 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_2 latticedriver.v(42) " "Verilog HDL Always Construct warning at latticedriver.v(42): variable \"sel2_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311629 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 latticedriver.v(42) " "Verilog HDL assignment warning at latticedriver.v(42): truncated value with size 32 to match size of target (1)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311629 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_4 latticedriver.v(49) " "Verilog HDL Always Construct warning at latticedriver.v(49): variable \"sel2_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311629 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 latticedriver.v(49) " "Verilog HDL assignment warning at latticedriver.v(49): truncated value with size 32 to match size of target (1)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311629 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_8 latticedriver.v(56) " "Verilog HDL Always Construct warning at latticedriver.v(56): variable \"sel2_8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311629 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 latticedriver.v(56) " "Verilog HDL assignment warning at latticedriver.v(56): truncated value with size 32 to match size of target (1)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311629 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_2 latticedriver.v(223) " "Verilog HDL Always Construct warning at latticedriver.v(223): variable \"sel2_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311630 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_2 latticedriver.v(346) " "Verilog HDL Always Construct warning at latticedriver.v(346): variable \"sel2_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 346 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311631 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_2 latticedriver.v(469) " "Verilog HDL Always Construct warning at latticedriver.v(469): variable \"sel2_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 469 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311631 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_8 latticedriver.v(592) " "Verilog HDL Always Construct warning at latticedriver.v(592): variable \"sel2_8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 592 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311632 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_8 latticedriver.v(716) " "Verilog HDL Always Construct warning at latticedriver.v(716): variable \"sel2_8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 716 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311633 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_8 latticedriver.v(839) " "Verilog HDL Always Construct warning at latticedriver.v(839): variable \"sel2_8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 839 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311633 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col_r latticedriver.v(61) " "Verilog HDL Always Construct warning at latticedriver.v(61): inferring latch(es) for variable \"col_r\", which holds its previous value in one or more paths through the always construct" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311634 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col_g latticedriver.v(61) " "Verilog HDL Always Construct warning at latticedriver.v(61): inferring latch(es) for variable \"col_g\", which holds its previous value in one or more paths through the always construct" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311634 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row latticedriver.v(61) " "Verilog HDL Always Construct warning at latticedriver.v(61): inferring latch(es) for variable \"row\", which holds its previous value in one or more paths through the always construct" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311635 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[0\] latticedriver.v(61) " "Inferred latch for \"row\[0\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311639 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[1\] latticedriver.v(61) " "Inferred latch for \"row\[1\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311639 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[2\] latticedriver.v(61) " "Inferred latch for \"row\[2\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311639 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[3\] latticedriver.v(61) " "Inferred latch for \"row\[3\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311639 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[4\] latticedriver.v(61) " "Inferred latch for \"row\[4\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311639 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[5\] latticedriver.v(61) " "Inferred latch for \"row\[5\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311639 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[6\] latticedriver.v(61) " "Inferred latch for \"row\[6\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311639 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[7\] latticedriver.v(61) " "Inferred latch for \"row\[7\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311640 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[0\] latticedriver.v(61) " "Inferred latch for \"col_g\[0\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311640 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[1\] latticedriver.v(61) " "Inferred latch for \"col_g\[1\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311640 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[2\] latticedriver.v(61) " "Inferred latch for \"col_g\[2\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311640 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[3\] latticedriver.v(61) " "Inferred latch for \"col_g\[3\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311640 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[4\] latticedriver.v(61) " "Inferred latch for \"col_g\[4\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311640 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[5\] latticedriver.v(61) " "Inferred latch for \"col_g\[5\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311640 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[6\] latticedriver.v(61) " "Inferred latch for \"col_g\[6\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311640 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[7\] latticedriver.v(61) " "Inferred latch for \"col_g\[7\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311641 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[0\] latticedriver.v(61) " "Inferred latch for \"col_r\[0\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311641 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[1\] latticedriver.v(61) " "Inferred latch for \"col_r\[1\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311641 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[2\] latticedriver.v(61) " "Inferred latch for \"col_r\[2\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311641 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[3\] latticedriver.v(61) " "Inferred latch for \"col_r\[3\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311641 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[4\] latticedriver.v(61) " "Inferred latch for \"col_r\[4\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311641 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[5\] latticedriver.v(61) " "Inferred latch for \"col_r\[5\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311641 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[6\] latticedriver.v(61) " "Inferred latch for \"col_r\[6\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311642 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[7\] latticedriver.v(61) " "Inferred latch for \"col_r\[7\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311642 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzerDriver buzzerDriver:b2v_inst31 " "Elaborating entity \"buzzerDriver\" for hierarchy \"buzzerDriver:b2v_inst31\"" {  } { { "mediKitVerilog.v" "b2v_inst31" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640889311654 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count buzzerdriver.v(18) " "Verilog HDL Always Construct warning at buzzerdriver.v(18): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311654 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count buzzerdriver.v(21) " "Verilog HDL Always Construct warning at buzzerdriver.v(21): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311655 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 buzzerdriver.v(21) " "Verilog HDL assignment warning at buzzerdriver.v(21): truncated value with size 32 to match size of target (1)" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311655 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c1 buzzerdriver.v(32) " "Verilog HDL Always Construct warning at buzzerdriver.v(32): variable \"c1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311655 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "buz0 buzzerdriver.v(34) " "Verilog HDL Always Construct warning at buzzerdriver.v(34): variable \"buz0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311655 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c1 buzzerdriver.v(38) " "Verilog HDL Always Construct warning at buzzerdriver.v(38): variable \"c1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311655 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 buzzerdriver.v(38) " "Verilog HDL assignment warning at buzzerdriver.v(38): truncated value with size 32 to match size of target (1)" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311655 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buz0 buzzerdriver.v(26) " "Verilog HDL Always Construct warning at buzzerdriver.v(26): inferring latch(es) for variable \"buz0\", which holds its previous value in one or more paths through the always construct" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311655 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count buzzerdriver.v(47) " "Verilog HDL Always Construct warning at buzzerdriver.v(47): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311656 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_base buzzerdriver.v(49) " "Verilog HDL Always Construct warning at buzzerdriver.v(49): variable \"clk_base\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311656 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "buz0 buzzerdriver.v(51) " "Verilog HDL Always Construct warning at buzzerdriver.v(51): variable \"buz0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311656 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buz0 buzzerdriver.v(26) " "Inferred latch for \"buz0\" at buzzerdriver.v(26)" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311656 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDdriver LEDdriver:b2v_inst32 " "Elaborating entity \"LEDdriver\" for hierarchy \"LEDdriver:b2v_inst32\"" {  } { { "mediKitVerilog.v" "b2v_inst32" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640889311661 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sta leddriver.v(32) " "Verilog HDL Always Construct warning at leddriver.v(32): variable \"sta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "leddriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/leddriver.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311662 "|mediKitVerilog|LEDdriver:b2v_inst32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag leddriver.v(37) " "Verilog HDL Always Construct warning at leddriver.v(37): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "leddriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/leddriver.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311662 "|mediKitVerilog|LEDdriver:b2v_inst32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag leddriver.v(44) " "Verilog HDL Always Construct warning at leddriver.v(44): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "leddriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/leddriver.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311662 "|mediKitVerilog|LEDdriver:b2v_inst32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state leddriver.v(46) " "Verilog HDL Always Construct warning at leddriver.v(46): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "leddriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/leddriver.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311663 "|mediKitVerilog|LEDdriver:b2v_inst32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led leddriver.v(28) " "Verilog HDL Always Construct warning at leddriver.v(28): inferring latch(es) for variable \"led\", which holds its previous value in one or more paths through the always construct" {  } { { "leddriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/leddriver.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311663 "|mediKitVerilog|LEDdriver:b2v_inst32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state leddriver.v(28) " "Verilog HDL Always Construct warning at leddriver.v(28): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "leddriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/leddriver.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311663 "|mediKitVerilog|LEDdriver:b2v_inst32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numKeyAndSegDriver numKeyAndSegDriver:b2v_inst34 " "Elaborating entity \"numKeyAndSegDriver\" for hierarchy \"numKeyAndSegDriver:b2v_inst34\"" {  } { { "mediKitVerilog.v" "b2v_inst34" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640889311670 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel4 numkeyandsegdriver.v(52) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(52): variable \"sel4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311672 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel4 numkeyandsegdriver.v(65) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(65): variable \"sel4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311672 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel4 numkeyandsegdriver.v(68) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(68): variable \"sel4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311672 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 numkeyandsegdriver.v(68) " "Verilog HDL assignment warning at numkeyandsegdriver.v(68): truncated value with size 32 to match size of target (2)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311672 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_in numkeyandsegdriver.v(80) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(80): variable \"state_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311673 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(95) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(95): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311673 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(108) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(108): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311673 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(121) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(121): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311673 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(134) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(134): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311674 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(137) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(137): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311674 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C numkeyandsegdriver.v(75) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(75): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311674 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_in numkeyandsegdriver.v(147) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(147): variable \"state_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311675 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(148) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(148): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311675 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(148) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(148): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 148 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640889311675 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_in numkeyandsegdriver.v(185) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(185): variable \"state_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311675 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel60 numkeyandsegdriver.v(193) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(193): variable \"sel60\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 193 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311675 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel60 numkeyandsegdriver.v(211) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(211): variable \"sel60\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311676 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums_temp numkeyandsegdriver.v(236) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(236): variable \"nums_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311676 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb_temp numkeyandsegdriver.v(237) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(237): variable \"numb_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311676 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nums_temp numkeyandsegdriver.v(143) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(143): inferring latch(es) for variable \"nums_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311677 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "numb_temp numkeyandsegdriver.v(143) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(143): inferring latch(es) for variable \"numb_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311677 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count numkeyandsegdriver.v(250) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(250): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311677 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp1 numkeyandsegdriver.v(257) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(257): variable \"seg_temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311677 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp3 numkeyandsegdriver.v(259) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(259): variable \"seg_temp3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 259 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311677 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp5 numkeyandsegdriver.v(261) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(261): variable \"seg_temp5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 261 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311677 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp9 numkeyandsegdriver.v(263) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(263): variable \"seg_temp9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 263 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311677 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp11 numkeyandsegdriver.v(265) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(265): variable \"seg_temp11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311678 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp13 numkeyandsegdriver.v(267) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(267): variable \"seg_temp13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311678 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp7 numkeyandsegdriver.v(291) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(291): variable \"seg_temp7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311678 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp2 numkeyandsegdriver.v(299) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(299): variable \"seg_temp2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311678 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp4 numkeyandsegdriver.v(301) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(301): variable \"seg_temp4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311679 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp6 numkeyandsegdriver.v(303) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(303): variable \"seg_temp6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 303 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311679 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp10 numkeyandsegdriver.v(305) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(305): variable \"seg_temp10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 305 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311679 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp12 numkeyandsegdriver.v(307) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(307): variable \"seg_temp12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 307 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311679 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp14 numkeyandsegdriver.v(309) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(309): variable \"seg_temp14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 309 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311679 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp8 numkeyandsegdriver.v(338) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(338): variable \"seg_temp8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311679 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u2 numkeyandsegdriver.v(343) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(343): variable \"cnt_u2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 343 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311680 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempnb numkeyandsegdriver.v(368) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(368): variable \"seg_tempnb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 368 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311680 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u2 numkeyandsegdriver.v(373) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(373): variable \"cnt_u2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 373 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311680 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempna numkeyandsegdriver.v(398) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(398): variable \"seg_tempna\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 398 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311680 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u3 numkeyandsegdriver.v(403) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(403): variable \"cnt_u3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 403 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311681 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempnb numkeyandsegdriver.v(428) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(428): variable \"seg_tempnb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 428 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311681 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u3 numkeyandsegdriver.v(433) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(433): variable \"cnt_u3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 433 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311681 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempna numkeyandsegdriver.v(458) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(458): variable \"seg_tempna\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 458 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311681 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u1 numkeyandsegdriver.v(463) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(463): variable \"cnt_u1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 463 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311681 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempnb numkeyandsegdriver.v(488) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(488): variable \"seg_tempnb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 488 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311682 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u1 numkeyandsegdriver.v(493) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(493): variable \"cnt_u1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 493 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311682 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempna numkeyandsegdriver.v(518) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(518): variable \"seg_tempna\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 518 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311682 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count numkeyandsegdriver.v(241) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(241): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311683 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg numkeyandsegdriver.v(241) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(241): inferring latch(es) for variable \"seg\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311683 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp7 numkeyandsegdriver.v(241) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(241): inferring latch(es) for variable \"seg_temp7\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311683 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp8 numkeyandsegdriver.v(241) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(241): inferring latch(es) for variable \"seg_temp8\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311683 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_tempnb numkeyandsegdriver.v(241) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(241): inferring latch(es) for variable \"seg_tempnb\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311683 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_tempna numkeyandsegdriver.v(241) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(241): inferring latch(es) for variable \"seg_tempna\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311683 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pre numkeyandsegdriver.v(530) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(530): variable \"pre\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 530 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311683 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(530) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(530): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 530 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311683 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(534) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(534): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 534 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311684 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(566) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(566): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 566 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311684 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(566) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(566): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 566 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640889311684 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(606) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(606): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 606 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311684 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(606) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(606): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 606 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640889311684 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(644) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(644): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 644 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311684 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(644) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(644): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 644 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640889311685 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(682) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(682): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 682 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311685 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(682) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(682): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 682 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640889311685 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(720) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(720): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 720 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311685 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(720) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(720): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 720 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640889311686 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(758) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(758): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 758 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311686 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(758) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(758): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 758 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640889311686 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pre numkeyandsegdriver.v(528) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable \"pre\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311687 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp1 numkeyandsegdriver.v(528) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable \"seg_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311688 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp2 numkeyandsegdriver.v(528) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable \"seg_temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311688 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp3 numkeyandsegdriver.v(528) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable \"seg_temp3\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311688 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp4 numkeyandsegdriver.v(528) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable \"seg_temp4\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311688 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp5 numkeyandsegdriver.v(528) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable \"seg_temp5\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311688 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp6 numkeyandsegdriver.v(528) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable \"seg_temp6\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311688 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp9 numkeyandsegdriver.v(528) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable \"seg_temp9\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311688 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp10 numkeyandsegdriver.v(528) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable \"seg_temp10\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311688 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp11 numkeyandsegdriver.v(528) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable \"seg_temp11\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311689 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp12 numkeyandsegdriver.v(528) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable \"seg_temp12\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311689 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp13 numkeyandsegdriver.v(528) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable \"seg_temp13\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311689 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp14 numkeyandsegdriver.v(528) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): inferring latch(es) for variable \"seg_temp14\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311689 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 numkeyandsegdriver.v(808) " "Verilog HDL assignment warning at numkeyandsegdriver.v(808): truncated value with size 32 to match size of target (6)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311689 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel60 numkeyandsegdriver.v(800) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(800): inferring latch(es) for variable \"sel60\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311689 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel60\[0\] numkeyandsegdriver.v(800) " "Inferred latch for \"sel60\[0\]\" at numkeyandsegdriver.v(800)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311697 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel60\[1\] numkeyandsegdriver.v(800) " "Inferred latch for \"sel60\[1\]\" at numkeyandsegdriver.v(800)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311697 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel60\[2\] numkeyandsegdriver.v(800) " "Inferred latch for \"sel60\[2\]\" at numkeyandsegdriver.v(800)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311697 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel60\[3\] numkeyandsegdriver.v(800) " "Inferred latch for \"sel60\[3\]\" at numkeyandsegdriver.v(800)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311697 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel60\[4\] numkeyandsegdriver.v(800) " "Inferred latch for \"sel60\[4\]\" at numkeyandsegdriver.v(800)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311697 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel60\[5\] numkeyandsegdriver.v(800) " "Inferred latch for \"sel60\[5\]\" at numkeyandsegdriver.v(800)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311697 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[0\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp14\[0\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311698 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[1\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp14\[1\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311698 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[2\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp14\[2\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311698 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[3\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp14\[3\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311698 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[4\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp14\[4\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311698 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[5\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp14\[5\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311698 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[6\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp14\[6\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311698 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[0\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp13\[0\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311699 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[1\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp13\[1\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311699 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[2\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp13\[2\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311699 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[3\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp13\[3\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311699 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[4\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp13\[4\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311699 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[5\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp13\[5\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311699 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[6\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp13\[6\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311699 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[0\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp12\[0\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311700 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[1\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp12\[1\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311700 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[2\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp12\[2\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311700 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[3\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp12\[3\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311700 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[4\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp12\[4\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311700 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[5\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp12\[5\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311700 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[6\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp12\[6\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311700 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[0\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp11\[0\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311700 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[1\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp11\[1\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311701 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[2\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp11\[2\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311701 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[3\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp11\[3\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311701 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[4\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp11\[4\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311701 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[5\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp11\[5\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311701 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[6\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp11\[6\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311701 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[0\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp10\[0\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311701 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[1\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp10\[1\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311702 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[2\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp10\[2\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311702 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[3\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp10\[3\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311702 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[4\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp10\[4\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311702 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[5\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp10\[5\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311702 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[6\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp10\[6\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311702 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[0\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp9\[0\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311702 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[1\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp9\[1\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311702 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[2\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp9\[2\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311703 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[3\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp9\[3\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311703 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[4\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp9\[4\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311703 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[5\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp9\[5\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311703 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[6\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp9\[6\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311703 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[0\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp6\[0\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311703 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[1\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp6\[1\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311703 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[2\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp6\[2\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311703 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[3\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp6\[3\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311704 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[4\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp6\[4\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311704 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[5\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp6\[5\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311704 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[6\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp6\[6\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311704 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[0\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp5\[0\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311704 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[1\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp5\[1\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311704 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[2\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp5\[2\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311704 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[3\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp5\[3\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311704 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[4\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp5\[4\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311705 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[5\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp5\[5\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311705 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[6\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp5\[6\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311705 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[0\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp4\[0\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311705 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[1\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp4\[1\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311705 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[2\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp4\[2\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311705 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[3\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp4\[3\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311705 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[4\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp4\[4\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311706 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[5\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp4\[5\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311706 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[6\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp4\[6\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311706 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[0\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp3\[0\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311706 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[1\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp3\[1\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311706 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[2\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp3\[2\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311706 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[3\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp3\[3\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311706 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[4\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp3\[4\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311706 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[5\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp3\[5\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311706 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[6\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp3\[6\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311707 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[0\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp2\[0\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311707 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[1\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp2\[1\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311707 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[2\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp2\[2\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311707 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[3\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp2\[3\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311707 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[4\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp2\[4\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311708 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[5\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp2\[5\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311708 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[6\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp2\[6\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311708 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[0\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp1\[0\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311708 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[1\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp1\[1\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311708 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[2\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp1\[2\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311708 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[3\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp1\[3\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311708 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[4\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp1\[4\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311709 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[5\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp1\[5\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311709 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[6\] numkeyandsegdriver.v(528) " "Inferred latch for \"seg_temp1\[6\]\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311709 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.10000 numkeyandsegdriver.v(528) " "Inferred latch for \"pre.10000\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311709 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01111 numkeyandsegdriver.v(528) " "Inferred latch for \"pre.01111\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311709 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01110 numkeyandsegdriver.v(528) " "Inferred latch for \"pre.01110\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311709 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01101 numkeyandsegdriver.v(528) " "Inferred latch for \"pre.01101\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311710 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01100 numkeyandsegdriver.v(528) " "Inferred latch for \"pre.01100\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311710 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01011 numkeyandsegdriver.v(528) " "Inferred latch for \"pre.01011\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311710 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01010 numkeyandsegdriver.v(528) " "Inferred latch for \"pre.01010\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311710 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01001 numkeyandsegdriver.v(528) " "Inferred latch for \"pre.01001\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311710 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01000 numkeyandsegdriver.v(528) " "Inferred latch for \"pre.01000\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311710 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00111 numkeyandsegdriver.v(528) " "Inferred latch for \"pre.00111\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311710 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00110 numkeyandsegdriver.v(528) " "Inferred latch for \"pre.00110\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311710 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00101 numkeyandsegdriver.v(528) " "Inferred latch for \"pre.00101\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311710 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00100 numkeyandsegdriver.v(528) " "Inferred latch for \"pre.00100\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311711 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00011 numkeyandsegdriver.v(528) " "Inferred latch for \"pre.00011\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311711 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00010 numkeyandsegdriver.v(528) " "Inferred latch for \"pre.00010\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311711 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00001 numkeyandsegdriver.v(528) " "Inferred latch for \"pre.00001\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311711 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00000 numkeyandsegdriver.v(528) " "Inferred latch for \"pre.00000\" at numkeyandsegdriver.v(528)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311711 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[0\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_tempna\[0\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311711 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[1\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_tempna\[1\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311711 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[2\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_tempna\[2\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311712 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[3\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_tempna\[3\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311712 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[4\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_tempna\[4\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311712 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[5\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_tempna\[5\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311712 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[6\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_tempna\[6\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311712 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[0\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_tempnb\[0\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311713 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[1\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_tempnb\[1\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311713 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[2\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_tempnb\[2\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311713 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[3\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_tempnb\[3\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311713 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[4\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_tempnb\[4\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311713 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[5\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_tempnb\[5\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311713 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[6\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_tempnb\[6\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311713 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[0\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_temp8\[0\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311714 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[1\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_temp8\[1\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311714 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[2\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_temp8\[2\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311714 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[3\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_temp8\[3\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311714 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[4\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_temp8\[4\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311714 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[5\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_temp8\[5\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311714 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[6\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_temp8\[6\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311715 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[0\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_temp7\[0\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311715 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[1\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_temp7\[1\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311715 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[2\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_temp7\[2\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311715 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[3\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_temp7\[3\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311715 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[4\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_temp7\[4\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311715 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[5\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_temp7\[5\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311716 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[6\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg_temp7\[6\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311716 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg\[0\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311716 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg\[1\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311716 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg\[2\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311716 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg\[3\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311717 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg\[4\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311717 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg\[5\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311717 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] numkeyandsegdriver.v(241) " "Inferred latch for \"seg\[6\]\" at numkeyandsegdriver.v(241)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311717 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.111 numkeyandsegdriver.v(250) " "Inferred latch for \"p2.count.111\" at numkeyandsegdriver.v(250)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311717 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.110 numkeyandsegdriver.v(250) " "Inferred latch for \"p2.count.110\" at numkeyandsegdriver.v(250)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311717 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.101 numkeyandsegdriver.v(250) " "Inferred latch for \"p2.count.101\" at numkeyandsegdriver.v(250)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311717 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.100 numkeyandsegdriver.v(250) " "Inferred latch for \"p2.count.100\" at numkeyandsegdriver.v(250)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311717 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.011 numkeyandsegdriver.v(250) " "Inferred latch for \"p2.count.011\" at numkeyandsegdriver.v(250)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311718 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.010 numkeyandsegdriver.v(250) " "Inferred latch for \"p2.count.010\" at numkeyandsegdriver.v(250)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311718 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.001 numkeyandsegdriver.v(250) " "Inferred latch for \"p2.count.001\" at numkeyandsegdriver.v(250)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311718 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.000 numkeyandsegdriver.v(250) " "Inferred latch for \"p2.count.000\" at numkeyandsegdriver.v(250)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311718 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numb_temp\[0\] numkeyandsegdriver.v(143) " "Inferred latch for \"numb_temp\[0\]\" at numkeyandsegdriver.v(143)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311718 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numb_temp\[1\] numkeyandsegdriver.v(143) " "Inferred latch for \"numb_temp\[1\]\" at numkeyandsegdriver.v(143)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311718 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numb_temp\[2\] numkeyandsegdriver.v(143) " "Inferred latch for \"numb_temp\[2\]\" at numkeyandsegdriver.v(143)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311718 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numb_temp\[3\] numkeyandsegdriver.v(143) " "Inferred latch for \"numb_temp\[3\]\" at numkeyandsegdriver.v(143)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311718 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numb_temp\[4\] numkeyandsegdriver.v(143) " "Inferred latch for \"numb_temp\[4\]\" at numkeyandsegdriver.v(143)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311718 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numb_temp\[5\] numkeyandsegdriver.v(143) " "Inferred latch for \"numb_temp\[5\]\" at numkeyandsegdriver.v(143)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311718 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numb_temp\[6\] numkeyandsegdriver.v(143) " "Inferred latch for \"numb_temp\[6\]\" at numkeyandsegdriver.v(143)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311719 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nums_temp\[0\] numkeyandsegdriver.v(143) " "Inferred latch for \"nums_temp\[0\]\" at numkeyandsegdriver.v(143)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311719 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nums_temp\[1\] numkeyandsegdriver.v(143) " "Inferred latch for \"nums_temp\[1\]\" at numkeyandsegdriver.v(143)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311719 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nums_temp\[2\] numkeyandsegdriver.v(143) " "Inferred latch for \"nums_temp\[2\]\" at numkeyandsegdriver.v(143)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311719 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nums_temp\[3\] numkeyandsegdriver.v(143) " "Inferred latch for \"nums_temp\[3\]\" at numkeyandsegdriver.v(143)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311719 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nums_temp\[4\] numkeyandsegdriver.v(143) " "Inferred latch for \"nums_temp\[4\]\" at numkeyandsegdriver.v(143)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311719 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nums_temp\[5\] numkeyandsegdriver.v(143) " "Inferred latch for \"nums_temp\[5\]\" at numkeyandsegdriver.v(143)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311719 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nums_temp\[6\] numkeyandsegdriver.v(143) " "Inferred latch for \"nums_temp\[6\]\" at numkeyandsegdriver.v(143)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311719 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.10000 numkeyandsegdriver.v(75) " "Inferred latch for \"C.10000\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311719 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01111 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01111\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311720 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01110 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01110\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311720 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01101 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01101\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311720 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01100 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01100\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311720 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01011 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01011\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311720 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01010 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01010\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311720 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01001 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01001\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311720 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01000 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01000\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311720 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00111 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00111\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311721 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00110 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00110\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311721 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00101 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00101\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311721 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00100 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00100\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311721 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00011 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00011\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311721 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00010 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00010\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311721 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00001 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00001\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311721 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00000 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00000\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311721 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD1602driver LCD1602driver:b2v_inst35 " "Elaborating entity \"LCD1602driver\" for hierarchy \"LCD1602driver:b2v_inst35\"" {  } { { "mediKitVerilog.v" "b2v_inst35" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640889311764 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt lcd1602driver.v(49) " "Verilog HDL Always Construct warning at lcd1602driver.v(49): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311767 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt lcd1602driver.v(52) " "Verilog HDL Always Construct warning at lcd1602driver.v(52): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311767 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd1602driver.v(52) " "Verilog HDL assignment warning at lcd1602driver.v(52): truncated value with size 32 to match size of target (6)" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311767 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lcd1602driver.v(55) " "Verilog HDL Case Statement warning at lcd1602driver.v(55): incomplete case statement has no default case item" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 55 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1640889311768 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LCD_RS lcd1602driver.v(43) " "Verilog HDL Always Construct warning at lcd1602driver.v(43): inferring latch(es) for variable \"LCD_RS\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311768 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lcd_data lcd1602driver.v(43) " "Verilog HDL Always Construct warning at lcd1602driver.v(43): inferring latch(es) for variable \"lcd_data\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311768 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[0\] lcd1602driver.v(43) " "Inferred latch for \"lcd_data\[0\]\" at lcd1602driver.v(43)" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311769 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[1\] lcd1602driver.v(43) " "Inferred latch for \"lcd_data\[1\]\" at lcd1602driver.v(43)" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311769 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[2\] lcd1602driver.v(43) " "Inferred latch for \"lcd_data\[2\]\" at lcd1602driver.v(43)" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311770 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[3\] lcd1602driver.v(43) " "Inferred latch for \"lcd_data\[3\]\" at lcd1602driver.v(43)" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311770 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[4\] lcd1602driver.v(43) " "Inferred latch for \"lcd_data\[4\]\" at lcd1602driver.v(43)" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311770 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[5\] lcd1602driver.v(43) " "Inferred latch for \"lcd_data\[5\]\" at lcd1602driver.v(43)" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311770 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[6\] lcd1602driver.v(43) " "Inferred latch for \"lcd_data\[6\]\" at lcd1602driver.v(43)" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311770 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[7\] lcd1602driver.v(43) " "Inferred latch for \"lcd_data\[7\]\" at lcd1602driver.v(43)" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311770 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_RS lcd1602driver.v(43) " "Inferred latch for \"LCD_RS\" at lcd1602driver.v(43)" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311770 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDdecoder LCDdecoder:b2v_inst36 " "Elaborating entity \"LCDdecoder\" for hierarchy \"LCDdecoder:b2v_inst36\"" {  } { { "mediKitVerilog.v" "b2v_inst36" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640889311777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_20 freqDiv_20:b2v_inst4 " "Elaborating entity \"freqDiv_20\" for hierarchy \"freqDiv_20:b2v_inst4\"" {  } { { "mediKitVerilog.v" "b2v_inst4" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640889311783 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp freqdiv_20.v(12) " "Verilog HDL Always Construct warning at freqdiv_20.v(12): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_20.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_20.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311783 "|mediKitVerilog|freqDiv_20:b2v_inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clktmp freqdiv_20.v(15) " "Verilog HDL Always Construct warning at freqdiv_20.v(15): variable \"clktmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_20.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_20.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311783 "|mediKitVerilog|freqDiv_20:b2v_inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp freqdiv_20.v(18) " "Verilog HDL Always Construct warning at freqdiv_20.v(18): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_20.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_20.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640889311783 "|mediKitVerilog|freqDiv_20:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 freqdiv_20.v(18) " "Verilog HDL assignment warning at freqdiv_20.v(18): truncated value with size 32 to match size of target (4)" {  } { { "freqdiv_20.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_20.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640889311784 "|mediKitVerilog|freqDiv_20:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clktmp freqdiv_20.v(9) " "Verilog HDL Always Construct warning at freqdiv_20.v(9): inferring latch(es) for variable \"clktmp\", which holds its previous value in one or more paths through the always construct" {  } { { "freqdiv_20.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_20.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640889311784 "|mediKitVerilog|freqDiv_20:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clktmp freqdiv_20.v(9) " "Inferred latch for \"clktmp\" at freqdiv_20.v(9)" {  } { { "freqdiv_20.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_20.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889311784 "|mediKitVerilog|freqDiv_20:b2v_inst4"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "main:b2v_inst14\|cnt_b6\[0\] " "LATCH primitive \"main:b2v_inst14\|cnt_b6\[0\]\" is permanently disabled" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1640889311874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "main:b2v_inst14\|cnt_b2\[0\] " "LATCH primitive \"main:b2v_inst14\|cnt_b2\[0\]\" is permanently disabled" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 102 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1640889311874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "main:b2v_inst14\|cnt_b5\[0\] " "LATCH primitive \"main:b2v_inst14\|cnt_b5\[0\]\" is permanently disabled" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 90 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1640889311875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "main:b2v_inst14\|cnt_b5\[1\] " "LATCH primitive \"main:b2v_inst14\|cnt_b5\[1\]\" is permanently disabled" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 90 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1640889311875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "main:b2v_inst14\|cnt_b4\[0\] " "LATCH primitive \"main:b2v_inst14\|cnt_b4\[0\]\" is permanently disabled" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 78 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1640889311875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "main:b2v_inst14\|cnt_b4\[1\] " "LATCH primitive \"main:b2v_inst14\|cnt_b4\[1\]\" is permanently disabled" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 78 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1640889311875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "main:b2v_inst14\|cnt_b1\[0\] " "LATCH primitive \"main:b2v_inst14\|cnt_b1\[0\]\" is permanently disabled" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 66 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1640889311875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "main:b2v_inst14\|cnt_b1\[1\] " "LATCH primitive \"main:b2v_inst14\|cnt_b1\[1\]\" is permanently disabled" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 66 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1640889311875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[0\] " "LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp13\[0\]\" is permanently disabled" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1640889312257 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[0\] " "LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp14\[0\]\" is permanently disabled" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1640889312257 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[1\] " "LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp13\[1\]\" is permanently disabled" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1640889312257 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[1\] " "LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp14\[1\]\" is permanently disabled" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1640889312257 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[2\] " "LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp13\[2\]\" is permanently disabled" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1640889312257 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[2\] " "LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp14\[2\]\" is permanently disabled" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1640889312257 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[3\] " "LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp13\[3\]\" is permanently disabled" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1640889312258 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[3\] " "LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp14\[3\]\" is permanently disabled" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1640889312258 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[4\] " "LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp13\[4\]\" is permanently disabled" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1640889312258 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[4\] " "LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp14\[4\]\" is permanently disabled" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1640889312258 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[5\] " "LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp13\[5\]\" is permanently disabled" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1640889312258 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[5\] " "LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp14\[5\]\" is permanently disabled" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1640889312258 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[6\] " "LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp13\[6\]\" is permanently disabled" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1640889312258 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[6\] " "LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp14\[6\]\" is permanently disabled" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1640889312258 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Mod0\"" {  } { { "numkeyandsegdriver.v" "Mod0" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 211 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640889312329 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Div3\"" {  } { { "numkeyandsegdriver.v" "Div3" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 493 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640889312329 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Mod6\"" {  } { { "numkeyandsegdriver.v" "Mod6" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 493 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640889312329 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Div2\"" {  } { { "numkeyandsegdriver.v" "Div2" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 433 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640889312329 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Mod4\"" {  } { { "numkeyandsegdriver.v" "Mod4" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 433 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640889312329 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Div1\"" {  } { { "numkeyandsegdriver.v" "Div1" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640889312329 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Mod2\"" {  } { { "numkeyandsegdriver.v" "Mod2" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640889312329 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Mod5\"" {  } { { "numkeyandsegdriver.v" "Mod5" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 463 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640889312329 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Mod3\"" {  } { { "numkeyandsegdriver.v" "Mod3" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 403 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640889312329 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Mod1\"" {  } { { "numkeyandsegdriver.v" "Mod1" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 343 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640889312329 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1640889312329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod0\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 211 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640889312746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod0 " "Instantiated megafunction \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889312747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889312747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889312747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889312747 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 211 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640889312747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rnl " "Found entity 1: lpm_divide_rnl" {  } { { "db/lpm_divide_rnl.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/lpm_divide_rnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889312827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889312827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889312850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889312850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_die.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_die.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_die " "Found entity 1: alt_u_div_die" {  } { { "db/alt_u_div_die.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/alt_u_div_die.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889312877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889312877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/add_sub_e7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889312942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889312942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/add_sub_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889313006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889313006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/add_sub_g7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889313071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889313071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/add_sub_h7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889313132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889313132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/add_sub_i7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889313201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889313201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div3\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 493 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640889313218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div3 " "Instantiated megafunction \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313218 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 493 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640889313218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nvl " "Found entity 1: lpm_divide_nvl" {  } { { "db/lpm_divide_nvl.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/lpm_divide_nvl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889313280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889313280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889313305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889313305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_bie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_bie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_bie " "Found entity 1: alt_u_div_bie" {  } { { "db/alt_u_div_bie.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/alt_u_div_bie.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889313330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889313330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod6\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 493 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640889313341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod6 " "Instantiated megafunction \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313341 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 493 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640889313341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qnl " "Found entity 1: lpm_divide_qnl" {  } { { "db/lpm_divide_qnl.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/lpm_divide_qnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640889313402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889313402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div2\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 433 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640889313415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div2 " "Instantiated megafunction \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313415 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 433 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640889313415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod3\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 403 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640889313460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod3 " "Instantiated megafunction \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313460 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 403 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640889313460 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:b2v_inst30\|col_g\[4\] latticeDriver:b2v_inst30\|col_g\[3\] " "Duplicate LATCH primitive \"latticeDriver:b2v_inst30\|col_g\[4\]\" merged with LATCH primitive \"latticeDriver:b2v_inst30\|col_g\[3\]\"" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313619 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:b2v_inst30\|col_g\[7\] latticeDriver:b2v_inst30\|col_g\[6\] " "Duplicate LATCH primitive \"latticeDriver:b2v_inst30\|col_g\[7\]\" merged with LATCH primitive \"latticeDriver:b2v_inst30\|col_g\[6\]\"" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313619 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:b2v_inst30\|col_r\[7\] latticeDriver:b2v_inst30\|col_g\[6\] " "Duplicate LATCH primitive \"latticeDriver:b2v_inst30\|col_r\[7\]\" merged with LATCH primitive \"latticeDriver:b2v_inst30\|col_g\[6\]\"" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313619 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:b2v_inst30\|col_r\[6\] latticeDriver:b2v_inst30\|col_g\[6\] " "Duplicate LATCH primitive \"latticeDriver:b2v_inst30\|col_r\[6\]\" merged with LATCH primitive \"latticeDriver:b2v_inst30\|col_g\[6\]\"" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313619 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:b2v_inst30\|col_r\[1\] latticeDriver:b2v_inst30\|col_r\[0\] " "Duplicate LATCH primitive \"latticeDriver:b2v_inst30\|col_r\[1\]\" merged with LATCH primitive \"latticeDriver:b2v_inst30\|col_r\[0\]\"" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313619 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|nums_temp\[6\] numKeyAndSegDriver:b2v_inst34\|nums_temp\[3\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|nums_temp\[6\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|nums_temp\[3\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313619 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[6\] numKeyAndSegDriver:b2v_inst34\|seg_temp1\[3\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp1\[6\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp1\[3\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313619 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[6\] numKeyAndSegDriver:b2v_inst34\|seg_temp5\[3\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp5\[6\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp5\[3\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313619 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_temp7\[6\] numKeyAndSegDriver:b2v_inst34\|seg_temp7\[3\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp7\[6\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp7\[3\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313619 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_tempna\[6\] numKeyAndSegDriver:b2v_inst34\|seg_tempna\[3\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_tempna\[6\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_tempna\[3\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640889313619 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1640889313619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.0101_2897 " "Latch main:b2v_inst14\|cur_state.0101_2897 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|Add0~0 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|Add0~0" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313621 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.0001_3053 " "Latch main:b2v_inst14\|cur_state.0001_3053 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_3092 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_3092" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313621 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.0000_3092 " "Latch main:b2v_inst14\|cur_state.0000_3092 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0001_3053 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0001_3053" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313621 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD1602driver:b2v_inst35\|LCD_RS " "Latch LCD1602driver:b2v_inst35\|LCD_RS has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD1602driver:b2v_inst35\|Add0~0 " "Ports D and ENA on the latch are fed by the same signal LCD1602driver:b2v_inst35\|Add0~0" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313621 ""}  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latticeDriver:b2v_inst30\|col_g\[3\] " "Latch latticeDriver:b2v_inst30\|col_g\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|WideOr3" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313622 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr3 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr3" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313622 ""}  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latticeDriver:b2v_inst30\|col_g\[6\] " "Latch latticeDriver:b2v_inst30\|col_g\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|WideOr3" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313622 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr3 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr3" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313622 ""}  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latticeDriver:b2v_inst30\|col_r\[0\] " "Latch latticeDriver:b2v_inst30\|col_r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|WideOr5 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|WideOr5" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313622 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr3 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr3" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313622 ""}  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD1602driver:b2v_inst35\|lcd_data\[0\] " "Latch LCD1602driver:b2v_inst35\|lcd_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD1602driver:b2v_inst35\|Add0~1 " "Ports D and ENA on the latch are fed by the same signal LCD1602driver:b2v_inst35\|Add0~1" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313622 ""}  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD1602driver:b2v_inst35\|lcd_data\[1\] " "Latch LCD1602driver:b2v_inst35\|lcd_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD1602driver:b2v_inst35\|Add0~1 " "Ports D and ENA on the latch are fed by the same signal LCD1602driver:b2v_inst35\|Add0~1" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313622 ""}  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD1602driver:b2v_inst35\|lcd_data\[2\] " "Latch LCD1602driver:b2v_inst35\|lcd_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD1602driver:b2v_inst35\|Add0~1 " "Ports D and ENA on the latch are fed by the same signal LCD1602driver:b2v_inst35\|Add0~1" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313622 ""}  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD1602driver:b2v_inst35\|lcd_data\[3\] " "Latch LCD1602driver:b2v_inst35\|lcd_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD1602driver:b2v_inst35\|Add0~1 " "Ports D and ENA on the latch are fed by the same signal LCD1602driver:b2v_inst35\|Add0~1" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313622 ""}  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD1602driver:b2v_inst35\|lcd_data\[4\] " "Latch LCD1602driver:b2v_inst35\|lcd_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD1602driver:b2v_inst35\|Add0~1 " "Ports D and ENA on the latch are fed by the same signal LCD1602driver:b2v_inst35\|Add0~1" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313622 ""}  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD1602driver:b2v_inst35\|lcd_data\[5\] " "Latch LCD1602driver:b2v_inst35\|lcd_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD1602driver:b2v_inst35\|Add0~0 " "Ports D and ENA on the latch are fed by the same signal LCD1602driver:b2v_inst35\|Add0~0" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313622 ""}  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD1602driver:b2v_inst35\|lcd_data\[6\] " "Latch LCD1602driver:b2v_inst35\|lcd_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD1602driver:b2v_inst35\|Add0~1 " "Ports D and ENA on the latch are fed by the same signal LCD1602driver:b2v_inst35\|Add0~1" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313622 ""}  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD1602driver:b2v_inst35\|lcd_data\[7\] " "Latch LCD1602driver:b2v_inst35\|lcd_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD1602driver:b2v_inst35\|Add0~0 " "Ports D and ENA on the latch are fed by the same signal LCD1602driver:b2v_inst35\|Add0~0" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313623 ""}  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.001_5449 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.001_5449" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313623 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_3092 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_3092" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313623 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.001_5449 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.001_5449" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313623 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_3092 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_3092" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313623 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.001_5449 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.001_5449" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313623 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_3092 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_3092" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313623 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.001_5449 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.001_5449" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313623 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|numb_temp\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|numb_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5664 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5664" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313623 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|numb_temp\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|numb_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5688 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5688" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313623 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|numb_temp\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|numb_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5664 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5664" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313624 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|numb_temp\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|numb_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5688 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5688" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313624 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|numb_temp\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|numb_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01001_5748 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01001_5748" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313624 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|numb_temp\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|numb_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01101_5700 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01101_5700" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313624 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|numb_temp\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|numb_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01011_5724 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01011_5724" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313624 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|nums_temp\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|nums_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5784 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5784" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313624 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|nums_temp\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|nums_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00100_5808 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00100_5808" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313624 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|nums_temp\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|nums_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5784 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5784" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313624 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|nums_temp\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|nums_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00101_5796 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00101_5796" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313624 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|nums_temp\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|nums_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00011_5820 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00011_5820" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313624 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|nums_temp\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|nums_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5784 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5784" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313625 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempna\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempna\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.111_5407 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.111_5407" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313625 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5784 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5784" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313625 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5784 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5784" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313625 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp7\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel60\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel60\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313625 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.110_5414 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.110_5414" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313625 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp2\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5664 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5664" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313625 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5664 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5664" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313625 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp8\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel60\[1\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel60\[1\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313625 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00100_5808 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00100_5808" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313625 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00100_5808 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00100_5808" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313625 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp7\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel60\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel60\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313626 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempna\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempna\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.101_5421 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.101_5421" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313626 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.100_5428 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.100_5428" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313626 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp2\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5688 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5688" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313626 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5688 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5688" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313626 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp8\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel60\[1\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel60\[1\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313626 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempna\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempna\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.101_5421 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.101_5421" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313626 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5784 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5784" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313626 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5784 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5784" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313626 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp7\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel60\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel60\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313626 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.100_5428 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.100_5428" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313626 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp2\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5664 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5664" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313627 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5664 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5664" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313627 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp8\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel60\[1\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel60\[1\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313627 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00101_5796 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00101_5796" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313627 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00101_5796 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00101_5796" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313627 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp7\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel60\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel60\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313627 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempna\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempna\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.101_5421 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.101_5421" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313627 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.100_5428 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.100_5428" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313627 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp2\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5688 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5688" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313627 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5688 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5688" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313627 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp8\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel60\[1\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel60\[1\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313628 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempna\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempna\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.101_5421 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.101_5421" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313628 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00011_5820 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00011_5820" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313628 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00011_5820 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00011_5820" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313628 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp7\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel60\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel60\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313628 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.100_5428 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.100_5428" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313628 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp2\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01001_5748 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01001_5748" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313628 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01001_5748 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01001_5748" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313628 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp8\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp8\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel60\[1\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel60\[1\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313628 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5784 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5784" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313628 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5784 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5784" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313628 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp7\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel60\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel60\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313629 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempna\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempna\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|WideOr32 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|WideOr32" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313629 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.100_5428 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.100_5428" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313629 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp2\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01101_5700 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01101_5700" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313629 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01101_5700 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01101_5700" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313629 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp8\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp8\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel60\[1\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel60\[1\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313629 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.100_5428 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.100_5428" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 250 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313629 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp2\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01011_5724 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01011_5724" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313629 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01011_5724 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01011_5724" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313629 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp8\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp8\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel60\[1\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel60\[1\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313630 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|sel60\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|sel60\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel60\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel60\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313630 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr3 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr3" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313630 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|sel60\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|sel60\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel60\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel60\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313630 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr3 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr3" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313630 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|sel60\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|sel60\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel60\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel60\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313630 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr3 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr3" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313630 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|sel60\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|sel60\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel60\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel60\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313630 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr3 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr3" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313630 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.10000_5664 " "Latch numKeyAndSegDriver:b2v_inst34\|C.10000_5664 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313630 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01111_5676 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01111_5676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313630 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01101_5700 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01101_5700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313630 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01100_5712 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01100_5712 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[1\] " "Ports D and ENA on the latch are fed by the same signal key_row\[1\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313630 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01011_5724 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01011_5724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[1\] " "Ports D and ENA on the latch are fed by the same signal key_row\[1\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313630 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01010_5736 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01010_5736 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[1\] " "Ports D and ENA on the latch are fed by the same signal key_row\[1\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313631 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01001_5748 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01001_5748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[1\] " "Ports D and ENA on the latch are fed by the same signal key_row\[1\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313631 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01110_5688 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01110_5688 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313631 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01000_5760 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01000_5760 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[2\] " "Ports D and ENA on the latch are fed by the same signal key_row\[2\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313631 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.00111_5772 " "Latch numKeyAndSegDriver:b2v_inst34\|C.00111_5772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[2\] " "Ports D and ENA on the latch are fed by the same signal key_row\[2\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313631 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.00110_5784 " "Latch numKeyAndSegDriver:b2v_inst34\|C.00110_5784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[2\] " "Ports D and ENA on the latch are fed by the same signal key_row\[2\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313631 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.00101_5796 " "Latch numKeyAndSegDriver:b2v_inst34\|C.00101_5796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[2\] " "Ports D and ENA on the latch are fed by the same signal key_row\[2\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313631 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.00100_5808 " "Latch numKeyAndSegDriver:b2v_inst34\|C.00100_5808 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313631 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.00011_5820 " "Latch numKeyAndSegDriver:b2v_inst34\|C.00011_5820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313631 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.00010_5832 " "Latch numKeyAndSegDriver:b2v_inst34\|C.00010_5832 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313631 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.00001_5844 " "Latch numKeyAndSegDriver:b2v_inst34\|C.00001_5844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313631 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|sel60\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|sel60\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel60\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel60\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313631 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr3 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr3" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313631 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|sel60\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|sel60\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel60\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel60\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313632 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr3 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr3" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313632 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 800 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.10000_4236 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.10000_4236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5664 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5664" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313632 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01111_4244 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01111_4244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01111_5676 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01111_5676" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313632 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01110_4252 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01110_4252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5688 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5688" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313632 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01101_4260 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01101_4260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01101_5700 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01101_5700" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313632 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01100_4268 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01100_4268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01100_5712 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01100_5712" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313632 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01011_4276 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01011_4276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01011_5724 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01011_5724" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313632 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01010_4284 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01010_4284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01010_5736 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01010_5736" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313632 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01001_4292 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01001_4292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01001_5748 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01001_5748" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313632 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01000_4300 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01000_4300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01000_5760 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01000_5760" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313632 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00111_4308 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00111_4308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00111_5772 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00111_5772" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313632 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00110_4316 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00110_4316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5784 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5784" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313633 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00101_4324 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00101_4324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00101_5796 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00101_5796" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313633 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00100_4332 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00100_4332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00100_5808 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00100_5808" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313633 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00011_4340 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00011_4340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00011_5820 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00011_5820" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313633 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00010_4348 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00010_4348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00010_5832 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00010_5832" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313633 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00001_4356 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00001_4356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00001_5844 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00001_5844" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313633 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00000_4364 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00000_4364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00000_5854 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00000_5854" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313633 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u1\[0\] " "Latch main:b2v_inst14\|cnt_u1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0110_2858 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0110_2858" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313633 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u1\[1\] " "Latch main:b2v_inst14\|cnt_u1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0110_2858 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0110_2858" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313633 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u1\[2\] " "Latch main:b2v_inst14\|cnt_u1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0110_2858 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0110_2858" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313633 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u1\[3\] " "Latch main:b2v_inst14\|cnt_u1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0110_2858 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0110_2858" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313633 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u2\[0\] " "Latch main:b2v_inst14\|cnt_u2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0111_2819 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0111_2819" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313634 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u2\[1\] " "Latch main:b2v_inst14\|cnt_u2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0111_2819 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0111_2819" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313634 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u2\[2\] " "Latch main:b2v_inst14\|cnt_u2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0111_2819 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0111_2819" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313634 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u2\[3\] " "Latch main:b2v_inst14\|cnt_u2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0111_2819 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0111_2819" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313634 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u1\[4\] " "Latch main:b2v_inst14\|cnt_u1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0110_2858 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0110_2858" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313634 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u2\[4\] " "Latch main:b2v_inst14\|cnt_u2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0111_2819 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0111_2819" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640889313634 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640889313634 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "latticeDriver:b2v_inst30\|row\[0\] " "LATCH primitive \"latticeDriver:b2v_inst30\|row\[0\]\" is permanently enabled" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1640889313963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "latticeDriver:b2v_inst30\|row\[1\] " "LATCH primitive \"latticeDriver:b2v_inst30\|row\[1\]\" is permanently enabled" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1640889313963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "latticeDriver:b2v_inst30\|row\[2\] " "LATCH primitive \"latticeDriver:b2v_inst30\|row\[2\]\" is permanently enabled" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1640889313963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "latticeDriver:b2v_inst30\|row\[3\] " "LATCH primitive \"latticeDriver:b2v_inst30\|row\[3\]\" is permanently enabled" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1640889313963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "latticeDriver:b2v_inst30\|row\[4\] " "LATCH primitive \"latticeDriver:b2v_inst30\|row\[4\]\" is permanently enabled" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1640889313963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "latticeDriver:b2v_inst30\|row\[5\] " "LATCH primitive \"latticeDriver:b2v_inst30\|row\[5\]\" is permanently enabled" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1640889313963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "latticeDriver:b2v_inst30\|row\[6\] " "LATCH primitive \"latticeDriver:b2v_inst30\|row\[6\]\" is permanently enabled" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1640889313963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "latticeDriver:b2v_inst30\|row\[7\] " "LATCH primitive \"latticeDriver:b2v_inst30\|row\[7\]\" is permanently enabled" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1640889313963 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640889314033 "|mediKitVerilog|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_green\[0\] GND " "Pin \"col_green\[0\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640889314033 "|mediKitVerilog|col_green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_green\[1\] GND " "Pin \"col_green\[1\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640889314033 "|mediKitVerilog|col_green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_green\[2\] GND " "Pin \"col_green\[2\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640889314033 "|mediKitVerilog|col_green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_green\[5\] GND " "Pin \"col_green\[5\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640889314033 "|mediKitVerilog|col_green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_red\[2\] GND " "Pin \"col_red\[2\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640889314033 "|mediKitVerilog|col_red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_red\[3\] GND " "Pin \"col_red\[3\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640889314033 "|mediKitVerilog|col_red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_red\[4\] GND " "Pin \"col_red\[4\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640889314033 "|mediKitVerilog|col_red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_red\[5\] GND " "Pin \"col_red\[5\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640889314033 "|mediKitVerilog|col_red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640889314033 "|mediKitVerilog|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640889314033 "|mediKitVerilog|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640889314033 "|mediKitVerilog|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640889314033 "|mediKitVerilog|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[12\] GND " "Pin \"led\[12\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640889314033 "|mediKitVerilog|led[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[13\] GND " "Pin \"led\[13\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640889314033 "|mediKitVerilog|led[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[14\] GND " "Pin \"led\[14\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640889314033 "|mediKitVerilog|led[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[15\] GND " "Pin \"led\[15\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640889314033 "|mediKitVerilog|led[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640889314033 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn0 " "No output dependent on input pin \"btn0\"" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640889314437 "|mediKitVerilog|btn0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn1 " "No output dependent on input pin \"btn1\"" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 30 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640889314437 "|mediKitVerilog|btn1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn2 " "No output dependent on input pin \"btn2\"" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 31 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640889314437 "|mediKitVerilog|btn2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn3 " "No output dependent on input pin \"btn3\"" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640889314437 "|mediKitVerilog|btn3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn4 " "No output dependent on input pin \"btn4\"" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 33 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640889314437 "|mediKitVerilog|btn4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn5 " "No output dependent on input pin \"btn5\"" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 34 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640889314437 "|mediKitVerilog|btn5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn6 " "No output dependent on input pin \"btn6\"" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640889314437 "|mediKitVerilog|btn6"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1640889314437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "686 " "Implemented 686 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640889314438 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640889314438 ""} { "Info" "ICUT_CUT_TM_LCELLS" "603 " "Implemented 603 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640889314438 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640889314438 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/works/FPGA/mediKitVerilog/output_files/mediKitVerilog.map.smsg " "Generated suppressed messages file D:/works/FPGA/mediKitVerilog/output_files/mediKitVerilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889314578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 618 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 618 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640889314602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 31 02:35:14 2021 " "Processing ended: Fri Dec 31 02:35:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640889314602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640889314602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640889314602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640889314602 ""}
