Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Jul 10 16:52:25 2025
| Host         : DESKTOP-K4298A2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              48 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             114 |           44 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | u_btnR_debounce/btn_state             | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_btnL_debounce/btn_state             | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                       |                  |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | u_btnL_debounce/E[0]                  | reset_IBUF       |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | u_btnR_debounce/btn_state_reg_0[0]    | reset_IBUF       |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG | u_btnL_debounce/r_l_state_reg[2][0]   | reset_IBUF       |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | u_btnR_debounce/r_r_state_reg[2][0]   | reset_IBUF       |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG | u_btnR_debounce/E[0]                  | reset_IBUF       |               10 |             29 |         2.90 |
|  clk_IBUF_BUFG | u_btnL_debounce/r_l_state_reg[1]_2[0] | reset_IBUF       |               12 |             29 |         2.42 |
|  clk_IBUF_BUFG |                                       | reset_IBUF       |               22 |             48 |         2.18 |
+----------------+---------------------------------------+------------------+------------------+----------------+--------------+


