timestamp=1526064119180

[add]
A/add_architecture=A/ADD_ARCHITECTURE 21|./src/ALU/ADD.vhd|18|1*9223434
B/add_architecture=3*9365129
H/add_architecture=0*8101826
R=./src/ALU/ADD.vhd|5
V=0*128523

[addcy]
A/addcy_architecture=A/ADDCY_ARCHITECTURE 21|./src/ALU/ADDCY.vhd|19|1*9226619
B/addcy_architecture=3*9370881
H/addcy_architecture=0*8103297
R=./src/ALU/ADDCY.vhd|6
V=0*656540

[alu_black_box]
A/alu_black_box_architecture=A/ALU_BLACK_BOX_ARCHITECTURE 21|./src/ALU/ALU_BLACK_BOX.vhd|27|1*9229870
B/alu_black_box_architecture=3*9377919
H/alu_black_box_architecture=0*8104877
R=./src/ALU/ALU_BLACK_BOX.vhd|6
V=0*7010045

[andd]
A/andd_architecture=A/ANDD_ARCHITECTURE 21|./src/ALU/AND.vhd|17|1*9275908
B/andd_architecture=3*9404386
H/andd_architecture=0*8169032
R=./src/ALU/AND.vhd|5
V=0*142921

[clk_divider]
A/clk_divider_architecture=A/CLK_DIVIDER_ARCHITECTURE 21|./src/CLK_DIVIDER/CLK_DIVIDER.vhd|15|1*9362925
B/clk_divider_architecture=3*9509770
H/clk_divider_architecture=0*8223990
R=./src/CLK_DIVIDER/CLK_DIVIDER.vhd|6
V=0*1964962

[connected]
A/connected_architecture=A/CONNECTED_ARCHITECTURE 21|./src/connected/CONNECTED.vhd|19|1*9341093
B/connected_architecture=3*9501176
H/connected_architecture=0*8199619
R=./src/connected/CONNECTED.vhd|6
V=0*4620840

[counter_black_box]
A/counter_black_box_architecture=A/COUNTER_BLACK_BOX_ARCHITECTURE 21|./src/counter/COUNTER_BLACK_BOX.vhd|19|1*9221920
B/counter_black_box_architecture=3*9363491
H/counter_black_box_architecture=0*8101018
R=./src/counter/COUNTER_BLACK_BOX.vhd|6
V=0*2775444

[d]
A/d_architecture=A/D_ARCHITECTURE 21|./src/d/D.vhd|19|1*9357084
B/d_architecture=3*9502674
H/d_architecture=0*8220909
R=./src/d/D.vhd|6
V=0*1148634

[decoder_black_box]
A/decoder_black_box_architecture=A/DECODER_BLACK_BOX_ARCHITECTURE 21|./src/DECODER/DECODER_BLACK_BOX.vhd|35|1*9320434
B/decoder_black_box_architecture=3*9461025
H/decoder_black_box_architecture=0*8183608
R=./src/DECODER/DECODER_BLACK_BOX.vhd|6
V=0*7109163

[flags_black_box]
A/flags_black_box_architecture=A/FLAGS_BLACK_BOX_ARCHITECTURE 21|./src/flags/FLAGS.vhd|15|1*9361797
B/flags_black_box_architecture=3*9508879
H/flags_black_box_architecture=0*8223357
R=./src/FLAGS/FLAGS.vhd|6
V=0*4101119

[flow_black_box]
A/flow_black_box_architecture=A/FLOW_BLACK_BOX_ARCHITECTURE 21|./src/flow/FLOW_BLACK_BOX.vhd|22|1*9360216
B/flow_black_box_architecture=3*9505564
H/flow_black_box_architecture=0*8222157
R=./src/flow/FLOW_BLACK_BOX.vhd|6
V=0*6711402

[frequence_divider]
B/frequence_divider_architecture=3*1319587
H/frequence_divider_architecture=0*1038392
R=./src/DECODER/FREQUENCE_DIVIDER.vhd|5
V=0*104585

[load]
A/load_architecture=A/LOAD_ARCHITECTURE 21|./src/ALU/LOAD.vhd|17|1*9278177
B/load_architecture=3*9406931
H/load_architecture=0*8169664
R=./src/ALU/LOAD.vhd|5
V=0*146906

[microcontroller_black_box]
R=./src/MICROCONTROLLER_BLACK_BOX.vhd|1
V=0*567

[mux_flags]
A/mux_flags_architecture=A/MUX_FLAGS_ARCHITECTURE 21|./src/ALU/MUX_FLAGS.vhd|19|1*9318857
B/mux_flags_architecture=3*9460260
H/mux_flags_architecture=0*8183078
R=./src/ALU/MUX_FLAGS.vhd|6
V=0*4099341

[mux_input]
A/mux_input_architecture=A/MUX_INPUT_ARCHITECTURE 21|./src/ALU/MUX_INPUT.vhd|18|1*9281902
B/mux_input_architecture=3*9409679
H/mux_input_architecture=0*8170679
R=./src/ALU/MUX_INPUT.vhd|6
V=0*222128

[mux_output]
A/mux_output_architecture=A/MUX_OUTPUT_ARCHITECTURE 21|./src/ALU/MUX_IESIRE.vhd|19|1*9279938
B/mux_output_architecture=3*9408352
H/mux_output_architecture=0*8170138
R=./src/ALU/MUX_IESIRE.vhd|6
V=0*218477

[orr]
A/orr_architecture=A/ORR_ARCHITECTURE 21|./src/ALU/OR.vhd|17|1*9283859
B/orr_architecture=3*9411005
H/orr_architecture=0*8171209
R=./src/ALU/OR.vhd|5
V=0*150677

[registers_black_box]
A/registers_black_box_architecture=A/REGISTERS_BLACK_BOX_ARCHITECTURE 21|./src/REGISTERS/REGISTERS_BLACK_BOX.vhd|28|1*9333085
B/registers_black_box_architecture=3*9494332
H/registers_black_box_architecture=0*8194433
R=./src/REGISTERS/REGISTERS_BLACK_BOX.vhd|6
V=0*1211971

[rl]
A/rl_architecture=A/RL_ARCHITECTURE 21|./src/ALU/RL.vhd|17|1*9286121
B/rl_architecture=3*9413549
H/rl_architecture=0*8171831
R=./src/ALU/RL.vhd|5
V=0*155065

[rom]
A/rom_architecture=A/ROM_ARCHITECTURE 21|./src/ROM/ROM_BLACK_BOX.vhd|17|1*9338631
B/rom_architecture=3*9498400
H/rom_architecture=0*8197685
R=./src/ROM/ROM_BLACK_BOX.vhd|15
V=0*115714

[rr]
A/rr_architecture=A/RR_ARCHITECTURE 21|./src/ALU/RR.vhd|17|1*9288523
B/rr_architecture=3*9416968
H/rr_architecture=0*8172644
R=./src/ALU/RR.vhd|5
V=0*158900

[sl0]
A/sl0_architecture=A/SL0_ARCHITECTURE 21|./src/ALU/SL0.vhd|17|1*9290925
B/sl0_architecture=3*9420327
H/sl0_architecture=0*8173424
R=./src/ALU/SL0.vhd|5
V=0*162728

[sl1]
A/sl1_architecture=A/SL1_ARCHITECTURE 21|./src/ALU/SL1.vhd|18|1*9293332
B/sl1_architecture=3*9423543
H/sl1_architecture=0*8174186
R=./src/ALU/SL1.vhd|5
V=0*226550

[slaa]
A/slaa_architecture=A/SLAA_ARCHITECTURE 21|./src/ALU/SLA.vhd|18|1*9295698
B/slaa_architecture=3*9426483
H/slaa_architecture=0*8174874
R=./src/ALU/SLA.vhd|5
V=0*167359

[slx]
A/slx_architecture=A/SLX_ARCHITECTURE 21|./src/ALU/SLX.vhd|17|1*9298208
B/slx_architecture=3*9429748
H/slx_architecture=0*8175662
R=./src/ALU/SLX.vhd|5
V=0*171301

[sr0]
A/sr0_architecture=A/SR0_ARCHITECTURE 21|./src/ALU/SR0.vhd|17|1*9300615
B/sr0_architecture=3*9433048
H/sr0_architecture=0*8176444
R=./src/ALU/SR0.vhd|5
V=0*175120

[sr1]
A/sr1_architecture=A/SR1_ARCHITECTURE 21|./src/ALU/SR1.vhd|17|1*9303022
B/sr1_architecture=3*9436240
H/sr1_architecture=0*8177195
R=./src/ALU/SR1.vhd|5
V=0*178793

[sraa]
A/sraa_architecture=A/SRAA_ARCHITECTURE 21|./src/ALU/SRA.vhd|18|1*9305235
B/sraa_architecture=3*9438288
H/sraa_architecture=0*8177800
R=./src/ALU/SRA.vhd|5
V=0*182725

[srx]
A/srx_architecture=A/SRX_ARCHITECTURE 21|./src/ALU/SRX.vhd|17|1*9307745
B/srx_architecture=3*9441529
H/srx_architecture=0*8178577
R=./src/ALU/SRX.vhd|5
V=0*186698

[sub]
A/sub_architecture=A/SUB_ARCHITECTURE 21|./src/ALU/SUB.vhd|18|1*9310152
B/sub_architecture=3*9444925
H/sub_architecture=0*8179390
R=./src/ALU/SUB.vhd|5
V=0*190014

[subcy]
A/subcy_architecture=A/SUBCY_ARCHITECTURE 21|./src/ALU/SUBCY.vhd|18|1*9313338
B/subcy_architecture=3*9450677
H/subcy_architecture=0*8180862
R=./src/ALU/SUBCY.vhd|5
V=0*663656

[types]
E=1*48950
R=./src/DECODER/DECODER_BLACK_BOX.vhd|5
V=0*90054

[xorr]
A/xorr_architecture=A/XORR_ARCHITECTURE 21|./src/ALU/XOR.vhd|17|1*9316590
B/xorr_architecture=3*9457715
H/xorr_architecture=0*8182446
R=./src/ALU/XOR.vhd|5
V=0*198641

[~A]
./src/ALU/ADD.vhd~ADD=0*126935*127370
./src/ALU/ADD.vhd~ADD_ARCHITECTUREADD=0*8102478*8103220
./src/ALU/ADDCY.vhd~ADDCY=0*654930*655371
./src/ALU/ADDCY.vhd~ADDCY_ARCHITECTUREADDCY=0*8103957*8104794
./src/ALU/ALU_BLACK_BOX.vhd~ALU_BLACK_BOX=0*6943351*6944090
./src/ALU/ALU_BLACK_BOX.vhd~ALU_BLACK_BOX_ARCHITECTUREALU_BLACK_BOX=0*8156145*8168925
./src/ALU/AND.vhd~ANDD=0*140764*141176
./src/ALU/AND.vhd~ANDD_ARCHITECTUREANDD=0*8169141*8169585
./src/ALU/LOAD.vhd~LOAD=0*145166*145523
./src/ALU/LOAD.vhd~LOAD_ARCHITECTURELOAD=0*8169773*8170058
./src/ALU/MUX_FLAGS.vhd~MUX_FLAGS=0*4097648*4098027
./src/ALU/MUX_FLAGS.vhd~MUX_FLAGS_ARCHITECTUREMUX_FLAGS=0*8183197*8183513
./src/ALU/MUX_IESIRE.vhd~MUX_OUTPUT=0*216459*216877
./src/ALU/MUX_IESIRE.vhd~MUX_OUTPUT_ARCHITECTUREMUX_OUTPUT=0*8170259*8170581
./src/ALU/MUX_INPUT.vhd~MUX_INPUT=0*220133*220547
./src/ALU/MUX_INPUT.vhd~MUX_INPUT_ARCHITECTUREMUX_INPUT=0*8170798*8171114
./src/ALU/OR.vhd~ORR=0*148542*148951
./src/ALU/OR.vhd~ORR_ARCHITECTUREORR=0*8171316*8171755
./src/ALU/RL.vhd~RL=0*152920*153299
./src/ALU/RL.vhd~RL_ARCHITECTURERL=0*8171936*8172570
./src/ALU/RR.vhd~RR=0*156788*157167
./src/ALU/RR.vhd~RR_ARCHITECTURERR=0*8172749*8173350
./src/ALU/SL0.vhd~SL0=0*160623*161006
./src/ALU/SL0.vhd~SL0_ARCHITECTURESL0=0*8173531*8174109
./src/ALU/SL1.vhd~SL1=0*224519*224902
./src/ALU/SL1.vhd~SL1_ARCHITECTURESL1=0*8174293*8174797
./src/ALU/SLA.vhd~SLAA=0*165141*165554
./src/ALU/SLA.vhd~SLAA_ARCHITECTURESLAA=0*8174983*8175583
./src/ALU/SLX.vhd~SLX=0*169176*169559
./src/ALU/SLX.vhd~SLX_ARCHITECTURESLX=0*8175769*8176367
./src/ALU/SR0.vhd~SR0=0*173026*173409
./src/ALU/SR0.vhd~SR0_ARCHITECTURESR0=0*8176551*8177118
./src/ALU/SR1.vhd~SR1=0*176845*177228
./src/ALU/SR1.vhd~SR1_ARCHITECTURESR1=0*8177302*8177723
./src/ALU/SRA.vhd~SRAA=0*180518*180931
./src/ALU/SRA.vhd~SRAA_ARCHITECTURESRAA=0*8177909*8178498
./src/ALU/SRX.vhd~SRX=0*184542*184925
./src/ALU/SRX.vhd~SRX_ARCHITECTURESRX=0*8178684*8179313
./src/ALU/SUB.vhd~SUB=0*188423*188859
./src/ALU/SUB.vhd~SUB_ARCHITECTURESUB=0*8180042*8180785
./src/ALU/SUBCY.vhd~SUBCY=0*660459*660901
./src/ALU/SUBCY.vhd~SUBCY_ARCHITECTURESUBCY=0*8181522*8182363
./src/ALU/XOR.vhd~XORR=0*196486*196898
./src/ALU/XOR.vhd~XORR_ARCHITECTUREXORR=0*8182555*8182999
./src/ALU/packageTypes.vhd~types=0*33981*34210
./src/CLK_DIVIDER/CLK_DIVIDER.vhd~CLK_DIVIDER=0*1963307*1963614
./src/CLK_DIVIDER/CLK_DIVIDER.vhd~CLK_DIVIDER_ARCHITECTURECLK_DIVIDER=0*8224197*8224711
./src/COUNTER/COUNTER_BLACK_BOX.vhd~COUNTER_BLACK_BOX=0*123623*124025
./src/COUNTER/COUNTER_BLACK_BOX.vhd~COUNTER_BLACK_BOX_ARCHITECTURECOUNTER_BLACK_BOX=0*957372*957922
./src/COUNTER/COUNTER_BLACK_BOX.vhd~types=0*681*984
./src/DECODER/DECODER_BLACK_BOX.vhd~DECODER_BLACK_BOX=0*7095871*7096663
./src/DECODER/DECODER_BLACK_BOX.vhd~DECODER_BLACK_BOX_ARCHITECTUREDECODER_BLACK_BOX=0*8185369*8194310
./src/DECODER/DECODER_BLACK_BOX.vhd~types=0*89252*89555
./src/DECODER/FREQUENCE_DIVIDER.vhd~FREQUENCE_DIVIDER=0*102704*103009
./src/DECODER/FREQUENCE_DIVIDER.vhd~FREQUENCE_DIVIDER_ARCHITECTUREFREQUENCE_DIVIDER=0*1038724*1039279
./src/FLAGS/FLAGS.vhd~FLAGS_BLACK_BOX=0*4100219*4100524
./src/FLAGS/FLAGS.vhd~FLAGS_BLACK_BOX_ARCHITECTUREFLAGS_BLACK_BOX=0*5070613*5070949
./src/MICROCONTROLLER_BLACK_BOX.vhd~MICROCONTROLLER_BLACK_BOX=0*0*173
./src/REGISTERS/REGISTERS_BLACK_BOX.vhd~REGISTERS_BLACK_BOX=0*1209451*1210175
./src/REGISTERS/REGISTERS_BLACK_BOX.vhd~REGISTERS_BLACK_BOX_ARCHITECTUREREGISTERS_BLACK_BOX=0*8195707*8197554
./src/ROM/ROM_BLACK_BOX.vhd~ROM=0*113076*113423
./src/ROM/ROM_BLACK_BOX.vhd~ROM_ARCHITECTUREROM=0*8198867*8199532
./src/connected/CONNECTED.vhd~CONNECTED=0*4619732*4620078
./src/connected/CONNECTED.vhd~CONNECTED_ARCHITECTURECONNECTED=0*8215868*8220808
./src/counter/COUNTER_BLACK_BOX.vhd~COUNTER_BLACK_BOX=0*2773474*2773876
./src/counter/COUNTER_BLACK_BOX.vhd~COUNTER_BLACK_BOX_ARCHITECTURECOUNTER_BLACK_BOX=0*8101153*8101703
./src/d/D.vhd~D=0*1146934*1147294
./src/d/D.vhd~D_ARCHITECTURED=0*8221012*8221258
./src/flags/FLAGS.vhd~FLAGS_BLACK_BOX_ARCHITECTUREFLAGS_BLACK_BOX=0*8223488*8223885
./src/flow/FLOW_BLACK_BOX.vhd~FLOW_BLACK_BOX=0*6708984*6709398
./src/flow/FLOW_BLACK_BOX.vhd~FLOW_BLACK_BOX_ARCHITECTUREFLOW_BLACK_BOX=0*8222286*8223246
./src/flow/FLOW_BLACK_BOX.vhd~REGISTERS_BLACK_BOX_ARCHITECTUREREGISTERS_BLACK_BOX=0*3538255*3540059
ModifyID=13242
Version=73

[~MFT]
0=13364|0MICROCONTROLLER.mgf|8224711|7993959
1=4249|1MICROCONTROLLER.mgf|9362925|9222127
3=4241|3MICROCONTROLLER.mgf|9509770|9363297

[~U]
add=11|0*127431|0*127745
addcy=11|0*655436|0*655758
alu_black_box=11|0*7008326|0*7008882
andd=11|0*141870|0*142166
clk_divider=CLK_DIVIDER 11|0*1964465|0*1964650
connected=11|0*4620157|0*4620418
counter_black_box=11|0*2774777|0*2775054
d=11|0*1147767|0*1148001
decoder_black_box=11|0*7107497|0*7108116
flags_black_box=FLAGS_BLACK_BOX 11|0*4100601|0*4100800
flow_black_box=11|0*6710682|0*6710980
frequence_divider=FREQUENCE_DIVIDER 11|0*104112|0*104306
load=11|0*146060|0*146304
microcontroller_black_box=MICROCONTROLLER_BLACK_BOX 11|0*274|0*390
mux_flags=MUX_FLAGS 11|0*4098630|0*4098884
mux_input=MUX_INPUT 11|0*221150|0*221461
mux_output=MUX_OUTPUT 11|0*217493|0*217808
orr=11|0*149633|0*149924
registers_black_box=11|0*1210274|0*1210846
rl=11|0*154171|0*154437
rom=ROM 11|0*114979|0*115198
rr=11|0*158006|0*158272
sl0=11|0*161829|0*162098
sl1=11|0*225651|0*225920
slaa=11|0*166404|0*166700
slx=11|0*170402|0*170671
sr0=11|0*174221|0*174490
sr1=11|0*177894|0*178163
sraa=11|0*181770|0*182066
srx=11|0*185799|0*186068
sub=11|0*188920|0*189235
subcy=11|0*662550|0*662873
types=3||0*89636
xorr=11|0*197592|0*197886

