
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,32}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,32}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F7)
	S10= ALU.Out=>ALUOut_MEM.In                                 Premise(F8)
	S11= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F9)
	S12= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F10)
	S13= FU.OutID1=>A_EX.In                                     Premise(F11)
	S14= A_MEM.Out=>A_WB.In                                     Premise(F12)
	S15= FU.OutID2=>B_EX.In                                     Premise(F13)
	S16= B_MEM.Out=>B_WB.In                                     Premise(F14)
	S17= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F15)
	S18= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F16)
	S19= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F17)
	S20= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F18)
	S21= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F19)
	S22= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F20)
	S23= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F21)
	S24= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F22)
	S25= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F23)
	S26= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F24)
	S27= FU.Bub_ID=>CU_ID.Bub                                   Premise(F25)
	S28= FU.Halt_ID=>CU_ID.Halt                                 Premise(F26)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F27)
	S30= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F28)
	S31= FU.Bub_IF=>CU_IF.Bub                                   Premise(F29)
	S32= FU.Halt_IF=>CU_IF.Halt                                 Premise(F30)
	S33= ICache.Hit=>CU_IF.ICacheHit                            Premise(F31)
	S34= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F32)
	S35= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F33)
	S36= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F34)
	S37= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F35)
	S38= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F36)
	S39= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F37)
	S40= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F38)
	S41= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F39)
	S42= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F40)
	S43= OVReg_WB.Out=>CU_WB.OV                                 Premise(F41)
	S44= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F42)
	S45= ICache.Hit=>FU.ICacheHit                               Premise(F43)
	S46= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F44)
	S47= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F45)
	S48= IR_EX.Out=>FU.IR_EX                                    Premise(F46)
	S49= IR_ID.Out=>FU.IR_ID                                    Premise(F47)
	S50= IR_MEM.Out=>FU.IR_MEM                                  Premise(F48)
	S51= IR_WB.Out=>FU.IR_WB                                    Premise(F49)
	S52= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F50)
	S53= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F51)
	S54= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F52)
	S55= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F53)
	S56= ALU.Out=>FU.InEX                                       Premise(F54)
	S57= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F55)
	S58= GPR.Rdata1=>FU.InID1                                   Premise(F56)
	S59= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F57)
	S60= GPR.Rdata2=>FU.InID2                                   Premise(F58)
	S61= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F59)
	S62= ALUOut_MEM.Out=>FU.InMEM                               Premise(F60)
	S63= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F61)
	S64= ALUOut_WB.Out=>FU.InWB                                 Premise(F62)
	S65= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F63)
	S66= IR_ID.Out25_21=>GPR.RReg1                              Premise(F64)
	S67= IR_ID.Out20_16=>GPR.RReg2                              Premise(F65)
	S68= ALUOut_WB.Out=>GPR.WData                               Premise(F66)
	S69= IR_WB.Out15_11=>GPR.WReg                               Premise(F67)
	S70= IMMU.Addr=>IAddrReg.In                                 Premise(F68)
	S71= PC.Out=>ICache.IEA                                     Premise(F69)
	S72= ICache.IEA=addr                                        Path(S5,S71)
	S73= ICache.Hit=ICacheHit(addr)                             ICache-Search(S72)
	S74= ICache.Out={0,rS,rT,rD,0,32}                           ICache-Search(S72,S3)
	S75= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S73,S33)
	S76= FU.ICacheHit=ICacheHit(addr)                           Path(S73,S45)
	S77= ICache.Out=>ICacheReg.In                               Premise(F70)
	S78= ICacheReg.In={0,rS,rT,rD,0,32}                         Path(S74,S77)
	S79= PC.Out=>IMMU.IEA                                       Premise(F71)
	S80= IMMU.IEA=addr                                          Path(S5,S79)
	S81= CP0.ASID=>IMMU.PID                                     Premise(F72)
	S82= IMMU.PID=pid                                           Path(S4,S81)
	S83= IMMU.Addr={pid,addr}                                   IMMU-Search(S82,S80)
	S84= IAddrReg.In={pid,addr}                                 Path(S83,S70)
	S85= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S82,S80)
	S86= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S85,S34)
	S87= IR_MEM.Out=>IR_DMMU1.In                                Premise(F73)
	S88= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F74)
	S89= IR_ID.Out=>IR_EX.In                                    Premise(F75)
	S90= ICache.Out=>IR_ID.In                                   Premise(F76)
	S91= IR_ID.In={0,rS,rT,rD,0,32}                             Path(S74,S90)
	S92= ICache.Out=>IR_IMMU.In                                 Premise(F77)
	S93= IR_IMMU.In={0,rS,rT,rD,0,32}                           Path(S74,S92)
	S94= IR_EX.Out=>IR_MEM.In                                   Premise(F78)
	S95= IR_DMMU2.Out=>IR_WB.In                                 Premise(F79)
	S96= IR_MEM.Out=>IR_WB.In                                   Premise(F80)
	S97= OVReg_MEM.Out=>OVReg_DMMU1.In                          Premise(F81)
	S98= OVReg_DMMU1.Out=>OVReg_DMMU2.In                        Premise(F82)
	S99= ALU.OV=>OVReg_MEM.In                                   Premise(F83)
	S100= OVReg_DMMU2.Out=>OVReg_WB.In                          Premise(F84)
	S101= OVReg_MEM.Out=>OVReg_WB.In                            Premise(F85)
	S102= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F86)
	S103= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F87)
	S104= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F88)
	S105= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F89)
	S106= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F90)
	S107= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F91)
	S108= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F92)
	S109= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F93)
	S110= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F94)
	S111= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F95)
	S112= IR_EX.Out31_26=>CU_EX.Op                              Premise(F96)
	S113= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F97)
	S114= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F98)
	S115= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F99)
	S116= IR_ID.Out31_26=>CU_ID.Op                              Premise(F100)
	S117= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F101)
	S118= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F102)
	S119= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F103)
	S120= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F104)
	S121= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F105)
	S122= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F106)
	S123= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F107)
	S124= IR_WB.Out31_26=>CU_WB.Op                              Premise(F108)
	S125= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F109)
	S126= CtrlA_EX=0                                            Premise(F110)
	S127= CtrlB_EX=0                                            Premise(F111)
	S128= CtrlALUOut_MEM=0                                      Premise(F112)
	S129= CtrlALUOut_DMMU1=0                                    Premise(F113)
	S130= CtrlALUOut_DMMU2=0                                    Premise(F114)
	S131= CtrlALUOut_WB=0                                       Premise(F115)
	S132= CtrlA_MEM=0                                           Premise(F116)
	S133= CtrlA_WB=0                                            Premise(F117)
	S134= CtrlB_MEM=0                                           Premise(F118)
	S135= CtrlB_WB=0                                            Premise(F119)
	S136= CtrlICache=0                                          Premise(F120)
	S137= ICache[addr]={0,rS,rT,rD,0,32}                        ICache-Hold(S3,S136)
	S138= CtrlIMMU=0                                            Premise(F121)
	S139= CtrlOVReg_WB=0                                        Premise(F122)
	S140= CtrlIR_DMMU1=0                                        Premise(F123)
	S141= CtrlIR_DMMU2=0                                        Premise(F124)
	S142= CtrlIR_EX=0                                           Premise(F125)
	S143= CtrlIR_ID=1                                           Premise(F126)
	S144= [IR_ID]={0,rS,rT,rD,0,32}                             IR_ID-Write(S91,S143)
	S145= CtrlIR_IMMU=0                                         Premise(F127)
	S146= CtrlIR_MEM=0                                          Premise(F128)
	S147= CtrlIR_WB=0                                           Premise(F129)
	S148= CtrlGPR=0                                             Premise(F130)
	S149= CtrlIAddrReg=0                                        Premise(F131)
	S150= CtrlPC=0                                              Premise(F132)
	S151= CtrlPCInc=1                                           Premise(F133)
	S152= PC[Out]=addr+4                                        PC-Inc(S1,S150,S151)
	S153= PC[CIA]=addr                                          PC-Inc(S1,S150,S151)
	S154= CtrlIMem=0                                            Premise(F134)
	S155= IMem[{pid,addr}]={0,rS,rT,rD,0,32}                    IMem-Hold(S2,S154)
	S156= CtrlICacheReg=0                                       Premise(F135)
	S157= CtrlASIDIn=0                                          Premise(F136)
	S158= CtrlCP0=0                                             Premise(F137)
	S159= CP0[ASID]=pid                                         CP0-Hold(S0,S158)
	S160= CtrlEPCIn=0                                           Premise(F138)
	S161= CtrlExCodeIn=0                                        Premise(F139)
	S162= CtrlIRMux=0                                           Premise(F140)
	S163= CtrlOVReg_MEM=0                                       Premise(F141)
	S164= CtrlOVReg_DMMU1=0                                     Premise(F142)
	S165= CtrlOVReg_DMMU2=0                                     Premise(F143)
	S166= GPR[rS]=a                                             Premise(F144)
	S167= GPR[rT]=b                                             Premise(F145)

ID	S168= IR_ID.Out={0,rS,rT,rD,0,32}                           IR-Out(S144)
	S169= IR_ID.Out31_26=0                                      IR-Out(S144)
	S170= IR_ID.Out25_21=rS                                     IR-Out(S144)
	S171= IR_ID.Out20_16=rT                                     IR-Out(S144)
	S172= IR_ID.Out15_11=rD                                     IR-Out(S144)
	S173= IR_ID.Out10_6=0                                       IR-Out(S144)
	S174= IR_ID.Out5_0=32                                       IR-Out(S144)
	S175= PC.Out=addr+4                                         PC-Out(S152)
	S176= PC.CIA=addr                                           PC-Out(S153)
	S177= PC.CIA31_28=addr[31:28]                               PC-Out(S153)
	S178= CP0.ASID=pid                                          CP0-Read-ASID(S159)
	S179= A_EX.Out=>ALU.A                                       Premise(F286)
	S180= B_EX.Out=>ALU.B                                       Premise(F287)
	S181= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F288)
	S182= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F289)
	S183= ALU.Out=>ALUOut_MEM.In                                Premise(F290)
	S184= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F291)
	S185= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F292)
	S186= FU.OutID1=>A_EX.In                                    Premise(F293)
	S187= A_MEM.Out=>A_WB.In                                    Premise(F294)
	S188= FU.OutID2=>B_EX.In                                    Premise(F295)
	S189= B_MEM.Out=>B_WB.In                                    Premise(F296)
	S190= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F297)
	S191= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F298)
	S192= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F299)
	S193= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F300)
	S194= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F301)
	S195= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F302)
	S196= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F303)
	S197= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F304)
	S198= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F305)
	S199= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F306)
	S200= FU.Bub_ID=>CU_ID.Bub                                  Premise(F307)
	S201= FU.Halt_ID=>CU_ID.Halt                                Premise(F308)
	S202= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F309)
	S203= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F310)
	S204= FU.Bub_IF=>CU_IF.Bub                                  Premise(F311)
	S205= FU.Halt_IF=>CU_IF.Halt                                Premise(F312)
	S206= ICache.Hit=>CU_IF.ICacheHit                           Premise(F313)
	S207= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F314)
	S208= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F315)
	S209= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F316)
	S210= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F317)
	S211= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F318)
	S212= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F319)
	S213= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F320)
	S214= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F321)
	S215= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F322)
	S216= OVReg_WB.Out=>CU_WB.OV                                Premise(F323)
	S217= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F324)
	S218= ICache.Hit=>FU.ICacheHit                              Premise(F325)
	S219= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F326)
	S220= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F327)
	S221= IR_EX.Out=>FU.IR_EX                                   Premise(F328)
	S222= IR_ID.Out=>FU.IR_ID                                   Premise(F329)
	S223= FU.IR_ID={0,rS,rT,rD,0,32}                            Path(S168,S222)
	S224= IR_MEM.Out=>FU.IR_MEM                                 Premise(F330)
	S225= IR_WB.Out=>FU.IR_WB                                   Premise(F331)
	S226= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F332)
	S227= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F333)
	S228= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F334)
	S229= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F335)
	S230= ALU.Out=>FU.InEX                                      Premise(F336)
	S231= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F337)
	S232= GPR.Rdata1=>FU.InID1                                  Premise(F338)
	S233= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F339)
	S234= FU.InID1_RReg=rS                                      Path(S170,S233)
	S235= GPR.Rdata2=>FU.InID2                                  Premise(F340)
	S236= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F341)
	S237= FU.InID2_RReg=rT                                      Path(S171,S236)
	S238= ALUOut_MEM.Out=>FU.InMEM                              Premise(F342)
	S239= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F343)
	S240= ALUOut_WB.Out=>FU.InWB                                Premise(F344)
	S241= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F345)
	S242= IR_ID.Out25_21=>GPR.RReg1                             Premise(F346)
	S243= GPR.RReg1=rS                                          Path(S170,S242)
	S244= GPR.Rdata1=a                                          GPR-Read(S243,S166)
	S245= FU.InID1=a                                            Path(S244,S232)
	S246= FU.OutID1=FU(a)                                       FU-Forward(S245)
	S247= A_EX.In=FU(a)                                         Path(S246,S186)
	S248= IR_ID.Out20_16=>GPR.RReg2                             Premise(F347)
	S249= GPR.RReg2=rT                                          Path(S171,S248)
	S250= GPR.Rdata2=b                                          GPR-Read(S249,S167)
	S251= FU.InID2=b                                            Path(S250,S235)
	S252= FU.OutID2=FU(b)                                       FU-Forward(S251)
	S253= B_EX.In=FU(b)                                         Path(S252,S188)
	S254= ALUOut_WB.Out=>GPR.WData                              Premise(F348)
	S255= IR_WB.Out15_11=>GPR.WReg                              Premise(F349)
	S256= IMMU.Addr=>IAddrReg.In                                Premise(F350)
	S257= PC.Out=>ICache.IEA                                    Premise(F351)
	S258= ICache.IEA=addr+4                                     Path(S175,S257)
	S259= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S258)
	S260= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S259,S206)
	S261= FU.ICacheHit=ICacheHit(addr+4)                        Path(S259,S218)
	S262= ICache.Out=>ICacheReg.In                              Premise(F352)
	S263= PC.Out=>IMMU.IEA                                      Premise(F353)
	S264= IMMU.IEA=addr+4                                       Path(S175,S263)
	S265= CP0.ASID=>IMMU.PID                                    Premise(F354)
	S266= IMMU.PID=pid                                          Path(S178,S265)
	S267= IMMU.Addr={pid,addr+4}                                IMMU-Search(S266,S264)
	S268= IAddrReg.In={pid,addr+4}                              Path(S267,S256)
	S269= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S266,S264)
	S270= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S269,S207)
	S271= IR_MEM.Out=>IR_DMMU1.In                               Premise(F355)
	S272= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F356)
	S273= IR_ID.Out=>IR_EX.In                                   Premise(F357)
	S274= IR_EX.In={0,rS,rT,rD,0,32}                            Path(S168,S273)
	S275= ICache.Out=>IR_ID.In                                  Premise(F358)
	S276= ICache.Out=>IR_IMMU.In                                Premise(F359)
	S277= IR_EX.Out=>IR_MEM.In                                  Premise(F360)
	S278= IR_DMMU2.Out=>IR_WB.In                                Premise(F361)
	S279= IR_MEM.Out=>IR_WB.In                                  Premise(F362)
	S280= OVReg_MEM.Out=>OVReg_DMMU1.In                         Premise(F363)
	S281= OVReg_DMMU1.Out=>OVReg_DMMU2.In                       Premise(F364)
	S282= ALU.OV=>OVReg_MEM.In                                  Premise(F365)
	S283= OVReg_DMMU2.Out=>OVReg_WB.In                          Premise(F366)
	S284= OVReg_MEM.Out=>OVReg_WB.In                            Premise(F367)
	S285= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F368)
	S286= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F369)
	S287= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F370)
	S288= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F371)
	S289= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F372)
	S290= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F373)
	S291= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F374)
	S292= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F375)
	S293= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F376)
	S294= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F377)
	S295= IR_EX.Out31_26=>CU_EX.Op                              Premise(F378)
	S296= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F379)
	S297= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F380)
	S298= CU_ID.IRFunc1=rT                                      Path(S171,S297)
	S299= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F381)
	S300= CU_ID.IRFunc2=rS                                      Path(S170,S299)
	S301= IR_ID.Out31_26=>CU_ID.Op                              Premise(F382)
	S302= CU_ID.Op=0                                            Path(S169,S301)
	S303= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F383)
	S304= CU_ID.IRFunc=32                                       Path(S174,S303)
	S305= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F384)
	S306= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F385)
	S307= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F386)
	S308= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F387)
	S309= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F388)
	S310= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F389)
	S311= IR_WB.Out31_26=>CU_WB.Op                              Premise(F390)
	S312= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F391)
	S313= CtrlA_EX=1                                            Premise(F392)
	S314= [A_EX]=FU(a)                                          A_EX-Write(S247,S313)
	S315= CtrlB_EX=1                                            Premise(F393)
	S316= [B_EX]=FU(b)                                          B_EX-Write(S253,S315)
	S317= CtrlALUOut_MEM=0                                      Premise(F394)
	S318= CtrlALUOut_DMMU1=0                                    Premise(F395)
	S319= CtrlALUOut_DMMU2=0                                    Premise(F396)
	S320= CtrlALUOut_WB=0                                       Premise(F397)
	S321= CtrlA_MEM=0                                           Premise(F398)
	S322= CtrlA_WB=0                                            Premise(F399)
	S323= CtrlB_MEM=0                                           Premise(F400)
	S324= CtrlB_WB=0                                            Premise(F401)
	S325= CtrlICache=0                                          Premise(F402)
	S326= ICache[addr]={0,rS,rT,rD,0,32}                        ICache-Hold(S137,S325)
	S327= CtrlIMMU=0                                            Premise(F403)
	S328= CtrlOVReg_WB=0                                        Premise(F404)
	S329= CtrlIR_DMMU1=0                                        Premise(F405)
	S330= CtrlIR_DMMU2=0                                        Premise(F406)
	S331= CtrlIR_EX=1                                           Premise(F407)
	S332= [IR_EX]={0,rS,rT,rD,0,32}                             IR_EX-Write(S274,S331)
	S333= CtrlIR_ID=0                                           Premise(F408)
	S334= [IR_ID]={0,rS,rT,rD,0,32}                             IR_ID-Hold(S144,S333)
	S335= CtrlIR_IMMU=0                                         Premise(F409)
	S336= CtrlIR_MEM=0                                          Premise(F410)
	S337= CtrlIR_WB=0                                           Premise(F411)
	S338= CtrlGPR=0                                             Premise(F412)
	S339= GPR[rS]=a                                             GPR-Hold(S166,S338)
	S340= GPR[rT]=b                                             GPR-Hold(S167,S338)
	S341= CtrlIAddrReg=0                                        Premise(F413)
	S342= CtrlPC=0                                              Premise(F414)
	S343= CtrlPCInc=0                                           Premise(F415)
	S344= PC[CIA]=addr                                          PC-Hold(S153,S343)
	S345= PC[Out]=addr+4                                        PC-Hold(S152,S342,S343)
	S346= CtrlIMem=0                                            Premise(F416)
	S347= IMem[{pid,addr}]={0,rS,rT,rD,0,32}                    IMem-Hold(S155,S346)
	S348= CtrlICacheReg=0                                       Premise(F417)
	S349= CtrlASIDIn=0                                          Premise(F418)
	S350= CtrlCP0=0                                             Premise(F419)
	S351= CP0[ASID]=pid                                         CP0-Hold(S159,S350)
	S352= CtrlEPCIn=0                                           Premise(F420)
	S353= CtrlExCodeIn=0                                        Premise(F421)
	S354= CtrlIRMux=0                                           Premise(F422)
	S355= CtrlOVReg_MEM=0                                       Premise(F423)
	S356= CtrlOVReg_DMMU1=0                                     Premise(F424)
	S357= CtrlOVReg_DMMU2=0                                     Premise(F425)

EX	S358= A_EX.Out=FU(a)                                        A_EX-Out(S314)
	S359= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S314)
	S360= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S314)
	S361= B_EX.Out=FU(b)                                        B_EX-Out(S316)
	S362= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S316)
	S363= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S316)
	S364= IR_EX.Out={0,rS,rT,rD,0,32}                           IR_EX-Out(S332)
	S365= IR_EX.Out31_26=0                                      IR_EX-Out(S332)
	S366= IR_EX.Out25_21=rS                                     IR_EX-Out(S332)
	S367= IR_EX.Out20_16=rT                                     IR_EX-Out(S332)
	S368= IR_EX.Out15_11=rD                                     IR_EX-Out(S332)
	S369= IR_EX.Out10_6=0                                       IR_EX-Out(S332)
	S370= IR_EX.Out5_0=32                                       IR_EX-Out(S332)
	S371= IR_ID.Out={0,rS,rT,rD,0,32}                           IR-Out(S334)
	S372= IR_ID.Out31_26=0                                      IR-Out(S334)
	S373= IR_ID.Out25_21=rS                                     IR-Out(S334)
	S374= IR_ID.Out20_16=rT                                     IR-Out(S334)
	S375= IR_ID.Out15_11=rD                                     IR-Out(S334)
	S376= IR_ID.Out10_6=0                                       IR-Out(S334)
	S377= IR_ID.Out5_0=32                                       IR-Out(S334)
	S378= PC.CIA=addr                                           PC-Out(S344)
	S379= PC.CIA31_28=addr[31:28]                               PC-Out(S344)
	S380= PC.Out=addr+4                                         PC-Out(S345)
	S381= CP0.ASID=pid                                          CP0-Read-ASID(S351)
	S382= A_EX.Out=>ALU.A                                       Premise(F426)
	S383= ALU.A=FU(a)                                           Path(S358,S382)
	S384= B_EX.Out=>ALU.B                                       Premise(F427)
	S385= ALU.B=FU(b)                                           Path(S361,S384)
	S386= ALU.Func=6'b000010                                    Premise(F428)
	S387= ALU.Out=FU(a)+FU(b)                                   ALU(S383,S385)
	S388= ALU.Out1_0={FU(a)+FU(b)}[1:0]                         ALU(S383,S385)
	S389= ALU.CMP=Compare0(FU(a)+FU(b))                         ALU(S383,S385)
	S390= ALU.OV=OverFlow(FU(a)+FU(b))                          ALU(S383,S385)
	S391= ALU.CA=Carry(FU(a)+FU(b))                             ALU(S383,S385)
	S392= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F429)
	S393= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F430)
	S394= ALU.Out=>ALUOut_MEM.In                                Premise(F431)
	S395= ALUOut_MEM.In=FU(a)+FU(b)                             Path(S387,S394)
	S396= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F432)
	S397= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F433)
	S398= FU.OutID1=>A_EX.In                                    Premise(F434)
	S399= A_MEM.Out=>A_WB.In                                    Premise(F435)
	S400= FU.OutID2=>B_EX.In                                    Premise(F436)
	S401= B_MEM.Out=>B_WB.In                                    Premise(F437)
	S402= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F438)
	S403= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F439)
	S404= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F440)
	S405= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F441)
	S406= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F442)
	S407= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F443)
	S408= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F444)
	S409= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F445)
	S410= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F446)
	S411= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F447)
	S412= FU.Bub_ID=>CU_ID.Bub                                  Premise(F448)
	S413= FU.Halt_ID=>CU_ID.Halt                                Premise(F449)
	S414= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F450)
	S415= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F451)
	S416= FU.Bub_IF=>CU_IF.Bub                                  Premise(F452)
	S417= FU.Halt_IF=>CU_IF.Halt                                Premise(F453)
	S418= ICache.Hit=>CU_IF.ICacheHit                           Premise(F454)
	S419= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F455)
	S420= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F456)
	S421= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F457)
	S422= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F458)
	S423= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F459)
	S424= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F460)
	S425= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F461)
	S426= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F462)
	S427= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F463)
	S428= OVReg_WB.Out=>CU_WB.OV                                Premise(F464)
	S429= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F465)
	S430= ICache.Hit=>FU.ICacheHit                              Premise(F466)
	S431= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F467)
	S432= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F468)
	S433= IR_EX.Out=>FU.IR_EX                                   Premise(F469)
	S434= FU.IR_EX={0,rS,rT,rD,0,32}                            Path(S364,S433)
	S435= IR_ID.Out=>FU.IR_ID                                   Premise(F470)
	S436= FU.IR_ID={0,rS,rT,rD,0,32}                            Path(S371,S435)
	S437= IR_MEM.Out=>FU.IR_MEM                                 Premise(F471)
	S438= IR_WB.Out=>FU.IR_WB                                   Premise(F472)
	S439= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F473)
	S440= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F474)
	S441= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F475)
	S442= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F476)
	S443= ALU.Out=>FU.InEX                                      Premise(F477)
	S444= FU.InEX=FU(a)+FU(b)                                   Path(S387,S443)
	S445= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F478)
	S446= FU.InEX_WReg=rD                                       Path(S368,S445)
	S447= GPR.Rdata1=>FU.InID1                                  Premise(F479)
	S448= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F480)
	S449= FU.InID1_RReg=rS                                      Path(S373,S448)
	S450= GPR.Rdata2=>FU.InID2                                  Premise(F481)
	S451= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F482)
	S452= FU.InID2_RReg=rT                                      Path(S374,S451)
	S453= ALUOut_MEM.Out=>FU.InMEM                              Premise(F483)
	S454= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F484)
	S455= ALUOut_WB.Out=>FU.InWB                                Premise(F485)
	S456= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F486)
	S457= IR_ID.Out25_21=>GPR.RReg1                             Premise(F487)
	S458= GPR.RReg1=rS                                          Path(S373,S457)
	S459= GPR.Rdata1=a                                          GPR-Read(S458,S339)
	S460= FU.InID1=a                                            Path(S459,S447)
	S461= FU.OutID1=FU(a)                                       FU-Forward(S460)
	S462= A_EX.In=FU(a)                                         Path(S461,S398)
	S463= IR_ID.Out20_16=>GPR.RReg2                             Premise(F488)
	S464= GPR.RReg2=rT                                          Path(S374,S463)
	S465= GPR.Rdata2=b                                          GPR-Read(S464,S340)
	S466= FU.InID2=b                                            Path(S465,S450)
	S467= FU.OutID2=FU(b)                                       FU-Forward(S466)
	S468= B_EX.In=FU(b)                                         Path(S467,S400)
	S469= ALUOut_WB.Out=>GPR.WData                              Premise(F489)
	S470= IR_WB.Out15_11=>GPR.WReg                              Premise(F490)
	S471= IMMU.Addr=>IAddrReg.In                                Premise(F491)
	S472= PC.Out=>ICache.IEA                                    Premise(F492)
	S473= ICache.IEA=addr+4                                     Path(S380,S472)
	S474= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S473)
	S475= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S474,S418)
	S476= FU.ICacheHit=ICacheHit(addr+4)                        Path(S474,S430)
	S477= ICache.Out=>ICacheReg.In                              Premise(F493)
	S478= PC.Out=>IMMU.IEA                                      Premise(F494)
	S479= IMMU.IEA=addr+4                                       Path(S380,S478)
	S480= CP0.ASID=>IMMU.PID                                    Premise(F495)
	S481= IMMU.PID=pid                                          Path(S381,S480)
	S482= IMMU.Addr={pid,addr+4}                                IMMU-Search(S481,S479)
	S483= IAddrReg.In={pid,addr+4}                              Path(S482,S471)
	S484= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S481,S479)
	S485= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S484,S419)
	S486= IR_MEM.Out=>IR_DMMU1.In                               Premise(F496)
	S487= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F497)
	S488= IR_ID.Out=>IR_EX.In                                   Premise(F498)
	S489= IR_EX.In={0,rS,rT,rD,0,32}                            Path(S371,S488)
	S490= ICache.Out=>IR_ID.In                                  Premise(F499)
	S491= ICache.Out=>IR_IMMU.In                                Premise(F500)
	S492= IR_EX.Out=>IR_MEM.In                                  Premise(F501)
	S493= IR_MEM.In={0,rS,rT,rD,0,32}                           Path(S364,S492)
	S494= IR_DMMU2.Out=>IR_WB.In                                Premise(F502)
	S495= IR_MEM.Out=>IR_WB.In                                  Premise(F503)
	S496= OVReg_MEM.Out=>OVReg_DMMU1.In                         Premise(F504)
	S497= OVReg_DMMU1.Out=>OVReg_DMMU2.In                       Premise(F505)
	S498= ALU.OV=>OVReg_MEM.In                                  Premise(F506)
	S499= OVReg_MEM.In=OverFlow(FU(a)+FU(b))                    Path(S390,S498)
	S500= OVReg_DMMU2.Out=>OVReg_WB.In                          Premise(F507)
	S501= OVReg_MEM.Out=>OVReg_WB.In                            Premise(F508)
	S502= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F509)
	S503= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F510)
	S504= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F511)
	S505= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F512)
	S506= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F513)
	S507= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F514)
	S508= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F515)
	S509= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F516)
	S510= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F517)
	S511= CU_EX.IRFunc1=rT                                      Path(S367,S510)
	S512= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F518)
	S513= CU_EX.IRFunc2=rS                                      Path(S366,S512)
	S514= IR_EX.Out31_26=>CU_EX.Op                              Premise(F519)
	S515= CU_EX.Op=0                                            Path(S365,S514)
	S516= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F520)
	S517= CU_EX.IRFunc=32                                       Path(S370,S516)
	S518= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F521)
	S519= CU_ID.IRFunc1=rT                                      Path(S374,S518)
	S520= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F522)
	S521= CU_ID.IRFunc2=rS                                      Path(S373,S520)
	S522= IR_ID.Out31_26=>CU_ID.Op                              Premise(F523)
	S523= CU_ID.Op=0                                            Path(S372,S522)
	S524= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F524)
	S525= CU_ID.IRFunc=32                                       Path(S377,S524)
	S526= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F525)
	S527= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F526)
	S528= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F527)
	S529= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F528)
	S530= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F529)
	S531= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F530)
	S532= IR_WB.Out31_26=>CU_WB.Op                              Premise(F531)
	S533= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F532)
	S534= CtrlA_EX=0                                            Premise(F533)
	S535= [A_EX]=FU(a)                                          A_EX-Hold(S314,S534)
	S536= CtrlB_EX=0                                            Premise(F534)
	S537= [B_EX]=FU(b)                                          B_EX-Hold(S316,S536)
	S538= CtrlALUOut_MEM=1                                      Premise(F535)
	S539= [ALUOut_MEM]=FU(a)+FU(b)                              ALUOut_MEM-Write(S395,S538)
	S540= CtrlALUOut_DMMU1=0                                    Premise(F536)
	S541= CtrlALUOut_DMMU2=0                                    Premise(F537)
	S542= CtrlALUOut_WB=0                                       Premise(F538)
	S543= CtrlA_MEM=0                                           Premise(F539)
	S544= CtrlA_WB=0                                            Premise(F540)
	S545= CtrlB_MEM=0                                           Premise(F541)
	S546= CtrlB_WB=0                                            Premise(F542)
	S547= CtrlICache=0                                          Premise(F543)
	S548= ICache[addr]={0,rS,rT,rD,0,32}                        ICache-Hold(S326,S547)
	S549= CtrlIMMU=0                                            Premise(F544)
	S550= CtrlOVReg_WB=0                                        Premise(F545)
	S551= CtrlIR_DMMU1=0                                        Premise(F546)
	S552= CtrlIR_DMMU2=0                                        Premise(F547)
	S553= CtrlIR_EX=0                                           Premise(F548)
	S554= [IR_EX]={0,rS,rT,rD,0,32}                             IR_EX-Hold(S332,S553)
	S555= CtrlIR_ID=0                                           Premise(F549)
	S556= [IR_ID]={0,rS,rT,rD,0,32}                             IR_ID-Hold(S334,S555)
	S557= CtrlIR_IMMU=0                                         Premise(F550)
	S558= CtrlIR_MEM=1                                          Premise(F551)
	S559= [IR_MEM]={0,rS,rT,rD,0,32}                            IR_MEM-Write(S493,S558)
	S560= CtrlIR_WB=0                                           Premise(F552)
	S561= CtrlGPR=0                                             Premise(F553)
	S562= GPR[rS]=a                                             GPR-Hold(S339,S561)
	S563= GPR[rT]=b                                             GPR-Hold(S340,S561)
	S564= CtrlIAddrReg=0                                        Premise(F554)
	S565= CtrlPC=0                                              Premise(F555)
	S566= CtrlPCInc=0                                           Premise(F556)
	S567= PC[CIA]=addr                                          PC-Hold(S344,S566)
	S568= PC[Out]=addr+4                                        PC-Hold(S345,S565,S566)
	S569= CtrlIMem=0                                            Premise(F557)
	S570= IMem[{pid,addr}]={0,rS,rT,rD,0,32}                    IMem-Hold(S347,S569)
	S571= CtrlICacheReg=0                                       Premise(F558)
	S572= CtrlASIDIn=0                                          Premise(F559)
	S573= CtrlCP0=0                                             Premise(F560)
	S574= CP0[ASID]=pid                                         CP0-Hold(S351,S573)
	S575= CtrlEPCIn=0                                           Premise(F561)
	S576= CtrlExCodeIn=0                                        Premise(F562)
	S577= CtrlIRMux=0                                           Premise(F563)
	S578= CtrlOVReg_MEM=1                                       Premise(F564)
	S579= [OVReg_MEM]=OverFlow(FU(a)+FU(b))                     OVReg_MEM-Write(S499,S578)
	S580= CtrlOVReg_DMMU1=0                                     Premise(F565)
	S581= CtrlOVReg_DMMU2=0                                     Premise(F566)

MEM	S582= A_EX.Out=FU(a)                                        A_EX-Out(S535)
	S583= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S535)
	S584= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S535)
	S585= B_EX.Out=FU(b)                                        B_EX-Out(S537)
	S586= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S537)
	S587= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S537)
	S588= ALUOut_MEM.Out=FU(a)+FU(b)                            ALUOut_MEM-Out(S539)
	S589= ALUOut_MEM.Out1_0={FU(a)+FU(b)}[1:0]                  ALUOut_MEM-Out(S539)
	S590= ALUOut_MEM.Out4_0={FU(a)+FU(b)}[4:0]                  ALUOut_MEM-Out(S539)
	S591= IR_EX.Out={0,rS,rT,rD,0,32}                           IR_EX-Out(S554)
	S592= IR_EX.Out31_26=0                                      IR_EX-Out(S554)
	S593= IR_EX.Out25_21=rS                                     IR_EX-Out(S554)
	S594= IR_EX.Out20_16=rT                                     IR_EX-Out(S554)
	S595= IR_EX.Out15_11=rD                                     IR_EX-Out(S554)
	S596= IR_EX.Out10_6=0                                       IR_EX-Out(S554)
	S597= IR_EX.Out5_0=32                                       IR_EX-Out(S554)
	S598= IR_ID.Out={0,rS,rT,rD,0,32}                           IR-Out(S556)
	S599= IR_ID.Out31_26=0                                      IR-Out(S556)
	S600= IR_ID.Out25_21=rS                                     IR-Out(S556)
	S601= IR_ID.Out20_16=rT                                     IR-Out(S556)
	S602= IR_ID.Out15_11=rD                                     IR-Out(S556)
	S603= IR_ID.Out10_6=0                                       IR-Out(S556)
	S604= IR_ID.Out5_0=32                                       IR-Out(S556)
	S605= IR_MEM.Out={0,rS,rT,rD,0,32}                          IR_MEM-Out(S559)
	S606= IR_MEM.Out31_26=0                                     IR_MEM-Out(S559)
	S607= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S559)
	S608= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S559)
	S609= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S559)
	S610= IR_MEM.Out10_6=0                                      IR_MEM-Out(S559)
	S611= IR_MEM.Out5_0=32                                      IR_MEM-Out(S559)
	S612= PC.CIA=addr                                           PC-Out(S567)
	S613= PC.CIA31_28=addr[31:28]                               PC-Out(S567)
	S614= PC.Out=addr+4                                         PC-Out(S568)
	S615= CP0.ASID=pid                                          CP0-Read-ASID(S574)
	S616= OVReg_MEM.Out=OverFlow(FU(a)+FU(b))                   OVReg_MEM-Out(S579)
	S617= OVReg_MEM.Out1_0={OverFlow(FU(a)+FU(b))}[1:0]         OVReg_MEM-Out(S579)
	S618= OVReg_MEM.Out4_0={OverFlow(FU(a)+FU(b))}[4:0]         OVReg_MEM-Out(S579)
	S619= A_EX.Out=>ALU.A                                       Premise(F567)
	S620= ALU.A=FU(a)                                           Path(S582,S619)
	S621= B_EX.Out=>ALU.B                                       Premise(F568)
	S622= ALU.B=FU(b)                                           Path(S585,S621)
	S623= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F569)
	S624= ALUOut_DMMU1.In=FU(a)+FU(b)                           Path(S588,S623)
	S625= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F570)
	S626= ALU.Out=>ALUOut_MEM.In                                Premise(F571)
	S627= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F572)
	S628= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F573)
	S629= ALUOut_WB.In=FU(a)+FU(b)                              Path(S588,S628)
	S630= FU.OutID1=>A_EX.In                                    Premise(F574)
	S631= A_MEM.Out=>A_WB.In                                    Premise(F575)
	S632= FU.OutID2=>B_EX.In                                    Premise(F576)
	S633= B_MEM.Out=>B_WB.In                                    Premise(F577)
	S634= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F578)
	S635= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F579)
	S636= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F580)
	S637= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F581)
	S638= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F582)
	S639= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F583)
	S640= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F584)
	S641= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F585)
	S642= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F586)
	S643= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F587)
	S644= FU.Bub_ID=>CU_ID.Bub                                  Premise(F588)
	S645= FU.Halt_ID=>CU_ID.Halt                                Premise(F589)
	S646= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F590)
	S647= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F591)
	S648= FU.Bub_IF=>CU_IF.Bub                                  Premise(F592)
	S649= FU.Halt_IF=>CU_IF.Halt                                Premise(F593)
	S650= ICache.Hit=>CU_IF.ICacheHit                           Premise(F594)
	S651= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F595)
	S652= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F596)
	S653= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F597)
	S654= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F598)
	S655= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F599)
	S656= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F600)
	S657= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F601)
	S658= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F602)
	S659= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F603)
	S660= OVReg_WB.Out=>CU_WB.OV                                Premise(F604)
	S661= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F605)
	S662= ICache.Hit=>FU.ICacheHit                              Premise(F606)
	S663= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F607)
	S664= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F608)
	S665= IR_EX.Out=>FU.IR_EX                                   Premise(F609)
	S666= FU.IR_EX={0,rS,rT,rD,0,32}                            Path(S591,S665)
	S667= IR_ID.Out=>FU.IR_ID                                   Premise(F610)
	S668= FU.IR_ID={0,rS,rT,rD,0,32}                            Path(S598,S667)
	S669= IR_MEM.Out=>FU.IR_MEM                                 Premise(F611)
	S670= FU.IR_MEM={0,rS,rT,rD,0,32}                           Path(S605,S669)
	S671= IR_WB.Out=>FU.IR_WB                                   Premise(F612)
	S672= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F613)
	S673= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F614)
	S674= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F615)
	S675= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F616)
	S676= ALU.Out=>FU.InEX                                      Premise(F617)
	S677= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F618)
	S678= FU.InEX_WReg=rD                                       Path(S595,S677)
	S679= GPR.Rdata1=>FU.InID1                                  Premise(F619)
	S680= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F620)
	S681= FU.InID1_RReg=rS                                      Path(S600,S680)
	S682= GPR.Rdata2=>FU.InID2                                  Premise(F621)
	S683= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F622)
	S684= FU.InID2_RReg=rT                                      Path(S601,S683)
	S685= ALUOut_MEM.Out=>FU.InMEM                              Premise(F623)
	S686= FU.InMEM=FU(a)+FU(b)                                  Path(S588,S685)
	S687= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F624)
	S688= FU.InMEM_WReg=rD                                      Path(S609,S687)
	S689= ALUOut_WB.Out=>FU.InWB                                Premise(F625)
	S690= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F626)
	S691= IR_ID.Out25_21=>GPR.RReg1                             Premise(F627)
	S692= GPR.RReg1=rS                                          Path(S600,S691)
	S693= GPR.Rdata1=a                                          GPR-Read(S692,S562)
	S694= FU.InID1=a                                            Path(S693,S679)
	S695= FU.OutID1=FU(a)                                       FU-Forward(S694)
	S696= A_EX.In=FU(a)                                         Path(S695,S630)
	S697= IR_ID.Out20_16=>GPR.RReg2                             Premise(F628)
	S698= GPR.RReg2=rT                                          Path(S601,S697)
	S699= GPR.Rdata2=b                                          GPR-Read(S698,S563)
	S700= FU.InID2=b                                            Path(S699,S682)
	S701= FU.OutID2=FU(b)                                       FU-Forward(S700)
	S702= B_EX.In=FU(b)                                         Path(S701,S632)
	S703= ALUOut_WB.Out=>GPR.WData                              Premise(F629)
	S704= IR_WB.Out15_11=>GPR.WReg                              Premise(F630)
	S705= IMMU.Addr=>IAddrReg.In                                Premise(F631)
	S706= PC.Out=>ICache.IEA                                    Premise(F632)
	S707= ICache.IEA=addr+4                                     Path(S614,S706)
	S708= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S707)
	S709= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S708,S650)
	S710= FU.ICacheHit=ICacheHit(addr+4)                        Path(S708,S662)
	S711= ICache.Out=>ICacheReg.In                              Premise(F633)
	S712= PC.Out=>IMMU.IEA                                      Premise(F634)
	S713= IMMU.IEA=addr+4                                       Path(S614,S712)
	S714= CP0.ASID=>IMMU.PID                                    Premise(F635)
	S715= IMMU.PID=pid                                          Path(S615,S714)
	S716= IMMU.Addr={pid,addr+4}                                IMMU-Search(S715,S713)
	S717= IAddrReg.In={pid,addr+4}                              Path(S716,S705)
	S718= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S715,S713)
	S719= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S718,S651)
	S720= IR_MEM.Out=>IR_DMMU1.In                               Premise(F636)
	S721= IR_DMMU1.In={0,rS,rT,rD,0,32}                         Path(S605,S720)
	S722= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F637)
	S723= IR_ID.Out=>IR_EX.In                                   Premise(F638)
	S724= IR_EX.In={0,rS,rT,rD,0,32}                            Path(S598,S723)
	S725= ICache.Out=>IR_ID.In                                  Premise(F639)
	S726= ICache.Out=>IR_IMMU.In                                Premise(F640)
	S727= IR_EX.Out=>IR_MEM.In                                  Premise(F641)
	S728= IR_MEM.In={0,rS,rT,rD,0,32}                           Path(S591,S727)
	S729= IR_DMMU2.Out=>IR_WB.In                                Premise(F642)
	S730= IR_MEM.Out=>IR_WB.In                                  Premise(F643)
	S731= IR_WB.In={0,rS,rT,rD,0,32}                            Path(S605,S730)
	S732= OVReg_MEM.Out=>OVReg_DMMU1.In                         Premise(F644)
	S733= OVReg_DMMU1.In=OverFlow(FU(a)+FU(b))                  Path(S616,S732)
	S734= OVReg_DMMU1.Out=>OVReg_DMMU2.In                       Premise(F645)
	S735= ALU.OV=>OVReg_MEM.In                                  Premise(F646)
	S736= OVReg_DMMU2.Out=>OVReg_WB.In                          Premise(F647)
	S737= OVReg_MEM.Out=>OVReg_WB.In                            Premise(F648)
	S738= OVReg_WB.In=OverFlow(FU(a)+FU(b))                     Path(S616,S737)
	S739= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F649)
	S740= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F650)
	S741= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F651)
	S742= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F652)
	S743= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F653)
	S744= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F654)
	S745= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F655)
	S746= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F656)
	S747= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F657)
	S748= CU_EX.IRFunc1=rT                                      Path(S594,S747)
	S749= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F658)
	S750= CU_EX.IRFunc2=rS                                      Path(S593,S749)
	S751= IR_EX.Out31_26=>CU_EX.Op                              Premise(F659)
	S752= CU_EX.Op=0                                            Path(S592,S751)
	S753= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F660)
	S754= CU_EX.IRFunc=32                                       Path(S597,S753)
	S755= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F661)
	S756= CU_ID.IRFunc1=rT                                      Path(S601,S755)
	S757= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F662)
	S758= CU_ID.IRFunc2=rS                                      Path(S600,S757)
	S759= IR_ID.Out31_26=>CU_ID.Op                              Premise(F663)
	S760= CU_ID.Op=0                                            Path(S599,S759)
	S761= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F664)
	S762= CU_ID.IRFunc=32                                       Path(S604,S761)
	S763= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F665)
	S764= CU_MEM.IRFunc1=rT                                     Path(S608,S763)
	S765= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F666)
	S766= CU_MEM.IRFunc2=rS                                     Path(S607,S765)
	S767= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F667)
	S768= CU_MEM.Op=0                                           Path(S606,S767)
	S769= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F668)
	S770= CU_MEM.IRFunc=32                                      Path(S611,S769)
	S771= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F669)
	S772= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F670)
	S773= IR_WB.Out31_26=>CU_WB.Op                              Premise(F671)
	S774= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F672)
	S775= CtrlA_EX=0                                            Premise(F673)
	S776= [A_EX]=FU(a)                                          A_EX-Hold(S535,S775)
	S777= CtrlB_EX=0                                            Premise(F674)
	S778= [B_EX]=FU(b)                                          B_EX-Hold(S537,S777)
	S779= CtrlALUOut_MEM=0                                      Premise(F675)
	S780= [ALUOut_MEM]=FU(a)+FU(b)                              ALUOut_MEM-Hold(S539,S779)
	S781= CtrlALUOut_DMMU1=1                                    Premise(F676)
	S782= [ALUOut_DMMU1]=FU(a)+FU(b)                            ALUOut_DMMU1-Write(S624,S781)
	S783= CtrlALUOut_DMMU2=0                                    Premise(F677)
	S784= CtrlALUOut_WB=1                                       Premise(F678)
	S785= [ALUOut_WB]=FU(a)+FU(b)                               ALUOut_WB-Write(S629,S784)
	S786= CtrlA_MEM=0                                           Premise(F679)
	S787= CtrlA_WB=1                                            Premise(F680)
	S788= CtrlB_MEM=0                                           Premise(F681)
	S789= CtrlB_WB=1                                            Premise(F682)
	S790= CtrlICache=0                                          Premise(F683)
	S791= ICache[addr]={0,rS,rT,rD,0,32}                        ICache-Hold(S548,S790)
	S792= CtrlIMMU=0                                            Premise(F684)
	S793= CtrlOVReg_WB=1                                        Premise(F685)
	S794= [OVReg_WB]=OverFlow(FU(a)+FU(b))                      OVReg_WB-Write(S738,S793)
	S795= CtrlIR_DMMU1=1                                        Premise(F686)
	S796= [IR_DMMU1]={0,rS,rT,rD,0,32}                          IR_DMMU1-Write(S721,S795)
	S797= CtrlIR_DMMU2=0                                        Premise(F687)
	S798= CtrlIR_EX=0                                           Premise(F688)
	S799= [IR_EX]={0,rS,rT,rD,0,32}                             IR_EX-Hold(S554,S798)
	S800= CtrlIR_ID=0                                           Premise(F689)
	S801= [IR_ID]={0,rS,rT,rD,0,32}                             IR_ID-Hold(S556,S800)
	S802= CtrlIR_IMMU=0                                         Premise(F690)
	S803= CtrlIR_MEM=0                                          Premise(F691)
	S804= [IR_MEM]={0,rS,rT,rD,0,32}                            IR_MEM-Hold(S559,S803)
	S805= CtrlIR_WB=1                                           Premise(F692)
	S806= [IR_WB]={0,rS,rT,rD,0,32}                             IR_WB-Write(S731,S805)
	S807= CtrlGPR=0                                             Premise(F693)
	S808= GPR[rS]=a                                             GPR-Hold(S562,S807)
	S809= GPR[rT]=b                                             GPR-Hold(S563,S807)
	S810= CtrlIAddrReg=0                                        Premise(F694)
	S811= CtrlPC=0                                              Premise(F695)
	S812= CtrlPCInc=0                                           Premise(F696)
	S813= PC[CIA]=addr                                          PC-Hold(S567,S812)
	S814= PC[Out]=addr+4                                        PC-Hold(S568,S811,S812)
	S815= CtrlIMem=0                                            Premise(F697)
	S816= IMem[{pid,addr}]={0,rS,rT,rD,0,32}                    IMem-Hold(S570,S815)
	S817= CtrlICacheReg=0                                       Premise(F698)
	S818= CtrlASIDIn=0                                          Premise(F699)
	S819= CtrlCP0=0                                             Premise(F700)
	S820= CP0[ASID]=pid                                         CP0-Hold(S574,S819)
	S821= CtrlEPCIn=0                                           Premise(F701)
	S822= CtrlExCodeIn=0                                        Premise(F702)
	S823= CtrlIRMux=0                                           Premise(F703)
	S824= CtrlOVReg_MEM=0                                       Premise(F704)
	S825= [OVReg_MEM]=OverFlow(FU(a)+FU(b))                     OVReg_MEM-Hold(S579,S824)
	S826= CtrlOVReg_DMMU1=1                                     Premise(F705)
	S827= [OVReg_DMMU1]=OverFlow(FU(a)+FU(b))                   OVReg_DMMU1-Write(S733,S826)
	S828= CtrlOVReg_DMMU2=0                                     Premise(F706)

WB	S829= A_EX.Out=FU(a)                                        A_EX-Out(S776)
	S830= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S776)
	S831= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S776)
	S832= B_EX.Out=FU(b)                                        B_EX-Out(S778)
	S833= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S778)
	S834= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S778)
	S835= ALUOut_MEM.Out=FU(a)+FU(b)                            ALUOut_MEM-Out(S780)
	S836= ALUOut_MEM.Out1_0={FU(a)+FU(b)}[1:0]                  ALUOut_MEM-Out(S780)
	S837= ALUOut_MEM.Out4_0={FU(a)+FU(b)}[4:0]                  ALUOut_MEM-Out(S780)
	S838= ALUOut_DMMU1.Out=FU(a)+FU(b)                          ALUOut_DMMU1-Out(S782)
	S839= ALUOut_DMMU1.Out1_0={FU(a)+FU(b)}[1:0]                ALUOut_DMMU1-Out(S782)
	S840= ALUOut_DMMU1.Out4_0={FU(a)+FU(b)}[4:0]                ALUOut_DMMU1-Out(S782)
	S841= ALUOut_WB.Out=FU(a)+FU(b)                             ALUOut_WB-Out(S785)
	S842= ALUOut_WB.Out1_0={FU(a)+FU(b)}[1:0]                   ALUOut_WB-Out(S785)
	S843= ALUOut_WB.Out4_0={FU(a)+FU(b)}[4:0]                   ALUOut_WB-Out(S785)
	S844= OVReg_WB.Out=OverFlow(FU(a)+FU(b))                    OVReg_WB-Out(S794)
	S845= OVReg_WB.Out1_0={OverFlow(FU(a)+FU(b))}[1:0]          OVReg_WB-Out(S794)
	S846= OVReg_WB.Out4_0={OverFlow(FU(a)+FU(b))}[4:0]          OVReg_WB-Out(S794)
	S847= IR_DMMU1.Out={0,rS,rT,rD,0,32}                        IR_DMMU1-Out(S796)
	S848= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S796)
	S849= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S796)
	S850= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S796)
	S851= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S796)
	S852= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S796)
	S853= IR_DMMU1.Out5_0=32                                    IR_DMMU1-Out(S796)
	S854= IR_EX.Out={0,rS,rT,rD,0,32}                           IR_EX-Out(S799)
	S855= IR_EX.Out31_26=0                                      IR_EX-Out(S799)
	S856= IR_EX.Out25_21=rS                                     IR_EX-Out(S799)
	S857= IR_EX.Out20_16=rT                                     IR_EX-Out(S799)
	S858= IR_EX.Out15_11=rD                                     IR_EX-Out(S799)
	S859= IR_EX.Out10_6=0                                       IR_EX-Out(S799)
	S860= IR_EX.Out5_0=32                                       IR_EX-Out(S799)
	S861= IR_ID.Out={0,rS,rT,rD,0,32}                           IR-Out(S801)
	S862= IR_ID.Out31_26=0                                      IR-Out(S801)
	S863= IR_ID.Out25_21=rS                                     IR-Out(S801)
	S864= IR_ID.Out20_16=rT                                     IR-Out(S801)
	S865= IR_ID.Out15_11=rD                                     IR-Out(S801)
	S866= IR_ID.Out10_6=0                                       IR-Out(S801)
	S867= IR_ID.Out5_0=32                                       IR-Out(S801)
	S868= IR_MEM.Out={0,rS,rT,rD,0,32}                          IR_MEM-Out(S804)
	S869= IR_MEM.Out31_26=0                                     IR_MEM-Out(S804)
	S870= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S804)
	S871= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S804)
	S872= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S804)
	S873= IR_MEM.Out10_6=0                                      IR_MEM-Out(S804)
	S874= IR_MEM.Out5_0=32                                      IR_MEM-Out(S804)
	S875= IR_WB.Out={0,rS,rT,rD,0,32}                           IR-Out(S806)
	S876= IR_WB.Out31_26=0                                      IR-Out(S806)
	S877= IR_WB.Out25_21=rS                                     IR-Out(S806)
	S878= IR_WB.Out20_16=rT                                     IR-Out(S806)
	S879= IR_WB.Out15_11=rD                                     IR-Out(S806)
	S880= IR_WB.Out10_6=0                                       IR-Out(S806)
	S881= IR_WB.Out5_0=32                                       IR-Out(S806)
	S882= PC.CIA=addr                                           PC-Out(S813)
	S883= PC.CIA31_28=addr[31:28]                               PC-Out(S813)
	S884= PC.Out=addr+4                                         PC-Out(S814)
	S885= CP0.ASID=pid                                          CP0-Read-ASID(S820)
	S886= OVReg_MEM.Out=OverFlow(FU(a)+FU(b))                   OVReg_MEM-Out(S825)
	S887= OVReg_MEM.Out1_0={OverFlow(FU(a)+FU(b))}[1:0]         OVReg_MEM-Out(S825)
	S888= OVReg_MEM.Out4_0={OverFlow(FU(a)+FU(b))}[4:0]         OVReg_MEM-Out(S825)
	S889= OVReg_DMMU1.Out=OverFlow(FU(a)+FU(b))                 OVReg_DMMU1-Out(S827)
	S890= OVReg_DMMU1.Out1_0={OverFlow(FU(a)+FU(b))}[1:0]       OVReg_DMMU1-Out(S827)
	S891= OVReg_DMMU1.Out4_0={OverFlow(FU(a)+FU(b))}[4:0]       OVReg_DMMU1-Out(S827)
	S892= A_EX.Out=>ALU.A                                       Premise(F987)
	S893= ALU.A=FU(a)                                           Path(S829,S892)
	S894= B_EX.Out=>ALU.B                                       Premise(F988)
	S895= ALU.B=FU(b)                                           Path(S832,S894)
	S896= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F989)
	S897= ALUOut_DMMU1.In=FU(a)+FU(b)                           Path(S835,S896)
	S898= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F990)
	S899= ALUOut_DMMU2.In=FU(a)+FU(b)                           Path(S838,S898)
	S900= ALU.Out=>ALUOut_MEM.In                                Premise(F991)
	S901= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F992)
	S902= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F993)
	S903= ALUOut_WB.In=FU(a)+FU(b)                              Path(S835,S902)
	S904= FU.OutID1=>A_EX.In                                    Premise(F994)
	S905= A_MEM.Out=>A_WB.In                                    Premise(F995)
	S906= FU.OutID2=>B_EX.In                                    Premise(F996)
	S907= B_MEM.Out=>B_WB.In                                    Premise(F997)
	S908= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F998)
	S909= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F999)
	S910= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F1000)
	S911= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F1001)
	S912= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F1002)
	S913= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F1003)
	S914= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F1004)
	S915= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F1005)
	S916= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F1006)
	S917= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F1007)
	S918= FU.Bub_ID=>CU_ID.Bub                                  Premise(F1008)
	S919= FU.Halt_ID=>CU_ID.Halt                                Premise(F1009)
	S920= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F1010)
	S921= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F1011)
	S922= FU.Bub_IF=>CU_IF.Bub                                  Premise(F1012)
	S923= FU.Halt_IF=>CU_IF.Halt                                Premise(F1013)
	S924= ICache.Hit=>CU_IF.ICacheHit                           Premise(F1014)
	S925= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F1015)
	S926= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F1016)
	S927= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F1017)
	S928= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F1018)
	S929= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F1019)
	S930= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F1020)
	S931= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F1021)
	S932= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F1022)
	S933= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F1023)
	S934= OVReg_WB.Out=>CU_WB.OV                                Premise(F1024)
	S935= CU_WB.OV=OverFlow(FU(a)+FU(b))                        Path(S844,S934)
	S936= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F1025)
	S937= ICache.Hit=>FU.ICacheHit                              Premise(F1026)
	S938= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F1027)
	S939= FU.IR_DMMU1={0,rS,rT,rD,0,32}                         Path(S847,S938)
	S940= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F1028)
	S941= IR_EX.Out=>FU.IR_EX                                   Premise(F1029)
	S942= FU.IR_EX={0,rS,rT,rD,0,32}                            Path(S854,S941)
	S943= IR_ID.Out=>FU.IR_ID                                   Premise(F1030)
	S944= FU.IR_ID={0,rS,rT,rD,0,32}                            Path(S861,S943)
	S945= IR_MEM.Out=>FU.IR_MEM                                 Premise(F1031)
	S946= FU.IR_MEM={0,rS,rT,rD,0,32}                           Path(S868,S945)
	S947= IR_WB.Out=>FU.IR_WB                                   Premise(F1032)
	S948= FU.IR_WB={0,rS,rT,rD,0,32}                            Path(S875,S947)
	S949= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F1033)
	S950= FU.InDMMU1=FU(a)+FU(b)                                Path(S838,S949)
	S951= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F1034)
	S952= FU.InDMMU1_WReg=rD                                    Path(S851,S951)
	S953= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F1035)
	S954= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F1036)
	S955= ALU.Out=>FU.InEX                                      Premise(F1037)
	S956= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F1038)
	S957= FU.InEX_WReg=rD                                       Path(S858,S956)
	S958= GPR.Rdata1=>FU.InID1                                  Premise(F1039)
	S959= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F1040)
	S960= FU.InID1_RReg=rS                                      Path(S863,S959)
	S961= GPR.Rdata2=>FU.InID2                                  Premise(F1041)
	S962= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F1042)
	S963= FU.InID2_RReg=rT                                      Path(S864,S962)
	S964= ALUOut_MEM.Out=>FU.InMEM                              Premise(F1043)
	S965= FU.InMEM=FU(a)+FU(b)                                  Path(S835,S964)
	S966= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F1044)
	S967= FU.InMEM_WReg=rD                                      Path(S872,S966)
	S968= ALUOut_WB.Out=>FU.InWB                                Premise(F1045)
	S969= FU.InWB=FU(a)+FU(b)                                   Path(S841,S968)
	S970= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F1046)
	S971= FU.InWB_WReg=rD                                       Path(S879,S970)
	S972= IR_ID.Out25_21=>GPR.RReg1                             Premise(F1047)
	S973= GPR.RReg1=rS                                          Path(S863,S972)
	S974= GPR.Rdata1=a                                          GPR-Read(S973,S808)
	S975= FU.InID1=a                                            Path(S974,S958)
	S976= FU.OutID1=FU(a)                                       FU-Forward(S975)
	S977= A_EX.In=FU(a)                                         Path(S976,S904)
	S978= IR_ID.Out20_16=>GPR.RReg2                             Premise(F1048)
	S979= GPR.RReg2=rT                                          Path(S864,S978)
	S980= GPR.Rdata2=b                                          GPR-Read(S979,S809)
	S981= FU.InID2=b                                            Path(S980,S961)
	S982= FU.OutID2=FU(b)                                       FU-Forward(S981)
	S983= B_EX.In=FU(b)                                         Path(S982,S906)
	S984= ALUOut_WB.Out=>GPR.WData                              Premise(F1049)
	S985= GPR.WData=FU(a)+FU(b)                                 Path(S841,S984)
	S986= IR_WB.Out15_11=>GPR.WReg                              Premise(F1050)
	S987= GPR.WReg=rD                                           Path(S879,S986)
	S988= IMMU.Addr=>IAddrReg.In                                Premise(F1051)
	S989= PC.Out=>ICache.IEA                                    Premise(F1052)
	S990= ICache.IEA=addr+4                                     Path(S884,S989)
	S991= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S990)
	S992= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S991,S924)
	S993= FU.ICacheHit=ICacheHit(addr+4)                        Path(S991,S937)
	S994= ICache.Out=>ICacheReg.In                              Premise(F1053)
	S995= PC.Out=>IMMU.IEA                                      Premise(F1054)
	S996= IMMU.IEA=addr+4                                       Path(S884,S995)
	S997= CP0.ASID=>IMMU.PID                                    Premise(F1055)
	S998= IMMU.PID=pid                                          Path(S885,S997)
	S999= IMMU.Addr={pid,addr+4}                                IMMU-Search(S998,S996)
	S1000= IAddrReg.In={pid,addr+4}                             Path(S999,S988)
	S1001= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S998,S996)
	S1002= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1001,S925)
	S1003= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1056)
	S1004= IR_DMMU1.In={0,rS,rT,rD,0,32}                        Path(S868,S1003)
	S1005= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1057)
	S1006= IR_DMMU2.In={0,rS,rT,rD,0,32}                        Path(S847,S1005)
	S1007= IR_ID.Out=>IR_EX.In                                  Premise(F1058)
	S1008= IR_EX.In={0,rS,rT,rD,0,32}                           Path(S861,S1007)
	S1009= ICache.Out=>IR_ID.In                                 Premise(F1059)
	S1010= ICache.Out=>IR_IMMU.In                               Premise(F1060)
	S1011= IR_EX.Out=>IR_MEM.In                                 Premise(F1061)
	S1012= IR_MEM.In={0,rS,rT,rD,0,32}                          Path(S854,S1011)
	S1013= IR_DMMU2.Out=>IR_WB.In                               Premise(F1062)
	S1014= IR_MEM.Out=>IR_WB.In                                 Premise(F1063)
	S1015= IR_WB.In={0,rS,rT,rD,0,32}                           Path(S868,S1014)
	S1016= OVReg_MEM.Out=>OVReg_DMMU1.In                        Premise(F1064)
	S1017= OVReg_DMMU1.In=OverFlow(FU(a)+FU(b))                 Path(S886,S1016)
	S1018= OVReg_DMMU1.Out=>OVReg_DMMU2.In                      Premise(F1065)
	S1019= OVReg_DMMU2.In=OverFlow(FU(a)+FU(b))                 Path(S889,S1018)
	S1020= ALU.OV=>OVReg_MEM.In                                 Premise(F1066)
	S1021= OVReg_DMMU2.Out=>OVReg_WB.In                         Premise(F1067)
	S1022= OVReg_MEM.Out=>OVReg_WB.In                           Premise(F1068)
	S1023= OVReg_WB.In=OverFlow(FU(a)+FU(b))                    Path(S886,S1022)
	S1024= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1069)
	S1025= CU_DMMU1.IRFunc1=rT                                  Path(S850,S1024)
	S1026= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1070)
	S1027= CU_DMMU1.IRFunc2=rS                                  Path(S849,S1026)
	S1028= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1071)
	S1029= CU_DMMU1.Op=0                                        Path(S848,S1028)
	S1030= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1072)
	S1031= CU_DMMU1.IRFunc=32                                   Path(S853,S1030)
	S1032= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1073)
	S1033= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1074)
	S1034= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1075)
	S1035= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1076)
	S1036= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1077)
	S1037= CU_EX.IRFunc1=rT                                     Path(S857,S1036)
	S1038= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1078)
	S1039= CU_EX.IRFunc2=rS                                     Path(S856,S1038)
	S1040= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1079)
	S1041= CU_EX.Op=0                                           Path(S855,S1040)
	S1042= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1080)
	S1043= CU_EX.IRFunc=32                                      Path(S860,S1042)
	S1044= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1081)
	S1045= CU_ID.IRFunc1=rT                                     Path(S864,S1044)
	S1046= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1082)
	S1047= CU_ID.IRFunc2=rS                                     Path(S863,S1046)
	S1048= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1083)
	S1049= CU_ID.Op=0                                           Path(S862,S1048)
	S1050= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1084)
	S1051= CU_ID.IRFunc=32                                      Path(S867,S1050)
	S1052= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1085)
	S1053= CU_MEM.IRFunc1=rT                                    Path(S871,S1052)
	S1054= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1086)
	S1055= CU_MEM.IRFunc2=rS                                    Path(S870,S1054)
	S1056= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1087)
	S1057= CU_MEM.Op=0                                          Path(S869,S1056)
	S1058= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1088)
	S1059= CU_MEM.IRFunc=32                                     Path(S874,S1058)
	S1060= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1089)
	S1061= CU_WB.IRFunc1=rT                                     Path(S878,S1060)
	S1062= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1090)
	S1063= CU_WB.IRFunc2=rS                                     Path(S877,S1062)
	S1064= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1091)
	S1065= CU_WB.Op=0                                           Path(S876,S1064)
	S1066= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1092)
	S1067= CU_WB.IRFunc=32                                      Path(S881,S1066)
	S1068= CtrlA_EX=0                                           Premise(F1093)
	S1069= [A_EX]=FU(a)                                         A_EX-Hold(S776,S1068)
	S1070= CtrlB_EX=0                                           Premise(F1094)
	S1071= [B_EX]=FU(b)                                         B_EX-Hold(S778,S1070)
	S1072= CtrlALUOut_MEM=0                                     Premise(F1095)
	S1073= [ALUOut_MEM]=FU(a)+FU(b)                             ALUOut_MEM-Hold(S780,S1072)
	S1074= CtrlALUOut_DMMU1=0                                   Premise(F1096)
	S1075= [ALUOut_DMMU1]=FU(a)+FU(b)                           ALUOut_DMMU1-Hold(S782,S1074)
	S1076= CtrlALUOut_DMMU2=0                                   Premise(F1097)
	S1077= CtrlALUOut_WB=0                                      Premise(F1098)
	S1078= [ALUOut_WB]=FU(a)+FU(b)                              ALUOut_WB-Hold(S785,S1077)
	S1079= CtrlA_MEM=0                                          Premise(F1099)
	S1080= CtrlA_WB=0                                           Premise(F1100)
	S1081= CtrlB_MEM=0                                          Premise(F1101)
	S1082= CtrlB_WB=0                                           Premise(F1102)
	S1083= CtrlICache=0                                         Premise(F1103)
	S1084= ICache[addr]={0,rS,rT,rD,0,32}                       ICache-Hold(S791,S1083)
	S1085= CtrlIMMU=0                                           Premise(F1104)
	S1086= CtrlOVReg_WB=0                                       Premise(F1105)
	S1087= [OVReg_WB]=OverFlow(FU(a)+FU(b))                     OVReg_WB-Hold(S794,S1086)
	S1088= CtrlIR_DMMU1=0                                       Premise(F1106)
	S1089= [IR_DMMU1]={0,rS,rT,rD,0,32}                         IR_DMMU1-Hold(S796,S1088)
	S1090= CtrlIR_DMMU2=0                                       Premise(F1107)
	S1091= CtrlIR_EX=0                                          Premise(F1108)
	S1092= [IR_EX]={0,rS,rT,rD,0,32}                            IR_EX-Hold(S799,S1091)
	S1093= CtrlIR_ID=0                                          Premise(F1109)
	S1094= [IR_ID]={0,rS,rT,rD,0,32}                            IR_ID-Hold(S801,S1093)
	S1095= CtrlIR_IMMU=0                                        Premise(F1110)
	S1096= CtrlIR_MEM=0                                         Premise(F1111)
	S1097= [IR_MEM]={0,rS,rT,rD,0,32}                           IR_MEM-Hold(S804,S1096)
	S1098= CtrlIR_WB=0                                          Premise(F1112)
	S1099= [IR_WB]={0,rS,rT,rD,0,32}                            IR_WB-Hold(S806,S1098)
	S1100= CtrlGPR=1                                            Premise(F1113)
	S1101= GPR[rD]=FU(a)+FU(b)                                  GPR-Write(S987,S985,S1100)
	S1102= CtrlIAddrReg=0                                       Premise(F1114)
	S1103= CtrlPC=0                                             Premise(F1115)
	S1104= CtrlPCInc=0                                          Premise(F1116)
	S1105= PC[CIA]=addr                                         PC-Hold(S813,S1104)
	S1106= PC[Out]=addr+4                                       PC-Hold(S814,S1103,S1104)
	S1107= CtrlIMem=0                                           Premise(F1117)
	S1108= IMem[{pid,addr}]={0,rS,rT,rD,0,32}                   IMem-Hold(S816,S1107)
	S1109= CtrlICacheReg=0                                      Premise(F1118)
	S1110= CtrlASIDIn=0                                         Premise(F1119)
	S1111= CtrlCP0=0                                            Premise(F1120)
	S1112= CP0[ASID]=pid                                        CP0-Hold(S820,S1111)
	S1113= CtrlEPCIn=0                                          Premise(F1121)
	S1114= CtrlExCodeIn=0                                       Premise(F1122)
	S1115= CtrlIRMux=0                                          Premise(F1123)
	S1116= CtrlOVReg_MEM=0                                      Premise(F1124)
	S1117= [OVReg_MEM]=OverFlow(FU(a)+FU(b))                    OVReg_MEM-Hold(S825,S1116)
	S1118= CtrlOVReg_DMMU1=0                                    Premise(F1125)
	S1119= [OVReg_DMMU1]=OverFlow(FU(a)+FU(b))                  OVReg_DMMU1-Hold(S827,S1118)
	S1120= CtrlOVReg_DMMU2=0                                    Premise(F1126)

POST	S1069= [A_EX]=FU(a)                                         A_EX-Hold(S776,S1068)
	S1071= [B_EX]=FU(b)                                         B_EX-Hold(S778,S1070)
	S1073= [ALUOut_MEM]=FU(a)+FU(b)                             ALUOut_MEM-Hold(S780,S1072)
	S1075= [ALUOut_DMMU1]=FU(a)+FU(b)                           ALUOut_DMMU1-Hold(S782,S1074)
	S1078= [ALUOut_WB]=FU(a)+FU(b)                              ALUOut_WB-Hold(S785,S1077)
	S1084= ICache[addr]={0,rS,rT,rD,0,32}                       ICache-Hold(S791,S1083)
	S1087= [OVReg_WB]=OverFlow(FU(a)+FU(b))                     OVReg_WB-Hold(S794,S1086)
	S1089= [IR_DMMU1]={0,rS,rT,rD,0,32}                         IR_DMMU1-Hold(S796,S1088)
	S1092= [IR_EX]={0,rS,rT,rD,0,32}                            IR_EX-Hold(S799,S1091)
	S1094= [IR_ID]={0,rS,rT,rD,0,32}                            IR_ID-Hold(S801,S1093)
	S1097= [IR_MEM]={0,rS,rT,rD,0,32}                           IR_MEM-Hold(S804,S1096)
	S1099= [IR_WB]={0,rS,rT,rD,0,32}                            IR_WB-Hold(S806,S1098)
	S1101= GPR[rD]=FU(a)+FU(b)                                  GPR-Write(S987,S985,S1100)
	S1105= PC[CIA]=addr                                         PC-Hold(S813,S1104)
	S1106= PC[Out]=addr+4                                       PC-Hold(S814,S1103,S1104)
	S1108= IMem[{pid,addr}]={0,rS,rT,rD,0,32}                   IMem-Hold(S816,S1107)
	S1112= CP0[ASID]=pid                                        CP0-Hold(S820,S1111)
	S1117= [OVReg_MEM]=OverFlow(FU(a)+FU(b))                    OVReg_MEM-Hold(S825,S1116)
	S1119= [OVReg_DMMU1]=OverFlow(FU(a)+FU(b))                  OVReg_DMMU1-Hold(S827,S1118)

