<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/comp_tcc.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/comp_tcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="comp__tcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00044"></a>00044 <span class="preprocessor">#ifndef _SAMR21_TCC_COMPONENT_</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define _SAMR21_TCC_COMPONENT_</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">/* ========================================================================== */</span>
<a name="l00049"></a>00049 <span class="comment">/* ========================================================================== */</span>
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 <span class="preprocessor">#define TCC_U2213</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define REV_TCC                     0x101</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span>
<a name="l00056"></a>00056 <span class="comment">/* -------- TCC_CTRLA : (TCC Offset: 0x00) (R/W 32) Control A -------- */</span>
<a name="l00057"></a>00057 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00058"></a><a class="code" href="union_t_c_c___c_t_r_l_a___type.html">00058</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00059"></a>00059     <span class="keyword">struct </span>{
<a name="l00060"></a><a class="code" href="union_t_c_c___c_t_r_l_a___type.html#ac0dffd98f3fcc7453bdf3db2540d4516">00060</a>         uint32_t SWRST:1;          
<a name="l00061"></a><a class="code" href="union_t_c_c___c_t_r_l_a___type.html#a9be65e2adb6c7793d8e01ae38c73a23f">00061</a>         uint32_t ENABLE:1;         
<a name="l00062"></a><a class="code" href="union_t_c_c___c_t_r_l_a___type.html#a68d2a88257eb7540fdb522c980359e2b">00062</a>         uint32_t :3;               
<a name="l00063"></a><a class="code" href="union_t_c_c___c_t_r_l_a___type.html#a7db8c89ad3b400d4111996f06f917da5">00063</a>         uint32_t RESOLUTION:2;     
<a name="l00064"></a><a class="code" href="union_t_c_c___c_t_r_l_a___type.html#a3fad8c811bf584f0412f79f04eea6e39">00064</a>         uint32_t :1;               
<a name="l00065"></a><a class="code" href="union_t_c_c___c_t_r_l_a___type.html#a69ce623755644ac4d299512bbeaf88eb">00065</a>         uint32_t PRESCALER:3;      
<a name="l00066"></a><a class="code" href="union_t_c_c___c_t_r_l_a___type.html#af67224cfebeb4be837a807bbdee0c63f">00066</a>         uint32_t RUNSTDBY:1;       
<a name="l00067"></a><a class="code" href="union_t_c_c___c_t_r_l_a___type.html#a7064dec2745a0d41e58693da1cb6b9e0">00067</a>         uint32_t PRESCSYNC:2;      
<a name="l00068"></a><a class="code" href="union_t_c_c___c_t_r_l_a___type.html#aa295cd5c436deea91e1378edd1274943">00068</a>         uint32_t ALOCK:1;          
<a name="l00069"></a><a class="code" href="union_t_c_c___c_t_r_l_a___type.html#aa60bfcc88a4d3b065a235b58d484bd7a">00069</a>         uint32_t :9;               
<a name="l00070"></a><a class="code" href="union_t_c_c___c_t_r_l_a___type.html#a49d26f9399d1b8704a9284b51a206b7e">00070</a>         uint32_t CPTEN0:1;         
<a name="l00071"></a><a class="code" href="union_t_c_c___c_t_r_l_a___type.html#a0716f136bfbab2eea372cc7f3ba8e5c0">00071</a>         uint32_t CPTEN1:1;         
<a name="l00072"></a><a class="code" href="union_t_c_c___c_t_r_l_a___type.html#aedb3ef6c6c600356568e385727ab6ba4">00072</a>         uint32_t CPTEN2:1;         
<a name="l00073"></a><a class="code" href="union_t_c_c___c_t_r_l_a___type.html#a4dd7e062b3ab1a43b4627c2ade1e7b68">00073</a>         uint32_t CPTEN3:1;         
<a name="l00074"></a><a class="code" href="union_t_c_c___c_t_r_l_a___type.html#a85adedfaa10008c2724feac23005e15b">00074</a>         uint32_t :4;               
<a name="l00075"></a>00075     } bit;                       
<a name="l00076"></a>00076     <span class="keyword">struct </span>{
<a name="l00077"></a>00077         uint32_t :24;              
<a name="l00078"></a><a class="code" href="union_t_c_c___c_t_r_l_a___type.html#a427f95afaa9b890df9c1ac8b141b9f6a">00078</a>         uint32_t CPTEN:4;          
<a name="l00079"></a>00079         uint32_t :4;               
<a name="l00080"></a>00080     } vec;                       
<a name="l00081"></a><a class="code" href="union_t_c_c___c_t_r_l_a___type.html#a2f2a8d7ac8b43f3ddbe6e0af00ddd7d4">00081</a>     uint32_t <a class="code" href="union_t_c_c___c_t_r_l_a___type.html#a2f2a8d7ac8b43f3ddbe6e0af00ddd7d4">reg</a>;                
<a name="l00082"></a>00082 } <a class="code" href="union_t_c_c___c_t_r_l_a___type.html">TCC_CTRLA_Type</a>;
<a name="l00083"></a>00083 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00084"></a>00084 
<a name="l00085"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga490235e97163aab24774d4047a42146a">00085</a> <span class="preprocessor">#define TCC_CTRLA_OFFSET            0x00         </span>
<a name="l00086"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga626994013261f03cdd178bf0330181b0">00086</a> <span class="preprocessor">#define TCC_CTRLA_RESETVALUE        0x00000000ul </span>
<a name="l00088"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga3416ebea8df3dc57824e307a83935eed">00088</a> <span class="preprocessor">#define TCC_CTRLA_SWRST_Pos         0            </span>
<a name="l00089"></a>00089 <span class="preprocessor">#define TCC_CTRLA_SWRST             (0x1ul &lt;&lt; TCC_CTRLA_SWRST_Pos)</span>
<a name="l00090"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga6884772d218a609d7ea027c9cab33b9f">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_ENABLE_Pos        1            </span>
<a name="l00091"></a>00091 <span class="preprocessor">#define TCC_CTRLA_ENABLE            (0x1ul &lt;&lt; TCC_CTRLA_ENABLE_Pos)</span>
<a name="l00092"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaae5fd9846d9468fd2d0bbf8748e2a39b">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_RESOLUTION_Pos    5            </span>
<a name="l00093"></a>00093 <span class="preprocessor">#define TCC_CTRLA_RESOLUTION_Msk    (0x3ul &lt;&lt; TCC_CTRLA_RESOLUTION_Pos)</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_RESOLUTION(value) (TCC_CTRLA_RESOLUTION_Msk &amp; ((value) &lt;&lt; TCC_CTRLA_RESOLUTION_Pos))</span>
<a name="l00095"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gab80a187329f0ba797f179c605e3c109a">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_CTRLA_RESOLUTION_NONE_Val   0x0ul  </span>
<a name="l00096"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gafc06d15e640e4ce043901b2df809f393">00096</a> <span class="preprocessor">#define   TCC_CTRLA_RESOLUTION_DITH4_Val  0x1ul  </span>
<a name="l00097"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga75ab113184814bd3c94ff8593965e2c4">00097</a> <span class="preprocessor">#define   TCC_CTRLA_RESOLUTION_DITH5_Val  0x2ul  </span>
<a name="l00098"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gafb54b3d1509f6c3aab88130b33862b6c">00098</a> <span class="preprocessor">#define   TCC_CTRLA_RESOLUTION_DITH6_Val  0x3ul  </span>
<a name="l00099"></a>00099 <span class="preprocessor">#define TCC_CTRLA_RESOLUTION_NONE   (TCC_CTRLA_RESOLUTION_NONE_Val &lt;&lt; TCC_CTRLA_RESOLUTION_Pos)</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_RESOLUTION_DITH4  (TCC_CTRLA_RESOLUTION_DITH4_Val &lt;&lt; TCC_CTRLA_RESOLUTION_Pos)</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_RESOLUTION_DITH5  (TCC_CTRLA_RESOLUTION_DITH5_Val &lt;&lt; TCC_CTRLA_RESOLUTION_Pos)</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_RESOLUTION_DITH6  (TCC_CTRLA_RESOLUTION_DITH6_Val &lt;&lt; TCC_CTRLA_RESOLUTION_Pos)</span>
<a name="l00103"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga32250640d272bee4d7ef7ef16fd8d97d">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_PRESCALER_Pos     8            </span>
<a name="l00104"></a>00104 <span class="preprocessor">#define TCC_CTRLA_PRESCALER_Msk     (0x7ul &lt;&lt; TCC_CTRLA_PRESCALER_Pos)</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_PRESCALER(value)  (TCC_CTRLA_PRESCALER_Msk &amp; ((value) &lt;&lt; TCC_CTRLA_PRESCALER_Pos))</span>
<a name="l00106"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gadd276c0ff8b221d35f6a2c235a6e8df3">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_CTRLA_PRESCALER_DIV1_Val    0x0ul  </span>
<a name="l00107"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga74ebf13d5435775ec5c6d54959e19462">00107</a> <span class="preprocessor">#define   TCC_CTRLA_PRESCALER_DIV2_Val    0x1ul  </span>
<a name="l00108"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga6c66d0a745eefa138dbfc42123c8c8c6">00108</a> <span class="preprocessor">#define   TCC_CTRLA_PRESCALER_DIV4_Val    0x2ul  </span>
<a name="l00109"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga43505437cfab38c083db27c1a96508e1">00109</a> <span class="preprocessor">#define   TCC_CTRLA_PRESCALER_DIV8_Val    0x3ul  </span>
<a name="l00110"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga46a957fcc978f04368174f8ed3aabc6a">00110</a> <span class="preprocessor">#define   TCC_CTRLA_PRESCALER_DIV16_Val   0x4ul  </span>
<a name="l00111"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga6daeff90ce71f7388fd83f92cb070c81">00111</a> <span class="preprocessor">#define   TCC_CTRLA_PRESCALER_DIV64_Val   0x5ul  </span>
<a name="l00112"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga5a43c8a16e6c71c3baf6e2250f40d71e">00112</a> <span class="preprocessor">#define   TCC_CTRLA_PRESCALER_DIV256_Val  0x6ul  </span>
<a name="l00113"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gafd5fb4af4aaf8376cf50e5eb6ab22b17">00113</a> <span class="preprocessor">#define   TCC_CTRLA_PRESCALER_DIV1024_Val 0x7ul  </span>
<a name="l00114"></a>00114 <span class="preprocessor">#define TCC_CTRLA_PRESCALER_DIV1    (TCC_CTRLA_PRESCALER_DIV1_Val  &lt;&lt; TCC_CTRLA_PRESCALER_Pos)</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_PRESCALER_DIV2    (TCC_CTRLA_PRESCALER_DIV2_Val  &lt;&lt; TCC_CTRLA_PRESCALER_Pos)</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_PRESCALER_DIV4    (TCC_CTRLA_PRESCALER_DIV4_Val  &lt;&lt; TCC_CTRLA_PRESCALER_Pos)</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_PRESCALER_DIV8    (TCC_CTRLA_PRESCALER_DIV8_Val  &lt;&lt; TCC_CTRLA_PRESCALER_Pos)</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_PRESCALER_DIV16   (TCC_CTRLA_PRESCALER_DIV16_Val &lt;&lt; TCC_CTRLA_PRESCALER_Pos)</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_PRESCALER_DIV64   (TCC_CTRLA_PRESCALER_DIV64_Val &lt;&lt; TCC_CTRLA_PRESCALER_Pos)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_PRESCALER_DIV256  (TCC_CTRLA_PRESCALER_DIV256_Val &lt;&lt; TCC_CTRLA_PRESCALER_Pos)</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_PRESCALER_DIV1024 (TCC_CTRLA_PRESCALER_DIV1024_Val &lt;&lt; TCC_CTRLA_PRESCALER_Pos)</span>
<a name="l00122"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad4940135e9de784a03c547a7a94bffd1">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_RUNSTDBY_Pos      11           </span>
<a name="l00123"></a>00123 <span class="preprocessor">#define TCC_CTRLA_RUNSTDBY          (0x1ul &lt;&lt; TCC_CTRLA_RUNSTDBY_Pos)</span>
<a name="l00124"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga779b0a47e8b363609fc5d3f20c62288a">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_PRESCSYNC_Pos     12           </span>
<a name="l00125"></a>00125 <span class="preprocessor">#define TCC_CTRLA_PRESCSYNC_Msk     (0x3ul &lt;&lt; TCC_CTRLA_PRESCSYNC_Pos)</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_PRESCSYNC(value)  (TCC_CTRLA_PRESCSYNC_Msk &amp; ((value) &lt;&lt; TCC_CTRLA_PRESCSYNC_Pos))</span>
<a name="l00127"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaf2d05202094bc08043b29e17b07a65b4">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_CTRLA_PRESCSYNC_GCLK_Val    0x0ul  </span>
<a name="l00128"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga733366d296f397ce26bc35ec3edf37e7">00128</a> <span class="preprocessor">#define   TCC_CTRLA_PRESCSYNC_PRESC_Val   0x1ul  </span>
<a name="l00129"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga25f6ad5567ba0810a52522cc4e0a275d">00129</a> <span class="preprocessor">#define   TCC_CTRLA_PRESCSYNC_RESYNC_Val  0x2ul  </span>
<a name="l00130"></a>00130 <span class="preprocessor">#define TCC_CTRLA_PRESCSYNC_GCLK    (TCC_CTRLA_PRESCSYNC_GCLK_Val  &lt;&lt; TCC_CTRLA_PRESCSYNC_Pos)</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_PRESCSYNC_PRESC   (TCC_CTRLA_PRESCSYNC_PRESC_Val &lt;&lt; TCC_CTRLA_PRESCSYNC_Pos)</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_PRESCSYNC_RESYNC  (TCC_CTRLA_PRESCSYNC_RESYNC_Val &lt;&lt; TCC_CTRLA_PRESCSYNC_Pos)</span>
<a name="l00133"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gab5fadaa5046a69b0eb06691268306bf4">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_ALOCK_Pos         14           </span>
<a name="l00134"></a>00134 <span class="preprocessor">#define TCC_CTRLA_ALOCK             (0x1ul &lt;&lt; TCC_CTRLA_ALOCK_Pos)</span>
<a name="l00135"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga710fa15e87d40278df1dd84bee749423">00135</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_CPTEN0_Pos        24           </span>
<a name="l00136"></a>00136 <span class="preprocessor">#define TCC_CTRLA_CPTEN0            (1 &lt;&lt; TCC_CTRLA_CPTEN0_Pos)</span>
<a name="l00137"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga7fbcf8f49aaab28875a43f8cf0c7b125">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_CPTEN1_Pos        25           </span>
<a name="l00138"></a>00138 <span class="preprocessor">#define TCC_CTRLA_CPTEN1            (1 &lt;&lt; TCC_CTRLA_CPTEN1_Pos)</span>
<a name="l00139"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga975d230e1f73b99ffbaa71a049ab6e25">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_CPTEN2_Pos        26           </span>
<a name="l00140"></a>00140 <span class="preprocessor">#define TCC_CTRLA_CPTEN2            (1 &lt;&lt; TCC_CTRLA_CPTEN2_Pos)</span>
<a name="l00141"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga501abb5d9d1efa8aeb19d91a0f4560c9">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_CPTEN3_Pos        27           </span>
<a name="l00142"></a>00142 <span class="preprocessor">#define TCC_CTRLA_CPTEN3            (1 &lt;&lt; TCC_CTRLA_CPTEN3_Pos)</span>
<a name="l00143"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaf3b55ef061eed41402b7730cbf8085ca">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_CPTEN_Pos         24           </span>
<a name="l00144"></a>00144 <span class="preprocessor">#define TCC_CTRLA_CPTEN_Msk         (0xFul &lt;&lt; TCC_CTRLA_CPTEN_Pos)</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_CPTEN(value)      (TCC_CTRLA_CPTEN_Msk &amp; ((value) &lt;&lt; TCC_CTRLA_CPTEN_Pos))</span>
<a name="l00146"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga8ba7fc2384d175bc1e46f7d90fd8438f">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLA_MASK              0x0F007F63ul </span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="comment">/* -------- TCC_CTRLBCLR : (TCC Offset: 0x04) (R/W  8) Control B Clear -------- */</span>
<a name="l00149"></a>00149 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00150"></a><a class="code" href="union_t_c_c___c_t_r_l_b_c_l_r___type.html">00150</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00151"></a>00151     <span class="keyword">struct </span>{
<a name="l00152"></a><a class="code" href="union_t_c_c___c_t_r_l_b_c_l_r___type.html#ac17838cd850cf673b789f7e144315828">00152</a>         uint8_t  <a class="code" href="classmbed_1_1_dir_handle.html">DIR</a>:1;            
<a name="l00153"></a><a class="code" href="union_t_c_c___c_t_r_l_b_c_l_r___type.html#a3a9ab6836188c686fd338e8e492a4f31">00153</a>         uint8_t  LUPD:1;           
<a name="l00154"></a><a class="code" href="union_t_c_c___c_t_r_l_b_c_l_r___type.html#a7cd8146b9068c7f52f27b5a000b5a567">00154</a>         uint8_t  ONESHOT:1;        
<a name="l00155"></a><a class="code" href="union_t_c_c___c_t_r_l_b_c_l_r___type.html#abff2aca50b48c6a5a846bad494115638">00155</a>         uint8_t  IDXCMD:2;         
<a name="l00156"></a><a class="code" href="union_t_c_c___c_t_r_l_b_c_l_r___type.html#aac39b488794426f6b4e795a43dc3afa8">00156</a>         uint8_t  CMD:3;            
<a name="l00157"></a>00157     } bit;                       
<a name="l00158"></a><a class="code" href="union_t_c_c___c_t_r_l_b_c_l_r___type.html#a4862d88bebe8f8726a48fafd5232845b">00158</a>     uint8_t <a class="code" href="union_t_c_c___c_t_r_l_b_c_l_r___type.html#a4862d88bebe8f8726a48fafd5232845b">reg</a>;                 
<a name="l00159"></a>00159 } <a class="code" href="union_t_c_c___c_t_r_l_b_c_l_r___type.html">TCC_CTRLBCLR_Type</a>;
<a name="l00160"></a>00160 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00161"></a>00161 
<a name="l00162"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga3d7fd5a84e67bfb95ec599967a91270d">00162</a> <span class="preprocessor">#define TCC_CTRLBCLR_OFFSET         0x04         </span>
<a name="l00163"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gab5ec2d83d7a2ff6c3380d47aff6db3c1">00163</a> <span class="preprocessor">#define TCC_CTRLBCLR_RESETVALUE     0x00ul       </span>
<a name="l00165"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gafe5756dea3f53f2f3121cb9f8c3c2f0e">00165</a> <span class="preprocessor">#define TCC_CTRLBCLR_DIR_Pos        0            </span>
<a name="l00166"></a>00166 <span class="preprocessor">#define TCC_CTRLBCLR_DIR            (0x1ul &lt;&lt; TCC_CTRLBCLR_DIR_Pos)</span>
<a name="l00167"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga58321b78be02a1f72d080a45e808f208">00167</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBCLR_LUPD_Pos       1            </span>
<a name="l00168"></a>00168 <span class="preprocessor">#define TCC_CTRLBCLR_LUPD           (0x1ul &lt;&lt; TCC_CTRLBCLR_LUPD_Pos)</span>
<a name="l00169"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga4261eae7e9113fdce72f927c5082982b">00169</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBCLR_ONESHOT_Pos    2            </span>
<a name="l00170"></a>00170 <span class="preprocessor">#define TCC_CTRLBCLR_ONESHOT        (0x1ul &lt;&lt; TCC_CTRLBCLR_ONESHOT_Pos)</span>
<a name="l00171"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gabddca25dc97286079867b1f3714bb494">00171</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBCLR_IDXCMD_Pos     3            </span>
<a name="l00172"></a>00172 <span class="preprocessor">#define TCC_CTRLBCLR_IDXCMD_Msk     (0x3ul &lt;&lt; TCC_CTRLBCLR_IDXCMD_Pos)</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBCLR_IDXCMD(value)  (TCC_CTRLBCLR_IDXCMD_Msk &amp; ((value) &lt;&lt; TCC_CTRLBCLR_IDXCMD_Pos))</span>
<a name="l00174"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga4c9b8c8579bc22e765c00e030f6e6b66">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_CTRLBCLR_IDXCMD_DISABLE_Val 0x0ul  </span>
<a name="l00175"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga824d45cd52b2067884713412f9cc95ef">00175</a> <span class="preprocessor">#define   TCC_CTRLBCLR_IDXCMD_SET_Val     0x1ul  </span>
<a name="l00176"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga330fda675ed566f5e7ccca52c33df413">00176</a> <span class="preprocessor">#define   TCC_CTRLBCLR_IDXCMD_CLEAR_Val   0x2ul  </span>
<a name="l00177"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad32be7d01dd69980f7da94c6353064f9">00177</a> <span class="preprocessor">#define   TCC_CTRLBCLR_IDXCMD_HOLD_Val    0x3ul  </span>
<a name="l00178"></a>00178 <span class="preprocessor">#define TCC_CTRLBCLR_IDXCMD_DISABLE (TCC_CTRLBCLR_IDXCMD_DISABLE_Val &lt;&lt; TCC_CTRLBCLR_IDXCMD_Pos)</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBCLR_IDXCMD_SET     (TCC_CTRLBCLR_IDXCMD_SET_Val   &lt;&lt; TCC_CTRLBCLR_IDXCMD_Pos)</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBCLR_IDXCMD_CLEAR   (TCC_CTRLBCLR_IDXCMD_CLEAR_Val &lt;&lt; TCC_CTRLBCLR_IDXCMD_Pos)</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBCLR_IDXCMD_HOLD    (TCC_CTRLBCLR_IDXCMD_HOLD_Val  &lt;&lt; TCC_CTRLBCLR_IDXCMD_Pos)</span>
<a name="l00182"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gadd633ac48572abb4f937fcbf892ef5e3">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBCLR_CMD_Pos        5            </span>
<a name="l00183"></a>00183 <span class="preprocessor">#define TCC_CTRLBCLR_CMD_Msk        (0x7ul &lt;&lt; TCC_CTRLBCLR_CMD_Pos)</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBCLR_CMD(value)     (TCC_CTRLBCLR_CMD_Msk &amp; ((value) &lt;&lt; TCC_CTRLBCLR_CMD_Pos))</span>
<a name="l00185"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga6487842fdbdc4611ec51f7b8d14a4793">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_CTRLBCLR_CMD_NONE_Val       0x0ul  </span>
<a name="l00186"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gafd176e0bf11648db1508e16fd14604b3">00186</a> <span class="preprocessor">#define   TCC_CTRLBCLR_CMD_RETRIGGER_Val  0x1ul  </span>
<a name="l00187"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga8fb1e134b7238155403248d68e911e0b">00187</a> <span class="preprocessor">#define   TCC_CTRLBCLR_CMD_STOP_Val       0x2ul  </span>
<a name="l00188"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga17b5fd2fdc89e651857bf5bf381be5d1">00188</a> <span class="preprocessor">#define   TCC_CTRLBCLR_CMD_UPDATE_Val     0x3ul  </span>
<a name="l00189"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga14d520b1455dd689144ab0f47d3950ac">00189</a> <span class="preprocessor">#define   TCC_CTRLBCLR_CMD_READSYNC_Val   0x4ul  </span>
<a name="l00190"></a>00190 <span class="preprocessor">#define TCC_CTRLBCLR_CMD_NONE       (TCC_CTRLBCLR_CMD_NONE_Val     &lt;&lt; TCC_CTRLBCLR_CMD_Pos)</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBCLR_CMD_RETRIGGER  (TCC_CTRLBCLR_CMD_RETRIGGER_Val &lt;&lt; TCC_CTRLBCLR_CMD_Pos)</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBCLR_CMD_STOP       (TCC_CTRLBCLR_CMD_STOP_Val     &lt;&lt; TCC_CTRLBCLR_CMD_Pos)</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBCLR_CMD_UPDATE     (TCC_CTRLBCLR_CMD_UPDATE_Val   &lt;&lt; TCC_CTRLBCLR_CMD_Pos)</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBCLR_CMD_READSYNC   (TCC_CTRLBCLR_CMD_READSYNC_Val &lt;&lt; TCC_CTRLBCLR_CMD_Pos)</span>
<a name="l00195"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga9f9805a652d03db290650272914955f3">00195</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBCLR_MASK           0xFFul       </span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="comment">/* -------- TCC_CTRLBSET : (TCC Offset: 0x05) (R/W  8) Control B Set -------- */</span>
<a name="l00198"></a>00198 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00199"></a><a class="code" href="union_t_c_c___c_t_r_l_b_s_e_t___type.html">00199</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00200"></a>00200     <span class="keyword">struct </span>{
<a name="l00201"></a><a class="code" href="union_t_c_c___c_t_r_l_b_s_e_t___type.html#ac4618003c48597ee54e86ff1b07ca3ea">00201</a>         uint8_t  <a class="code" href="classmbed_1_1_dir_handle.html">DIR</a>:1;            
<a name="l00202"></a><a class="code" href="union_t_c_c___c_t_r_l_b_s_e_t___type.html#aee7f2a51f947f0fa725e854609cebb2b">00202</a>         uint8_t  LUPD:1;           
<a name="l00203"></a><a class="code" href="union_t_c_c___c_t_r_l_b_s_e_t___type.html#a0886f8eb7f0f15b6cad5b8805211eed5">00203</a>         uint8_t  ONESHOT:1;        
<a name="l00204"></a><a class="code" href="union_t_c_c___c_t_r_l_b_s_e_t___type.html#ae964331b2ac6f601ee9c7e7ac424cead">00204</a>         uint8_t  IDXCMD:2;         
<a name="l00205"></a><a class="code" href="union_t_c_c___c_t_r_l_b_s_e_t___type.html#a761677a7fb54da008253d3450a3f7f30">00205</a>         uint8_t  CMD:3;            
<a name="l00206"></a>00206     } bit;                       
<a name="l00207"></a><a class="code" href="union_t_c_c___c_t_r_l_b_s_e_t___type.html#a12f69e6a5b1a4645ca84dd375ee2eb66">00207</a>     uint8_t <a class="code" href="union_t_c_c___c_t_r_l_b_s_e_t___type.html#a12f69e6a5b1a4645ca84dd375ee2eb66">reg</a>;                 
<a name="l00208"></a>00208 } <a class="code" href="union_t_c_c___c_t_r_l_b_s_e_t___type.html">TCC_CTRLBSET_Type</a>;
<a name="l00209"></a>00209 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00210"></a>00210 
<a name="l00211"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga2aa10be0cd000206887ae90dcc80a8eb">00211</a> <span class="preprocessor">#define TCC_CTRLBSET_OFFSET         0x05         </span>
<a name="l00212"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaf9b842e73e73daf8dd9484cce9fff855">00212</a> <span class="preprocessor">#define TCC_CTRLBSET_RESETVALUE     0x00ul       </span>
<a name="l00214"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga14e20fa5a725b2703d41bc4d9ab49ac9">00214</a> <span class="preprocessor">#define TCC_CTRLBSET_DIR_Pos        0            </span>
<a name="l00215"></a>00215 <span class="preprocessor">#define TCC_CTRLBSET_DIR            (0x1ul &lt;&lt; TCC_CTRLBSET_DIR_Pos)</span>
<a name="l00216"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga216bd04a3921cab0588eeb58aa05ffe1">00216</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBSET_LUPD_Pos       1            </span>
<a name="l00217"></a>00217 <span class="preprocessor">#define TCC_CTRLBSET_LUPD           (0x1ul &lt;&lt; TCC_CTRLBSET_LUPD_Pos)</span>
<a name="l00218"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad9dafdc89e3eef8e659e9e9baba76a9f">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBSET_ONESHOT_Pos    2            </span>
<a name="l00219"></a>00219 <span class="preprocessor">#define TCC_CTRLBSET_ONESHOT        (0x1ul &lt;&lt; TCC_CTRLBSET_ONESHOT_Pos)</span>
<a name="l00220"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad1a19b5640a5a4f1da6cd99bf0f2cfcd">00220</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBSET_IDXCMD_Pos     3            </span>
<a name="l00221"></a>00221 <span class="preprocessor">#define TCC_CTRLBSET_IDXCMD_Msk     (0x3ul &lt;&lt; TCC_CTRLBSET_IDXCMD_Pos)</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBSET_IDXCMD(value)  (TCC_CTRLBSET_IDXCMD_Msk &amp; ((value) &lt;&lt; TCC_CTRLBSET_IDXCMD_Pos))</span>
<a name="l00223"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga3113b66d22bc9182c8ba47fa573c4c94">00223</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_CTRLBSET_IDXCMD_DISABLE_Val 0x0ul  </span>
<a name="l00224"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac1e67bc915ada5b5c8f1b030ea84d130">00224</a> <span class="preprocessor">#define   TCC_CTRLBSET_IDXCMD_SET_Val     0x1ul  </span>
<a name="l00225"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga31ec8f2cf2a8ad4b3097d7d379c96a27">00225</a> <span class="preprocessor">#define   TCC_CTRLBSET_IDXCMD_CLEAR_Val   0x2ul  </span>
<a name="l00226"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga890a09b5254cd8ce68584c6c6c358830">00226</a> <span class="preprocessor">#define   TCC_CTRLBSET_IDXCMD_HOLD_Val    0x3ul  </span>
<a name="l00227"></a>00227 <span class="preprocessor">#define TCC_CTRLBSET_IDXCMD_DISABLE (TCC_CTRLBSET_IDXCMD_DISABLE_Val &lt;&lt; TCC_CTRLBSET_IDXCMD_Pos)</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBSET_IDXCMD_SET     (TCC_CTRLBSET_IDXCMD_SET_Val   &lt;&lt; TCC_CTRLBSET_IDXCMD_Pos)</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBSET_IDXCMD_CLEAR   (TCC_CTRLBSET_IDXCMD_CLEAR_Val &lt;&lt; TCC_CTRLBSET_IDXCMD_Pos)</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBSET_IDXCMD_HOLD    (TCC_CTRLBSET_IDXCMD_HOLD_Val  &lt;&lt; TCC_CTRLBSET_IDXCMD_Pos)</span>
<a name="l00231"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga67d1f1c91cc27fd3e6e38f740329a45a">00231</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBSET_CMD_Pos        5            </span>
<a name="l00232"></a>00232 <span class="preprocessor">#define TCC_CTRLBSET_CMD_Msk        (0x7ul &lt;&lt; TCC_CTRLBSET_CMD_Pos)</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBSET_CMD(value)     (TCC_CTRLBSET_CMD_Msk &amp; ((value) &lt;&lt; TCC_CTRLBSET_CMD_Pos))</span>
<a name="l00234"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaee30d48439f42de18019d24103916ef2">00234</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_CTRLBSET_CMD_NONE_Val       0x0ul  </span>
<a name="l00235"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga5eb0ee96a9fc1d475a9e1c8b750551ac">00235</a> <span class="preprocessor">#define   TCC_CTRLBSET_CMD_RETRIGGER_Val  0x1ul  </span>
<a name="l00236"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga18deff780417a2e186372a579405ec92">00236</a> <span class="preprocessor">#define   TCC_CTRLBSET_CMD_STOP_Val       0x2ul  </span>
<a name="l00237"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga7545fc6153e0191ee8f497626039f764">00237</a> <span class="preprocessor">#define   TCC_CTRLBSET_CMD_UPDATE_Val     0x3ul  </span>
<a name="l00238"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga3c90262c803fdab651abc28a04bf6340">00238</a> <span class="preprocessor">#define   TCC_CTRLBSET_CMD_READSYNC_Val   0x4ul  </span>
<a name="l00239"></a>00239 <span class="preprocessor">#define TCC_CTRLBSET_CMD_NONE       (TCC_CTRLBSET_CMD_NONE_Val     &lt;&lt; TCC_CTRLBSET_CMD_Pos)</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBSET_CMD_RETRIGGER  (TCC_CTRLBSET_CMD_RETRIGGER_Val &lt;&lt; TCC_CTRLBSET_CMD_Pos)</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBSET_CMD_STOP       (TCC_CTRLBSET_CMD_STOP_Val     &lt;&lt; TCC_CTRLBSET_CMD_Pos)</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBSET_CMD_UPDATE     (TCC_CTRLBSET_CMD_UPDATE_Val   &lt;&lt; TCC_CTRLBSET_CMD_Pos)</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBSET_CMD_READSYNC   (TCC_CTRLBSET_CMD_READSYNC_Val &lt;&lt; TCC_CTRLBSET_CMD_Pos)</span>
<a name="l00244"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga678a33c79d5a7e59e5510f5ecd66f89c">00244</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CTRLBSET_MASK           0xFFul       </span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="comment">/* -------- TCC_SYNCBUSY : (TCC Offset: 0x08) (R/  32) Synchronization Busy -------- */</span>
<a name="l00247"></a>00247 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00248"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html">00248</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00249"></a>00249     <span class="keyword">struct </span>{
<a name="l00250"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#aef11ef22ec22679fcc30e260b82c0af5">00250</a>         uint32_t SWRST:1;          
<a name="l00251"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#a58754440078d6b9de6e00fd79a4865c6">00251</a>         uint32_t ENABLE:1;         
<a name="l00252"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#a46320a82df89b0d6f7b47f3cae4ff987">00252</a>         uint32_t CTRLB:1;          
<a name="l00253"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#a585c2f1b1057ff4e043655b7e3dc510d">00253</a>         uint32_t STATUS:1;         
<a name="l00254"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#af8b89dbed318a0658fe4e64df7a8facd">00254</a>         uint32_t COUNT:1;          
<a name="l00255"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#a1a37ef5ab5e2e389a54be2a046ec6d2f">00255</a>         uint32_t PATT:1;           
<a name="l00256"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#ad1e6df5dab00885dbd0c74dab68df560">00256</a>         uint32_t WAVE:1;           
<a name="l00257"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#a6ac076d7206d8798ee60e7d9bdc835dc">00257</a>         uint32_t PER:1;            
<a name="l00258"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#ad319f46198fd4edc2d07ecb6799be606">00258</a>         uint32_t CC0:1;            
<a name="l00259"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#a5bea4bfd43d1bf47e1682e0f679fbb8c">00259</a>         uint32_t CC1:1;            
<a name="l00260"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#ad90828c47fde79917e33fb09bc9b3737">00260</a>         uint32_t CC2:1;            
<a name="l00261"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#a93ef4cce5f319571859599572c3f275a">00261</a>         uint32_t CC3:1;            
<a name="l00262"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#a03e596b9e2ca1476cdbf9cfbc51e082c">00262</a>         uint32_t :4;               
<a name="l00263"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#afe1847a17a86ed22fef985a323cc0eb4">00263</a>         uint32_t PATTB:1;          
<a name="l00264"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#a15ee77cc1b467834ca2a024fc9763079">00264</a>         uint32_t WAVEB:1;          
<a name="l00265"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#a56a9c4d7bc1cf673b144315757a6c399">00265</a>         uint32_t PERB:1;           
<a name="l00266"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#acb0f0a45908c161123b85355c155d710">00266</a>         uint32_t CCB0:1;           
<a name="l00267"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#a6bb83316427849ffaca109eefe603c91">00267</a>         uint32_t CCB1:1;           
<a name="l00268"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#a87fdc90c5e275b3bba61396b2f8a56c7">00268</a>         uint32_t CCB2:1;           
<a name="l00269"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#a98ed714c10da7cf51f8bfc9f703cc6d6">00269</a>         uint32_t CCB3:1;           
<a name="l00270"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#ae8580c5e307e7f4322a0e6ff0d09de1a">00270</a>         uint32_t :9;               
<a name="l00271"></a>00271     } bit;                       
<a name="l00272"></a>00272     <span class="keyword">struct </span>{
<a name="l00273"></a>00273         uint32_t :8;               
<a name="l00274"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#a1e909987c92c7ef448d9509e5a31047e">00274</a>         uint32_t CC:4;             
<a name="l00275"></a>00275         uint32_t :7;               
<a name="l00276"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#acbc6aac42e443377373b2cbad24de7c4">00276</a>         uint32_t CCB:4;            
<a name="l00277"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#a118aea3a6aa4bcdb9d47ed4a450fcf03">00277</a>         uint32_t :9;               
<a name="l00278"></a>00278     } vec;                       
<a name="l00279"></a><a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#a7e759dd3b06bf83698a07be60d95cbb4">00279</a>     uint32_t <a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html#a7e759dd3b06bf83698a07be60d95cbb4">reg</a>;                
<a name="l00280"></a>00280 } <a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html">TCC_SYNCBUSY_Type</a>;
<a name="l00281"></a>00281 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00282"></a>00282 
<a name="l00283"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad48dd98957d92733b32a41e26073258d">00283</a> <span class="preprocessor">#define TCC_SYNCBUSY_OFFSET         0x08         </span>
<a name="l00284"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga807906fbb30b0f54ae456209f2be1e78">00284</a> <span class="preprocessor">#define TCC_SYNCBUSY_RESETVALUE     0x00000000ul </span>
<a name="l00286"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga2b4754fe6a235be0a210f63b85ebb943">00286</a> <span class="preprocessor">#define TCC_SYNCBUSY_SWRST_Pos      0            </span>
<a name="l00287"></a>00287 <span class="preprocessor">#define TCC_SYNCBUSY_SWRST          (0x1ul &lt;&lt; TCC_SYNCBUSY_SWRST_Pos)</span>
<a name="l00288"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga9a7f072e575b87132d02c8b002dd05b8">00288</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_ENABLE_Pos     1            </span>
<a name="l00289"></a>00289 <span class="preprocessor">#define TCC_SYNCBUSY_ENABLE         (0x1ul &lt;&lt; TCC_SYNCBUSY_ENABLE_Pos)</span>
<a name="l00290"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga222a7623e15823d0481240307517498f">00290</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_CTRLB_Pos      2            </span>
<a name="l00291"></a>00291 <span class="preprocessor">#define TCC_SYNCBUSY_CTRLB          (0x1ul &lt;&lt; TCC_SYNCBUSY_CTRLB_Pos)</span>
<a name="l00292"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga32d8922e6688ab571968189699e4f944">00292</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_STATUS_Pos     3            </span>
<a name="l00293"></a>00293 <span class="preprocessor">#define TCC_SYNCBUSY_STATUS         (0x1ul &lt;&lt; TCC_SYNCBUSY_STATUS_Pos)</span>
<a name="l00294"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gab831029cbae923c4e07a8ca8a9238254">00294</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_COUNT_Pos      4            </span>
<a name="l00295"></a>00295 <span class="preprocessor">#define TCC_SYNCBUSY_COUNT          (0x1ul &lt;&lt; TCC_SYNCBUSY_COUNT_Pos)</span>
<a name="l00296"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga18118a0ecdca4567bda2d1d388ff9262">00296</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_PATT_Pos       5            </span>
<a name="l00297"></a>00297 <span class="preprocessor">#define TCC_SYNCBUSY_PATT           (0x1ul &lt;&lt; TCC_SYNCBUSY_PATT_Pos)</span>
<a name="l00298"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gae18df2072d304dd2c12a6bf641cb16f6">00298</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_WAVE_Pos       6            </span>
<a name="l00299"></a>00299 <span class="preprocessor">#define TCC_SYNCBUSY_WAVE           (0x1ul &lt;&lt; TCC_SYNCBUSY_WAVE_Pos)</span>
<a name="l00300"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga70908b2744b3bd3420a4fa7bfd78770a">00300</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_PER_Pos        7            </span>
<a name="l00301"></a>00301 <span class="preprocessor">#define TCC_SYNCBUSY_PER            (0x1ul &lt;&lt; TCC_SYNCBUSY_PER_Pos)</span>
<a name="l00302"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga6ecd9ec9747ae848da746cf57bf71aa7">00302</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_CC0_Pos        8            </span>
<a name="l00303"></a>00303 <span class="preprocessor">#define TCC_SYNCBUSY_CC0            (1 &lt;&lt; TCC_SYNCBUSY_CC0_Pos)</span>
<a name="l00304"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga44059a22553acf75a3187e227f07f283">00304</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_CC1_Pos        9            </span>
<a name="l00305"></a>00305 <span class="preprocessor">#define TCC_SYNCBUSY_CC1            (1 &lt;&lt; TCC_SYNCBUSY_CC1_Pos)</span>
<a name="l00306"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga81668e63713a11b2e8479ffee5df4940">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_CC2_Pos        10           </span>
<a name="l00307"></a>00307 <span class="preprocessor">#define TCC_SYNCBUSY_CC2            (1 &lt;&lt; TCC_SYNCBUSY_CC2_Pos)</span>
<a name="l00308"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gab6514a7f89a0369968bfac5c0a5ee699">00308</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_CC3_Pos        11           </span>
<a name="l00309"></a>00309 <span class="preprocessor">#define TCC_SYNCBUSY_CC3            (1 &lt;&lt; TCC_SYNCBUSY_CC3_Pos)</span>
<a name="l00310"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga6add317838e5b3eaba4d07fb3a1ce62a">00310</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_CC_Pos         8            </span>
<a name="l00311"></a>00311 <span class="preprocessor">#define TCC_SYNCBUSY_CC_Msk         (0xFul &lt;&lt; TCC_SYNCBUSY_CC_Pos)</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_CC(value)      (TCC_SYNCBUSY_CC_Msk &amp; ((value) &lt;&lt; TCC_SYNCBUSY_CC_Pos))</span>
<a name="l00313"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad32909a327541b1c64beb49d983b7abb">00313</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_PATTB_Pos      16           </span>
<a name="l00314"></a>00314 <span class="preprocessor">#define TCC_SYNCBUSY_PATTB          (0x1ul &lt;&lt; TCC_SYNCBUSY_PATTB_Pos)</span>
<a name="l00315"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga85be69a5b0b0c648edd619fc0aed4738">00315</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_WAVEB_Pos      17           </span>
<a name="l00316"></a>00316 <span class="preprocessor">#define TCC_SYNCBUSY_WAVEB          (0x1ul &lt;&lt; TCC_SYNCBUSY_WAVEB_Pos)</span>
<a name="l00317"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga7bc5462afc8c9ad280b525732e0f50b8">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_PERB_Pos       18           </span>
<a name="l00318"></a>00318 <span class="preprocessor">#define TCC_SYNCBUSY_PERB           (0x1ul &lt;&lt; TCC_SYNCBUSY_PERB_Pos)</span>
<a name="l00319"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga9d3799478da736d8d9a8fc009ac45568">00319</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_CCB0_Pos       19           </span>
<a name="l00320"></a>00320 <span class="preprocessor">#define TCC_SYNCBUSY_CCB0           (1 &lt;&lt; TCC_SYNCBUSY_CCB0_Pos)</span>
<a name="l00321"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga829dbbbf921fecb31a8a24a55750470a">00321</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_CCB1_Pos       20           </span>
<a name="l00322"></a>00322 <span class="preprocessor">#define TCC_SYNCBUSY_CCB1           (1 &lt;&lt; TCC_SYNCBUSY_CCB1_Pos)</span>
<a name="l00323"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad15710c4790baffa46e3d4ea11aa631c">00323</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_CCB2_Pos       21           </span>
<a name="l00324"></a>00324 <span class="preprocessor">#define TCC_SYNCBUSY_CCB2           (1 &lt;&lt; TCC_SYNCBUSY_CCB2_Pos)</span>
<a name="l00325"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga91bdc98d5ac6e7de16be83df71b1f723">00325</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_CCB3_Pos       22           </span>
<a name="l00326"></a>00326 <span class="preprocessor">#define TCC_SYNCBUSY_CCB3           (1 &lt;&lt; TCC_SYNCBUSY_CCB3_Pos)</span>
<a name="l00327"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaef09a524dd4241ca9e97d94c21b96028">00327</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_CCB_Pos        19           </span>
<a name="l00328"></a>00328 <span class="preprocessor">#define TCC_SYNCBUSY_CCB_Msk        (0xFul &lt;&lt; TCC_SYNCBUSY_CCB_Pos)</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_CCB(value)     (TCC_SYNCBUSY_CCB_Msk &amp; ((value) &lt;&lt; TCC_SYNCBUSY_CCB_Pos))</span>
<a name="l00330"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga9404a4f78cbe1eff65e2f28a572db8ad">00330</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_SYNCBUSY_MASK           0x007F0FFFul </span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="comment">/* -------- TCC_FCTRLA : (TCC Offset: 0x0C) (R/W 32) Recoverable Fault A Configuration -------- */</span>
<a name="l00333"></a>00333 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00334"></a><a class="code" href="union_t_c_c___f_c_t_r_l_a___type.html">00334</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00335"></a>00335     <span class="keyword">struct </span>{
<a name="l00336"></a><a class="code" href="union_t_c_c___f_c_t_r_l_a___type.html#a57ee482ffb0238ab98b550ea3a5aee83">00336</a>         uint32_t SRC:2;            
<a name="l00337"></a><a class="code" href="union_t_c_c___f_c_t_r_l_a___type.html#a6d3c049602ebe43d56d87e041b82826d">00337</a>         uint32_t :1;               
<a name="l00338"></a><a class="code" href="union_t_c_c___f_c_t_r_l_a___type.html#a8709b8af832fea4e253705934dcd6a51">00338</a>         uint32_t KEEP:1;           
<a name="l00339"></a><a class="code" href="union_t_c_c___f_c_t_r_l_a___type.html#ab09889ca29f89f22419e7b9e354a45f7">00339</a>         uint32_t QUAL:1;           
<a name="l00340"></a><a class="code" href="union_t_c_c___f_c_t_r_l_a___type.html#a4b94fae35b339cfb264a5e05cca56734">00340</a>         uint32_t BLANK:2;          
<a name="l00341"></a><a class="code" href="union_t_c_c___f_c_t_r_l_a___type.html#af3fc437d5ee6c105ad745813f45bfbbb">00341</a>         uint32_t RESTART:1;        
<a name="l00342"></a><a class="code" href="union_t_c_c___f_c_t_r_l_a___type.html#a7643d947a35def2b3eeb5bdcdec53d4d">00342</a>         uint32_t HALT:2;           
<a name="l00343"></a><a class="code" href="union_t_c_c___f_c_t_r_l_a___type.html#a6af6f4f5ec85ae9d2f3e7240d4842773">00343</a>         uint32_t CHSEL:2;          
<a name="l00344"></a><a class="code" href="union_t_c_c___f_c_t_r_l_a___type.html#ac47c5565765b33af1bd79d5e9f26a230">00344</a>         uint32_t CAPTURE:3;        
<a name="l00345"></a><a class="code" href="union_t_c_c___f_c_t_r_l_a___type.html#a76705bc362ae850388bc62224b87b0dc">00345</a>         uint32_t :1;               
<a name="l00346"></a><a class="code" href="union_t_c_c___f_c_t_r_l_a___type.html#ae7ec3b79918ab3de7deaca6f1398ffa2">00346</a>         uint32_t BLANKVAL:8;       
<a name="l00347"></a><a class="code" href="union_t_c_c___f_c_t_r_l_a___type.html#a60c863921b65781ab9382fecdc82457b">00347</a>         uint32_t FILTERVAL:4;      
<a name="l00348"></a><a class="code" href="union_t_c_c___f_c_t_r_l_a___type.html#a3c2bd79682497f60b1a330ca0aeea905">00348</a>         uint32_t :4;               
<a name="l00349"></a>00349     } bit;                       
<a name="l00350"></a><a class="code" href="union_t_c_c___f_c_t_r_l_a___type.html#afa559ef997ba7120d0b65c07a8f49b52">00350</a>     uint32_t <a class="code" href="union_t_c_c___f_c_t_r_l_a___type.html#afa559ef997ba7120d0b65c07a8f49b52">reg</a>;                
<a name="l00351"></a>00351 } <a class="code" href="union_t_c_c___f_c_t_r_l_a___type.html">TCC_FCTRLA_Type</a>;
<a name="l00352"></a>00352 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00353"></a>00353 
<a name="l00354"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga98f32775ff37024693543237f3f61ff4">00354</a> <span class="preprocessor">#define TCC_FCTRLA_OFFSET           0x0C         </span>
<a name="l00355"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaabe5975bae91f05e98b0523f572268e4">00355</a> <span class="preprocessor">#define TCC_FCTRLA_RESETVALUE       0x00000000ul </span>
<a name="l00357"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga402acbd670b494207ddf863d2b4235e3">00357</a> <span class="preprocessor">#define TCC_FCTRLA_SRC_Pos          0            </span>
<a name="l00358"></a>00358 <span class="preprocessor">#define TCC_FCTRLA_SRC_Msk          (0x3ul &lt;&lt; TCC_FCTRLA_SRC_Pos)</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_SRC(value)       (TCC_FCTRLA_SRC_Msk &amp; ((value) &lt;&lt; TCC_FCTRLA_SRC_Pos))</span>
<a name="l00360"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga637d8bf25f0c4aed04b57684d4c00311">00360</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_FCTRLA_SRC_DISABLE_Val      0x0ul  </span>
<a name="l00361"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gada46b94ac2cebcd63adfb378f164d6ca">00361</a> <span class="preprocessor">#define   TCC_FCTRLA_SRC_ENABLE_Val       0x1ul  </span>
<a name="l00362"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga8d29df4e62b3e4280e08626c9119bd7b">00362</a> <span class="preprocessor">#define   TCC_FCTRLA_SRC_INVERT_Val       0x2ul  </span>
<a name="l00363"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga7ab0b9cdeb48ae88c9b1390c9714aa1a">00363</a> <span class="preprocessor">#define   TCC_FCTRLA_SRC_ALTFAULT_Val     0x3ul  </span>
<a name="l00364"></a>00364 <span class="preprocessor">#define TCC_FCTRLA_SRC_DISABLE      (TCC_FCTRLA_SRC_DISABLE_Val    &lt;&lt; TCC_FCTRLA_SRC_Pos)</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_SRC_ENABLE       (TCC_FCTRLA_SRC_ENABLE_Val     &lt;&lt; TCC_FCTRLA_SRC_Pos)</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_SRC_INVERT       (TCC_FCTRLA_SRC_INVERT_Val     &lt;&lt; TCC_FCTRLA_SRC_Pos)</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_SRC_ALTFAULT     (TCC_FCTRLA_SRC_ALTFAULT_Val   &lt;&lt; TCC_FCTRLA_SRC_Pos)</span>
<a name="l00368"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaabd12c34a2980fc69a684fda1c000659">00368</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_KEEP_Pos         3            </span>
<a name="l00369"></a>00369 <span class="preprocessor">#define TCC_FCTRLA_KEEP             (0x1ul &lt;&lt; TCC_FCTRLA_KEEP_Pos)</span>
<a name="l00370"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga3c1ea30409086443f451d699ee57bebc">00370</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_QUAL_Pos         4            </span>
<a name="l00371"></a>00371 <span class="preprocessor">#define TCC_FCTRLA_QUAL             (0x1ul &lt;&lt; TCC_FCTRLA_QUAL_Pos)</span>
<a name="l00372"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga415d0c8ac0d97192b0e236e3a6184824">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_BLANK_Pos        5            </span>
<a name="l00373"></a>00373 <span class="preprocessor">#define TCC_FCTRLA_BLANK_Msk        (0x3ul &lt;&lt; TCC_FCTRLA_BLANK_Pos)</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_BLANK(value)     (TCC_FCTRLA_BLANK_Msk &amp; ((value) &lt;&lt; TCC_FCTRLA_BLANK_Pos))</span>
<a name="l00375"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga047f76a0e01f48a763bc531294edc779">00375</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_FCTRLA_BLANK_NONE_Val       0x0ul  </span>
<a name="l00376"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga455a4d557f1350bd36aa311fdc23b4c2">00376</a> <span class="preprocessor">#define   TCC_FCTRLA_BLANK_RISE_Val       0x1ul  </span>
<a name="l00377"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad6f465e0d748dc05194f1945be43b360">00377</a> <span class="preprocessor">#define   TCC_FCTRLA_BLANK_FALL_Val       0x2ul  </span>
<a name="l00378"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad9d4204aefc55605386280e8930f7e2b">00378</a> <span class="preprocessor">#define   TCC_FCTRLA_BLANK_BOTH_Val       0x3ul  </span>
<a name="l00379"></a>00379 <span class="preprocessor">#define TCC_FCTRLA_BLANK_NONE       (TCC_FCTRLA_BLANK_NONE_Val     &lt;&lt; TCC_FCTRLA_BLANK_Pos)</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_BLANK_RISE       (TCC_FCTRLA_BLANK_RISE_Val     &lt;&lt; TCC_FCTRLA_BLANK_Pos)</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_BLANK_FALL       (TCC_FCTRLA_BLANK_FALL_Val     &lt;&lt; TCC_FCTRLA_BLANK_Pos)</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_BLANK_BOTH       (TCC_FCTRLA_BLANK_BOTH_Val     &lt;&lt; TCC_FCTRLA_BLANK_Pos)</span>
<a name="l00383"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga839cdbce9eeba95f10d91272e2826bb0">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_RESTART_Pos      7            </span>
<a name="l00384"></a>00384 <span class="preprocessor">#define TCC_FCTRLA_RESTART          (0x1ul &lt;&lt; TCC_FCTRLA_RESTART_Pos)</span>
<a name="l00385"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga8057b61f673517b6a99ea43d1942b094">00385</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_HALT_Pos         8            </span>
<a name="l00386"></a>00386 <span class="preprocessor">#define TCC_FCTRLA_HALT_Msk         (0x3ul &lt;&lt; TCC_FCTRLA_HALT_Pos)</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_HALT(value)      (TCC_FCTRLA_HALT_Msk &amp; ((value) &lt;&lt; TCC_FCTRLA_HALT_Pos))</span>
<a name="l00388"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac436323e2dbed407d23750b4aa200090">00388</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_FCTRLA_HALT_DISABLE_Val     0x0ul  </span>
<a name="l00389"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga4b0ed21a650bc49adc693fc7f32862c4">00389</a> <span class="preprocessor">#define   TCC_FCTRLA_HALT_HW_Val          0x1ul  </span>
<a name="l00390"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga0563bbeed823f848ce15d69fd7de2d3f">00390</a> <span class="preprocessor">#define   TCC_FCTRLA_HALT_SW_Val          0x2ul  </span>
<a name="l00391"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaf7cb8b989556f89d502c134fa50b5c08">00391</a> <span class="preprocessor">#define   TCC_FCTRLA_HALT_NR_Val          0x3ul  </span>
<a name="l00392"></a>00392 <span class="preprocessor">#define TCC_FCTRLA_HALT_DISABLE     (TCC_FCTRLA_HALT_DISABLE_Val   &lt;&lt; TCC_FCTRLA_HALT_Pos)</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_HALT_HW          (TCC_FCTRLA_HALT_HW_Val        &lt;&lt; TCC_FCTRLA_HALT_Pos)</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_HALT_SW          (TCC_FCTRLA_HALT_SW_Val        &lt;&lt; TCC_FCTRLA_HALT_Pos)</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_HALT_NR          (TCC_FCTRLA_HALT_NR_Val        &lt;&lt; TCC_FCTRLA_HALT_Pos)</span>
<a name="l00396"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaf5d2e7e2fb26fa98fd5d1b9c2bd67caa">00396</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_CHSEL_Pos        10           </span>
<a name="l00397"></a>00397 <span class="preprocessor">#define TCC_FCTRLA_CHSEL_Msk        (0x3ul &lt;&lt; TCC_FCTRLA_CHSEL_Pos)</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_CHSEL(value)     (TCC_FCTRLA_CHSEL_Msk &amp; ((value) &lt;&lt; TCC_FCTRLA_CHSEL_Pos))</span>
<a name="l00399"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga3c20935faff4c001a1c082b4d3200c82">00399</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_FCTRLA_CHSEL_CC0_Val        0x0ul  </span>
<a name="l00400"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga632df96067bbd5baef5799cc2b89b3d1">00400</a> <span class="preprocessor">#define   TCC_FCTRLA_CHSEL_CC1_Val        0x1ul  </span>
<a name="l00401"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga73a57b0de776d728a859c053b5fb2aae">00401</a> <span class="preprocessor">#define   TCC_FCTRLA_CHSEL_CC2_Val        0x2ul  </span>
<a name="l00402"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga53a6b7146d7216138207ce18c47eaf81">00402</a> <span class="preprocessor">#define   TCC_FCTRLA_CHSEL_CC3_Val        0x3ul  </span>
<a name="l00403"></a>00403 <span class="preprocessor">#define TCC_FCTRLA_CHSEL_CC0        (TCC_FCTRLA_CHSEL_CC0_Val      &lt;&lt; TCC_FCTRLA_CHSEL_Pos)</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_CHSEL_CC1        (TCC_FCTRLA_CHSEL_CC1_Val      &lt;&lt; TCC_FCTRLA_CHSEL_Pos)</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_CHSEL_CC2        (TCC_FCTRLA_CHSEL_CC2_Val      &lt;&lt; TCC_FCTRLA_CHSEL_Pos)</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_CHSEL_CC3        (TCC_FCTRLA_CHSEL_CC3_Val      &lt;&lt; TCC_FCTRLA_CHSEL_Pos)</span>
<a name="l00407"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga130a647ff472e004168fd7ec22f13b9d">00407</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_CAPTURE_Pos      12           </span>
<a name="l00408"></a>00408 <span class="preprocessor">#define TCC_FCTRLA_CAPTURE_Msk      (0x7ul &lt;&lt; TCC_FCTRLA_CAPTURE_Pos)</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_CAPTURE(value)   (TCC_FCTRLA_CAPTURE_Msk &amp; ((value) &lt;&lt; TCC_FCTRLA_CAPTURE_Pos))</span>
<a name="l00410"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad31b55c84d21b43b9ef58769281b6c38">00410</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_FCTRLA_CAPTURE_DISABLE_Val  0x0ul  </span>
<a name="l00411"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gae9ce0184c28ab59a89bcdd379cf3b7a6">00411</a> <span class="preprocessor">#define   TCC_FCTRLA_CAPTURE_CAPT_Val     0x1ul  </span>
<a name="l00412"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga43bccd1a8e1e39804161e2047b5b5784">00412</a> <span class="preprocessor">#define   TCC_FCTRLA_CAPTURE_CAPTMIN_Val  0x2ul  </span>
<a name="l00413"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga2e9b52ae43bcd0bc50ecb8176ac4a9e7">00413</a> <span class="preprocessor">#define   TCC_FCTRLA_CAPTURE_CAPTMAX_Val  0x3ul  </span>
<a name="l00414"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga7986fbe253b4d48fb4843d36dcea0102">00414</a> <span class="preprocessor">#define   TCC_FCTRLA_CAPTURE_LOCMIN_Val   0x4ul  </span>
<a name="l00415"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga4a99b753c5ef9795a144b200472484da">00415</a> <span class="preprocessor">#define   TCC_FCTRLA_CAPTURE_LOCMAX_Val   0x5ul  </span>
<a name="l00416"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga23068d24943345d43d99e77076d3c97b">00416</a> <span class="preprocessor">#define   TCC_FCTRLA_CAPTURE_DERIV0_Val   0x6ul  </span>
<a name="l00417"></a>00417 <span class="preprocessor">#define TCC_FCTRLA_CAPTURE_DISABLE  (TCC_FCTRLA_CAPTURE_DISABLE_Val &lt;&lt; TCC_FCTRLA_CAPTURE_Pos)</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_CAPTURE_CAPT     (TCC_FCTRLA_CAPTURE_CAPT_Val   &lt;&lt; TCC_FCTRLA_CAPTURE_Pos)</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_CAPTURE_CAPTMIN  (TCC_FCTRLA_CAPTURE_CAPTMIN_Val &lt;&lt; TCC_FCTRLA_CAPTURE_Pos)</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_CAPTURE_CAPTMAX  (TCC_FCTRLA_CAPTURE_CAPTMAX_Val &lt;&lt; TCC_FCTRLA_CAPTURE_Pos)</span>
<a name="l00421"></a>00421 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_CAPTURE_LOCMIN   (TCC_FCTRLA_CAPTURE_LOCMIN_Val &lt;&lt; TCC_FCTRLA_CAPTURE_Pos)</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_CAPTURE_LOCMAX   (TCC_FCTRLA_CAPTURE_LOCMAX_Val &lt;&lt; TCC_FCTRLA_CAPTURE_Pos)</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_CAPTURE_DERIV0   (TCC_FCTRLA_CAPTURE_DERIV0_Val &lt;&lt; TCC_FCTRLA_CAPTURE_Pos)</span>
<a name="l00424"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad4eefbd0bb6deb37327e62ce62331149">00424</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_BLANKVAL_Pos     16           </span>
<a name="l00425"></a>00425 <span class="preprocessor">#define TCC_FCTRLA_BLANKVAL_Msk     (0xFFul &lt;&lt; TCC_FCTRLA_BLANKVAL_Pos)</span>
<a name="l00426"></a>00426 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_BLANKVAL(value)  (TCC_FCTRLA_BLANKVAL_Msk &amp; ((value) &lt;&lt; TCC_FCTRLA_BLANKVAL_Pos))</span>
<a name="l00427"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaab46a753411d94b285656e75d74b7f7c">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_FILTERVAL_Pos    24           </span>
<a name="l00428"></a>00428 <span class="preprocessor">#define TCC_FCTRLA_FILTERVAL_Msk    (0xFul &lt;&lt; TCC_FCTRLA_FILTERVAL_Pos)</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_FILTERVAL(value) (TCC_FCTRLA_FILTERVAL_Msk &amp; ((value) &lt;&lt; TCC_FCTRLA_FILTERVAL_Pos))</span>
<a name="l00430"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaf3a25ec7210446584531d3b34c2a9b9e">00430</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLA_MASK             0x0FFF7FFBul </span>
<a name="l00432"></a>00432 <span class="preprocessor"></span><span class="comment">/* -------- TCC_FCTRLB : (TCC Offset: 0x10) (R/W 32) Recoverable Fault B Configuration -------- */</span>
<a name="l00433"></a>00433 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00434"></a><a class="code" href="union_t_c_c___f_c_t_r_l_b___type.html">00434</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00435"></a>00435     <span class="keyword">struct </span>{
<a name="l00436"></a><a class="code" href="union_t_c_c___f_c_t_r_l_b___type.html#aa96941ca8ea9f3cb7d1257c6587ccd6f">00436</a>         uint32_t SRC:2;            
<a name="l00437"></a><a class="code" href="union_t_c_c___f_c_t_r_l_b___type.html#a9c61eede4c0962e2549cca89c7d460b3">00437</a>         uint32_t :1;               
<a name="l00438"></a><a class="code" href="union_t_c_c___f_c_t_r_l_b___type.html#a97e6b61f5a3bf8a10c239a047763b05e">00438</a>         uint32_t KEEP:1;           
<a name="l00439"></a><a class="code" href="union_t_c_c___f_c_t_r_l_b___type.html#abc657b37bd5a1f2fe31c56c5117ccf82">00439</a>         uint32_t QUAL:1;           
<a name="l00440"></a><a class="code" href="union_t_c_c___f_c_t_r_l_b___type.html#aa413845b489b5a81a5bd13bf98b3790b">00440</a>         uint32_t BLANK:2;          
<a name="l00441"></a><a class="code" href="union_t_c_c___f_c_t_r_l_b___type.html#a15600f45751c30e3e6576133c8d7b54a">00441</a>         uint32_t RESTART:1;        
<a name="l00442"></a><a class="code" href="union_t_c_c___f_c_t_r_l_b___type.html#a7eed0a0c8f87c7fb9f86983c7a68d96d">00442</a>         uint32_t HALT:2;           
<a name="l00443"></a><a class="code" href="union_t_c_c___f_c_t_r_l_b___type.html#a4b40c4c979a76f3d75a19c305304238b">00443</a>         uint32_t CHSEL:2;          
<a name="l00444"></a><a class="code" href="union_t_c_c___f_c_t_r_l_b___type.html#a58209c42807c8247ba4263fb2ad32f30">00444</a>         uint32_t CAPTURE:3;        
<a name="l00445"></a><a class="code" href="union_t_c_c___f_c_t_r_l_b___type.html#a47ee328dbab911ad970f552a8263e1ba">00445</a>         uint32_t :1;               
<a name="l00446"></a><a class="code" href="union_t_c_c___f_c_t_r_l_b___type.html#a9612b052849ea9e7707e93fc612172ca">00446</a>         uint32_t BLANKVAL:8;       
<a name="l00447"></a><a class="code" href="union_t_c_c___f_c_t_r_l_b___type.html#ad7264cd2cd24a5809d834ff77e0e9c59">00447</a>         uint32_t FILTERVAL:4;      
<a name="l00448"></a><a class="code" href="union_t_c_c___f_c_t_r_l_b___type.html#abd52732ec7c7c9a78c3bc9a97c086e7f">00448</a>         uint32_t :4;               
<a name="l00449"></a>00449     } bit;                       
<a name="l00450"></a><a class="code" href="union_t_c_c___f_c_t_r_l_b___type.html#a86a73e3a96b4e4596afc9e8fc652d891">00450</a>     uint32_t <a class="code" href="union_t_c_c___f_c_t_r_l_b___type.html#a86a73e3a96b4e4596afc9e8fc652d891">reg</a>;                
<a name="l00451"></a>00451 } <a class="code" href="union_t_c_c___f_c_t_r_l_b___type.html">TCC_FCTRLB_Type</a>;
<a name="l00452"></a>00452 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00453"></a>00453 
<a name="l00454"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac9e910f72badbdb0cb3d0d4df81d04a2">00454</a> <span class="preprocessor">#define TCC_FCTRLB_OFFSET           0x10         </span>
<a name="l00455"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga6dcb26ff5adaa6c5dc5bc88251a322ef">00455</a> <span class="preprocessor">#define TCC_FCTRLB_RESETVALUE       0x00000000ul </span>
<a name="l00457"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga8cc27791b6546da73f032510287b61d5">00457</a> <span class="preprocessor">#define TCC_FCTRLB_SRC_Pos          0            </span>
<a name="l00458"></a>00458 <span class="preprocessor">#define TCC_FCTRLB_SRC_Msk          (0x3ul &lt;&lt; TCC_FCTRLB_SRC_Pos)</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_SRC(value)       (TCC_FCTRLB_SRC_Msk &amp; ((value) &lt;&lt; TCC_FCTRLB_SRC_Pos))</span>
<a name="l00460"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac3c686f822e3629ffcb2554af6eb2db4">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_FCTRLB_SRC_DISABLE_Val      0x0ul  </span>
<a name="l00461"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga5e5e1f08fb8d7f78e5aa11c00637e495">00461</a> <span class="preprocessor">#define   TCC_FCTRLB_SRC_ENABLE_Val       0x1ul  </span>
<a name="l00462"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga72ead968f49bfe631ca868fbf4f096af">00462</a> <span class="preprocessor">#define   TCC_FCTRLB_SRC_INVERT_Val       0x2ul  </span>
<a name="l00463"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaa224cfde9f079084ef4567c7570f5b3d">00463</a> <span class="preprocessor">#define   TCC_FCTRLB_SRC_ALTFAULT_Val     0x3ul  </span>
<a name="l00464"></a>00464 <span class="preprocessor">#define TCC_FCTRLB_SRC_DISABLE      (TCC_FCTRLB_SRC_DISABLE_Val    &lt;&lt; TCC_FCTRLB_SRC_Pos)</span>
<a name="l00465"></a>00465 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_SRC_ENABLE       (TCC_FCTRLB_SRC_ENABLE_Val     &lt;&lt; TCC_FCTRLB_SRC_Pos)</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_SRC_INVERT       (TCC_FCTRLB_SRC_INVERT_Val     &lt;&lt; TCC_FCTRLB_SRC_Pos)</span>
<a name="l00467"></a>00467 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_SRC_ALTFAULT     (TCC_FCTRLB_SRC_ALTFAULT_Val   &lt;&lt; TCC_FCTRLB_SRC_Pos)</span>
<a name="l00468"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga6be11bf2917e01c4147c9e0c696e0735">00468</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_KEEP_Pos         3            </span>
<a name="l00469"></a>00469 <span class="preprocessor">#define TCC_FCTRLB_KEEP             (0x1ul &lt;&lt; TCC_FCTRLB_KEEP_Pos)</span>
<a name="l00470"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga94381fc5d6544ad0548d552720317835">00470</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_QUAL_Pos         4            </span>
<a name="l00471"></a>00471 <span class="preprocessor">#define TCC_FCTRLB_QUAL             (0x1ul &lt;&lt; TCC_FCTRLB_QUAL_Pos)</span>
<a name="l00472"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga43f50b938e3b7d7d9e7829e9550b855c">00472</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_BLANK_Pos        5            </span>
<a name="l00473"></a>00473 <span class="preprocessor">#define TCC_FCTRLB_BLANK_Msk        (0x3ul &lt;&lt; TCC_FCTRLB_BLANK_Pos)</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_BLANK(value)     (TCC_FCTRLB_BLANK_Msk &amp; ((value) &lt;&lt; TCC_FCTRLB_BLANK_Pos))</span>
<a name="l00475"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaeddd4eb93ae15aef5d4cb30a0c823750">00475</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_FCTRLB_BLANK_NONE_Val       0x0ul  </span>
<a name="l00476"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga17f2009211f31ab83b9b88230b89d939">00476</a> <span class="preprocessor">#define   TCC_FCTRLB_BLANK_RISE_Val       0x1ul  </span>
<a name="l00477"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaeb2f63afa4b722c70140a0316f072ca2">00477</a> <span class="preprocessor">#define   TCC_FCTRLB_BLANK_FALL_Val       0x2ul  </span>
<a name="l00478"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga0ff0915f1247161a5fab120d3260ad8b">00478</a> <span class="preprocessor">#define   TCC_FCTRLB_BLANK_BOTH_Val       0x3ul  </span>
<a name="l00479"></a>00479 <span class="preprocessor">#define TCC_FCTRLB_BLANK_NONE       (TCC_FCTRLB_BLANK_NONE_Val     &lt;&lt; TCC_FCTRLB_BLANK_Pos)</span>
<a name="l00480"></a>00480 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_BLANK_RISE       (TCC_FCTRLB_BLANK_RISE_Val     &lt;&lt; TCC_FCTRLB_BLANK_Pos)</span>
<a name="l00481"></a>00481 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_BLANK_FALL       (TCC_FCTRLB_BLANK_FALL_Val     &lt;&lt; TCC_FCTRLB_BLANK_Pos)</span>
<a name="l00482"></a>00482 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_BLANK_BOTH       (TCC_FCTRLB_BLANK_BOTH_Val     &lt;&lt; TCC_FCTRLB_BLANK_Pos)</span>
<a name="l00483"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga7f8acb601fa8bed9ea372b1b7581e513">00483</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_RESTART_Pos      7            </span>
<a name="l00484"></a>00484 <span class="preprocessor">#define TCC_FCTRLB_RESTART          (0x1ul &lt;&lt; TCC_FCTRLB_RESTART_Pos)</span>
<a name="l00485"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gab9e9865f632211214654163efcbd704d">00485</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_HALT_Pos         8            </span>
<a name="l00486"></a>00486 <span class="preprocessor">#define TCC_FCTRLB_HALT_Msk         (0x3ul &lt;&lt; TCC_FCTRLB_HALT_Pos)</span>
<a name="l00487"></a>00487 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_HALT(value)      (TCC_FCTRLB_HALT_Msk &amp; ((value) &lt;&lt; TCC_FCTRLB_HALT_Pos))</span>
<a name="l00488"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga70c37ab0f7e3ddff1a9397e9c90b7147">00488</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_FCTRLB_HALT_DISABLE_Val     0x0ul  </span>
<a name="l00489"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga589d49ba4c5715c9ed800ba9d7e47150">00489</a> <span class="preprocessor">#define   TCC_FCTRLB_HALT_HW_Val          0x1ul  </span>
<a name="l00490"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga2b92db22efe86b620e2d072545cafb6a">00490</a> <span class="preprocessor">#define   TCC_FCTRLB_HALT_SW_Val          0x2ul  </span>
<a name="l00491"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga5bb4e17a35b13b64016009f9941b64a7">00491</a> <span class="preprocessor">#define   TCC_FCTRLB_HALT_NR_Val          0x3ul  </span>
<a name="l00492"></a>00492 <span class="preprocessor">#define TCC_FCTRLB_HALT_DISABLE     (TCC_FCTRLB_HALT_DISABLE_Val   &lt;&lt; TCC_FCTRLB_HALT_Pos)</span>
<a name="l00493"></a>00493 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_HALT_HW          (TCC_FCTRLB_HALT_HW_Val        &lt;&lt; TCC_FCTRLB_HALT_Pos)</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_HALT_SW          (TCC_FCTRLB_HALT_SW_Val        &lt;&lt; TCC_FCTRLB_HALT_Pos)</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_HALT_NR          (TCC_FCTRLB_HALT_NR_Val        &lt;&lt; TCC_FCTRLB_HALT_Pos)</span>
<a name="l00496"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga6080af4e19870994e6c7f4170fb48da7">00496</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_CHSEL_Pos        10           </span>
<a name="l00497"></a>00497 <span class="preprocessor">#define TCC_FCTRLB_CHSEL_Msk        (0x3ul &lt;&lt; TCC_FCTRLB_CHSEL_Pos)</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_CHSEL(value)     (TCC_FCTRLB_CHSEL_Msk &amp; ((value) &lt;&lt; TCC_FCTRLB_CHSEL_Pos))</span>
<a name="l00499"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaccfd653c2d575d053cd2f989c5d5e7a6">00499</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_FCTRLB_CHSEL_CC0_Val        0x0ul  </span>
<a name="l00500"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gae2863c63db3b6682fa4c810160ea02c8">00500</a> <span class="preprocessor">#define   TCC_FCTRLB_CHSEL_CC1_Val        0x1ul  </span>
<a name="l00501"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga773430cc474f09d65c1c0d5cae65386b">00501</a> <span class="preprocessor">#define   TCC_FCTRLB_CHSEL_CC2_Val        0x2ul  </span>
<a name="l00502"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaba110aa38948afc54b119e596f4bc763">00502</a> <span class="preprocessor">#define   TCC_FCTRLB_CHSEL_CC3_Val        0x3ul  </span>
<a name="l00503"></a>00503 <span class="preprocessor">#define TCC_FCTRLB_CHSEL_CC0        (TCC_FCTRLB_CHSEL_CC0_Val      &lt;&lt; TCC_FCTRLB_CHSEL_Pos)</span>
<a name="l00504"></a>00504 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_CHSEL_CC1        (TCC_FCTRLB_CHSEL_CC1_Val      &lt;&lt; TCC_FCTRLB_CHSEL_Pos)</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_CHSEL_CC2        (TCC_FCTRLB_CHSEL_CC2_Val      &lt;&lt; TCC_FCTRLB_CHSEL_Pos)</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_CHSEL_CC3        (TCC_FCTRLB_CHSEL_CC3_Val      &lt;&lt; TCC_FCTRLB_CHSEL_Pos)</span>
<a name="l00507"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaf72ca0ec9e27e86144624bfb8d4ac36b">00507</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_CAPTURE_Pos      12           </span>
<a name="l00508"></a>00508 <span class="preprocessor">#define TCC_FCTRLB_CAPTURE_Msk      (0x7ul &lt;&lt; TCC_FCTRLB_CAPTURE_Pos)</span>
<a name="l00509"></a>00509 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_CAPTURE(value)   (TCC_FCTRLB_CAPTURE_Msk &amp; ((value) &lt;&lt; TCC_FCTRLB_CAPTURE_Pos))</span>
<a name="l00510"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga67d4df05f009429c2ddbffa7a609eb96">00510</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_FCTRLB_CAPTURE_DISABLE_Val  0x0ul  </span>
<a name="l00511"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga3f8b5d8c1c5d49b7e304dfa70344319c">00511</a> <span class="preprocessor">#define   TCC_FCTRLB_CAPTURE_CAPT_Val     0x1ul  </span>
<a name="l00512"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad537bb51ea6e26841a7646ac9cc34900">00512</a> <span class="preprocessor">#define   TCC_FCTRLB_CAPTURE_CAPTMIN_Val  0x2ul  </span>
<a name="l00513"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga49b047996949e583c9d276615c2b2cde">00513</a> <span class="preprocessor">#define   TCC_FCTRLB_CAPTURE_CAPTMAX_Val  0x3ul  </span>
<a name="l00514"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga6fc936694b3fb720f50c91ad57ffb6c3">00514</a> <span class="preprocessor">#define   TCC_FCTRLB_CAPTURE_LOCMIN_Val   0x4ul  </span>
<a name="l00515"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga23f48658bf316c44b4a09628d76d16d2">00515</a> <span class="preprocessor">#define   TCC_FCTRLB_CAPTURE_LOCMAX_Val   0x5ul  </span>
<a name="l00516"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad108279367c9aaaa43013809242961b8">00516</a> <span class="preprocessor">#define   TCC_FCTRLB_CAPTURE_DERIV0_Val   0x6ul  </span>
<a name="l00517"></a>00517 <span class="preprocessor">#define TCC_FCTRLB_CAPTURE_DISABLE  (TCC_FCTRLB_CAPTURE_DISABLE_Val &lt;&lt; TCC_FCTRLB_CAPTURE_Pos)</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_CAPTURE_CAPT     (TCC_FCTRLB_CAPTURE_CAPT_Val   &lt;&lt; TCC_FCTRLB_CAPTURE_Pos)</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_CAPTURE_CAPTMIN  (TCC_FCTRLB_CAPTURE_CAPTMIN_Val &lt;&lt; TCC_FCTRLB_CAPTURE_Pos)</span>
<a name="l00520"></a>00520 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_CAPTURE_CAPTMAX  (TCC_FCTRLB_CAPTURE_CAPTMAX_Val &lt;&lt; TCC_FCTRLB_CAPTURE_Pos)</span>
<a name="l00521"></a>00521 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_CAPTURE_LOCMIN   (TCC_FCTRLB_CAPTURE_LOCMIN_Val &lt;&lt; TCC_FCTRLB_CAPTURE_Pos)</span>
<a name="l00522"></a>00522 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_CAPTURE_LOCMAX   (TCC_FCTRLB_CAPTURE_LOCMAX_Val &lt;&lt; TCC_FCTRLB_CAPTURE_Pos)</span>
<a name="l00523"></a>00523 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_CAPTURE_DERIV0   (TCC_FCTRLB_CAPTURE_DERIV0_Val &lt;&lt; TCC_FCTRLB_CAPTURE_Pos)</span>
<a name="l00524"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga05db4fa9bf36fdd152b8ded2b1f5fd5c">00524</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_BLANKVAL_Pos     16           </span>
<a name="l00525"></a>00525 <span class="preprocessor">#define TCC_FCTRLB_BLANKVAL_Msk     (0xFFul &lt;&lt; TCC_FCTRLB_BLANKVAL_Pos)</span>
<a name="l00526"></a>00526 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_BLANKVAL(value)  (TCC_FCTRLB_BLANKVAL_Msk &amp; ((value) &lt;&lt; TCC_FCTRLB_BLANKVAL_Pos))</span>
<a name="l00527"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaf826336f218fb5af54f6233ddae07dc6">00527</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_FILTERVAL_Pos    24           </span>
<a name="l00528"></a>00528 <span class="preprocessor">#define TCC_FCTRLB_FILTERVAL_Msk    (0xFul &lt;&lt; TCC_FCTRLB_FILTERVAL_Pos)</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_FILTERVAL(value) (TCC_FCTRLB_FILTERVAL_Msk &amp; ((value) &lt;&lt; TCC_FCTRLB_FILTERVAL_Pos))</span>
<a name="l00530"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gab88ff9362b11dfbf578de2122dae9e3e">00530</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_FCTRLB_MASK             0x0FFF7FFBul </span>
<a name="l00532"></a>00532 <span class="preprocessor"></span><span class="comment">/* -------- TCC_WEXCTRL : (TCC Offset: 0x14) (R/W 32) Waveform Extension Configuration -------- */</span>
<a name="l00533"></a>00533 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00534"></a><a class="code" href="union_t_c_c___w_e_x_c_t_r_l___type.html">00534</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00535"></a>00535     <span class="keyword">struct </span>{
<a name="l00536"></a><a class="code" href="union_t_c_c___w_e_x_c_t_r_l___type.html#a919da164bd6e5d55d409760fcc1b0d38">00536</a>         uint32_t OTMX:2;           
<a name="l00537"></a><a class="code" href="union_t_c_c___w_e_x_c_t_r_l___type.html#a1b3b363c73712fc5d0067fa74a6fd115">00537</a>         uint32_t :6;               
<a name="l00538"></a><a class="code" href="union_t_c_c___w_e_x_c_t_r_l___type.html#a908a3be726ead722cb87e0207a7f672b">00538</a>         uint32_t DTIEN0:1;         
<a name="l00539"></a><a class="code" href="union_t_c_c___w_e_x_c_t_r_l___type.html#aebcc3f1cb2d21f371b10178e54d99234">00539</a>         uint32_t DTIEN1:1;         
<a name="l00540"></a><a class="code" href="union_t_c_c___w_e_x_c_t_r_l___type.html#a7b0d696b9301fac60988b1b7afc39d87">00540</a>         uint32_t DTIEN2:1;         
<a name="l00541"></a><a class="code" href="union_t_c_c___w_e_x_c_t_r_l___type.html#a278f3628a3203c867a513cbbed64136e">00541</a>         uint32_t DTIEN3:1;         
<a name="l00542"></a><a class="code" href="union_t_c_c___w_e_x_c_t_r_l___type.html#abfcc53fae42710649122bab98503fb34">00542</a>         uint32_t :4;               
<a name="l00543"></a><a class="code" href="union_t_c_c___w_e_x_c_t_r_l___type.html#abe27271de625efe21efa30a3a22b08d2">00543</a>         uint32_t DTLS:8;           
<a name="l00544"></a><a class="code" href="union_t_c_c___w_e_x_c_t_r_l___type.html#a04493accdfaeedf0b9992be8688074f8">00544</a>         uint32_t DTHS:8;           
<a name="l00545"></a>00545     } bit;                       
<a name="l00546"></a>00546     <span class="keyword">struct </span>{
<a name="l00547"></a>00547         uint32_t :8;               
<a name="l00548"></a><a class="code" href="union_t_c_c___w_e_x_c_t_r_l___type.html#a8189fedb40748ac0bbb57e229739e025">00548</a>         uint32_t DTIEN:4;          
<a name="l00549"></a>00549         uint32_t :20;              
<a name="l00550"></a>00550     } vec;                       
<a name="l00551"></a><a class="code" href="union_t_c_c___w_e_x_c_t_r_l___type.html#ab7282f5788359cb5bf0043c0281910bd">00551</a>     uint32_t <a class="code" href="union_t_c_c___w_e_x_c_t_r_l___type.html#ab7282f5788359cb5bf0043c0281910bd">reg</a>;                
<a name="l00552"></a>00552 } <a class="code" href="union_t_c_c___w_e_x_c_t_r_l___type.html">TCC_WEXCTRL_Type</a>;
<a name="l00553"></a>00553 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00554"></a>00554 
<a name="l00555"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaac74f249271b8dc70ebe8db9ff3ca33e">00555</a> <span class="preprocessor">#define TCC_WEXCTRL_OFFSET          0x14         </span>
<a name="l00556"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gadaea0df62faeff78efb35f9856209f42">00556</a> <span class="preprocessor">#define TCC_WEXCTRL_RESETVALUE      0x00000000ul </span>
<a name="l00558"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaf2eb4848370cc8e8d3fd8823bc871d2c">00558</a> <span class="preprocessor">#define TCC_WEXCTRL_OTMX_Pos        0            </span>
<a name="l00559"></a>00559 <span class="preprocessor">#define TCC_WEXCTRL_OTMX_Msk        (0x3ul &lt;&lt; TCC_WEXCTRL_OTMX_Pos)</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WEXCTRL_OTMX(value)     (TCC_WEXCTRL_OTMX_Msk &amp; ((value) &lt;&lt; TCC_WEXCTRL_OTMX_Pos))</span>
<a name="l00561"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga70625aa00680e49ba20de10bc7f8b34e">00561</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WEXCTRL_DTIEN0_Pos      8            </span>
<a name="l00562"></a>00562 <span class="preprocessor">#define TCC_WEXCTRL_DTIEN0          (1 &lt;&lt; TCC_WEXCTRL_DTIEN0_Pos)</span>
<a name="l00563"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga682056b1480c2f8d0de0440e565198ba">00563</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WEXCTRL_DTIEN1_Pos      9            </span>
<a name="l00564"></a>00564 <span class="preprocessor">#define TCC_WEXCTRL_DTIEN1          (1 &lt;&lt; TCC_WEXCTRL_DTIEN1_Pos)</span>
<a name="l00565"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga2be97a72e020088a660d4a1ceb9b5166">00565</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WEXCTRL_DTIEN2_Pos      10           </span>
<a name="l00566"></a>00566 <span class="preprocessor">#define TCC_WEXCTRL_DTIEN2          (1 &lt;&lt; TCC_WEXCTRL_DTIEN2_Pos)</span>
<a name="l00567"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaded1bff9ea26914e94848e60ce94a817">00567</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WEXCTRL_DTIEN3_Pos      11           </span>
<a name="l00568"></a>00568 <span class="preprocessor">#define TCC_WEXCTRL_DTIEN3          (1 &lt;&lt; TCC_WEXCTRL_DTIEN3_Pos)</span>
<a name="l00569"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga9cafe10791d24282d2bcaecde6f07c82">00569</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WEXCTRL_DTIEN_Pos       8            </span>
<a name="l00570"></a>00570 <span class="preprocessor">#define TCC_WEXCTRL_DTIEN_Msk       (0xFul &lt;&lt; TCC_WEXCTRL_DTIEN_Pos)</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WEXCTRL_DTIEN(value)    (TCC_WEXCTRL_DTIEN_Msk &amp; ((value) &lt;&lt; TCC_WEXCTRL_DTIEN_Pos))</span>
<a name="l00572"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga7a2f2a028e8575f02a20cee3184b1ddf">00572</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WEXCTRL_DTLS_Pos        16           </span>
<a name="l00573"></a>00573 <span class="preprocessor">#define TCC_WEXCTRL_DTLS_Msk        (0xFFul &lt;&lt; TCC_WEXCTRL_DTLS_Pos)</span>
<a name="l00574"></a>00574 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WEXCTRL_DTLS(value)     (TCC_WEXCTRL_DTLS_Msk &amp; ((value) &lt;&lt; TCC_WEXCTRL_DTLS_Pos))</span>
<a name="l00575"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gace6042a790003bac366162cd2877a6fe">00575</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WEXCTRL_DTHS_Pos        24           </span>
<a name="l00576"></a>00576 <span class="preprocessor">#define TCC_WEXCTRL_DTHS_Msk        (0xFFul &lt;&lt; TCC_WEXCTRL_DTHS_Pos)</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WEXCTRL_DTHS(value)     (TCC_WEXCTRL_DTHS_Msk &amp; ((value) &lt;&lt; TCC_WEXCTRL_DTHS_Pos))</span>
<a name="l00578"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga0e73cb33f372203331c10485c936a786">00578</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WEXCTRL_MASK            0xFFFF0F03ul </span>
<a name="l00580"></a>00580 <span class="preprocessor"></span><span class="comment">/* -------- TCC_DRVCTRL : (TCC Offset: 0x18) (R/W 32) Driver Control -------- */</span>
<a name="l00581"></a>00581 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00582"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html">00582</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00583"></a>00583     <span class="keyword">struct </span>{
<a name="l00584"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#ab84534a435d999e0e197f18af30250b7">00584</a>         uint32_t NRE0:1;           
<a name="l00585"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a234ebd19a2b68b8b4386f4b3524c4ceb">00585</a>         uint32_t NRE1:1;           
<a name="l00586"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#ac3dd3aed1a46778072dbd6ceabae18fd">00586</a>         uint32_t NRE2:1;           
<a name="l00587"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a52c3aa6ca5542de33374b36a41d5e94c">00587</a>         uint32_t NRE3:1;           
<a name="l00588"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a098156b8bcb9b82f1ef09539fe9e4742">00588</a>         uint32_t NRE4:1;           
<a name="l00589"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a0200b3e1d7c9da1fcb0a94798bf04989">00589</a>         uint32_t NRE5:1;           
<a name="l00590"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#af73130b3fe993cf341baebeb3f3ed75b">00590</a>         uint32_t NRE6:1;           
<a name="l00591"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a45f21c7019abe55e4e8940381aff88b2">00591</a>         uint32_t NRE7:1;           
<a name="l00592"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#ad10cf3934dc81802e587c63c6d77abeb">00592</a>         uint32_t NRV0:1;           
<a name="l00593"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a906ac2487eaaf0612a7cbacd851fe006">00593</a>         uint32_t NRV1:1;           
<a name="l00594"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a68ed1eace2e3d3d5bfde44907f23e83a">00594</a>         uint32_t NRV2:1;           
<a name="l00595"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a7abbad94a2b1842a49217596e3c971d7">00595</a>         uint32_t NRV3:1;           
<a name="l00596"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#af7d2a07faf073db98185b669159823f5">00596</a>         uint32_t NRV4:1;           
<a name="l00597"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a5c638d16d3d67601e767af16d0dc8090">00597</a>         uint32_t NRV5:1;           
<a name="l00598"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a0bc3ddcfe4e33b63250f2e50de24640c">00598</a>         uint32_t NRV6:1;           
<a name="l00599"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#ab390b588352e0a9966b5bbc448c03731">00599</a>         uint32_t NRV7:1;           
<a name="l00600"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a267ecbbc0b6ee54c09edbcbb95f3a70d">00600</a>         uint32_t INVEN0:1;         
<a name="l00601"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a2a8e0e45019db019e6e5b65c9291bd04">00601</a>         uint32_t INVEN1:1;         
<a name="l00602"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#abaa21a6887bf43e9eaf52778feb50d00">00602</a>         uint32_t INVEN2:1;         
<a name="l00603"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#af190b09921001915895490ce58ce03c6">00603</a>         uint32_t INVEN3:1;         
<a name="l00604"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a0fffb8ca7f2388bbd1296f3fe5c5f66c">00604</a>         uint32_t INVEN4:1;         
<a name="l00605"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a5c0949b079e7d9eed5625af66727284c">00605</a>         uint32_t INVEN5:1;         
<a name="l00606"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a45623b1a58b52989f23ad8108f2bdae9">00606</a>         uint32_t INVEN6:1;         
<a name="l00607"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a1159efccd374d6b8b8b19654664c35d2">00607</a>         uint32_t INVEN7:1;         
<a name="l00608"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a76c04940ef7235e890e57cd6b956953c">00608</a>         uint32_t FILTERVAL0:4;     
<a name="l00609"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#af45629ce31a538d5fbacd0be87490a7e">00609</a>         uint32_t FILTERVAL1:4;     
<a name="l00610"></a>00610     } bit;                       
<a name="l00611"></a>00611     <span class="keyword">struct </span>{
<a name="l00612"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a006e93a72ddb57ed133776a414c9ed25">00612</a>         uint32_t NRE:8;            
<a name="l00613"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#af169ee6466c287f8f8e993281ea83cfd">00613</a>         uint32_t NRV:8;            
<a name="l00614"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#ac563f81b8ebd773dd12e1d4f6dcc4ec0">00614</a>         uint32_t INVEN:8;          
<a name="l00615"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a46f79d8e155b6c532a472453d47bc426">00615</a>         uint32_t :8;               
<a name="l00616"></a>00616     } vec;                       
<a name="l00617"></a><a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a879355b04856f5d91b3e8b4cf6ea4196">00617</a>     uint32_t <a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a879355b04856f5d91b3e8b4cf6ea4196">reg</a>;                
<a name="l00618"></a>00618 } <a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html">TCC_DRVCTRL_Type</a>;
<a name="l00619"></a>00619 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00620"></a>00620 
<a name="l00621"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga57a323a0b62d2bd7a95c6ab58e149da9">00621</a> <span class="preprocessor">#define TCC_DRVCTRL_OFFSET          0x18         </span>
<a name="l00622"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gabc9ac4cfde948ebe51ea3f2ac4bac0e2">00622</a> <span class="preprocessor">#define TCC_DRVCTRL_RESETVALUE      0x00000000ul </span>
<a name="l00624"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga81ac8e4b1215293b26ae5f17e89f9501">00624</a> <span class="preprocessor">#define TCC_DRVCTRL_NRE0_Pos        0            </span>
<a name="l00625"></a>00625 <span class="preprocessor">#define TCC_DRVCTRL_NRE0            (1 &lt;&lt; TCC_DRVCTRL_NRE0_Pos)</span>
<a name="l00626"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga05f423e4eaafa9706a868792c1a07b6d">00626</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_NRE1_Pos        1            </span>
<a name="l00627"></a>00627 <span class="preprocessor">#define TCC_DRVCTRL_NRE1            (1 &lt;&lt; TCC_DRVCTRL_NRE1_Pos)</span>
<a name="l00628"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga1cea6d21d84eaf510113d266a309efc0">00628</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_NRE2_Pos        2            </span>
<a name="l00629"></a>00629 <span class="preprocessor">#define TCC_DRVCTRL_NRE2            (1 &lt;&lt; TCC_DRVCTRL_NRE2_Pos)</span>
<a name="l00630"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga7327ad86452bb591c689f4653f4ceebc">00630</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_NRE3_Pos        3            </span>
<a name="l00631"></a>00631 <span class="preprocessor">#define TCC_DRVCTRL_NRE3            (1 &lt;&lt; TCC_DRVCTRL_NRE3_Pos)</span>
<a name="l00632"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga84743c4721adfb05c7911e93f98ac0df">00632</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_NRE4_Pos        4            </span>
<a name="l00633"></a>00633 <span class="preprocessor">#define TCC_DRVCTRL_NRE4            (1 &lt;&lt; TCC_DRVCTRL_NRE4_Pos)</span>
<a name="l00634"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaa45cc8949d437ea55feab8bf6b962a6c">00634</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_NRE5_Pos        5            </span>
<a name="l00635"></a>00635 <span class="preprocessor">#define TCC_DRVCTRL_NRE5            (1 &lt;&lt; TCC_DRVCTRL_NRE5_Pos)</span>
<a name="l00636"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga443bd29f4e34927b351cf8c55b24fba1">00636</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_NRE6_Pos        6            </span>
<a name="l00637"></a>00637 <span class="preprocessor">#define TCC_DRVCTRL_NRE6            (1 &lt;&lt; TCC_DRVCTRL_NRE6_Pos)</span>
<a name="l00638"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gae84afa857a57c7c8a218344f60320fb4">00638</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_NRE7_Pos        7            </span>
<a name="l00639"></a>00639 <span class="preprocessor">#define TCC_DRVCTRL_NRE7            (1 &lt;&lt; TCC_DRVCTRL_NRE7_Pos)</span>
<a name="l00640"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaa831f749ffa61dd819ff3eb3de23db0e">00640</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_NRE_Pos         0            </span>
<a name="l00641"></a>00641 <span class="preprocessor">#define TCC_DRVCTRL_NRE_Msk         (0xFFul &lt;&lt; TCC_DRVCTRL_NRE_Pos)</span>
<a name="l00642"></a>00642 <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_NRE(value)      (TCC_DRVCTRL_NRE_Msk &amp; ((value) &lt;&lt; TCC_DRVCTRL_NRE_Pos))</span>
<a name="l00643"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga2ca8f1cf7b615a87d9497d236543e701">00643</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_NRV0_Pos        8            </span>
<a name="l00644"></a>00644 <span class="preprocessor">#define TCC_DRVCTRL_NRV0            (1 &lt;&lt; TCC_DRVCTRL_NRV0_Pos)</span>
<a name="l00645"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga872ef8d1a200e5b8626c25de777ef647">00645</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_NRV1_Pos        9            </span>
<a name="l00646"></a>00646 <span class="preprocessor">#define TCC_DRVCTRL_NRV1            (1 &lt;&lt; TCC_DRVCTRL_NRV1_Pos)</span>
<a name="l00647"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gacdf782c4fab2d1d4d70c1975e93aac0a">00647</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_NRV2_Pos        10           </span>
<a name="l00648"></a>00648 <span class="preprocessor">#define TCC_DRVCTRL_NRV2            (1 &lt;&lt; TCC_DRVCTRL_NRV2_Pos)</span>
<a name="l00649"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga5a40bb9be748c24dafc2f0ca0639799a">00649</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_NRV3_Pos        11           </span>
<a name="l00650"></a>00650 <span class="preprocessor">#define TCC_DRVCTRL_NRV3            (1 &lt;&lt; TCC_DRVCTRL_NRV3_Pos)</span>
<a name="l00651"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga3dd9b9c6aa7eabfb0915c9d8ece7ba8a">00651</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_NRV4_Pos        12           </span>
<a name="l00652"></a>00652 <span class="preprocessor">#define TCC_DRVCTRL_NRV4            (1 &lt;&lt; TCC_DRVCTRL_NRV4_Pos)</span>
<a name="l00653"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gae4467ffcf7ae1223a244a170318411f7">00653</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_NRV5_Pos        13           </span>
<a name="l00654"></a>00654 <span class="preprocessor">#define TCC_DRVCTRL_NRV5            (1 &lt;&lt; TCC_DRVCTRL_NRV5_Pos)</span>
<a name="l00655"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga865420fb864791a2a25bf02c320b1b13">00655</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_NRV6_Pos        14           </span>
<a name="l00656"></a>00656 <span class="preprocessor">#define TCC_DRVCTRL_NRV6            (1 &lt;&lt; TCC_DRVCTRL_NRV6_Pos)</span>
<a name="l00657"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga366186e48f92234490554d72bae99789">00657</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_NRV7_Pos        15           </span>
<a name="l00658"></a>00658 <span class="preprocessor">#define TCC_DRVCTRL_NRV7            (1 &lt;&lt; TCC_DRVCTRL_NRV7_Pos)</span>
<a name="l00659"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga4b2e801de7cc3ae17038d8d3c4984fc1">00659</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_NRV_Pos         8            </span>
<a name="l00660"></a>00660 <span class="preprocessor">#define TCC_DRVCTRL_NRV_Msk         (0xFFul &lt;&lt; TCC_DRVCTRL_NRV_Pos)</span>
<a name="l00661"></a>00661 <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_NRV(value)      (TCC_DRVCTRL_NRV_Msk &amp; ((value) &lt;&lt; TCC_DRVCTRL_NRV_Pos))</span>
<a name="l00662"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga1b557d54a00cb159661a7ffc6dcc578e">00662</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_INVEN0_Pos      16           </span>
<a name="l00663"></a>00663 <span class="preprocessor">#define TCC_DRVCTRL_INVEN0          (1 &lt;&lt; TCC_DRVCTRL_INVEN0_Pos)</span>
<a name="l00664"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga656b723a3fa5621643525fd32b2ec725">00664</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_INVEN1_Pos      17           </span>
<a name="l00665"></a>00665 <span class="preprocessor">#define TCC_DRVCTRL_INVEN1          (1 &lt;&lt; TCC_DRVCTRL_INVEN1_Pos)</span>
<a name="l00666"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gab906d480e6eb94d970beef2c92fa8245">00666</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_INVEN2_Pos      18           </span>
<a name="l00667"></a>00667 <span class="preprocessor">#define TCC_DRVCTRL_INVEN2          (1 &lt;&lt; TCC_DRVCTRL_INVEN2_Pos)</span>
<a name="l00668"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gadab5541eccecb1b715687c3f4188d8bb">00668</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_INVEN3_Pos      19           </span>
<a name="l00669"></a>00669 <span class="preprocessor">#define TCC_DRVCTRL_INVEN3          (1 &lt;&lt; TCC_DRVCTRL_INVEN3_Pos)</span>
<a name="l00670"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga91bb95616c9eba19aeea40d623a249aa">00670</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_INVEN4_Pos      20           </span>
<a name="l00671"></a>00671 <span class="preprocessor">#define TCC_DRVCTRL_INVEN4          (1 &lt;&lt; TCC_DRVCTRL_INVEN4_Pos)</span>
<a name="l00672"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaeee3e1422c6bd0afb47d1a7e867c1a6a">00672</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_INVEN5_Pos      21           </span>
<a name="l00673"></a>00673 <span class="preprocessor">#define TCC_DRVCTRL_INVEN5          (1 &lt;&lt; TCC_DRVCTRL_INVEN5_Pos)</span>
<a name="l00674"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gab0746e2d770f52bd460a119a77f2e0d0">00674</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_INVEN6_Pos      22           </span>
<a name="l00675"></a>00675 <span class="preprocessor">#define TCC_DRVCTRL_INVEN6          (1 &lt;&lt; TCC_DRVCTRL_INVEN6_Pos)</span>
<a name="l00676"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaf53626a2cabfa020fda075e33a74476e">00676</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_INVEN7_Pos      23           </span>
<a name="l00677"></a>00677 <span class="preprocessor">#define TCC_DRVCTRL_INVEN7          (1 &lt;&lt; TCC_DRVCTRL_INVEN7_Pos)</span>
<a name="l00678"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac328a23aafdc17cb86096f994378a4c6">00678</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_INVEN_Pos       16           </span>
<a name="l00679"></a>00679 <span class="preprocessor">#define TCC_DRVCTRL_INVEN_Msk       (0xFFul &lt;&lt; TCC_DRVCTRL_INVEN_Pos)</span>
<a name="l00680"></a>00680 <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_INVEN(value)    (TCC_DRVCTRL_INVEN_Msk &amp; ((value) &lt;&lt; TCC_DRVCTRL_INVEN_Pos))</span>
<a name="l00681"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga84bcc4f0c759227d523c174a182eab15">00681</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_FILTERVAL0_Pos  24           </span>
<a name="l00682"></a>00682 <span class="preprocessor">#define TCC_DRVCTRL_FILTERVAL0_Msk  (0xFul &lt;&lt; TCC_DRVCTRL_FILTERVAL0_Pos)</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_FILTERVAL0(value) (TCC_DRVCTRL_FILTERVAL0_Msk &amp; ((value) &lt;&lt; TCC_DRVCTRL_FILTERVAL0_Pos))</span>
<a name="l00684"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga6d71fc13ce573ac216539f160646dff1">00684</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_FILTERVAL1_Pos  28           </span>
<a name="l00685"></a>00685 <span class="preprocessor">#define TCC_DRVCTRL_FILTERVAL1_Msk  (0xFul &lt;&lt; TCC_DRVCTRL_FILTERVAL1_Pos)</span>
<a name="l00686"></a>00686 <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_FILTERVAL1(value) (TCC_DRVCTRL_FILTERVAL1_Msk &amp; ((value) &lt;&lt; TCC_DRVCTRL_FILTERVAL1_Pos))</span>
<a name="l00687"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga4bf7ef8442b35b36d7efac3dc1e5aee5">00687</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DRVCTRL_MASK            0xFFFFFFFFul </span>
<a name="l00689"></a>00689 <span class="preprocessor"></span><span class="comment">/* -------- TCC_DBGCTRL : (TCC Offset: 0x1E) (R/W  8) Debug Control -------- */</span>
<a name="l00690"></a>00690 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00691"></a><a class="code" href="union_t_c_c___d_b_g_c_t_r_l___type.html">00691</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00692"></a>00692     <span class="keyword">struct </span>{
<a name="l00693"></a><a class="code" href="union_t_c_c___d_b_g_c_t_r_l___type.html#a1cff0875b1fc9c6941e8b7090c546e6d">00693</a>         uint8_t  DBGRUN:1;         
<a name="l00694"></a><a class="code" href="union_t_c_c___d_b_g_c_t_r_l___type.html#a8567fc1cf9945eef959b7b6d1eb57e42">00694</a>         uint8_t  :1;               
<a name="l00695"></a><a class="code" href="union_t_c_c___d_b_g_c_t_r_l___type.html#a236a05363ccbb571cd09e61d3590b665">00695</a>         uint8_t  FDDBD:1;          
<a name="l00696"></a><a class="code" href="union_t_c_c___d_b_g_c_t_r_l___type.html#a5ce5d20996c5aefdafe9302209b36141">00696</a>         uint8_t  :5;               
<a name="l00697"></a>00697     } bit;                       
<a name="l00698"></a><a class="code" href="union_t_c_c___d_b_g_c_t_r_l___type.html#a264f917482a51832cccf8cb9a1ca8ca7">00698</a>     uint8_t <a class="code" href="union_t_c_c___d_b_g_c_t_r_l___type.html#a264f917482a51832cccf8cb9a1ca8ca7">reg</a>;                 
<a name="l00699"></a>00699 } <a class="code" href="union_t_c_c___d_b_g_c_t_r_l___type.html">TCC_DBGCTRL_Type</a>;
<a name="l00700"></a>00700 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00701"></a>00701 
<a name="l00702"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga563c2bf0f2fd8c50c9d628606d446f33">00702</a> <span class="preprocessor">#define TCC_DBGCTRL_OFFSET          0x1E         </span>
<a name="l00703"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga07c9bd9aa2aa3f9c8486cd4f77884dea">00703</a> <span class="preprocessor">#define TCC_DBGCTRL_RESETVALUE      0x00ul       </span>
<a name="l00705"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga6abeb27c7d0c6477fcf252bb1adba37b">00705</a> <span class="preprocessor">#define TCC_DBGCTRL_DBGRUN_Pos      0            </span>
<a name="l00706"></a>00706 <span class="preprocessor">#define TCC_DBGCTRL_DBGRUN          (0x1ul &lt;&lt; TCC_DBGCTRL_DBGRUN_Pos)</span>
<a name="l00707"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga8b7e866816713d4668d07dc7e7633dbb">00707</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DBGCTRL_FDDBD_Pos       2            </span>
<a name="l00708"></a>00708 <span class="preprocessor">#define TCC_DBGCTRL_FDDBD           (0x1ul &lt;&lt; TCC_DBGCTRL_FDDBD_Pos)</span>
<a name="l00709"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad2278d93889d4b210296c4d485a1f1c1">00709</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_DBGCTRL_MASK            0x05ul       </span>
<a name="l00711"></a>00711 <span class="preprocessor"></span><span class="comment">/* -------- TCC_EVCTRL : (TCC Offset: 0x20) (R/W 32) Event Control -------- */</span>
<a name="l00712"></a>00712 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00713"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html">00713</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00714"></a>00714     <span class="keyword">struct </span>{
<a name="l00715"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#a9a0cdfc6275dac67f98c84c7bd4ca747">00715</a>         uint32_t EVACT0:3;         
<a name="l00716"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#aff1f4b358a9160e09a01bc3d4162bce6">00716</a>         uint32_t EVACT1:3;         
<a name="l00717"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#aa2502e80845db1481178abacbb53e501">00717</a>         uint32_t CNTSEL:2;         
<a name="l00718"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#a6b6803f8a88b1e813bdc6531ba4cc204">00718</a>         uint32_t OVFEO:1;          
<a name="l00719"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#ad3ff625876743189cb750a6e4a9ef23c">00719</a>         uint32_t TRGEO:1;          
<a name="l00720"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#a5cb394a615a827f1a11f2bf42c231f9c">00720</a>         uint32_t CNTEO:1;          
<a name="l00721"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#aa6bd42cb8e60f0e42740d90d68a9e780">00721</a>         uint32_t :1;               
<a name="l00722"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#aca160e5090aca4b894315f6de84d784c">00722</a>         uint32_t TCINV0:1;         
<a name="l00723"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#ae506e35d0447b0b73155365a2e8791d0">00723</a>         uint32_t TCINV1:1;         
<a name="l00724"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#ae51f701dcacd6013974a7b6a25e39d8a">00724</a>         uint32_t TCEI0:1;          
<a name="l00725"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#a64f9b25c1d724880f1fdcae732b778af">00725</a>         uint32_t TCEI1:1;          
<a name="l00726"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#abfdd37dfbf186303413125f2b1eb5e3e">00726</a>         uint32_t MCEI0:1;          
<a name="l00727"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#a0e2b8d1907fecb9e45d5fd63b2232f4a">00727</a>         uint32_t MCEI1:1;          
<a name="l00728"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#ae486dd866460b5f624a3d1d5f59a6c6c">00728</a>         uint32_t MCEI2:1;          
<a name="l00729"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#a11d03906c2c2e764aab96c00e9492213">00729</a>         uint32_t MCEI3:1;          
<a name="l00730"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#a27d77f1e47d4d569e0dd37c264cd84ff">00730</a>         uint32_t :4;               
<a name="l00731"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#afa3ac80cf324c04ec5d68cfa117a8b81">00731</a>         uint32_t MCEO0:1;          
<a name="l00732"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#a563f03afa699cb8029613548cb10d213">00732</a>         uint32_t MCEO1:1;          
<a name="l00733"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#abfc33a94a62d8aa02849ca770b8558dd">00733</a>         uint32_t MCEO2:1;          
<a name="l00734"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#a3ad5ac4cda06e19d725c6f43c2661f6e">00734</a>         uint32_t MCEO3:1;          
<a name="l00735"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#a336995704eff582ff47ebeae67e1bb25">00735</a>         uint32_t :4;               
<a name="l00736"></a>00736     } bit;                       
<a name="l00737"></a>00737     <span class="keyword">struct </span>{
<a name="l00738"></a>00738         uint32_t :12;              
<a name="l00739"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#ab5dde320fd48aa3cf24e2227a61467b2">00739</a>         uint32_t TCINV:2;          
<a name="l00740"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#adfa98686b0a123075954f4aa0eba279a">00740</a>         uint32_t TCEI:2;           
<a name="l00741"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#aac02140d5d9dd26e767abd5e2f20642a">00741</a>         uint32_t MCEI:4;           
<a name="l00742"></a>00742         uint32_t :4;               
<a name="l00743"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#ad7867cc2c0dfeac1e63cc5c03eb387cd">00743</a>         uint32_t MCEO:4;           
<a name="l00744"></a>00744         uint32_t :4;               
<a name="l00745"></a>00745     } vec;                       
<a name="l00746"></a><a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#a81c4794c72defc309da8c1fadfdb4ce9">00746</a>     uint32_t <a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html#a81c4794c72defc309da8c1fadfdb4ce9">reg</a>;                
<a name="l00747"></a>00747 } <a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html">TCC_EVCTRL_Type</a>;
<a name="l00748"></a>00748 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00749"></a>00749 
<a name="l00750"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga30c14bbb92698aab05b729a7644af7b8">00750</a> <span class="preprocessor">#define TCC_EVCTRL_OFFSET           0x20         </span>
<a name="l00751"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga502d3a4e97d058043bec413c080708e9">00751</a> <span class="preprocessor">#define TCC_EVCTRL_RESETVALUE       0x00000000ul </span>
<a name="l00753"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaa3e2449eae58d3ef88f4cf52816c4c20">00753</a> <span class="preprocessor">#define TCC_EVCTRL_EVACT0_Pos       0            </span>
<a name="l00754"></a>00754 <span class="preprocessor">#define TCC_EVCTRL_EVACT0_Msk       (0x7ul &lt;&lt; TCC_EVCTRL_EVACT0_Pos)</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_EVACT0(value)    (TCC_EVCTRL_EVACT0_Msk &amp; ((value) &lt;&lt; TCC_EVCTRL_EVACT0_Pos))</span>
<a name="l00756"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga3ba8b3dc891abf550f7eb01b234ef5c6">00756</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_EVCTRL_EVACT0_OFF_Val       0x0ul  </span>
<a name="l00757"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac94dcc9808c0c323536a36ef19cc04d4">00757</a> <span class="preprocessor">#define   TCC_EVCTRL_EVACT0_RETRIGGER_Val 0x1ul  </span>
<a name="l00758"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga166eaa972b7e6f66387006941134d028">00758</a> <span class="preprocessor">#define   TCC_EVCTRL_EVACT0_COUNTEV_Val   0x2ul  </span>
<a name="l00759"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac05e5e8615b0fb5dcb90eb1c8eb4b8fe">00759</a> <span class="preprocessor">#define   TCC_EVCTRL_EVACT0_START_Val     0x3ul  </span>
<a name="l00760"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga8429cef464b00f7c6bbc13a587375689">00760</a> <span class="preprocessor">#define   TCC_EVCTRL_EVACT0_INC_Val       0x4ul  </span>
<a name="l00761"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga583a6f52e05818d2792e70a607432cc6">00761</a> <span class="preprocessor">#define   TCC_EVCTRL_EVACT0_COUNT_Val     0x5ul  </span>
<a name="l00762"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga3dd28317ca3247349e572fa966ece270">00762</a> <span class="preprocessor">#define   TCC_EVCTRL_EVACT0_FAULT_Val     0x7ul  </span>
<a name="l00763"></a>00763 <span class="preprocessor">#define TCC_EVCTRL_EVACT0_OFF       (TCC_EVCTRL_EVACT0_OFF_Val     &lt;&lt; TCC_EVCTRL_EVACT0_Pos)</span>
<a name="l00764"></a>00764 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_EVACT0_RETRIGGER (TCC_EVCTRL_EVACT0_RETRIGGER_Val &lt;&lt; TCC_EVCTRL_EVACT0_Pos)</span>
<a name="l00765"></a>00765 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_EVACT0_COUNTEV   (TCC_EVCTRL_EVACT0_COUNTEV_Val &lt;&lt; TCC_EVCTRL_EVACT0_Pos)</span>
<a name="l00766"></a>00766 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_EVACT0_START     (TCC_EVCTRL_EVACT0_START_Val   &lt;&lt; TCC_EVCTRL_EVACT0_Pos)</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_EVACT0_INC       (TCC_EVCTRL_EVACT0_INC_Val     &lt;&lt; TCC_EVCTRL_EVACT0_Pos)</span>
<a name="l00768"></a>00768 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_EVACT0_COUNT     (TCC_EVCTRL_EVACT0_COUNT_Val   &lt;&lt; TCC_EVCTRL_EVACT0_Pos)</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_EVACT0_FAULT     (TCC_EVCTRL_EVACT0_FAULT_Val   &lt;&lt; TCC_EVCTRL_EVACT0_Pos)</span>
<a name="l00770"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gada1f071c882b1c68121a6d6db44527e2">00770</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_EVACT1_Pos       3            </span>
<a name="l00771"></a>00771 <span class="preprocessor">#define TCC_EVCTRL_EVACT1_Msk       (0x7ul &lt;&lt; TCC_EVCTRL_EVACT1_Pos)</span>
<a name="l00772"></a>00772 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_EVACT1(value)    (TCC_EVCTRL_EVACT1_Msk &amp; ((value) &lt;&lt; TCC_EVCTRL_EVACT1_Pos))</span>
<a name="l00773"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga49597ad47ecd4badc3bc7d5f4f2ff7e5">00773</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_EVCTRL_EVACT1_OFF_Val       0x0ul  </span>
<a name="l00774"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga9d2f6884ed5da6e3248172b59236b562">00774</a> <span class="preprocessor">#define   TCC_EVCTRL_EVACT1_RETRIGGER_Val 0x1ul  </span>
<a name="l00775"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaa4361ca908de2ee8ebbbde80cf4df719">00775</a> <span class="preprocessor">#define   TCC_EVCTRL_EVACT1_DIR_Val       0x2ul  </span>
<a name="l00776"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga96c6734b829a2429c9a458dc1f17f74d">00776</a> <span class="preprocessor">#define   TCC_EVCTRL_EVACT1_STOP_Val      0x3ul  </span>
<a name="l00777"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga50c7b0aee929c3320582370f406fa345">00777</a> <span class="preprocessor">#define   TCC_EVCTRL_EVACT1_DEC_Val       0x4ul  </span>
<a name="l00778"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad65bf5f8cc669d5c2833e610381ede16">00778</a> <span class="preprocessor">#define   TCC_EVCTRL_EVACT1_PPW_Val       0x5ul  </span>
<a name="l00779"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga3c8260261d3246656b53ff1a1df3dbd4">00779</a> <span class="preprocessor">#define   TCC_EVCTRL_EVACT1_PWP_Val       0x6ul  </span>
<a name="l00780"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga3de4e07c14fc85cfbb1f76b8f5049f46">00780</a> <span class="preprocessor">#define   TCC_EVCTRL_EVACT1_FAULT_Val     0x7ul  </span>
<a name="l00781"></a>00781 <span class="preprocessor">#define TCC_EVCTRL_EVACT1_OFF       (TCC_EVCTRL_EVACT1_OFF_Val     &lt;&lt; TCC_EVCTRL_EVACT1_Pos)</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_EVACT1_RETRIGGER (TCC_EVCTRL_EVACT1_RETRIGGER_Val &lt;&lt; TCC_EVCTRL_EVACT1_Pos)</span>
<a name="l00783"></a>00783 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_EVACT1_DIR       (TCC_EVCTRL_EVACT1_DIR_Val     &lt;&lt; TCC_EVCTRL_EVACT1_Pos)</span>
<a name="l00784"></a>00784 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_EVACT1_STOP      (TCC_EVCTRL_EVACT1_STOP_Val    &lt;&lt; TCC_EVCTRL_EVACT1_Pos)</span>
<a name="l00785"></a>00785 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_EVACT1_DEC       (TCC_EVCTRL_EVACT1_DEC_Val     &lt;&lt; TCC_EVCTRL_EVACT1_Pos)</span>
<a name="l00786"></a>00786 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_EVACT1_PPW       (TCC_EVCTRL_EVACT1_PPW_Val     &lt;&lt; TCC_EVCTRL_EVACT1_Pos)</span>
<a name="l00787"></a>00787 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_EVACT1_PWP       (TCC_EVCTRL_EVACT1_PWP_Val     &lt;&lt; TCC_EVCTRL_EVACT1_Pos)</span>
<a name="l00788"></a>00788 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_EVACT1_FAULT     (TCC_EVCTRL_EVACT1_FAULT_Val   &lt;&lt; TCC_EVCTRL_EVACT1_Pos)</span>
<a name="l00789"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gae74d96924a85770b114b26497558bc10">00789</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_CNTSEL_Pos       6            </span>
<a name="l00790"></a>00790 <span class="preprocessor">#define TCC_EVCTRL_CNTSEL_Msk       (0x3ul &lt;&lt; TCC_EVCTRL_CNTSEL_Pos)</span>
<a name="l00791"></a>00791 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_CNTSEL(value)    (TCC_EVCTRL_CNTSEL_Msk &amp; ((value) &lt;&lt; TCC_EVCTRL_CNTSEL_Pos))</span>
<a name="l00792"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga6b0dbea0f015556a2f82dd810498d8b9">00792</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_EVCTRL_CNTSEL_START_Val     0x0ul  </span>
<a name="l00793"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga7b614ceff03c6718b96e7e09fbcd6308">00793</a> <span class="preprocessor">#define   TCC_EVCTRL_CNTSEL_END_Val       0x1ul  </span>
<a name="l00794"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gacb6b351d27dd1a742733d00d666a5513">00794</a> <span class="preprocessor">#define   TCC_EVCTRL_CNTSEL_BETWEEN_Val   0x2ul  </span>
<a name="l00795"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga1f6a4d6c76708fd01738a1ed7af8d3d2">00795</a> <span class="preprocessor">#define   TCC_EVCTRL_CNTSEL_BOUNDARY_Val  0x3ul  </span>
<a name="l00796"></a>00796 <span class="preprocessor">#define TCC_EVCTRL_CNTSEL_START     (TCC_EVCTRL_CNTSEL_START_Val   &lt;&lt; TCC_EVCTRL_CNTSEL_Pos)</span>
<a name="l00797"></a>00797 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_CNTSEL_END       (TCC_EVCTRL_CNTSEL_END_Val     &lt;&lt; TCC_EVCTRL_CNTSEL_Pos)</span>
<a name="l00798"></a>00798 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_CNTSEL_BETWEEN   (TCC_EVCTRL_CNTSEL_BETWEEN_Val &lt;&lt; TCC_EVCTRL_CNTSEL_Pos)</span>
<a name="l00799"></a>00799 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_CNTSEL_BOUNDARY  (TCC_EVCTRL_CNTSEL_BOUNDARY_Val &lt;&lt; TCC_EVCTRL_CNTSEL_Pos)</span>
<a name="l00800"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga8bb76197d891216a3ed5b55209e37ae1">00800</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_OVFEO_Pos        8            </span>
<a name="l00801"></a>00801 <span class="preprocessor">#define TCC_EVCTRL_OVFEO            (0x1ul &lt;&lt; TCC_EVCTRL_OVFEO_Pos)</span>
<a name="l00802"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga9a8c1fcab507cdd4ff956a7326e7a28f">00802</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_TRGEO_Pos        9            </span>
<a name="l00803"></a>00803 <span class="preprocessor">#define TCC_EVCTRL_TRGEO            (0x1ul &lt;&lt; TCC_EVCTRL_TRGEO_Pos)</span>
<a name="l00804"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga118b43f2ae9e485d623a4dc50a2bf501">00804</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_CNTEO_Pos        10           </span>
<a name="l00805"></a>00805 <span class="preprocessor">#define TCC_EVCTRL_CNTEO            (0x1ul &lt;&lt; TCC_EVCTRL_CNTEO_Pos)</span>
<a name="l00806"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga7daf4150ce0d26a90f17b7d20997e5b0">00806</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_TCINV0_Pos       12           </span>
<a name="l00807"></a>00807 <span class="preprocessor">#define TCC_EVCTRL_TCINV0           (1 &lt;&lt; TCC_EVCTRL_TCINV0_Pos)</span>
<a name="l00808"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga8eac0133c857f9d5e1b7f58578a62379">00808</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_TCINV1_Pos       13           </span>
<a name="l00809"></a>00809 <span class="preprocessor">#define TCC_EVCTRL_TCINV1           (1 &lt;&lt; TCC_EVCTRL_TCINV1_Pos)</span>
<a name="l00810"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga517b9a375c6274ec2b3545cbfafd3346">00810</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_TCINV_Pos        12           </span>
<a name="l00811"></a>00811 <span class="preprocessor">#define TCC_EVCTRL_TCINV_Msk        (0x3ul &lt;&lt; TCC_EVCTRL_TCINV_Pos)</span>
<a name="l00812"></a>00812 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_TCINV(value)     (TCC_EVCTRL_TCINV_Msk &amp; ((value) &lt;&lt; TCC_EVCTRL_TCINV_Pos))</span>
<a name="l00813"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gacc41fea83dd54e9516713957185d65ae">00813</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_TCEI0_Pos        14           </span>
<a name="l00814"></a>00814 <span class="preprocessor">#define TCC_EVCTRL_TCEI0            (1 &lt;&lt; TCC_EVCTRL_TCEI0_Pos)</span>
<a name="l00815"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaa22f3652527ed343b276b3b9cf7e41c1">00815</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_TCEI1_Pos        15           </span>
<a name="l00816"></a>00816 <span class="preprocessor">#define TCC_EVCTRL_TCEI1            (1 &lt;&lt; TCC_EVCTRL_TCEI1_Pos)</span>
<a name="l00817"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga2397bec0cdbb979500f01de4c0208791">00817</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_TCEI_Pos         14           </span>
<a name="l00818"></a>00818 <span class="preprocessor">#define TCC_EVCTRL_TCEI_Msk         (0x3ul &lt;&lt; TCC_EVCTRL_TCEI_Pos)</span>
<a name="l00819"></a>00819 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_TCEI(value)      (TCC_EVCTRL_TCEI_Msk &amp; ((value) &lt;&lt; TCC_EVCTRL_TCEI_Pos))</span>
<a name="l00820"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga9dc28ae04e33ff52657fe94360a485b5">00820</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_MCEI0_Pos        16           </span>
<a name="l00821"></a>00821 <span class="preprocessor">#define TCC_EVCTRL_MCEI0            (1 &lt;&lt; TCC_EVCTRL_MCEI0_Pos)</span>
<a name="l00822"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga99531339cefe0e44514da5695584f249">00822</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_MCEI1_Pos        17           </span>
<a name="l00823"></a>00823 <span class="preprocessor">#define TCC_EVCTRL_MCEI1            (1 &lt;&lt; TCC_EVCTRL_MCEI1_Pos)</span>
<a name="l00824"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac42d27e9c0a0307f5d19d37b0eb9ab2f">00824</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_MCEI2_Pos        18           </span>
<a name="l00825"></a>00825 <span class="preprocessor">#define TCC_EVCTRL_MCEI2            (1 &lt;&lt; TCC_EVCTRL_MCEI2_Pos)</span>
<a name="l00826"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga46f2694c6d9395064ec8a6d01bfeb945">00826</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_MCEI3_Pos        19           </span>
<a name="l00827"></a>00827 <span class="preprocessor">#define TCC_EVCTRL_MCEI3            (1 &lt;&lt; TCC_EVCTRL_MCEI3_Pos)</span>
<a name="l00828"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac04e8f1b91b2c84d40e481c2211f8f1a">00828</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_MCEI_Pos         16           </span>
<a name="l00829"></a>00829 <span class="preprocessor">#define TCC_EVCTRL_MCEI_Msk         (0xFul &lt;&lt; TCC_EVCTRL_MCEI_Pos)</span>
<a name="l00830"></a>00830 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_MCEI(value)      (TCC_EVCTRL_MCEI_Msk &amp; ((value) &lt;&lt; TCC_EVCTRL_MCEI_Pos))</span>
<a name="l00831"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga9fc4863479d6632016b5d38f28b99edd">00831</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_MCEO0_Pos        24           </span>
<a name="l00832"></a>00832 <span class="preprocessor">#define TCC_EVCTRL_MCEO0            (1 &lt;&lt; TCC_EVCTRL_MCEO0_Pos)</span>
<a name="l00833"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaf96f8b5df088326ebdd00e07f9ae3a99">00833</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_MCEO1_Pos        25           </span>
<a name="l00834"></a>00834 <span class="preprocessor">#define TCC_EVCTRL_MCEO1            (1 &lt;&lt; TCC_EVCTRL_MCEO1_Pos)</span>
<a name="l00835"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaed199e4b713c8916817ea083460d28a7">00835</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_MCEO2_Pos        26           </span>
<a name="l00836"></a>00836 <span class="preprocessor">#define TCC_EVCTRL_MCEO2            (1 &lt;&lt; TCC_EVCTRL_MCEO2_Pos)</span>
<a name="l00837"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad3fe3f5bfd609f92010a7fa14cffca8b">00837</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_MCEO3_Pos        27           </span>
<a name="l00838"></a>00838 <span class="preprocessor">#define TCC_EVCTRL_MCEO3            (1 &lt;&lt; TCC_EVCTRL_MCEO3_Pos)</span>
<a name="l00839"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga183a826fe7ed3deda2cac35d635fcb86">00839</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_MCEO_Pos         24           </span>
<a name="l00840"></a>00840 <span class="preprocessor">#define TCC_EVCTRL_MCEO_Msk         (0xFul &lt;&lt; TCC_EVCTRL_MCEO_Pos)</span>
<a name="l00841"></a>00841 <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_MCEO(value)      (TCC_EVCTRL_MCEO_Msk &amp; ((value) &lt;&lt; TCC_EVCTRL_MCEO_Pos))</span>
<a name="l00842"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga93de5e50f634a349515fc1015f82d994">00842</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_EVCTRL_MASK             0x0F0FF7FFul </span>
<a name="l00844"></a>00844 <span class="preprocessor"></span><span class="comment">/* -------- TCC_INTENCLR : (TCC Offset: 0x24) (R/W 32) Interrupt Enable Clear -------- */</span>
<a name="l00845"></a>00845 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00846"></a><a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html">00846</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00847"></a>00847     <span class="keyword">struct </span>{
<a name="l00848"></a><a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html#ac6a617a4402ed62ce8e251ef06f7e8a2">00848</a>         uint32_t OVF:1;            
<a name="l00849"></a><a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html#afd0f3827e5f71bdecfddeb22e8f3c7a5">00849</a>         uint32_t TRG:1;            
<a name="l00850"></a><a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html#aacf515c6455428ed6aae69f183a1e36b">00850</a>         uint32_t CNT:1;            
<a name="l00851"></a><a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html#aa71e499dcff0148d40a32b304221cc54">00851</a>         uint32_t ERR:1;            
<a name="l00852"></a><a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html#a27b732f7933111d7e6fd562458673b78">00852</a>         uint32_t :7;               
<a name="l00853"></a><a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html#a99c34aee5bebec5d35c839d04d8c6cd1">00853</a>         uint32_t DFS:1;            
<a name="l00854"></a><a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html#a4c7c47dfdd5a3c509ff874555d77a2e1">00854</a>         uint32_t FAULTA:1;         
<a name="l00855"></a><a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html#aa09b86bf223390a74a860b50ddde30de">00855</a>         uint32_t FAULTB:1;         
<a name="l00856"></a><a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html#a5e68e07421de78e592d209263dd3a951">00856</a>         uint32_t FAULT0:1;         
<a name="l00857"></a><a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html#ad6c33af61cc2e852e37ac5eeaeedf84f">00857</a>         uint32_t FAULT1:1;         
<a name="l00858"></a><a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html#aed23b70b82b1fb9b47583387bafa4b38">00858</a>         uint32_t MC0:1;            
<a name="l00859"></a><a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html#a5d8a106a385ab3b34a4c0d891fe45090">00859</a>         uint32_t MC1:1;            
<a name="l00860"></a><a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html#a2d8932501daab5264124bbbd22a58c6b">00860</a>         uint32_t MC2:1;            
<a name="l00861"></a><a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html#a163d420f51e19cf42ad557c4e0f8443c">00861</a>         uint32_t MC3:1;            
<a name="l00862"></a><a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html#a186ffa90d01bf17f0e3467cbc882ff55">00862</a>         uint32_t :12;              
<a name="l00863"></a>00863     } bit;                       
<a name="l00864"></a>00864     <span class="keyword">struct </span>{
<a name="l00865"></a>00865         uint32_t :16;              
<a name="l00866"></a><a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html#a3115b7d0a309a1eb888fa8eee3e89587">00866</a>         uint32_t MC:4;             
<a name="l00867"></a>00867         uint32_t :12;              
<a name="l00868"></a>00868     } vec;                       
<a name="l00869"></a><a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html#aa731aa9cfbd86eb5d3915db7308cc486">00869</a>     uint32_t <a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html#aa731aa9cfbd86eb5d3915db7308cc486">reg</a>;                
<a name="l00870"></a>00870 } <a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html">TCC_INTENCLR_Type</a>;
<a name="l00871"></a>00871 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00872"></a>00872 
<a name="l00873"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga1cbbd7df339ca6d25d2d3ec58ff44315">00873</a> <span class="preprocessor">#define TCC_INTENCLR_OFFSET         0x24         </span>
<a name="l00874"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga7def36255aad3da171799503a7f686d2">00874</a> <span class="preprocessor">#define TCC_INTENCLR_RESETVALUE     0x00000000ul </span>
<a name="l00876"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga16dc1a1c5ea4eb42a8e1c644e55a05da">00876</a> <span class="preprocessor">#define TCC_INTENCLR_OVF_Pos        0            </span>
<a name="l00877"></a>00877 <span class="preprocessor">#define TCC_INTENCLR_OVF            (0x1ul &lt;&lt; TCC_INTENCLR_OVF_Pos)</span>
<a name="l00878"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaecac70cad2f81a3f9781bb037b35eb5e">00878</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENCLR_TRG_Pos        1            </span>
<a name="l00879"></a>00879 <span class="preprocessor">#define TCC_INTENCLR_TRG            (0x1ul &lt;&lt; TCC_INTENCLR_TRG_Pos)</span>
<a name="l00880"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga30a9a746b5b369ca10a8b79c1ca55cbd">00880</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENCLR_CNT_Pos        2            </span>
<a name="l00881"></a>00881 <span class="preprocessor">#define TCC_INTENCLR_CNT            (0x1ul &lt;&lt; TCC_INTENCLR_CNT_Pos)</span>
<a name="l00882"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga6ca843c8d9e9aabc9903b21c4791dd87">00882</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENCLR_ERR_Pos        3            </span>
<a name="l00883"></a>00883 <span class="preprocessor">#define TCC_INTENCLR_ERR            (0x1ul &lt;&lt; TCC_INTENCLR_ERR_Pos)</span>
<a name="l00884"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga2a9d5dd11162a593bff3bd30330ced1e">00884</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENCLR_DFS_Pos        11           </span>
<a name="l00885"></a>00885 <span class="preprocessor">#define TCC_INTENCLR_DFS            (0x1ul &lt;&lt; TCC_INTENCLR_DFS_Pos)</span>
<a name="l00886"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga923604735a9f378ab41f75dd7aa6acc8">00886</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENCLR_FAULTA_Pos     12           </span>
<a name="l00887"></a>00887 <span class="preprocessor">#define TCC_INTENCLR_FAULTA         (0x1ul &lt;&lt; TCC_INTENCLR_FAULTA_Pos)</span>
<a name="l00888"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga6a052f2fc715427b067612b7726293ba">00888</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENCLR_FAULTB_Pos     13           </span>
<a name="l00889"></a>00889 <span class="preprocessor">#define TCC_INTENCLR_FAULTB         (0x1ul &lt;&lt; TCC_INTENCLR_FAULTB_Pos)</span>
<a name="l00890"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gabefb7fead743663aa0c8a242b5f7ced0">00890</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENCLR_FAULT0_Pos     14           </span>
<a name="l00891"></a>00891 <span class="preprocessor">#define TCC_INTENCLR_FAULT0         (0x1ul &lt;&lt; TCC_INTENCLR_FAULT0_Pos)</span>
<a name="l00892"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaadf2b97fa1520e87d39b1dcf65aa47af">00892</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENCLR_FAULT1_Pos     15           </span>
<a name="l00893"></a>00893 <span class="preprocessor">#define TCC_INTENCLR_FAULT1         (0x1ul &lt;&lt; TCC_INTENCLR_FAULT1_Pos)</span>
<a name="l00894"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad9d20c34f33e188df3ba0647a15dde05">00894</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENCLR_MC0_Pos        16           </span>
<a name="l00895"></a>00895 <span class="preprocessor">#define TCC_INTENCLR_MC0            (1 &lt;&lt; TCC_INTENCLR_MC0_Pos)</span>
<a name="l00896"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga148e2c10da8c806a5f8d3542f18d747e">00896</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENCLR_MC1_Pos        17           </span>
<a name="l00897"></a>00897 <span class="preprocessor">#define TCC_INTENCLR_MC1            (1 &lt;&lt; TCC_INTENCLR_MC1_Pos)</span>
<a name="l00898"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga9c9e431a6e26994a67a6b424b9ff7cbd">00898</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENCLR_MC2_Pos        18           </span>
<a name="l00899"></a>00899 <span class="preprocessor">#define TCC_INTENCLR_MC2            (1 &lt;&lt; TCC_INTENCLR_MC2_Pos)</span>
<a name="l00900"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaa3965b6fb10f99d772d55b9f4372bf9c">00900</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENCLR_MC3_Pos        19           </span>
<a name="l00901"></a>00901 <span class="preprocessor">#define TCC_INTENCLR_MC3            (1 &lt;&lt; TCC_INTENCLR_MC3_Pos)</span>
<a name="l00902"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga4465de034c5ba76405e593d37891a313">00902</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENCLR_MC_Pos         16           </span>
<a name="l00903"></a>00903 <span class="preprocessor">#define TCC_INTENCLR_MC_Msk         (0xFul &lt;&lt; TCC_INTENCLR_MC_Pos)</span>
<a name="l00904"></a>00904 <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENCLR_MC(value)      (TCC_INTENCLR_MC_Msk &amp; ((value) &lt;&lt; TCC_INTENCLR_MC_Pos))</span>
<a name="l00905"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaa6395f7b4e6bc568fca5d6feea1d86d5">00905</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENCLR_MASK           0x000FF80Ful </span>
<a name="l00907"></a>00907 <span class="preprocessor"></span><span class="comment">/* -------- TCC_INTENSET : (TCC Offset: 0x28) (R/W 32) Interrupt Enable Set -------- */</span>
<a name="l00908"></a>00908 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00909"></a><a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html">00909</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00910"></a>00910     <span class="keyword">struct </span>{
<a name="l00911"></a><a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html#ae4b60e0704b882b2239af499d1b0e136">00911</a>         uint32_t OVF:1;            
<a name="l00912"></a><a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html#a656e928831aad4661dea05012a76498f">00912</a>         uint32_t TRG:1;            
<a name="l00913"></a><a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html#a40abc160b4aae540a6918954d22bc96e">00913</a>         uint32_t CNT:1;            
<a name="l00914"></a><a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html#a9a90d995c9a786c6afc136ffd1c6b03c">00914</a>         uint32_t ERR:1;            
<a name="l00915"></a><a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html#ad0f1cbb5267d659001d0ad283e9112dd">00915</a>         uint32_t :7;               
<a name="l00916"></a><a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html#ab1add33ef481f0b0bb9d66b8d10d7a4e">00916</a>         uint32_t DFS:1;            
<a name="l00917"></a><a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html#afe6343da354e560161490c0a91e321c9">00917</a>         uint32_t FAULTA:1;         
<a name="l00918"></a><a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html#a00f88191f08d729605e5a51523548fc2">00918</a>         uint32_t FAULTB:1;         
<a name="l00919"></a><a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html#ab1c77b6330388cf8c45c1e9c23aa6de7">00919</a>         uint32_t FAULT0:1;         
<a name="l00920"></a><a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html#aa9894906a772800c45d6f97f9652aabd">00920</a>         uint32_t FAULT1:1;         
<a name="l00921"></a><a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html#a156394693aaae0d2623aebd213daae6f">00921</a>         uint32_t MC0:1;            
<a name="l00922"></a><a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html#ac7bad345418f1dea90599b6e498483ca">00922</a>         uint32_t MC1:1;            
<a name="l00923"></a><a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html#a4aa8f3e6e03e2596403740dab34b38b3">00923</a>         uint32_t MC2:1;            
<a name="l00924"></a><a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html#a8e5660ab399865238c54a3df3cdef29b">00924</a>         uint32_t MC3:1;            
<a name="l00925"></a><a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html#ab80aaae931acadc0896b411380cc48c9">00925</a>         uint32_t :12;              
<a name="l00926"></a>00926     } bit;                       
<a name="l00927"></a>00927     <span class="keyword">struct </span>{
<a name="l00928"></a>00928         uint32_t :16;              
<a name="l00929"></a><a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html#ab9bcab889ef30bb96044aabab376e767">00929</a>         uint32_t MC:4;             
<a name="l00930"></a>00930         uint32_t :12;              
<a name="l00931"></a>00931     } vec;                       
<a name="l00932"></a><a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html#a9c231a239ea80d335366576786d92629">00932</a>     uint32_t <a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html#a9c231a239ea80d335366576786d92629">reg</a>;                
<a name="l00933"></a>00933 } <a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html">TCC_INTENSET_Type</a>;
<a name="l00934"></a>00934 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00935"></a>00935 
<a name="l00936"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga82bb3056fd12e972923a61fa8c843da9">00936</a> <span class="preprocessor">#define TCC_INTENSET_OFFSET         0x28         </span>
<a name="l00937"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga54ad13243dec9ec2cc0375a2996c30b6">00937</a> <span class="preprocessor">#define TCC_INTENSET_RESETVALUE     0x00000000ul </span>
<a name="l00939"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaae07116238f04564a84ea2de3b5d9973">00939</a> <span class="preprocessor">#define TCC_INTENSET_OVF_Pos        0            </span>
<a name="l00940"></a>00940 <span class="preprocessor">#define TCC_INTENSET_OVF            (0x1ul &lt;&lt; TCC_INTENSET_OVF_Pos)</span>
<a name="l00941"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga3ae8fa3882198d4b5e63f12495b0e7ea">00941</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENSET_TRG_Pos        1            </span>
<a name="l00942"></a>00942 <span class="preprocessor">#define TCC_INTENSET_TRG            (0x1ul &lt;&lt; TCC_INTENSET_TRG_Pos)</span>
<a name="l00943"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaf65b3262179f2163e9a34dfea0b7e236">00943</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENSET_CNT_Pos        2            </span>
<a name="l00944"></a>00944 <span class="preprocessor">#define TCC_INTENSET_CNT            (0x1ul &lt;&lt; TCC_INTENSET_CNT_Pos)</span>
<a name="l00945"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga5dbfe35de7ae404c1679096ee86c5ecc">00945</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENSET_ERR_Pos        3            </span>
<a name="l00946"></a>00946 <span class="preprocessor">#define TCC_INTENSET_ERR            (0x1ul &lt;&lt; TCC_INTENSET_ERR_Pos)</span>
<a name="l00947"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gae503b01399564472b34d04d090b9782e">00947</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENSET_DFS_Pos        11           </span>
<a name="l00948"></a>00948 <span class="preprocessor">#define TCC_INTENSET_DFS            (0x1ul &lt;&lt; TCC_INTENSET_DFS_Pos)</span>
<a name="l00949"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac735be925fb4c9dc06e2798b0d1916e0">00949</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENSET_FAULTA_Pos     12           </span>
<a name="l00950"></a>00950 <span class="preprocessor">#define TCC_INTENSET_FAULTA         (0x1ul &lt;&lt; TCC_INTENSET_FAULTA_Pos)</span>
<a name="l00951"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga477b6d4e9996cc5329fec59c687327af">00951</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENSET_FAULTB_Pos     13           </span>
<a name="l00952"></a>00952 <span class="preprocessor">#define TCC_INTENSET_FAULTB         (0x1ul &lt;&lt; TCC_INTENSET_FAULTB_Pos)</span>
<a name="l00953"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gada8a7a66ce25dec67fad710168a4ca3c">00953</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENSET_FAULT0_Pos     14           </span>
<a name="l00954"></a>00954 <span class="preprocessor">#define TCC_INTENSET_FAULT0         (0x1ul &lt;&lt; TCC_INTENSET_FAULT0_Pos)</span>
<a name="l00955"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga4c7d1301df480e2ec0f9bf7b544bec6b">00955</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENSET_FAULT1_Pos     15           </span>
<a name="l00956"></a>00956 <span class="preprocessor">#define TCC_INTENSET_FAULT1         (0x1ul &lt;&lt; TCC_INTENSET_FAULT1_Pos)</span>
<a name="l00957"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga7cae7422f7f335c9f12ffd3d78a92341">00957</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENSET_MC0_Pos        16           </span>
<a name="l00958"></a>00958 <span class="preprocessor">#define TCC_INTENSET_MC0            (1 &lt;&lt; TCC_INTENSET_MC0_Pos)</span>
<a name="l00959"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaf994474b8127e42d0166faf39d663494">00959</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENSET_MC1_Pos        17           </span>
<a name="l00960"></a>00960 <span class="preprocessor">#define TCC_INTENSET_MC1            (1 &lt;&lt; TCC_INTENSET_MC1_Pos)</span>
<a name="l00961"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gabd77a519d05b084281f871774d8a1025">00961</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENSET_MC2_Pos        18           </span>
<a name="l00962"></a>00962 <span class="preprocessor">#define TCC_INTENSET_MC2            (1 &lt;&lt; TCC_INTENSET_MC2_Pos)</span>
<a name="l00963"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga8bd95abf745b954c0ab60a12037657a2">00963</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENSET_MC3_Pos        19           </span>
<a name="l00964"></a>00964 <span class="preprocessor">#define TCC_INTENSET_MC3            (1 &lt;&lt; TCC_INTENSET_MC3_Pos)</span>
<a name="l00965"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad12797cbdc31045dd1377afb6a6278cb">00965</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENSET_MC_Pos         16           </span>
<a name="l00966"></a>00966 <span class="preprocessor">#define TCC_INTENSET_MC_Msk         (0xFul &lt;&lt; TCC_INTENSET_MC_Pos)</span>
<a name="l00967"></a>00967 <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENSET_MC(value)      (TCC_INTENSET_MC_Msk &amp; ((value) &lt;&lt; TCC_INTENSET_MC_Pos))</span>
<a name="l00968"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gacea33da022369326bdf07b5bf4e6a9a9">00968</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTENSET_MASK           0x000FF80Ful </span>
<a name="l00970"></a>00970 <span class="preprocessor"></span><span class="comment">/* -------- TCC_INTFLAG : (TCC Offset: 0x2C) (R/W 32) Interrupt Flag Status and Clear -------- */</span>
<a name="l00971"></a>00971 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00972"></a><a class="code" href="union_t_c_c___i_n_t_f_l_a_g___type.html">00972</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{ <span class="comment">// __I to avoid read-modify-write on write-to-clear register</span>
<a name="l00973"></a>00973     <span class="keyword">struct </span>{
<a name="l00974"></a><a class="code" href="union_t_c_c___i_n_t_f_l_a_g___type.html#aae61d2a838cda37d1a4b9301089db92a">00974</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t OVF:1;            
<a name="l00975"></a><a class="code" href="union_t_c_c___i_n_t_f_l_a_g___type.html#a34e16e3e22ef8f386dd1b8adc553a292">00975</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TRG:1;            
<a name="l00976"></a><a class="code" href="union_t_c_c___i_n_t_f_l_a_g___type.html#ac8226042c7da2a4256cd34351f59228b">00976</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CNT:1;            
<a name="l00977"></a><a class="code" href="union_t_c_c___i_n_t_f_l_a_g___type.html#ad296939a13187db01d5705a09679fa0a">00977</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ERR:1;            
<a name="l00978"></a><a class="code" href="union_t_c_c___i_n_t_f_l_a_g___type.html#a540427e9c4ac1b56f8e5fbc2c52ae5a0">00978</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t :7;               
<a name="l00979"></a><a class="code" href="union_t_c_c___i_n_t_f_l_a_g___type.html#add042374e57f2ea56ca3f77f2ee21c47">00979</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DFS:1;            
<a name="l00980"></a><a class="code" href="union_t_c_c___i_n_t_f_l_a_g___type.html#a6146e3929567b1431808ae23d1c74658">00980</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FAULTA:1;         
<a name="l00981"></a><a class="code" href="union_t_c_c___i_n_t_f_l_a_g___type.html#a30afbb8e3f3d323a0519fae61d72d0e3">00981</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FAULTB:1;         
<a name="l00982"></a><a class="code" href="union_t_c_c___i_n_t_f_l_a_g___type.html#aec7ed559ce6e33374c53927f9ea42c4d">00982</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FAULT0:1;         
<a name="l00983"></a><a class="code" href="union_t_c_c___i_n_t_f_l_a_g___type.html#a6600c3cbdd5ec97cf3fde10d5a6b6297">00983</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FAULT1:1;         
<a name="l00984"></a><a class="code" href="union_t_c_c___i_n_t_f_l_a_g___type.html#a8b3443e0e2fae5344ee2d6b0fbff15e8">00984</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MC0:1;            
<a name="l00985"></a><a class="code" href="union_t_c_c___i_n_t_f_l_a_g___type.html#a9e29270d728143461b7e1a6dd7519c9c">00985</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MC1:1;            
<a name="l00986"></a><a class="code" href="union_t_c_c___i_n_t_f_l_a_g___type.html#a29f0e9a3ebefc0245d2e84d532e7d4e1">00986</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MC2:1;            
<a name="l00987"></a><a class="code" href="union_t_c_c___i_n_t_f_l_a_g___type.html#a936eff8f31a141af051ef9c2f081e07e">00987</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MC3:1;            
<a name="l00988"></a>00988         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t :12;              
<a name="l00989"></a>00989     } bit;                       
<a name="l00990"></a>00990     <span class="keyword">struct </span>{
<a name="l00991"></a>00991         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t :16;              
<a name="l00992"></a><a class="code" href="union_t_c_c___i_n_t_f_l_a_g___type.html#a2d8b65c238589154684809ce37a65e9b">00992</a>         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MC:4;             
<a name="l00993"></a>00993         <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t :12;              
<a name="l00994"></a>00994     } vec;                       
<a name="l00995"></a><a class="code" href="union_t_c_c___i_n_t_f_l_a_g___type.html#a0173be9daf5d5900df795bd0bc4080b6">00995</a>     uint32_t <a class="code" href="union_t_c_c___i_n_t_f_l_a_g___type.html#a0173be9daf5d5900df795bd0bc4080b6">reg</a>;                
<a name="l00996"></a>00996 } <a class="code" href="union_t_c_c___i_n_t_f_l_a_g___type.html">TCC_INTFLAG_Type</a>;
<a name="l00997"></a>00997 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00998"></a>00998 
<a name="l00999"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga693b9d7839e636ff8db758c2e18ddf5e">00999</a> <span class="preprocessor">#define TCC_INTFLAG_OFFSET          0x2C         </span>
<a name="l01000"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga4542f08e75dd5ceb9560c322374c8313">01000</a> <span class="preprocessor">#define TCC_INTFLAG_RESETVALUE      0x00000000ul </span>
<a name="l01002"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaaf296ad538701f9f401f794916f67752">01002</a> <span class="preprocessor">#define TCC_INTFLAG_OVF_Pos         0            </span>
<a name="l01003"></a>01003 <span class="preprocessor">#define TCC_INTFLAG_OVF             (0x1ul &lt;&lt; TCC_INTFLAG_OVF_Pos)</span>
<a name="l01004"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga36a06c0dca3c6aadf0bb571dbca555ee">01004</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTFLAG_TRG_Pos         1            </span>
<a name="l01005"></a>01005 <span class="preprocessor">#define TCC_INTFLAG_TRG             (0x1ul &lt;&lt; TCC_INTFLAG_TRG_Pos)</span>
<a name="l01006"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga3d2c5e6e554a9c22ada8de471ff70f76">01006</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTFLAG_CNT_Pos         2            </span>
<a name="l01007"></a>01007 <span class="preprocessor">#define TCC_INTFLAG_CNT             (0x1ul &lt;&lt; TCC_INTFLAG_CNT_Pos)</span>
<a name="l01008"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga8ec7d5bec71bbc4170274d0d8a2a831a">01008</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTFLAG_ERR_Pos         3            </span>
<a name="l01009"></a>01009 <span class="preprocessor">#define TCC_INTFLAG_ERR             (0x1ul &lt;&lt; TCC_INTFLAG_ERR_Pos)</span>
<a name="l01010"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gadb0e97b2eaf1f9abbea34376ee1e7e48">01010</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTFLAG_DFS_Pos         11           </span>
<a name="l01011"></a>01011 <span class="preprocessor">#define TCC_INTFLAG_DFS             (0x1ul &lt;&lt; TCC_INTFLAG_DFS_Pos)</span>
<a name="l01012"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gae435a9a4a0e783e20af17b5b1dd46b02">01012</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTFLAG_FAULTA_Pos      12           </span>
<a name="l01013"></a>01013 <span class="preprocessor">#define TCC_INTFLAG_FAULTA          (0x1ul &lt;&lt; TCC_INTFLAG_FAULTA_Pos)</span>
<a name="l01014"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga4d9b6e095df22778bf1c754489b48ece">01014</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTFLAG_FAULTB_Pos      13           </span>
<a name="l01015"></a>01015 <span class="preprocessor">#define TCC_INTFLAG_FAULTB          (0x1ul &lt;&lt; TCC_INTFLAG_FAULTB_Pos)</span>
<a name="l01016"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga73f43ffbcbbd258b0c3e1031d8f16b5c">01016</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTFLAG_FAULT0_Pos      14           </span>
<a name="l01017"></a>01017 <span class="preprocessor">#define TCC_INTFLAG_FAULT0          (0x1ul &lt;&lt; TCC_INTFLAG_FAULT0_Pos)</span>
<a name="l01018"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac9f78e3a5a38d1c7ef5a089587244036">01018</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTFLAG_FAULT1_Pos      15           </span>
<a name="l01019"></a>01019 <span class="preprocessor">#define TCC_INTFLAG_FAULT1          (0x1ul &lt;&lt; TCC_INTFLAG_FAULT1_Pos)</span>
<a name="l01020"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga67f3d6eb27398c5b848df2b8c1750944">01020</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTFLAG_MC0_Pos         16           </span>
<a name="l01021"></a>01021 <span class="preprocessor">#define TCC_INTFLAG_MC0             (1 &lt;&lt; TCC_INTFLAG_MC0_Pos)</span>
<a name="l01022"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac20db2ccec9841cc4f16f04978150076">01022</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTFLAG_MC1_Pos         17           </span>
<a name="l01023"></a>01023 <span class="preprocessor">#define TCC_INTFLAG_MC1             (1 &lt;&lt; TCC_INTFLAG_MC1_Pos)</span>
<a name="l01024"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga331eb0b2f2d6380cbdb7f7e069d0b575">01024</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTFLAG_MC2_Pos         18           </span>
<a name="l01025"></a>01025 <span class="preprocessor">#define TCC_INTFLAG_MC2             (1 &lt;&lt; TCC_INTFLAG_MC2_Pos)</span>
<a name="l01026"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga50d3c305dbd0a14eb93b77e7fd07a3de">01026</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTFLAG_MC3_Pos         19           </span>
<a name="l01027"></a>01027 <span class="preprocessor">#define TCC_INTFLAG_MC3             (1 &lt;&lt; TCC_INTFLAG_MC3_Pos)</span>
<a name="l01028"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga67730d67f43bede88ea7a2208e470556">01028</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTFLAG_MC_Pos          16           </span>
<a name="l01029"></a>01029 <span class="preprocessor">#define TCC_INTFLAG_MC_Msk          (0xFul &lt;&lt; TCC_INTFLAG_MC_Pos)</span>
<a name="l01030"></a>01030 <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTFLAG_MC(value)       (TCC_INTFLAG_MC_Msk &amp; ((value) &lt;&lt; TCC_INTFLAG_MC_Pos))</span>
<a name="l01031"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga0f8cf74e1a4788ece420b4679f04d783">01031</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_INTFLAG_MASK            0x000FF80Ful </span>
<a name="l01033"></a>01033 <span class="preprocessor"></span><span class="comment">/* -------- TCC_STATUS : (TCC Offset: 0x30) (R/W 32) Status -------- */</span>
<a name="l01034"></a>01034 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l01035"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html">01035</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l01036"></a>01036     <span class="keyword">struct </span>{
<a name="l01037"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#a7d617b1b42518975bbfd667d4c2d7730">01037</a>         uint32_t STOP:1;           
<a name="l01038"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#a138dd41ce87fc190478f7ee3006e0d5d">01038</a>         uint32_t IDX:1;            
<a name="l01039"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#a8b7a6252c0cca08f3b216893518395c0">01039</a>         uint32_t :1;               
<a name="l01040"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#a39f2f94e9fe569e030190b16a03af217">01040</a>         uint32_t DFS:1;            
<a name="l01041"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#a3fb2f5aa69b1aec4b6c8d9a7ced8af10">01041</a>         uint32_t SLAVE:1;          
<a name="l01042"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#af244020a9326416605fa3d484445b381">01042</a>         uint32_t PATTBV:1;         
<a name="l01043"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#aa66521dc5cf70c4024da59b72d95a83d">01043</a>         uint32_t WAVEBV:1;         
<a name="l01044"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#a745e5a06cdfc77c3727c7637adad10c4">01044</a>         uint32_t PERBV:1;          
<a name="l01045"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#a1a930eab9a46bc36d01a199dfb5c692f">01045</a>         uint32_t FAULTAIN:1;       
<a name="l01046"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#ae960752282ef40bd716579c4757a03b4">01046</a>         uint32_t FAULTBIN:1;       
<a name="l01047"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#a1ad2c7c4ad499edfe83adefc544eb0d7">01047</a>         uint32_t FAULT0IN:1;       
<a name="l01048"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#a46e013e0e1d95e96ab601121c6acd080">01048</a>         uint32_t FAULT1IN:1;       
<a name="l01049"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#a81d37c6afaf66dfb5643d8f3cab39225">01049</a>         uint32_t FAULTA:1;         
<a name="l01050"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#a808f994f9503813627800bcff725e3d6">01050</a>         uint32_t FAULTB:1;         
<a name="l01051"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#a2ee49fc06e92040181c623faad8b3ac8">01051</a>         uint32_t FAULT0:1;         
<a name="l01052"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#a1d4f1ab360724111bee1afa2447589eb">01052</a>         uint32_t FAULT1:1;         
<a name="l01053"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#ada8443e6546c4937083ab901274119a3">01053</a>         uint32_t CCBV0:1;          
<a name="l01054"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#abd35b8198caeee13f18cbd4b240c643c">01054</a>         uint32_t CCBV1:1;          
<a name="l01055"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#a0257c3cd772ee74c7200c3753622be99">01055</a>         uint32_t CCBV2:1;          
<a name="l01056"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#a675665b827180435d14a51b93955680c">01056</a>         uint32_t CCBV3:1;          
<a name="l01057"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#a7f9634ee3d156f90ac6bad0aeff67fb5">01057</a>         uint32_t :4;               
<a name="l01058"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#aa35bf0a09b430cae7a9df8368f3f434f">01058</a>         uint32_t CMP0:1;           
<a name="l01059"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#a96f498ecd6d2210c0047a217601b5a12">01059</a>         uint32_t CMP1:1;           
<a name="l01060"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#ae30809034aeb6227b5d1c94b15a6f780">01060</a>         uint32_t CMP2:1;           
<a name="l01061"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#ab4609d26d7dcc8e8d63c5511dd10d1af">01061</a>         uint32_t CMP3:1;           
<a name="l01062"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#a8f0a8175364657f70eb8ca909353b2f3">01062</a>         uint32_t :4;               
<a name="l01063"></a>01063     } bit;                       
<a name="l01064"></a>01064     <span class="keyword">struct </span>{
<a name="l01065"></a>01065         uint32_t :16;              
<a name="l01066"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#a1d03cceb473c98f48fa002d2b2fdcf0c">01066</a>         uint32_t CCBV:4;           
<a name="l01067"></a>01067         uint32_t :4;               
<a name="l01068"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#a91ac3cbeeaf769fdcf08f6e6172f1456">01068</a>         uint32_t CMP:4;            
<a name="l01069"></a>01069         uint32_t :4;               
<a name="l01070"></a>01070     } vec;                       
<a name="l01071"></a><a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#af6de041e861b58b12eff9351247d1620">01071</a>     uint32_t <a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html#af6de041e861b58b12eff9351247d1620">reg</a>;                
<a name="l01072"></a>01072 } <a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html">TCC_STATUS_Type</a>;
<a name="l01073"></a>01073 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l01074"></a>01074 
<a name="l01075"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac34952ceaaeece438d1cae38eadb11be">01075</a> <span class="preprocessor">#define TCC_STATUS_OFFSET           0x30         </span>
<a name="l01076"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga4d5bf54412bb8def737fb6bd2af0ceb6">01076</a> <span class="preprocessor">#define TCC_STATUS_RESETVALUE       0x00000001ul </span>
<a name="l01078"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga13b21ca0f2e4fe5709986e23e1341867">01078</a> <span class="preprocessor">#define TCC_STATUS_STOP_Pos         0            </span>
<a name="l01079"></a>01079 <span class="preprocessor">#define TCC_STATUS_STOP             (0x1ul &lt;&lt; TCC_STATUS_STOP_Pos)</span>
<a name="l01080"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad4ab60f34efbe107db7de65fed45b119">01080</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_IDX_Pos          1            </span>
<a name="l01081"></a>01081 <span class="preprocessor">#define TCC_STATUS_IDX              (0x1ul &lt;&lt; TCC_STATUS_IDX_Pos)</span>
<a name="l01082"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga984c614e3ddb26f8fae0037304ca4b98">01082</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_DFS_Pos          3            </span>
<a name="l01083"></a>01083 <span class="preprocessor">#define TCC_STATUS_DFS              (0x1ul &lt;&lt; TCC_STATUS_DFS_Pos)</span>
<a name="l01084"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga662ec37dd9684d20a9cfd8a6a0760fd1">01084</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_SLAVE_Pos        4            </span>
<a name="l01085"></a>01085 <span class="preprocessor">#define TCC_STATUS_SLAVE            (0x1ul &lt;&lt; TCC_STATUS_SLAVE_Pos)</span>
<a name="l01086"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga83df84ce877d9c0c877f0a4d8664999a">01086</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_PATTBV_Pos       5            </span>
<a name="l01087"></a>01087 <span class="preprocessor">#define TCC_STATUS_PATTBV           (0x1ul &lt;&lt; TCC_STATUS_PATTBV_Pos)</span>
<a name="l01088"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga86c2cbcf59de55cf068516742b7a27fc">01088</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_WAVEBV_Pos       6            </span>
<a name="l01089"></a>01089 <span class="preprocessor">#define TCC_STATUS_WAVEBV           (0x1ul &lt;&lt; TCC_STATUS_WAVEBV_Pos)</span>
<a name="l01090"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga99c92016c7dbc2d33e3966f286bb5ee9">01090</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_PERBV_Pos        7            </span>
<a name="l01091"></a>01091 <span class="preprocessor">#define TCC_STATUS_PERBV            (0x1ul &lt;&lt; TCC_STATUS_PERBV_Pos)</span>
<a name="l01092"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gabbd26f5b59175f8ca055c30042f23e6f">01092</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_FAULTAIN_Pos     8            </span>
<a name="l01093"></a>01093 <span class="preprocessor">#define TCC_STATUS_FAULTAIN         (0x1ul &lt;&lt; TCC_STATUS_FAULTAIN_Pos)</span>
<a name="l01094"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga5e5c1ff750a5085cd2c402c22d513797">01094</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_FAULTBIN_Pos     9            </span>
<a name="l01095"></a>01095 <span class="preprocessor">#define TCC_STATUS_FAULTBIN         (0x1ul &lt;&lt; TCC_STATUS_FAULTBIN_Pos)</span>
<a name="l01096"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga842196a1cdca02b5e0c2ed5511700ae8">01096</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_FAULT0IN_Pos     10           </span>
<a name="l01097"></a>01097 <span class="preprocessor">#define TCC_STATUS_FAULT0IN         (0x1ul &lt;&lt; TCC_STATUS_FAULT0IN_Pos)</span>
<a name="l01098"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga04fe7b028ee7e04a2cea5a333d31ebd4">01098</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_FAULT1IN_Pos     11           </span>
<a name="l01099"></a>01099 <span class="preprocessor">#define TCC_STATUS_FAULT1IN         (0x1ul &lt;&lt; TCC_STATUS_FAULT1IN_Pos)</span>
<a name="l01100"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga2c51beb84a4ba2b19eb04caefb02f761">01100</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_FAULTA_Pos       12           </span>
<a name="l01101"></a>01101 <span class="preprocessor">#define TCC_STATUS_FAULTA           (0x1ul &lt;&lt; TCC_STATUS_FAULTA_Pos)</span>
<a name="l01102"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaa7365da12ce366258ffcf9aa54808a58">01102</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_FAULTB_Pos       13           </span>
<a name="l01103"></a>01103 <span class="preprocessor">#define TCC_STATUS_FAULTB           (0x1ul &lt;&lt; TCC_STATUS_FAULTB_Pos)</span>
<a name="l01104"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gadc11f8d4c969a065cc98d6b540f9e348">01104</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_FAULT0_Pos       14           </span>
<a name="l01105"></a>01105 <span class="preprocessor">#define TCC_STATUS_FAULT0           (0x1ul &lt;&lt; TCC_STATUS_FAULT0_Pos)</span>
<a name="l01106"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga9651bada23e0acd17515905c37484e7b">01106</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_FAULT1_Pos       15           </span>
<a name="l01107"></a>01107 <span class="preprocessor">#define TCC_STATUS_FAULT1           (0x1ul &lt;&lt; TCC_STATUS_FAULT1_Pos)</span>
<a name="l01108"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga68746a7e77554ed2262054b58f498895">01108</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_CCBV0_Pos        16           </span>
<a name="l01109"></a>01109 <span class="preprocessor">#define TCC_STATUS_CCBV0            (1 &lt;&lt; TCC_STATUS_CCBV0_Pos)</span>
<a name="l01110"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gadb6850d48c032757160a52216320ff98">01110</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_CCBV1_Pos        17           </span>
<a name="l01111"></a>01111 <span class="preprocessor">#define TCC_STATUS_CCBV1            (1 &lt;&lt; TCC_STATUS_CCBV1_Pos)</span>
<a name="l01112"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaa11837c855c478485946ae943d97ad95">01112</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_CCBV2_Pos        18           </span>
<a name="l01113"></a>01113 <span class="preprocessor">#define TCC_STATUS_CCBV2            (1 &lt;&lt; TCC_STATUS_CCBV2_Pos)</span>
<a name="l01114"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac554bdf4dec0a55742f3c0737101b3d2">01114</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_CCBV3_Pos        19           </span>
<a name="l01115"></a>01115 <span class="preprocessor">#define TCC_STATUS_CCBV3            (1 &lt;&lt; TCC_STATUS_CCBV3_Pos)</span>
<a name="l01116"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga64bf2f8d3446e6e0a6c2ec532ecaa811">01116</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_CCBV_Pos         16           </span>
<a name="l01117"></a>01117 <span class="preprocessor">#define TCC_STATUS_CCBV_Msk         (0xFul &lt;&lt; TCC_STATUS_CCBV_Pos)</span>
<a name="l01118"></a>01118 <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_CCBV(value)      (TCC_STATUS_CCBV_Msk &amp; ((value) &lt;&lt; TCC_STATUS_CCBV_Pos))</span>
<a name="l01119"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaf2ee6e0b8314586d16f682d80eec08b0">01119</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_CMP0_Pos         24           </span>
<a name="l01120"></a>01120 <span class="preprocessor">#define TCC_STATUS_CMP0             (1 &lt;&lt; TCC_STATUS_CMP0_Pos)</span>
<a name="l01121"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga033686f10c7210fd1963053e50badb3f">01121</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_CMP1_Pos         25           </span>
<a name="l01122"></a>01122 <span class="preprocessor">#define TCC_STATUS_CMP1             (1 &lt;&lt; TCC_STATUS_CMP1_Pos)</span>
<a name="l01123"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac72989f227df9c9ade62d6af9ac211ae">01123</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_CMP2_Pos         26           </span>
<a name="l01124"></a>01124 <span class="preprocessor">#define TCC_STATUS_CMP2             (1 &lt;&lt; TCC_STATUS_CMP2_Pos)</span>
<a name="l01125"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gae98b3b22eb16b47cad3a7b880dbb352b">01125</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_CMP3_Pos         27           </span>
<a name="l01126"></a>01126 <span class="preprocessor">#define TCC_STATUS_CMP3             (1 &lt;&lt; TCC_STATUS_CMP3_Pos)</span>
<a name="l01127"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga2ee88bac67f161f5c938354bdb3fbce1">01127</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_CMP_Pos          24           </span>
<a name="l01128"></a>01128 <span class="preprocessor">#define TCC_STATUS_CMP_Msk          (0xFul &lt;&lt; TCC_STATUS_CMP_Pos)</span>
<a name="l01129"></a>01129 <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_CMP(value)       (TCC_STATUS_CMP_Msk &amp; ((value) &lt;&lt; TCC_STATUS_CMP_Pos))</span>
<a name="l01130"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga1895025d006d166f93087e36165a0f2e">01130</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_STATUS_MASK             0x0F0FFFFBul </span>
<a name="l01132"></a>01132 <span class="preprocessor"></span><span class="comment">/* -------- TCC_COUNT : (TCC Offset: 0x34) (R/W 32) Count -------- */</span>
<a name="l01133"></a>01133 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l01134"></a><a class="code" href="union_t_c_c___c_o_u_n_t___type.html">01134</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l01135"></a>01135     <span class="keyword">struct </span>{ <span class="comment">// DITH4 mode</span>
<a name="l01136"></a><a class="code" href="union_t_c_c___c_o_u_n_t___type.html#af81ed177e4cdd45f5212249ad9cca3ac">01136</a>         uint32_t :4;               
<a name="l01137"></a><a class="code" href="union_t_c_c___c_o_u_n_t___type.html#a4c85cbbfca12793f2f149f67fa6c627f">01137</a>         uint32_t COUNT:20;         
<a name="l01138"></a><a class="code" href="union_t_c_c___c_o_u_n_t___type.html#affedbbbf37268cd9da066fcd1315ea2c">01138</a>         uint32_t :8;               
<a name="l01139"></a>01139     } DITH4;                     
<a name="l01140"></a>01140     <span class="keyword">struct </span>{ <span class="comment">// DITH5 mode</span>
<a name="l01141"></a>01141         uint32_t :5;               
<a name="l01142"></a>01142         uint32_t COUNT:19;         
<a name="l01143"></a>01143         uint32_t :8;               
<a name="l01144"></a>01144     } DITH5;                     
<a name="l01145"></a>01145     <span class="keyword">struct </span>{ <span class="comment">// DITH6 mode</span>
<a name="l01146"></a>01146         uint32_t :6;               
<a name="l01147"></a>01147         uint32_t COUNT:18;         
<a name="l01148"></a>01148         uint32_t :8;               
<a name="l01149"></a>01149     } DITH6;                     
<a name="l01150"></a>01150     <span class="keyword">struct </span>{
<a name="l01151"></a>01151         uint32_t COUNT:24;         
<a name="l01152"></a>01152         uint32_t :8;               
<a name="l01153"></a>01153     } bit;                       
<a name="l01154"></a><a class="code" href="union_t_c_c___c_o_u_n_t___type.html#a7bce1904eb7d2ac0c74f75389d258ba9">01154</a>     uint32_t <a class="code" href="union_t_c_c___c_o_u_n_t___type.html#a7bce1904eb7d2ac0c74f75389d258ba9">reg</a>;                
<a name="l01155"></a>01155 } <a class="code" href="union_t_c_c___c_o_u_n_t___type.html">TCC_COUNT_Type</a>;
<a name="l01156"></a>01156 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l01157"></a>01157 
<a name="l01158"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga603b9e009149179eef22fe890e4e32ab">01158</a> <span class="preprocessor">#define TCC_COUNT_OFFSET            0x34         </span>
<a name="l01159"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaef1ffa16e19aeddc3284ace6db7a9faa">01159</a> <span class="preprocessor">#define TCC_COUNT_RESETVALUE        0x00000000ul </span>
<a name="l01161"></a>01161 <span class="preprocessor">// DITH4 mode</span>
<a name="l01162"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga3adcc954f8f4dfa8572a5ac51ce33771">01162</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_COUNT_DITH4_COUNT_Pos   4            </span>
<a name="l01163"></a>01163 <span class="preprocessor">#define TCC_COUNT_DITH4_COUNT_Msk   (0xFFFFFul &lt;&lt; TCC_COUNT_DITH4_COUNT_Pos)</span>
<a name="l01164"></a>01164 <span class="preprocessor"></span><span class="preprocessor">#define TCC_COUNT_DITH4_COUNT(value) (TCC_COUNT_DITH4_COUNT_Msk &amp; ((value) &lt;&lt; TCC_COUNT_DITH4_COUNT_Pos))</span>
<a name="l01165"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gab23ceb193db10567b8ca6de4f464ed99">01165</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_COUNT_DITH4_MASK        0x00FFFFF0ul </span>
<a name="l01167"></a>01167 <span class="preprocessor">// DITH5 mode</span>
<a name="l01168"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga6f2bca760853e6c3d56aac5d8ec21bcf">01168</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_COUNT_DITH5_COUNT_Pos   5            </span>
<a name="l01169"></a>01169 <span class="preprocessor">#define TCC_COUNT_DITH5_COUNT_Msk   (0x7FFFFul &lt;&lt; TCC_COUNT_DITH5_COUNT_Pos)</span>
<a name="l01170"></a>01170 <span class="preprocessor"></span><span class="preprocessor">#define TCC_COUNT_DITH5_COUNT(value) (TCC_COUNT_DITH5_COUNT_Msk &amp; ((value) &lt;&lt; TCC_COUNT_DITH5_COUNT_Pos))</span>
<a name="l01171"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga435c771c25ac37ce8dbd790ab49075b8">01171</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_COUNT_DITH5_MASK        0x00FFFFE0ul </span>
<a name="l01173"></a>01173 <span class="preprocessor">// DITH6 mode</span>
<a name="l01174"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga0d32f27b73be7b0a3c158a18f7a6bb57">01174</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_COUNT_DITH6_COUNT_Pos   6            </span>
<a name="l01175"></a>01175 <span class="preprocessor">#define TCC_COUNT_DITH6_COUNT_Msk   (0x3FFFFul &lt;&lt; TCC_COUNT_DITH6_COUNT_Pos)</span>
<a name="l01176"></a>01176 <span class="preprocessor"></span><span class="preprocessor">#define TCC_COUNT_DITH6_COUNT(value) (TCC_COUNT_DITH6_COUNT_Msk &amp; ((value) &lt;&lt; TCC_COUNT_DITH6_COUNT_Pos))</span>
<a name="l01177"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga98d6639ee7d1ed7304b54b32d1725328">01177</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_COUNT_DITH6_MASK        0x00FFFFC0ul </span>
<a name="l01179"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gafbd308a0411047c1144740ca3e6ca558">01179</a> <span class="preprocessor">#define TCC_COUNT_COUNT_Pos         0            </span>
<a name="l01180"></a>01180 <span class="preprocessor">#define TCC_COUNT_COUNT_Msk         (0xFFFFFFul &lt;&lt; TCC_COUNT_COUNT_Pos)</span>
<a name="l01181"></a>01181 <span class="preprocessor"></span><span class="preprocessor">#define TCC_COUNT_COUNT(value)      (TCC_COUNT_COUNT_Msk &amp; ((value) &lt;&lt; TCC_COUNT_COUNT_Pos))</span>
<a name="l01182"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gadac2a1500ae9b52dca0fce4386f6de04">01182</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_COUNT_MASK              0x00FFFFFFul </span>
<a name="l01184"></a>01184 <span class="preprocessor"></span><span class="comment">/* -------- TCC_PATT : (TCC Offset: 0x38) (R/W 16) Pattern -------- */</span>
<a name="l01185"></a>01185 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l01186"></a><a class="code" href="union_t_c_c___p_a_t_t___type.html">01186</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l01187"></a>01187     <span class="keyword">struct </span>{
<a name="l01188"></a><a class="code" href="union_t_c_c___p_a_t_t___type.html#a5b0803d1ee1e6fbe2a39e917dd40ec4f">01188</a>         uint16_t PGE0:1;           
<a name="l01189"></a><a class="code" href="union_t_c_c___p_a_t_t___type.html#ac71df4cdfb9e67db765bea530bb88f59">01189</a>         uint16_t PGE1:1;           
<a name="l01190"></a><a class="code" href="union_t_c_c___p_a_t_t___type.html#a8ae0dc5cec56cd3507c30c746a697d83">01190</a>         uint16_t PGE2:1;           
<a name="l01191"></a><a class="code" href="union_t_c_c___p_a_t_t___type.html#a13380d7834a4970fa56041e9ec361a86">01191</a>         uint16_t PGE3:1;           
<a name="l01192"></a><a class="code" href="union_t_c_c___p_a_t_t___type.html#a8aa5ed9a4bdbe039805c765c02eaf61b">01192</a>         uint16_t PGE4:1;           
<a name="l01193"></a><a class="code" href="union_t_c_c___p_a_t_t___type.html#aeb1d25dd4fef04365304c7062668901e">01193</a>         uint16_t PGE5:1;           
<a name="l01194"></a><a class="code" href="union_t_c_c___p_a_t_t___type.html#ad104f0f404859236ba7370f4dbbcd437">01194</a>         uint16_t PGE6:1;           
<a name="l01195"></a><a class="code" href="union_t_c_c___p_a_t_t___type.html#a2cdb5c46b2324936a6c1bd5a3448fe11">01195</a>         uint16_t PGE7:1;           
<a name="l01196"></a><a class="code" href="union_t_c_c___p_a_t_t___type.html#a40f063ae9a403b7970280dfe4cb8d701">01196</a>         uint16_t PGV0:1;           
<a name="l01197"></a><a class="code" href="union_t_c_c___p_a_t_t___type.html#aed2e9b80a82f5eddf2d7cb9f05dbb4e7">01197</a>         uint16_t PGV1:1;           
<a name="l01198"></a><a class="code" href="union_t_c_c___p_a_t_t___type.html#a9b6ae90ac6c93edea395ceb55bc10379">01198</a>         uint16_t PGV2:1;           
<a name="l01199"></a><a class="code" href="union_t_c_c___p_a_t_t___type.html#ab935cbb87180d536ec3024625f174120">01199</a>         uint16_t PGV3:1;           
<a name="l01200"></a><a class="code" href="union_t_c_c___p_a_t_t___type.html#ad05a9b5dca5b101eabcf0bee8081cfba">01200</a>         uint16_t PGV4:1;           
<a name="l01201"></a><a class="code" href="union_t_c_c___p_a_t_t___type.html#abcf594b8a350626297d47249a32d23bf">01201</a>         uint16_t PGV5:1;           
<a name="l01202"></a><a class="code" href="union_t_c_c___p_a_t_t___type.html#aec9bd69d43113705be98f074335ef095">01202</a>         uint16_t PGV6:1;           
<a name="l01203"></a><a class="code" href="union_t_c_c___p_a_t_t___type.html#a5494baa408e838607d03eacd3ad97e1c">01203</a>         uint16_t PGV7:1;           
<a name="l01204"></a>01204     } bit;                       
<a name="l01205"></a>01205     <span class="keyword">struct </span>{
<a name="l01206"></a><a class="code" href="union_t_c_c___p_a_t_t___type.html#ad8c096f9f583f8b820d8615549341c74">01206</a>         uint16_t PGE:8;            
<a name="l01207"></a><a class="code" href="union_t_c_c___p_a_t_t___type.html#aa42653d703d1db89115da873ae5f4ef0">01207</a>         uint16_t PGV:8;            
<a name="l01208"></a>01208     } vec;                       
<a name="l01209"></a><a class="code" href="union_t_c_c___p_a_t_t___type.html#ade761031f53871c9032e9151a05d9ced">01209</a>     uint16_t <a class="code" href="union_t_c_c___p_a_t_t___type.html#ade761031f53871c9032e9151a05d9ced">reg</a>;                
<a name="l01210"></a>01210 } <a class="code" href="union_t_c_c___p_a_t_t___type.html">TCC_PATT_Type</a>;
<a name="l01211"></a>01211 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l01212"></a>01212 
<a name="l01213"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga5397a883eb528120348f092d392483d3">01213</a> <span class="preprocessor">#define TCC_PATT_OFFSET             0x38         </span>
<a name="l01214"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gacc5dcc7f08b61090d2ef4ec595586f4d">01214</a> <span class="preprocessor">#define TCC_PATT_RESETVALUE         0x0000ul     </span>
<a name="l01216"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga575030e941d2b3cfc1b4c8b14387b90d">01216</a> <span class="preprocessor">#define TCC_PATT_PGE0_Pos           0            </span>
<a name="l01217"></a>01217 <span class="preprocessor">#define TCC_PATT_PGE0               (1 &lt;&lt; TCC_PATT_PGE0_Pos)</span>
<a name="l01218"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gafecc309bd002d88b539cd38dab696ba3">01218</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATT_PGE1_Pos           1            </span>
<a name="l01219"></a>01219 <span class="preprocessor">#define TCC_PATT_PGE1               (1 &lt;&lt; TCC_PATT_PGE1_Pos)</span>
<a name="l01220"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga037a6a960bbe44e2b559030ab1f59ffd">01220</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATT_PGE2_Pos           2            </span>
<a name="l01221"></a>01221 <span class="preprocessor">#define TCC_PATT_PGE2               (1 &lt;&lt; TCC_PATT_PGE2_Pos)</span>
<a name="l01222"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga0a64b43df8bb7032b26dcd912ba7e885">01222</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATT_PGE3_Pos           3            </span>
<a name="l01223"></a>01223 <span class="preprocessor">#define TCC_PATT_PGE3               (1 &lt;&lt; TCC_PATT_PGE3_Pos)</span>
<a name="l01224"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac69eb351a77d79ac5e118271722564b4">01224</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATT_PGE4_Pos           4            </span>
<a name="l01225"></a>01225 <span class="preprocessor">#define TCC_PATT_PGE4               (1 &lt;&lt; TCC_PATT_PGE4_Pos)</span>
<a name="l01226"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gab94b69032a3857ebefe510ce67e63891">01226</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATT_PGE5_Pos           5            </span>
<a name="l01227"></a>01227 <span class="preprocessor">#define TCC_PATT_PGE5               (1 &lt;&lt; TCC_PATT_PGE5_Pos)</span>
<a name="l01228"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga3959a96d9d9482e559100a9cdf95c513">01228</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATT_PGE6_Pos           6            </span>
<a name="l01229"></a>01229 <span class="preprocessor">#define TCC_PATT_PGE6               (1 &lt;&lt; TCC_PATT_PGE6_Pos)</span>
<a name="l01230"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga7a883db7df93ee834b4946b82e39c7cf">01230</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATT_PGE7_Pos           7            </span>
<a name="l01231"></a>01231 <span class="preprocessor">#define TCC_PATT_PGE7               (1 &lt;&lt; TCC_PATT_PGE7_Pos)</span>
<a name="l01232"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac5355153b1aaaf997a27712eb2e339b0">01232</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATT_PGE_Pos            0            </span>
<a name="l01233"></a>01233 <span class="preprocessor">#define TCC_PATT_PGE_Msk            (0xFFul &lt;&lt; TCC_PATT_PGE_Pos)</span>
<a name="l01234"></a>01234 <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATT_PGE(value)         (TCC_PATT_PGE_Msk &amp; ((value) &lt;&lt; TCC_PATT_PGE_Pos))</span>
<a name="l01235"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga392989f28fb1a7b942df6c53062a9f6b">01235</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATT_PGV0_Pos           8            </span>
<a name="l01236"></a>01236 <span class="preprocessor">#define TCC_PATT_PGV0               (1 &lt;&lt; TCC_PATT_PGV0_Pos)</span>
<a name="l01237"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga81052a1e3771a09ae49ee36ce21169f3">01237</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATT_PGV1_Pos           9            </span>
<a name="l01238"></a>01238 <span class="preprocessor">#define TCC_PATT_PGV1               (1 &lt;&lt; TCC_PATT_PGV1_Pos)</span>
<a name="l01239"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga01b2375774b0bd3aee2af9464224b6cf">01239</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATT_PGV2_Pos           10           </span>
<a name="l01240"></a>01240 <span class="preprocessor">#define TCC_PATT_PGV2               (1 &lt;&lt; TCC_PATT_PGV2_Pos)</span>
<a name="l01241"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad048dba20cd0d61d227e2a0364204229">01241</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATT_PGV3_Pos           11           </span>
<a name="l01242"></a>01242 <span class="preprocessor">#define TCC_PATT_PGV3               (1 &lt;&lt; TCC_PATT_PGV3_Pos)</span>
<a name="l01243"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac3df60184052306780b0bb2d320b2cb6">01243</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATT_PGV4_Pos           12           </span>
<a name="l01244"></a>01244 <span class="preprocessor">#define TCC_PATT_PGV4               (1 &lt;&lt; TCC_PATT_PGV4_Pos)</span>
<a name="l01245"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaf42e937f00f56edd3a479f8178aad311">01245</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATT_PGV5_Pos           13           </span>
<a name="l01246"></a>01246 <span class="preprocessor">#define TCC_PATT_PGV5               (1 &lt;&lt; TCC_PATT_PGV5_Pos)</span>
<a name="l01247"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gab10273b2726d8e341c167a8b8ced0d59">01247</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATT_PGV6_Pos           14           </span>
<a name="l01248"></a>01248 <span class="preprocessor">#define TCC_PATT_PGV6               (1 &lt;&lt; TCC_PATT_PGV6_Pos)</span>
<a name="l01249"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gab36b0c4f5997aed62eb471bce32f3c6a">01249</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATT_PGV7_Pos           15           </span>
<a name="l01250"></a>01250 <span class="preprocessor">#define TCC_PATT_PGV7               (1 &lt;&lt; TCC_PATT_PGV7_Pos)</span>
<a name="l01251"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaaa5f36bba630fdca5a3304208736b8b9">01251</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATT_PGV_Pos            8            </span>
<a name="l01252"></a>01252 <span class="preprocessor">#define TCC_PATT_PGV_Msk            (0xFFul &lt;&lt; TCC_PATT_PGV_Pos)</span>
<a name="l01253"></a>01253 <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATT_PGV(value)         (TCC_PATT_PGV_Msk &amp; ((value) &lt;&lt; TCC_PATT_PGV_Pos))</span>
<a name="l01254"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac253c5d2e417b311dfbb184323e297e8">01254</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATT_MASK               0xFFFFul     </span>
<a name="l01256"></a>01256 <span class="preprocessor"></span><span class="comment">/* -------- TCC_WAVE : (TCC Offset: 0x3C) (R/W 32) Waveform Control -------- */</span>
<a name="l01257"></a>01257 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l01258"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html">01258</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l01259"></a>01259     <span class="keyword">struct </span>{
<a name="l01260"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#a9783e844ab1bedb8a8fce269885198d5">01260</a>         uint32_t WAVEGEN:3;        
<a name="l01261"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#a84191d15f153d9a738b9149798e45d9d">01261</a>         uint32_t :1;               
<a name="l01262"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#a7f63d6900d51583dd8cb0be129d2de2e">01262</a>         uint32_t RAMP:2;           
<a name="l01263"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#aa2fad35c09fde3af435e36e685b935de">01263</a>         uint32_t :1;               
<a name="l01264"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#a08c69fcb6beda6ac858fd9543b2b71d6">01264</a>         uint32_t CIPEREN:1;        
<a name="l01265"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#ac37ce906d41b3c9c64779e97ea1be3ff">01265</a>         uint32_t CICCEN0:1;        
<a name="l01266"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#a8bfb37ec380b6660f905393083d668d7">01266</a>         uint32_t CICCEN1:1;        
<a name="l01267"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#ac178c4272159270cddea53f2c17eaf77">01267</a>         uint32_t CICCEN2:1;        
<a name="l01268"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#afb866eb889e1e4783e9ecada034354f7">01268</a>         uint32_t CICCEN3:1;        
<a name="l01269"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#ae35acc1722459dfe75bc4c9b1bd3f23e">01269</a>         uint32_t :4;               
<a name="l01270"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#a0c9785f59cc6076dc2db181354e57f4c">01270</a>         uint32_t POL0:1;           
<a name="l01271"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#ad15304f59ce804c68232c3fc813e3d43">01271</a>         uint32_t POL1:1;           
<a name="l01272"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#af6293f0dc473f54d116d9709aabedf49">01272</a>         uint32_t POL2:1;           
<a name="l01273"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#a3b0ce37e615992ed7f9fa5f1ad46cc15">01273</a>         uint32_t POL3:1;           
<a name="l01274"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#a578e7b8b8a4fdb4e3a03fcd37ecea961">01274</a>         uint32_t :4;               
<a name="l01275"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#a7f92d1041cd5304384cede77912cc267">01275</a>         uint32_t SWAP0:1;          
<a name="l01276"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#a789ce7d827a3c11797ab80b6092c0f08">01276</a>         uint32_t SWAP1:1;          
<a name="l01277"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#a15d881071b1bcdc5ed1c36db1c7c8ab2">01277</a>         uint32_t SWAP2:1;          
<a name="l01278"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#a1ed982379f56370b08662e846ae27713">01278</a>         uint32_t SWAP3:1;          
<a name="l01279"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#aae5e87d9cb7e1fd50c7dc729eb31cfd0">01279</a>         uint32_t :4;               
<a name="l01280"></a>01280     } bit;                       
<a name="l01281"></a>01281     <span class="keyword">struct </span>{
<a name="l01282"></a>01282         uint32_t :8;               
<a name="l01283"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#a08f0e2c065f078e14a548622ed0c0691">01283</a>         uint32_t CICCEN:4;         
<a name="l01284"></a>01284         uint32_t :4;               
<a name="l01285"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#aaad0fcfeeaded5a19e16f8719a4f43b9">01285</a>         uint32_t POL:4;            
<a name="l01286"></a>01286         uint32_t :4;               
<a name="l01287"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#a3a9dfa8411dff1150dd7f47843bf3abb">01287</a>         uint32_t SWAP:4;           
<a name="l01288"></a>01288         uint32_t :4;               
<a name="l01289"></a>01289     } vec;                       
<a name="l01290"></a><a class="code" href="union_t_c_c___w_a_v_e___type.html#ae470005ab4b61784f785244dd00e7c2d">01290</a>     uint32_t <a class="code" href="union_t_c_c___w_a_v_e___type.html#ae470005ab4b61784f785244dd00e7c2d">reg</a>;                
<a name="l01291"></a>01291 } <a class="code" href="union_t_c_c___w_a_v_e___type.html">TCC_WAVE_Type</a>;
<a name="l01292"></a>01292 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l01293"></a>01293 
<a name="l01294"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga0b014ba4d1c838d1cb212d3bfddb8472">01294</a> <span class="preprocessor">#define TCC_WAVE_OFFSET             0x3C         </span>
<a name="l01295"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga12fe187c1bd7475217810236cdf5b9da">01295</a> <span class="preprocessor">#define TCC_WAVE_RESETVALUE         0x00000000ul </span>
<a name="l01297"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gabc932c28cfac8cdd585de6664d7665e2">01297</a> <span class="preprocessor">#define TCC_WAVE_WAVEGEN_Pos        0            </span>
<a name="l01298"></a>01298 <span class="preprocessor">#define TCC_WAVE_WAVEGEN_Msk        (0x7ul &lt;&lt; TCC_WAVE_WAVEGEN_Pos)</span>
<a name="l01299"></a>01299 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_WAVEGEN(value)     (TCC_WAVE_WAVEGEN_Msk &amp; ((value) &lt;&lt; TCC_WAVE_WAVEGEN_Pos))</span>
<a name="l01300"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaaf080c2e6207e177b2faf21b266b58b4">01300</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_WAVE_WAVEGEN_NFRQ_Val       0x0ul  </span>
<a name="l01301"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga71f3aa7f2d96d282e8db409c2b611efc">01301</a> <span class="preprocessor">#define   TCC_WAVE_WAVEGEN_MFRQ_Val       0x1ul  </span>
<a name="l01302"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga99a1d2484b970381acb1869d345d6787">01302</a> <span class="preprocessor">#define   TCC_WAVE_WAVEGEN_NPWM_Val       0x2ul  </span>
<a name="l01303"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga8e5a9c817fedc6b9ebb78bec9843c5ce">01303</a> <span class="preprocessor">#define   TCC_WAVE_WAVEGEN_DSCRITICAL_Val 0x4ul  </span>
<a name="l01304"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaa1a648a47c6844a5680d4c24efd28e30">01304</a> <span class="preprocessor">#define   TCC_WAVE_WAVEGEN_DSBOTTOM_Val   0x5ul  </span>
<a name="l01305"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga4d5066190c67f24b2eabb721d85645ae">01305</a> <span class="preprocessor">#define   TCC_WAVE_WAVEGEN_DSBOTH_Val     0x6ul  </span>
<a name="l01306"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaa1cb0a0b59077e94380e08306e7d7600">01306</a> <span class="preprocessor">#define   TCC_WAVE_WAVEGEN_DSTOP_Val      0x7ul  </span>
<a name="l01307"></a>01307 <span class="preprocessor">#define TCC_WAVE_WAVEGEN_NFRQ       (TCC_WAVE_WAVEGEN_NFRQ_Val     &lt;&lt; TCC_WAVE_WAVEGEN_Pos)</span>
<a name="l01308"></a>01308 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_WAVEGEN_MFRQ       (TCC_WAVE_WAVEGEN_MFRQ_Val     &lt;&lt; TCC_WAVE_WAVEGEN_Pos)</span>
<a name="l01309"></a>01309 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_WAVEGEN_NPWM       (TCC_WAVE_WAVEGEN_NPWM_Val     &lt;&lt; TCC_WAVE_WAVEGEN_Pos)</span>
<a name="l01310"></a>01310 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_WAVEGEN_DSCRITICAL (TCC_WAVE_WAVEGEN_DSCRITICAL_Val &lt;&lt; TCC_WAVE_WAVEGEN_Pos)</span>
<a name="l01311"></a>01311 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_WAVEGEN_DSBOTTOM   (TCC_WAVE_WAVEGEN_DSBOTTOM_Val &lt;&lt; TCC_WAVE_WAVEGEN_Pos)</span>
<a name="l01312"></a>01312 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_WAVEGEN_DSBOTH     (TCC_WAVE_WAVEGEN_DSBOTH_Val   &lt;&lt; TCC_WAVE_WAVEGEN_Pos)</span>
<a name="l01313"></a>01313 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_WAVEGEN_DSTOP      (TCC_WAVE_WAVEGEN_DSTOP_Val    &lt;&lt; TCC_WAVE_WAVEGEN_Pos)</span>
<a name="l01314"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga6613e2e13c814033e2509897a20ee96c">01314</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_RAMP_Pos           4            </span>
<a name="l01315"></a>01315 <span class="preprocessor">#define TCC_WAVE_RAMP_Msk           (0x3ul &lt;&lt; TCC_WAVE_RAMP_Pos)</span>
<a name="l01316"></a>01316 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_RAMP(value)        (TCC_WAVE_RAMP_Msk &amp; ((value) &lt;&lt; TCC_WAVE_RAMP_Pos))</span>
<a name="l01317"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga0fddbb1bb391e4ae73fb6e978d626fdf">01317</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_WAVE_RAMP_RAMP1_Val         0x0ul  </span>
<a name="l01318"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga39b1a663ed2f07f3c442b477a73b284c">01318</a> <span class="preprocessor">#define   TCC_WAVE_RAMP_RAMP2A_Val        0x1ul  </span>
<a name="l01319"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac027d349051870d126b5e8f50216e04d">01319</a> <span class="preprocessor">#define   TCC_WAVE_RAMP_RAMP2_Val         0x2ul  </span>
<a name="l01320"></a>01320 <span class="preprocessor">#define TCC_WAVE_RAMP_RAMP1         (TCC_WAVE_RAMP_RAMP1_Val       &lt;&lt; TCC_WAVE_RAMP_Pos)</span>
<a name="l01321"></a>01321 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_RAMP_RAMP2A        (TCC_WAVE_RAMP_RAMP2A_Val      &lt;&lt; TCC_WAVE_RAMP_Pos)</span>
<a name="l01322"></a>01322 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_RAMP_RAMP2         (TCC_WAVE_RAMP_RAMP2_Val       &lt;&lt; TCC_WAVE_RAMP_Pos)</span>
<a name="l01323"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga4a2bf2b11fbf07c55490852a953eb91b">01323</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_CIPEREN_Pos        7            </span>
<a name="l01324"></a>01324 <span class="preprocessor">#define TCC_WAVE_CIPEREN            (0x1ul &lt;&lt; TCC_WAVE_CIPEREN_Pos)</span>
<a name="l01325"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga62691addf10a4e5ef29b1cb75abd58f7">01325</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_CICCEN0_Pos        8            </span>
<a name="l01326"></a>01326 <span class="preprocessor">#define TCC_WAVE_CICCEN0            (1 &lt;&lt; TCC_WAVE_CICCEN0_Pos)</span>
<a name="l01327"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga321727c1fb0e475d6e424901b820e1ee">01327</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_CICCEN1_Pos        9            </span>
<a name="l01328"></a>01328 <span class="preprocessor">#define TCC_WAVE_CICCEN1            (1 &lt;&lt; TCC_WAVE_CICCEN1_Pos)</span>
<a name="l01329"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga609dee8a280e56aef032298bd18eae03">01329</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_CICCEN2_Pos        10           </span>
<a name="l01330"></a>01330 <span class="preprocessor">#define TCC_WAVE_CICCEN2            (1 &lt;&lt; TCC_WAVE_CICCEN2_Pos)</span>
<a name="l01331"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gadf26460d87340651f1e26703cf5855e0">01331</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_CICCEN3_Pos        11           </span>
<a name="l01332"></a>01332 <span class="preprocessor">#define TCC_WAVE_CICCEN3            (1 &lt;&lt; TCC_WAVE_CICCEN3_Pos)</span>
<a name="l01333"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaff118ddf2e400205aa833129e667fce3">01333</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_CICCEN_Pos         8            </span>
<a name="l01334"></a>01334 <span class="preprocessor">#define TCC_WAVE_CICCEN_Msk         (0xFul &lt;&lt; TCC_WAVE_CICCEN_Pos)</span>
<a name="l01335"></a>01335 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_CICCEN(value)      (TCC_WAVE_CICCEN_Msk &amp; ((value) &lt;&lt; TCC_WAVE_CICCEN_Pos))</span>
<a name="l01336"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga62cd0fa73e95a14faf5789991aebdda3">01336</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_POL0_Pos           16           </span>
<a name="l01337"></a>01337 <span class="preprocessor">#define TCC_WAVE_POL0               (1 &lt;&lt; TCC_WAVE_POL0_Pos)</span>
<a name="l01338"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga832bcc3f5775bc3f720ad9d15fbab73e">01338</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_POL1_Pos           17           </span>
<a name="l01339"></a>01339 <span class="preprocessor">#define TCC_WAVE_POL1               (1 &lt;&lt; TCC_WAVE_POL1_Pos)</span>
<a name="l01340"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gabc9a8e0ad4a119e26d412e7dd7855016">01340</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_POL2_Pos           18           </span>
<a name="l01341"></a>01341 <span class="preprocessor">#define TCC_WAVE_POL2               (1 &lt;&lt; TCC_WAVE_POL2_Pos)</span>
<a name="l01342"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga47dc2014fa8a174daf29852007786977">01342</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_POL3_Pos           19           </span>
<a name="l01343"></a>01343 <span class="preprocessor">#define TCC_WAVE_POL3               (1 &lt;&lt; TCC_WAVE_POL3_Pos)</span>
<a name="l01344"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga979360b88f6fac1f82d14aaa8f9af256">01344</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_POL_Pos            16           </span>
<a name="l01345"></a>01345 <span class="preprocessor">#define TCC_WAVE_POL_Msk            (0xFul &lt;&lt; TCC_WAVE_POL_Pos)</span>
<a name="l01346"></a>01346 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_POL(value)         (TCC_WAVE_POL_Msk &amp; ((value) &lt;&lt; TCC_WAVE_POL_Pos))</span>
<a name="l01347"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaa29047de3adb31b3f4c61fabd94c7358">01347</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_SWAP0_Pos          24           </span>
<a name="l01348"></a>01348 <span class="preprocessor">#define TCC_WAVE_SWAP0              (1 &lt;&lt; TCC_WAVE_SWAP0_Pos)</span>
<a name="l01349"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga52680b439e3fd1847338fc5044f4f38f">01349</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_SWAP1_Pos          25           </span>
<a name="l01350"></a>01350 <span class="preprocessor">#define TCC_WAVE_SWAP1              (1 &lt;&lt; TCC_WAVE_SWAP1_Pos)</span>
<a name="l01351"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga2bf842aa838ad1bdf7fd724328e2a679">01351</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_SWAP2_Pos          26           </span>
<a name="l01352"></a>01352 <span class="preprocessor">#define TCC_WAVE_SWAP2              (1 &lt;&lt; TCC_WAVE_SWAP2_Pos)</span>
<a name="l01353"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga462fa8f783a84cdcc746cabc9b2a98d8">01353</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_SWAP3_Pos          27           </span>
<a name="l01354"></a>01354 <span class="preprocessor">#define TCC_WAVE_SWAP3              (1 &lt;&lt; TCC_WAVE_SWAP3_Pos)</span>
<a name="l01355"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga4793cca94f1a601ac690668563c7495d">01355</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_SWAP_Pos           24           </span>
<a name="l01356"></a>01356 <span class="preprocessor">#define TCC_WAVE_SWAP_Msk           (0xFul &lt;&lt; TCC_WAVE_SWAP_Pos)</span>
<a name="l01357"></a>01357 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_SWAP(value)        (TCC_WAVE_SWAP_Msk &amp; ((value) &lt;&lt; TCC_WAVE_SWAP_Pos))</span>
<a name="l01358"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga8bb20aad54e01fe5a3fecfd132d81178">01358</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVE_MASK               0x0F0F0FB7ul </span>
<a name="l01360"></a>01360 <span class="preprocessor"></span><span class="comment">/* -------- TCC_PER : (TCC Offset: 0x40) (R/W 32) Period -------- */</span>
<a name="l01361"></a>01361 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l01362"></a><a class="code" href="union_t_c_c___p_e_r___type.html">01362</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l01363"></a>01363     <span class="keyword">struct </span>{ <span class="comment">// DITH4 mode</span>
<a name="l01364"></a><a class="code" href="union_t_c_c___p_e_r___type.html#a4aa45a4281c506be1359ada472e68436">01364</a>         uint32_t DITHERCY:4;       
<a name="l01365"></a><a class="code" href="union_t_c_c___p_e_r___type.html#a24ec6a4b5f8c28b4dadfd2fb15b07137">01365</a>         uint32_t PER:20;           
<a name="l01366"></a><a class="code" href="union_t_c_c___p_e_r___type.html#ab91ab0c451756bf95fb9b07eb258b488">01366</a>         uint32_t :8;               
<a name="l01367"></a>01367     } DITH4;                     
<a name="l01368"></a>01368     <span class="keyword">struct </span>{ <span class="comment">// DITH5 mode</span>
<a name="l01369"></a>01369         uint32_t DITHERCY:5;       
<a name="l01370"></a>01370         uint32_t PER:19;           
<a name="l01371"></a>01371         uint32_t :8;               
<a name="l01372"></a>01372     } DITH5;                     
<a name="l01373"></a>01373     <span class="keyword">struct </span>{ <span class="comment">// DITH6 mode</span>
<a name="l01374"></a>01374         uint32_t DITHERCY:6;       
<a name="l01375"></a>01375         uint32_t PER:18;           
<a name="l01376"></a>01376         uint32_t :8;               
<a name="l01377"></a>01377     } DITH6;                     
<a name="l01378"></a>01378     <span class="keyword">struct </span>{
<a name="l01379"></a>01379         uint32_t PER:24;           
<a name="l01380"></a>01380         uint32_t :8;               
<a name="l01381"></a>01381     } bit;                       
<a name="l01382"></a><a class="code" href="union_t_c_c___p_e_r___type.html#a564b1b9a6282463b92f3bf4e4231825d">01382</a>     uint32_t <a class="code" href="union_t_c_c___p_e_r___type.html#a564b1b9a6282463b92f3bf4e4231825d">reg</a>;                
<a name="l01383"></a>01383 } <a class="code" href="union_t_c_c___p_e_r___type.html">TCC_PER_Type</a>;
<a name="l01384"></a>01384 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l01385"></a>01385 
<a name="l01386"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaf8208efca9213e0294ba91b85e61085c">01386</a> <span class="preprocessor">#define TCC_PER_OFFSET              0x40         </span>
<a name="l01387"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga60f224a87ab36d0d11e17b21a84fa112">01387</a> <span class="preprocessor">#define TCC_PER_RESETVALUE          0xFFFFFFFFul </span>
<a name="l01389"></a>01389 <span class="preprocessor">// DITH4 mode</span>
<a name="l01390"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga970d52cf28acdae1364db7613ba9f623">01390</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PER_DITH4_DITHERCY_Pos  0            </span>
<a name="l01391"></a>01391 <span class="preprocessor">#define TCC_PER_DITH4_DITHERCY_Msk  (0xFul &lt;&lt; TCC_PER_DITH4_DITHERCY_Pos)</span>
<a name="l01392"></a>01392 <span class="preprocessor"></span><span class="preprocessor">#define TCC_PER_DITH4_DITHERCY(value) (TCC_PER_DITH4_DITHERCY_Msk &amp; ((value) &lt;&lt; TCC_PER_DITH4_DITHERCY_Pos))</span>
<a name="l01393"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga0199ba19718807ae1fb73141bea0243e">01393</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PER_DITH4_PER_Pos       4            </span>
<a name="l01394"></a>01394 <span class="preprocessor">#define TCC_PER_DITH4_PER_Msk       (0xFFFFFul &lt;&lt; TCC_PER_DITH4_PER_Pos)</span>
<a name="l01395"></a>01395 <span class="preprocessor"></span><span class="preprocessor">#define TCC_PER_DITH4_PER(value)    (TCC_PER_DITH4_PER_Msk &amp; ((value) &lt;&lt; TCC_PER_DITH4_PER_Pos))</span>
<a name="l01396"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gae6905e58e9a3221693ad0cf4c3ae551d">01396</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PER_DITH4_MASK          0x00FFFFFFul </span>
<a name="l01398"></a>01398 <span class="preprocessor">// DITH5 mode</span>
<a name="l01399"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaea5635ddc473c5bcee54a848f6e89195">01399</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PER_DITH5_DITHERCY_Pos  0            </span>
<a name="l01400"></a>01400 <span class="preprocessor">#define TCC_PER_DITH5_DITHERCY_Msk  (0x1Ful &lt;&lt; TCC_PER_DITH5_DITHERCY_Pos)</span>
<a name="l01401"></a>01401 <span class="preprocessor"></span><span class="preprocessor">#define TCC_PER_DITH5_DITHERCY(value) (TCC_PER_DITH5_DITHERCY_Msk &amp; ((value) &lt;&lt; TCC_PER_DITH5_DITHERCY_Pos))</span>
<a name="l01402"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gab905a71a85c84fce0a99c8c6505d6226">01402</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PER_DITH5_PER_Pos       5            </span>
<a name="l01403"></a>01403 <span class="preprocessor">#define TCC_PER_DITH5_PER_Msk       (0x7FFFFul &lt;&lt; TCC_PER_DITH5_PER_Pos)</span>
<a name="l01404"></a>01404 <span class="preprocessor"></span><span class="preprocessor">#define TCC_PER_DITH5_PER(value)    (TCC_PER_DITH5_PER_Msk &amp; ((value) &lt;&lt; TCC_PER_DITH5_PER_Pos))</span>
<a name="l01405"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga6c47e370c73d764d06d2fd7dcb23b56b">01405</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PER_DITH5_MASK          0x00FFFFFFul </span>
<a name="l01407"></a>01407 <span class="preprocessor">// DITH6 mode</span>
<a name="l01408"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga595bf52685b1c50885ed9cca7a99de64">01408</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PER_DITH6_DITHERCY_Pos  0            </span>
<a name="l01409"></a>01409 <span class="preprocessor">#define TCC_PER_DITH6_DITHERCY_Msk  (0x3Ful &lt;&lt; TCC_PER_DITH6_DITHERCY_Pos)</span>
<a name="l01410"></a>01410 <span class="preprocessor"></span><span class="preprocessor">#define TCC_PER_DITH6_DITHERCY(value) (TCC_PER_DITH6_DITHERCY_Msk &amp; ((value) &lt;&lt; TCC_PER_DITH6_DITHERCY_Pos))</span>
<a name="l01411"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad79c4214aa480e8332705a02aec33875">01411</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PER_DITH6_PER_Pos       6            </span>
<a name="l01412"></a>01412 <span class="preprocessor">#define TCC_PER_DITH6_PER_Msk       (0x3FFFFul &lt;&lt; TCC_PER_DITH6_PER_Pos)</span>
<a name="l01413"></a>01413 <span class="preprocessor"></span><span class="preprocessor">#define TCC_PER_DITH6_PER(value)    (TCC_PER_DITH6_PER_Msk &amp; ((value) &lt;&lt; TCC_PER_DITH6_PER_Pos))</span>
<a name="l01414"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga21c55f5a31141c6160b20b42a1cb9424">01414</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PER_DITH6_MASK          0x00FFFFFFul </span>
<a name="l01416"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga577f0797302e4a66331eddbe5408244a">01416</a> <span class="preprocessor">#define TCC_PER_PER_Pos             0            </span>
<a name="l01417"></a>01417 <span class="preprocessor">#define TCC_PER_PER_Msk             (0xFFFFFFul &lt;&lt; TCC_PER_PER_Pos)</span>
<a name="l01418"></a>01418 <span class="preprocessor"></span><span class="preprocessor">#define TCC_PER_PER(value)          (TCC_PER_PER_Msk &amp; ((value) &lt;&lt; TCC_PER_PER_Pos))</span>
<a name="l01419"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga56518654d7f0ae57dc1d24febfa5a2e5">01419</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PER_MASK                0x00FFFFFFul </span>
<a name="l01421"></a>01421 <span class="preprocessor"></span><span class="comment">/* -------- TCC_CC : (TCC Offset: 0x44) (R/W 32) Compare and Capture -------- */</span>
<a name="l01422"></a>01422 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l01423"></a><a class="code" href="union_t_c_c___c_c___type.html">01423</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l01424"></a>01424     <span class="keyword">struct </span>{ <span class="comment">// DITH4 mode</span>
<a name="l01425"></a><a class="code" href="union_t_c_c___c_c___type.html#ade760db92cf5f3c50732921ebc28b4d8">01425</a>         uint32_t DITHERCY:4;       
<a name="l01426"></a><a class="code" href="union_t_c_c___c_c___type.html#a4ffcd55ca0d3a24c22ed328bbaae0c42">01426</a>         uint32_t CC:20;            
<a name="l01427"></a><a class="code" href="union_t_c_c___c_c___type.html#a09237cd547f865f394ce776b38c60d3e">01427</a>         uint32_t :8;               
<a name="l01428"></a>01428     } DITH4;                     
<a name="l01429"></a>01429     <span class="keyword">struct </span>{ <span class="comment">// DITH5 mode</span>
<a name="l01430"></a>01430         uint32_t DITHERCY:5;       
<a name="l01431"></a>01431         uint32_t CC:19;            
<a name="l01432"></a>01432         uint32_t :8;               
<a name="l01433"></a>01433     } DITH5;                     
<a name="l01434"></a>01434     <span class="keyword">struct </span>{ <span class="comment">// DITH6 mode</span>
<a name="l01435"></a>01435         uint32_t DITHERCY:6;       
<a name="l01436"></a>01436         uint32_t CC:18;            
<a name="l01437"></a>01437         uint32_t :8;               
<a name="l01438"></a>01438     } DITH6;                     
<a name="l01439"></a>01439     <span class="keyword">struct </span>{
<a name="l01440"></a>01440         uint32_t CC:24;            
<a name="l01441"></a>01441         uint32_t :8;               
<a name="l01442"></a>01442     } bit;                       
<a name="l01443"></a><a class="code" href="union_t_c_c___c_c___type.html#a365fc00c034d385499b4f030ed8ed133">01443</a>     uint32_t <a class="code" href="union_t_c_c___c_c___type.html#a365fc00c034d385499b4f030ed8ed133">reg</a>;                
<a name="l01444"></a>01444 } <a class="code" href="union_t_c_c___c_c___type.html">TCC_CC_Type</a>;
<a name="l01445"></a>01445 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l01446"></a>01446 
<a name="l01447"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga448a0c143d2619257ca0e5d96137295d">01447</a> <span class="preprocessor">#define TCC_CC_OFFSET               0x44         </span>
<a name="l01448"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga550d84fc679baba35dab3b2c4b6ef1ec">01448</a> <span class="preprocessor">#define TCC_CC_RESETVALUE           0x00000000ul </span>
<a name="l01450"></a>01450 <span class="preprocessor">// DITH4 mode</span>
<a name="l01451"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaa19b3340d9386fb08d800d2ec02b280f">01451</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CC_DITH4_DITHERCY_Pos   0            </span>
<a name="l01452"></a>01452 <span class="preprocessor">#define TCC_CC_DITH4_DITHERCY_Msk   (0xFul &lt;&lt; TCC_CC_DITH4_DITHERCY_Pos)</span>
<a name="l01453"></a>01453 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CC_DITH4_DITHERCY(value) (TCC_CC_DITH4_DITHERCY_Msk &amp; ((value) &lt;&lt; TCC_CC_DITH4_DITHERCY_Pos))</span>
<a name="l01454"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga92b4f7c07cbbac0d6154d1833d5b5b48">01454</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CC_DITH4_CC_Pos         4            </span>
<a name="l01455"></a>01455 <span class="preprocessor">#define TCC_CC_DITH4_CC_Msk         (0xFFFFFul &lt;&lt; TCC_CC_DITH4_CC_Pos)</span>
<a name="l01456"></a>01456 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CC_DITH4_CC(value)      (TCC_CC_DITH4_CC_Msk &amp; ((value) &lt;&lt; TCC_CC_DITH4_CC_Pos))</span>
<a name="l01457"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga26c317e665ea781907ade59f70da9150">01457</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CC_DITH4_MASK           0x00FFFFFFul </span>
<a name="l01459"></a>01459 <span class="preprocessor">// DITH5 mode</span>
<a name="l01460"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga38aaf1e3c53d61c61b29ebdae9752708">01460</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CC_DITH5_DITHERCY_Pos   0            </span>
<a name="l01461"></a>01461 <span class="preprocessor">#define TCC_CC_DITH5_DITHERCY_Msk   (0x1Ful &lt;&lt; TCC_CC_DITH5_DITHERCY_Pos)</span>
<a name="l01462"></a>01462 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CC_DITH5_DITHERCY(value) (TCC_CC_DITH5_DITHERCY_Msk &amp; ((value) &lt;&lt; TCC_CC_DITH5_DITHERCY_Pos))</span>
<a name="l01463"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga94ca01ef8e3a9480f9521c3abe0e1ecb">01463</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CC_DITH5_CC_Pos         5            </span>
<a name="l01464"></a>01464 <span class="preprocessor">#define TCC_CC_DITH5_CC_Msk         (0x7FFFFul &lt;&lt; TCC_CC_DITH5_CC_Pos)</span>
<a name="l01465"></a>01465 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CC_DITH5_CC(value)      (TCC_CC_DITH5_CC_Msk &amp; ((value) &lt;&lt; TCC_CC_DITH5_CC_Pos))</span>
<a name="l01466"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac59e834e8e022bade7067e6deec3905c">01466</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CC_DITH5_MASK           0x00FFFFFFul </span>
<a name="l01468"></a>01468 <span class="preprocessor">// DITH6 mode</span>
<a name="l01469"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gae5bcfd88aa87cca95d8440ad4d3c4755">01469</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CC_DITH6_DITHERCY_Pos   0            </span>
<a name="l01470"></a>01470 <span class="preprocessor">#define TCC_CC_DITH6_DITHERCY_Msk   (0x3Ful &lt;&lt; TCC_CC_DITH6_DITHERCY_Pos)</span>
<a name="l01471"></a>01471 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CC_DITH6_DITHERCY(value) (TCC_CC_DITH6_DITHERCY_Msk &amp; ((value) &lt;&lt; TCC_CC_DITH6_DITHERCY_Pos))</span>
<a name="l01472"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga45fcd5f15c7d7c931424ea0b9f8d537b">01472</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CC_DITH6_CC_Pos         6            </span>
<a name="l01473"></a>01473 <span class="preprocessor">#define TCC_CC_DITH6_CC_Msk         (0x3FFFFul &lt;&lt; TCC_CC_DITH6_CC_Pos)</span>
<a name="l01474"></a>01474 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CC_DITH6_CC(value)      (TCC_CC_DITH6_CC_Msk &amp; ((value) &lt;&lt; TCC_CC_DITH6_CC_Pos))</span>
<a name="l01475"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga3d9901282873c941200b2d0d5165c2cc">01475</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CC_DITH6_MASK           0x00FFFFFFul </span>
<a name="l01477"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad4ec6f8440a3eb318e482bb2e8749ddb">01477</a> <span class="preprocessor">#define TCC_CC_CC_Pos               0            </span>
<a name="l01478"></a>01478 <span class="preprocessor">#define TCC_CC_CC_Msk               (0xFFFFFFul &lt;&lt; TCC_CC_CC_Pos)</span>
<a name="l01479"></a>01479 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CC_CC(value)            (TCC_CC_CC_Msk &amp; ((value) &lt;&lt; TCC_CC_CC_Pos))</span>
<a name="l01480"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga510dcc62bbde1a39d1b86297846d7ba5">01480</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CC_MASK                 0x00FFFFFFul </span>
<a name="l01482"></a>01482 <span class="preprocessor"></span><span class="comment">/* -------- TCC_PATTB : (TCC Offset: 0x64) (R/W 16) Pattern Buffer -------- */</span>
<a name="l01483"></a>01483 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l01484"></a><a class="code" href="union_t_c_c___p_a_t_t_b___type.html">01484</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l01485"></a>01485     <span class="keyword">struct </span>{
<a name="l01486"></a><a class="code" href="union_t_c_c___p_a_t_t_b___type.html#a24fd2b464a5c0b21787e50cf386feeb9">01486</a>         uint16_t PGEB0:1;          
<a name="l01487"></a><a class="code" href="union_t_c_c___p_a_t_t_b___type.html#a84a2e700b1114f565f04c19577dd3945">01487</a>         uint16_t PGEB1:1;          
<a name="l01488"></a><a class="code" href="union_t_c_c___p_a_t_t_b___type.html#ab174c0648b86ff601f03feb23f8463e7">01488</a>         uint16_t PGEB2:1;          
<a name="l01489"></a><a class="code" href="union_t_c_c___p_a_t_t_b___type.html#adaafac29c734063c5cbe3a2da88436fd">01489</a>         uint16_t PGEB3:1;          
<a name="l01490"></a><a class="code" href="union_t_c_c___p_a_t_t_b___type.html#adcc6313bd1944131aac4fca0b6b73044">01490</a>         uint16_t PGEB4:1;          
<a name="l01491"></a><a class="code" href="union_t_c_c___p_a_t_t_b___type.html#a9024db4ec4cd3bd8713e576f37e4942d">01491</a>         uint16_t PGEB5:1;          
<a name="l01492"></a><a class="code" href="union_t_c_c___p_a_t_t_b___type.html#a252233f335c199fb362fc909182105e6">01492</a>         uint16_t PGEB6:1;          
<a name="l01493"></a><a class="code" href="union_t_c_c___p_a_t_t_b___type.html#a4c23e99cd5c72ddebf24e31d7c91fa0f">01493</a>         uint16_t PGEB7:1;          
<a name="l01494"></a><a class="code" href="union_t_c_c___p_a_t_t_b___type.html#acdffc0d88cf9272cd7ab6fa4f94a1602">01494</a>         uint16_t PGVB0:1;          
<a name="l01495"></a><a class="code" href="union_t_c_c___p_a_t_t_b___type.html#a48b3d376e3ff7ce078d0da5543210698">01495</a>         uint16_t PGVB1:1;          
<a name="l01496"></a><a class="code" href="union_t_c_c___p_a_t_t_b___type.html#a28e5a6571f1c5f7a022f4aa8d56122cc">01496</a>         uint16_t PGVB2:1;          
<a name="l01497"></a><a class="code" href="union_t_c_c___p_a_t_t_b___type.html#a0dbf472578de33ef5584bff7193bb2d7">01497</a>         uint16_t PGVB3:1;          
<a name="l01498"></a><a class="code" href="union_t_c_c___p_a_t_t_b___type.html#a926797e253d3a8e9ffc518c839fc97de">01498</a>         uint16_t PGVB4:1;          
<a name="l01499"></a><a class="code" href="union_t_c_c___p_a_t_t_b___type.html#af90672863d719ab3bbcbdbdab688698c">01499</a>         uint16_t PGVB5:1;          
<a name="l01500"></a><a class="code" href="union_t_c_c___p_a_t_t_b___type.html#afde47b82fc36bd825de71ce51ed5009c">01500</a>         uint16_t PGVB6:1;          
<a name="l01501"></a><a class="code" href="union_t_c_c___p_a_t_t_b___type.html#a3d2a9a5721f0806a704a3eb83a488c50">01501</a>         uint16_t PGVB7:1;          
<a name="l01502"></a>01502     } bit;                       
<a name="l01503"></a>01503     <span class="keyword">struct </span>{
<a name="l01504"></a><a class="code" href="union_t_c_c___p_a_t_t_b___type.html#a97642fcea969eeb89f94512edf2e0472">01504</a>         uint16_t PGEB:8;           
<a name="l01505"></a><a class="code" href="union_t_c_c___p_a_t_t_b___type.html#a99a9cb00e41be685d6e6b61dbdd89825">01505</a>         uint16_t PGVB:8;           
<a name="l01506"></a>01506     } vec;                       
<a name="l01507"></a><a class="code" href="union_t_c_c___p_a_t_t_b___type.html#a5da88c4590a9e277b189e306d35d796c">01507</a>     uint16_t <a class="code" href="union_t_c_c___p_a_t_t_b___type.html#a5da88c4590a9e277b189e306d35d796c">reg</a>;                
<a name="l01508"></a>01508 } <a class="code" href="union_t_c_c___p_a_t_t_b___type.html">TCC_PATTB_Type</a>;
<a name="l01509"></a>01509 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l01510"></a>01510 
<a name="l01511"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gadb0daeeacbc9e98886af5b7fbc36b558">01511</a> <span class="preprocessor">#define TCC_PATTB_OFFSET            0x64         </span>
<a name="l01512"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga43d809c18e0920d09e211c2b17dff962">01512</a> <span class="preprocessor">#define TCC_PATTB_RESETVALUE        0x0000ul     </span>
<a name="l01514"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gab42ab3e6f75c6c8f0ce0ceda50e350b2">01514</a> <span class="preprocessor">#define TCC_PATTB_PGEB0_Pos         0            </span>
<a name="l01515"></a>01515 <span class="preprocessor">#define TCC_PATTB_PGEB0             (1 &lt;&lt; TCC_PATTB_PGEB0_Pos)</span>
<a name="l01516"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga4c86ad65da2f55c5e1fa9fb0fda5fae4">01516</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATTB_PGEB1_Pos         1            </span>
<a name="l01517"></a>01517 <span class="preprocessor">#define TCC_PATTB_PGEB1             (1 &lt;&lt; TCC_PATTB_PGEB1_Pos)</span>
<a name="l01518"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga0e654ab030a2cadf8ccad966851d2d5d">01518</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATTB_PGEB2_Pos         2            </span>
<a name="l01519"></a>01519 <span class="preprocessor">#define TCC_PATTB_PGEB2             (1 &lt;&lt; TCC_PATTB_PGEB2_Pos)</span>
<a name="l01520"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga37d49529e03f43b2d7e6e2b001afa8ef">01520</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATTB_PGEB3_Pos         3            </span>
<a name="l01521"></a>01521 <span class="preprocessor">#define TCC_PATTB_PGEB3             (1 &lt;&lt; TCC_PATTB_PGEB3_Pos)</span>
<a name="l01522"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga6bf10c283941db580d1c804f6a569a2e">01522</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATTB_PGEB4_Pos         4            </span>
<a name="l01523"></a>01523 <span class="preprocessor">#define TCC_PATTB_PGEB4             (1 &lt;&lt; TCC_PATTB_PGEB4_Pos)</span>
<a name="l01524"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gab1a5de233dfeccb1a84da8b0ec5c8c64">01524</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATTB_PGEB5_Pos         5            </span>
<a name="l01525"></a>01525 <span class="preprocessor">#define TCC_PATTB_PGEB5             (1 &lt;&lt; TCC_PATTB_PGEB5_Pos)</span>
<a name="l01526"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad3d48800e68f00b413bf81243e29ba77">01526</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATTB_PGEB6_Pos         6            </span>
<a name="l01527"></a>01527 <span class="preprocessor">#define TCC_PATTB_PGEB6             (1 &lt;&lt; TCC_PATTB_PGEB6_Pos)</span>
<a name="l01528"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga286f26b37c5a2e288b8d8970bd4d8554">01528</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATTB_PGEB7_Pos         7            </span>
<a name="l01529"></a>01529 <span class="preprocessor">#define TCC_PATTB_PGEB7             (1 &lt;&lt; TCC_PATTB_PGEB7_Pos)</span>
<a name="l01530"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gab6568c3c45c827fff6d95799629a7cbe">01530</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATTB_PGEB_Pos          0            </span>
<a name="l01531"></a>01531 <span class="preprocessor">#define TCC_PATTB_PGEB_Msk          (0xFFul &lt;&lt; TCC_PATTB_PGEB_Pos)</span>
<a name="l01532"></a>01532 <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATTB_PGEB(value)       (TCC_PATTB_PGEB_Msk &amp; ((value) &lt;&lt; TCC_PATTB_PGEB_Pos))</span>
<a name="l01533"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga21baec13f4cd4208e63e0552c4fd2672">01533</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATTB_PGVB0_Pos         8            </span>
<a name="l01534"></a>01534 <span class="preprocessor">#define TCC_PATTB_PGVB0             (1 &lt;&lt; TCC_PATTB_PGVB0_Pos)</span>
<a name="l01535"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga0b15704e47b6bce68b111ce75a139d81">01535</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATTB_PGVB1_Pos         9            </span>
<a name="l01536"></a>01536 <span class="preprocessor">#define TCC_PATTB_PGVB1             (1 &lt;&lt; TCC_PATTB_PGVB1_Pos)</span>
<a name="l01537"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga737f36a1a2d29fd8ffa007882fa8215b">01537</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATTB_PGVB2_Pos         10           </span>
<a name="l01538"></a>01538 <span class="preprocessor">#define TCC_PATTB_PGVB2             (1 &lt;&lt; TCC_PATTB_PGVB2_Pos)</span>
<a name="l01539"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga3c5f292cc3143d385aa8c588b91cb566">01539</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATTB_PGVB3_Pos         11           </span>
<a name="l01540"></a>01540 <span class="preprocessor">#define TCC_PATTB_PGVB3             (1 &lt;&lt; TCC_PATTB_PGVB3_Pos)</span>
<a name="l01541"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga62e08fa92fe5cb68e831aa3265ebefce">01541</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATTB_PGVB4_Pos         12           </span>
<a name="l01542"></a>01542 <span class="preprocessor">#define TCC_PATTB_PGVB4             (1 &lt;&lt; TCC_PATTB_PGVB4_Pos)</span>
<a name="l01543"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga3a8ea93e91d34994c6967038285b0532">01543</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATTB_PGVB5_Pos         13           </span>
<a name="l01544"></a>01544 <span class="preprocessor">#define TCC_PATTB_PGVB5             (1 &lt;&lt; TCC_PATTB_PGVB5_Pos)</span>
<a name="l01545"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga97076d0e22f684878339c713f1445af7">01545</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATTB_PGVB6_Pos         14           </span>
<a name="l01546"></a>01546 <span class="preprocessor">#define TCC_PATTB_PGVB6             (1 &lt;&lt; TCC_PATTB_PGVB6_Pos)</span>
<a name="l01547"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga0637a1d3aba1543593d18c68b16c2d24">01547</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATTB_PGVB7_Pos         15           </span>
<a name="l01548"></a>01548 <span class="preprocessor">#define TCC_PATTB_PGVB7             (1 &lt;&lt; TCC_PATTB_PGVB7_Pos)</span>
<a name="l01549"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gab3868d001b101dc50e266ebefe614a0d">01549</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATTB_PGVB_Pos          8            </span>
<a name="l01550"></a>01550 <span class="preprocessor">#define TCC_PATTB_PGVB_Msk          (0xFFul &lt;&lt; TCC_PATTB_PGVB_Pos)</span>
<a name="l01551"></a>01551 <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATTB_PGVB(value)       (TCC_PATTB_PGVB_Msk &amp; ((value) &lt;&lt; TCC_PATTB_PGVB_Pos))</span>
<a name="l01552"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga3703ad0945cbab326c94a92b0c0bdfec">01552</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PATTB_MASK              0xFFFFul     </span>
<a name="l01554"></a>01554 <span class="preprocessor"></span><span class="comment">/* -------- TCC_WAVEB : (TCC Offset: 0x68) (R/W 32) Waveform Control Buffer -------- */</span>
<a name="l01555"></a>01555 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l01556"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html">01556</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l01557"></a>01557     <span class="keyword">struct </span>{
<a name="l01558"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#a7ee0b5c0dc4c735ebff0fdbb762efec4">01558</a>         uint32_t WAVEGENB:3;       
<a name="l01559"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#a5ce0bbc1328fdf7093b852f3197f93a2">01559</a>         uint32_t :1;               
<a name="l01560"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#a9e8b6c97806e8cd23175953f300a678f">01560</a>         uint32_t RAMPB:2;          
<a name="l01561"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#a09e622bdc881de2d5c2ae993b5cd9fca">01561</a>         uint32_t :1;               
<a name="l01562"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#afdcb3efff7d1bccb3cce280fef3650ef">01562</a>         uint32_t CIPERENB:1;       
<a name="l01563"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#a30b764161c9c14b4deefe1cff0f97b19">01563</a>         uint32_t CICCENB0:1;       
<a name="l01564"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#a4e08cd69480619f30316d400e8328dac">01564</a>         uint32_t CICCENB1:1;       
<a name="l01565"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#a99a8a7412e83f9bfb802afc414952b08">01565</a>         uint32_t CICCENB2:1;       
<a name="l01566"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#a1082296d3d5d11e327a5f3ef57ccbf5c">01566</a>         uint32_t CICCENB3:1;       
<a name="l01567"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#a0f82614f7ba7b422d304ff4c35319f32">01567</a>         uint32_t :4;               
<a name="l01568"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#a73da42aad9eaad3e4f98c5663f463ba1">01568</a>         uint32_t POLB0:1;          
<a name="l01569"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#acd2fe70bba289ea6f74c8b3b5a53f083">01569</a>         uint32_t POLB1:1;          
<a name="l01570"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#a399e016601da2c51dbb04d78b0e66f4b">01570</a>         uint32_t POLB2:1;          
<a name="l01571"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#a8b8af21bbe133c7685d8a961a93c57fd">01571</a>         uint32_t POLB3:1;          
<a name="l01572"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#a77b4fe8658da84e952d7a23b637a1064">01572</a>         uint32_t :4;               
<a name="l01573"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#abf931c7bf14f5c47e4218c6000480131">01573</a>         uint32_t SWAPB0:1;         
<a name="l01574"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#a0616977e371741a98c7ccdcedc394cbb">01574</a>         uint32_t SWAPB1:1;         
<a name="l01575"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#a09f10ea5f94c079379b52bb310cec8c5">01575</a>         uint32_t SWAPB2:1;         
<a name="l01576"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#a2e6e1a50bd952558d1ff0f4951a9c00b">01576</a>         uint32_t SWAPB3:1;         
<a name="l01577"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#aeab20d6a55a378cdb448a0af6f632ecf">01577</a>         uint32_t :4;               
<a name="l01578"></a>01578     } bit;                       
<a name="l01579"></a>01579     <span class="keyword">struct </span>{
<a name="l01580"></a>01580         uint32_t :8;               
<a name="l01581"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#a58386870be81abbf426e6aed8c411e4f">01581</a>         uint32_t CICCENB:4;        
<a name="l01582"></a>01582         uint32_t :4;               
<a name="l01583"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#a83fb3dc20650b36804d32a8620764cbd">01583</a>         uint32_t POLB:4;           
<a name="l01584"></a>01584         uint32_t :4;               
<a name="l01585"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#a536c9aa7f5363c0b0d621283c62fc10d">01585</a>         uint32_t SWAPB:4;          
<a name="l01586"></a>01586         uint32_t :4;               
<a name="l01587"></a>01587     } vec;                       
<a name="l01588"></a><a class="code" href="union_t_c_c___w_a_v_e_b___type.html#a84e304773342edfee35389f6fbafe852">01588</a>     uint32_t <a class="code" href="union_t_c_c___w_a_v_e_b___type.html#a84e304773342edfee35389f6fbafe852">reg</a>;                
<a name="l01589"></a>01589 } <a class="code" href="union_t_c_c___w_a_v_e_b___type.html">TCC_WAVEB_Type</a>;
<a name="l01590"></a>01590 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l01591"></a>01591 
<a name="l01592"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaa73969302b0d227d16c05760951a990f">01592</a> <span class="preprocessor">#define TCC_WAVEB_OFFSET            0x68         </span>
<a name="l01593"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga0607b3b019e173a21be19aeb150cbfad">01593</a> <span class="preprocessor">#define TCC_WAVEB_RESETVALUE        0x00000000ul </span>
<a name="l01595"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gae54ae3495e286970da764e5c0c347639">01595</a> <span class="preprocessor">#define TCC_WAVEB_WAVEGENB_Pos      0            </span>
<a name="l01596"></a>01596 <span class="preprocessor">#define TCC_WAVEB_WAVEGENB_Msk      (0x7ul &lt;&lt; TCC_WAVEB_WAVEGENB_Pos)</span>
<a name="l01597"></a>01597 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_WAVEGENB(value)   (TCC_WAVEB_WAVEGENB_Msk &amp; ((value) &lt;&lt; TCC_WAVEB_WAVEGENB_Pos))</span>
<a name="l01598"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga7c123de824d996d0464f86af7c072dcb">01598</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_WAVEB_WAVEGENB_NFRQ_Val     0x0ul  </span>
<a name="l01599"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga3d7b37c72b6ce6c31fc53437717512c5">01599</a> <span class="preprocessor">#define   TCC_WAVEB_WAVEGENB_MFRQ_Val     0x1ul  </span>
<a name="l01600"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga921b8222410de48aaa55e13b05eccec9">01600</a> <span class="preprocessor">#define   TCC_WAVEB_WAVEGENB_NPWM_Val     0x2ul  </span>
<a name="l01601"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gabc204a68adfd1f7daf4de9f9c1d89588">01601</a> <span class="preprocessor">#define   TCC_WAVEB_WAVEGENB_DSCRITICAL_Val 0x4ul  </span>
<a name="l01602"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga06554678c7a1c9005b6e1d8bb272ad54">01602</a> <span class="preprocessor">#define   TCC_WAVEB_WAVEGENB_DSBOTTOM_Val 0x5ul  </span>
<a name="l01603"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga2644c3cfd72caf4a2955dbd8a9208f52">01603</a> <span class="preprocessor">#define   TCC_WAVEB_WAVEGENB_DSBOTH_Val   0x6ul  </span>
<a name="l01604"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga82e3e3f6fda95eca5ff6330b51bdc685">01604</a> <span class="preprocessor">#define   TCC_WAVEB_WAVEGENB_DSTOP_Val    0x7ul  </span>
<a name="l01605"></a>01605 <span class="preprocessor">#define TCC_WAVEB_WAVEGENB_NFRQ     (TCC_WAVEB_WAVEGENB_NFRQ_Val   &lt;&lt; TCC_WAVEB_WAVEGENB_Pos)</span>
<a name="l01606"></a>01606 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_WAVEGENB_MFRQ     (TCC_WAVEB_WAVEGENB_MFRQ_Val   &lt;&lt; TCC_WAVEB_WAVEGENB_Pos)</span>
<a name="l01607"></a>01607 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_WAVEGENB_NPWM     (TCC_WAVEB_WAVEGENB_NPWM_Val   &lt;&lt; TCC_WAVEB_WAVEGENB_Pos)</span>
<a name="l01608"></a>01608 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_WAVEGENB_DSCRITICAL (TCC_WAVEB_WAVEGENB_DSCRITICAL_Val &lt;&lt; TCC_WAVEB_WAVEGENB_Pos)</span>
<a name="l01609"></a>01609 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_WAVEGENB_DSBOTTOM (TCC_WAVEB_WAVEGENB_DSBOTTOM_Val &lt;&lt; TCC_WAVEB_WAVEGENB_Pos)</span>
<a name="l01610"></a>01610 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_WAVEGENB_DSBOTH   (TCC_WAVEB_WAVEGENB_DSBOTH_Val &lt;&lt; TCC_WAVEB_WAVEGENB_Pos)</span>
<a name="l01611"></a>01611 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_WAVEGENB_DSTOP    (TCC_WAVEB_WAVEGENB_DSTOP_Val  &lt;&lt; TCC_WAVEB_WAVEGENB_Pos)</span>
<a name="l01612"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga148a691d34a212c507ddedeceb4619fc">01612</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_RAMPB_Pos         4            </span>
<a name="l01613"></a>01613 <span class="preprocessor">#define TCC_WAVEB_RAMPB_Msk         (0x3ul &lt;&lt; TCC_WAVEB_RAMPB_Pos)</span>
<a name="l01614"></a>01614 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_RAMPB(value)      (TCC_WAVEB_RAMPB_Msk &amp; ((value) &lt;&lt; TCC_WAVEB_RAMPB_Pos))</span>
<a name="l01615"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga03c320b01f59261725f926efb4684a98">01615</a> <span class="preprocessor"></span><span class="preprocessor">#define   TCC_WAVEB_RAMPB_RAMP1_Val       0x0ul  </span>
<a name="l01616"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga486a4bc6afbc79c433f7fef8817341f7">01616</a> <span class="preprocessor">#define   TCC_WAVEB_RAMPB_RAMP2A_Val      0x1ul  </span>
<a name="l01617"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga6a66013307ef0283bcfa0ae0d2a49a27">01617</a> <span class="preprocessor">#define   TCC_WAVEB_RAMPB_RAMP2_Val       0x2ul  </span>
<a name="l01618"></a>01618 <span class="preprocessor">#define TCC_WAVEB_RAMPB_RAMP1       (TCC_WAVEB_RAMPB_RAMP1_Val     &lt;&lt; TCC_WAVEB_RAMPB_Pos)</span>
<a name="l01619"></a>01619 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_RAMPB_RAMP2A      (TCC_WAVEB_RAMPB_RAMP2A_Val    &lt;&lt; TCC_WAVEB_RAMPB_Pos)</span>
<a name="l01620"></a>01620 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_RAMPB_RAMP2       (TCC_WAVEB_RAMPB_RAMP2_Val     &lt;&lt; TCC_WAVEB_RAMPB_Pos)</span>
<a name="l01621"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga944c70da4d674c4cbea5717cc27f9c9c">01621</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_CIPERENB_Pos      7            </span>
<a name="l01622"></a>01622 <span class="preprocessor">#define TCC_WAVEB_CIPERENB          (0x1ul &lt;&lt; TCC_WAVEB_CIPERENB_Pos)</span>
<a name="l01623"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gae607ab7d7a5f8b4869406ffff426dedf">01623</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_CICCENB0_Pos      8            </span>
<a name="l01624"></a>01624 <span class="preprocessor">#define TCC_WAVEB_CICCENB0          (1 &lt;&lt; TCC_WAVEB_CICCENB0_Pos)</span>
<a name="l01625"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga136270432023d58862f418849487b89a">01625</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_CICCENB1_Pos      9            </span>
<a name="l01626"></a>01626 <span class="preprocessor">#define TCC_WAVEB_CICCENB1          (1 &lt;&lt; TCC_WAVEB_CICCENB1_Pos)</span>
<a name="l01627"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga49e330a87f138004efbfd14b37e0bc58">01627</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_CICCENB2_Pos      10           </span>
<a name="l01628"></a>01628 <span class="preprocessor">#define TCC_WAVEB_CICCENB2          (1 &lt;&lt; TCC_WAVEB_CICCENB2_Pos)</span>
<a name="l01629"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaf559b51f6e0e7b6077a92d317a5b3e45">01629</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_CICCENB3_Pos      11           </span>
<a name="l01630"></a>01630 <span class="preprocessor">#define TCC_WAVEB_CICCENB3          (1 &lt;&lt; TCC_WAVEB_CICCENB3_Pos)</span>
<a name="l01631"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga2c27586ff09aa700b8b4fed8e4ce4a97">01631</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_CICCENB_Pos       8            </span>
<a name="l01632"></a>01632 <span class="preprocessor">#define TCC_WAVEB_CICCENB_Msk       (0xFul &lt;&lt; TCC_WAVEB_CICCENB_Pos)</span>
<a name="l01633"></a>01633 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_CICCENB(value)    (TCC_WAVEB_CICCENB_Msk &amp; ((value) &lt;&lt; TCC_WAVEB_CICCENB_Pos))</span>
<a name="l01634"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaad99cb6383b07e1328a3b7a59cc08eb2">01634</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_POLB0_Pos         16           </span>
<a name="l01635"></a>01635 <span class="preprocessor">#define TCC_WAVEB_POLB0             (1 &lt;&lt; TCC_WAVEB_POLB0_Pos)</span>
<a name="l01636"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga7658ed6098a5d73e4f7c2b21670ad7f4">01636</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_POLB1_Pos         17           </span>
<a name="l01637"></a>01637 <span class="preprocessor">#define TCC_WAVEB_POLB1             (1 &lt;&lt; TCC_WAVEB_POLB1_Pos)</span>
<a name="l01638"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga62806bea4d5e28f426812c737187c1d4">01638</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_POLB2_Pos         18           </span>
<a name="l01639"></a>01639 <span class="preprocessor">#define TCC_WAVEB_POLB2             (1 &lt;&lt; TCC_WAVEB_POLB2_Pos)</span>
<a name="l01640"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga101f8abe7f23148f6f99f96dca74d0e5">01640</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_POLB3_Pos         19           </span>
<a name="l01641"></a>01641 <span class="preprocessor">#define TCC_WAVEB_POLB3             (1 &lt;&lt; TCC_WAVEB_POLB3_Pos)</span>
<a name="l01642"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaff38ac8bf1e327ecb008d49695bfa788">01642</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_POLB_Pos          16           </span>
<a name="l01643"></a>01643 <span class="preprocessor">#define TCC_WAVEB_POLB_Msk          (0xFul &lt;&lt; TCC_WAVEB_POLB_Pos)</span>
<a name="l01644"></a>01644 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_POLB(value)       (TCC_WAVEB_POLB_Msk &amp; ((value) &lt;&lt; TCC_WAVEB_POLB_Pos))</span>
<a name="l01645"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga94df24923d2727b02933c5f0c2f49002">01645</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_SWAPB0_Pos        24           </span>
<a name="l01646"></a>01646 <span class="preprocessor">#define TCC_WAVEB_SWAPB0            (1 &lt;&lt; TCC_WAVEB_SWAPB0_Pos)</span>
<a name="l01647"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaf65c21e289fea23a1b366c11e75c034c">01647</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_SWAPB1_Pos        25           </span>
<a name="l01648"></a>01648 <span class="preprocessor">#define TCC_WAVEB_SWAPB1            (1 &lt;&lt; TCC_WAVEB_SWAPB1_Pos)</span>
<a name="l01649"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga67d9bd530fefdfd97f6223157a77c1bf">01649</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_SWAPB2_Pos        26           </span>
<a name="l01650"></a>01650 <span class="preprocessor">#define TCC_WAVEB_SWAPB2            (1 &lt;&lt; TCC_WAVEB_SWAPB2_Pos)</span>
<a name="l01651"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga83ca0af0fcc287ac475a13434356b35b">01651</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_SWAPB3_Pos        27           </span>
<a name="l01652"></a>01652 <span class="preprocessor">#define TCC_WAVEB_SWAPB3            (1 &lt;&lt; TCC_WAVEB_SWAPB3_Pos)</span>
<a name="l01653"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga7e7cb7b7913206fc4c4bec66a2358940">01653</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_SWAPB_Pos         24           </span>
<a name="l01654"></a>01654 <span class="preprocessor">#define TCC_WAVEB_SWAPB_Msk         (0xFul &lt;&lt; TCC_WAVEB_SWAPB_Pos)</span>
<a name="l01655"></a>01655 <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_SWAPB(value)      (TCC_WAVEB_SWAPB_Msk &amp; ((value) &lt;&lt; TCC_WAVEB_SWAPB_Pos))</span>
<a name="l01656"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga62c5229edd46fd8a828044f5ca1e4566">01656</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_WAVEB_MASK              0x0F0F0FB7ul </span>
<a name="l01658"></a>01658 <span class="preprocessor"></span><span class="comment">/* -------- TCC_PERB : (TCC Offset: 0x6C) (R/W 32) Period Buffer -------- */</span>
<a name="l01659"></a>01659 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l01660"></a><a class="code" href="union_t_c_c___p_e_r_b___type.html">01660</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l01661"></a>01661     <span class="keyword">struct </span>{ <span class="comment">// DITH4 mode</span>
<a name="l01662"></a><a class="code" href="union_t_c_c___p_e_r_b___type.html#a12d13f0b13f708c85dcda1560f3ee78a">01662</a>         uint32_t DITHERCYB:4;      
<a name="l01663"></a><a class="code" href="union_t_c_c___p_e_r_b___type.html#a2adc79db5b4b008cdab099f480e9ed89">01663</a>         uint32_t PERB:20;          
<a name="l01664"></a><a class="code" href="union_t_c_c___p_e_r_b___type.html#a5cc5c1e558e493f7028dc712ec9bd49f">01664</a>         uint32_t :8;               
<a name="l01665"></a>01665     } DITH4;                     
<a name="l01666"></a>01666     <span class="keyword">struct </span>{ <span class="comment">// DITH5 mode</span>
<a name="l01667"></a>01667         uint32_t DITHERCYB:5;      
<a name="l01668"></a>01668         uint32_t PERB:19;          
<a name="l01669"></a>01669         uint32_t :8;               
<a name="l01670"></a>01670     } DITH5;                     
<a name="l01671"></a>01671     <span class="keyword">struct </span>{ <span class="comment">// DITH6 mode</span>
<a name="l01672"></a>01672         uint32_t DITHERCYB:6;      
<a name="l01673"></a>01673         uint32_t PERB:18;          
<a name="l01674"></a>01674         uint32_t :8;               
<a name="l01675"></a>01675     } DITH6;                     
<a name="l01676"></a>01676     <span class="keyword">struct </span>{
<a name="l01677"></a>01677         uint32_t PERB:24;          
<a name="l01678"></a>01678         uint32_t :8;               
<a name="l01679"></a>01679     } bit;                       
<a name="l01680"></a><a class="code" href="union_t_c_c___p_e_r_b___type.html#ae594cd83fb6eef14efca3666d5fd35ee">01680</a>     uint32_t <a class="code" href="union_t_c_c___p_e_r_b___type.html#ae594cd83fb6eef14efca3666d5fd35ee">reg</a>;                
<a name="l01681"></a>01681 } <a class="code" href="union_t_c_c___p_e_r_b___type.html">TCC_PERB_Type</a>;
<a name="l01682"></a>01682 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l01683"></a>01683 
<a name="l01684"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga74df48fc5246c0de751f26ce46da335a">01684</a> <span class="preprocessor">#define TCC_PERB_OFFSET             0x6C         </span>
<a name="l01685"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga082f5a45af006c3f3e0cebb0a3bd5dcb">01685</a> <span class="preprocessor">#define TCC_PERB_RESETVALUE         0xFFFFFFFFul </span>
<a name="l01687"></a>01687 <span class="preprocessor">// DITH4 mode</span>
<a name="l01688"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga1a653ed4d4a42484f214f080d23a3d6a">01688</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PERB_DITH4_DITHERCYB_Pos 0            </span>
<a name="l01689"></a>01689 <span class="preprocessor">#define TCC_PERB_DITH4_DITHERCYB_Msk (0xFul &lt;&lt; TCC_PERB_DITH4_DITHERCYB_Pos)</span>
<a name="l01690"></a>01690 <span class="preprocessor"></span><span class="preprocessor">#define TCC_PERB_DITH4_DITHERCYB(value) (TCC_PERB_DITH4_DITHERCYB_Msk &amp; ((value) &lt;&lt; TCC_PERB_DITH4_DITHERCYB_Pos))</span>
<a name="l01691"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gacf033d1e4086881f43bc85a03aaab5ab">01691</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PERB_DITH4_PERB_Pos     4            </span>
<a name="l01692"></a>01692 <span class="preprocessor">#define TCC_PERB_DITH4_PERB_Msk     (0xFFFFFul &lt;&lt; TCC_PERB_DITH4_PERB_Pos)</span>
<a name="l01693"></a>01693 <span class="preprocessor"></span><span class="preprocessor">#define TCC_PERB_DITH4_PERB(value)  (TCC_PERB_DITH4_PERB_Msk &amp; ((value) &lt;&lt; TCC_PERB_DITH4_PERB_Pos))</span>
<a name="l01694"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga81cb66657c0b250f9ef4f29ac0d50f53">01694</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PERB_DITH4_MASK         0x00FFFFFFul </span>
<a name="l01696"></a>01696 <span class="preprocessor">// DITH5 mode</span>
<a name="l01697"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga72942424638fcefa5e402cef58957ebf">01697</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PERB_DITH5_DITHERCYB_Pos 0            </span>
<a name="l01698"></a>01698 <span class="preprocessor">#define TCC_PERB_DITH5_DITHERCYB_Msk (0x1Ful &lt;&lt; TCC_PERB_DITH5_DITHERCYB_Pos)</span>
<a name="l01699"></a>01699 <span class="preprocessor"></span><span class="preprocessor">#define TCC_PERB_DITH5_DITHERCYB(value) (TCC_PERB_DITH5_DITHERCYB_Msk &amp; ((value) &lt;&lt; TCC_PERB_DITH5_DITHERCYB_Pos))</span>
<a name="l01700"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga1bd66d519706a95337cdbc957ce5cb5c">01700</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PERB_DITH5_PERB_Pos     5            </span>
<a name="l01701"></a>01701 <span class="preprocessor">#define TCC_PERB_DITH5_PERB_Msk     (0x7FFFFul &lt;&lt; TCC_PERB_DITH5_PERB_Pos)</span>
<a name="l01702"></a>01702 <span class="preprocessor"></span><span class="preprocessor">#define TCC_PERB_DITH5_PERB(value)  (TCC_PERB_DITH5_PERB_Msk &amp; ((value) &lt;&lt; TCC_PERB_DITH5_PERB_Pos))</span>
<a name="l01703"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga0cd922c4c700f42ec5ffa056f02aa21e">01703</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PERB_DITH5_MASK         0x00FFFFFFul </span>
<a name="l01705"></a>01705 <span class="preprocessor">// DITH6 mode</span>
<a name="l01706"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga034dc47333f3a8bf5bf67d37e3e8741f">01706</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PERB_DITH6_DITHERCYB_Pos 0            </span>
<a name="l01707"></a>01707 <span class="preprocessor">#define TCC_PERB_DITH6_DITHERCYB_Msk (0x3Ful &lt;&lt; TCC_PERB_DITH6_DITHERCYB_Pos)</span>
<a name="l01708"></a>01708 <span class="preprocessor"></span><span class="preprocessor">#define TCC_PERB_DITH6_DITHERCYB(value) (TCC_PERB_DITH6_DITHERCYB_Msk &amp; ((value) &lt;&lt; TCC_PERB_DITH6_DITHERCYB_Pos))</span>
<a name="l01709"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gae394a4d3c39fc14ecc552024c7de403c">01709</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PERB_DITH6_PERB_Pos     6            </span>
<a name="l01710"></a>01710 <span class="preprocessor">#define TCC_PERB_DITH6_PERB_Msk     (0x3FFFFul &lt;&lt; TCC_PERB_DITH6_PERB_Pos)</span>
<a name="l01711"></a>01711 <span class="preprocessor"></span><span class="preprocessor">#define TCC_PERB_DITH6_PERB(value)  (TCC_PERB_DITH6_PERB_Msk &amp; ((value) &lt;&lt; TCC_PERB_DITH6_PERB_Pos))</span>
<a name="l01712"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga4a7fbbacafc5468effc8f3555676f8ca">01712</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PERB_DITH6_MASK         0x00FFFFFFul </span>
<a name="l01714"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac87bec1c5f9d23ca14e5ac90c7a0f869">01714</a> <span class="preprocessor">#define TCC_PERB_PERB_Pos           0            </span>
<a name="l01715"></a>01715 <span class="preprocessor">#define TCC_PERB_PERB_Msk           (0xFFFFFFul &lt;&lt; TCC_PERB_PERB_Pos)</span>
<a name="l01716"></a>01716 <span class="preprocessor"></span><span class="preprocessor">#define TCC_PERB_PERB(value)        (TCC_PERB_PERB_Msk &amp; ((value) &lt;&lt; TCC_PERB_PERB_Pos))</span>
<a name="l01717"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga49f8b18ff5a1c3f114cdebffde9d65ca">01717</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_PERB_MASK               0x00FFFFFFul </span>
<a name="l01719"></a>01719 <span class="preprocessor"></span><span class="comment">/* -------- TCC_CCB : (TCC Offset: 0x70) (R/W 32) Compare and Capture Buffer -------- */</span>
<a name="l01720"></a>01720 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l01721"></a><a class="code" href="union_t_c_c___c_c_b___type.html">01721</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l01722"></a>01722     <span class="keyword">struct </span>{ <span class="comment">// DITH4 mode</span>
<a name="l01723"></a><a class="code" href="union_t_c_c___c_c_b___type.html#a263ea068a8e4f5f637a74d9e743bc6b8">01723</a>         uint32_t DITHERCYB:4;      
<a name="l01724"></a><a class="code" href="union_t_c_c___c_c_b___type.html#a87527d0d67176736437b3c8f0f8ba748">01724</a>         uint32_t CCB:20;           
<a name="l01725"></a><a class="code" href="union_t_c_c___c_c_b___type.html#a384187d71f89c04ca42fb43445ee3670">01725</a>         uint32_t :8;               
<a name="l01726"></a>01726     } DITH4;                     
<a name="l01727"></a>01727     <span class="keyword">struct </span>{ <span class="comment">// DITH5 mode</span>
<a name="l01728"></a>01728         uint32_t DITHERCYB:5;      
<a name="l01729"></a>01729         uint32_t CCB:19;           
<a name="l01730"></a>01730         uint32_t :8;               
<a name="l01731"></a>01731     } DITH5;                     
<a name="l01732"></a>01732     <span class="keyword">struct </span>{ <span class="comment">// DITH6 mode</span>
<a name="l01733"></a>01733         uint32_t DITHERCYB:6;      
<a name="l01734"></a>01734         uint32_t CCB:18;           
<a name="l01735"></a>01735         uint32_t :8;               
<a name="l01736"></a>01736     } DITH6;                     
<a name="l01737"></a>01737     <span class="keyword">struct </span>{
<a name="l01738"></a>01738         uint32_t CCB:24;           
<a name="l01739"></a>01739         uint32_t :8;               
<a name="l01740"></a>01740     } bit;                       
<a name="l01741"></a><a class="code" href="union_t_c_c___c_c_b___type.html#a96e4f29ff2ca97a1c2e4627d379c9525">01741</a>     uint32_t <a class="code" href="union_t_c_c___c_c_b___type.html#a96e4f29ff2ca97a1c2e4627d379c9525">reg</a>;                
<a name="l01742"></a>01742 } <a class="code" href="union_t_c_c___c_c_b___type.html">TCC_CCB_Type</a>;
<a name="l01743"></a>01743 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l01744"></a>01744 
<a name="l01745"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga09ac4b3c4b07f5c07667e08417518e73">01745</a> <span class="preprocessor">#define TCC_CCB_OFFSET              0x70         </span>
<a name="l01746"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga4af38b7868da3ad94be4d65e609e769c">01746</a> <span class="preprocessor">#define TCC_CCB_RESETVALUE          0x00000000ul </span>
<a name="l01748"></a>01748 <span class="preprocessor">// DITH4 mode</span>
<a name="l01749"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gaf4cc83463cf5d73ca3046a03ccb30326">01749</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CCB_DITH4_DITHERCYB_Pos 0            </span>
<a name="l01750"></a>01750 <span class="preprocessor">#define TCC_CCB_DITH4_DITHERCYB_Msk (0xFul &lt;&lt; TCC_CCB_DITH4_DITHERCYB_Pos)</span>
<a name="l01751"></a>01751 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CCB_DITH4_DITHERCYB(value) (TCC_CCB_DITH4_DITHERCYB_Msk &amp; ((value) &lt;&lt; TCC_CCB_DITH4_DITHERCYB_Pos))</span>
<a name="l01752"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gad23fe8fd9376d450ea876da3425ec1ea">01752</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CCB_DITH4_CCB_Pos       4            </span>
<a name="l01753"></a>01753 <span class="preprocessor">#define TCC_CCB_DITH4_CCB_Msk       (0xFFFFFul &lt;&lt; TCC_CCB_DITH4_CCB_Pos)</span>
<a name="l01754"></a>01754 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CCB_DITH4_CCB(value)    (TCC_CCB_DITH4_CCB_Msk &amp; ((value) &lt;&lt; TCC_CCB_DITH4_CCB_Pos))</span>
<a name="l01755"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga52c19b82240c1d226db76d931a1d5e7d">01755</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CCB_DITH4_MASK          0x00FFFFFFul </span>
<a name="l01757"></a>01757 <span class="preprocessor">// DITH5 mode</span>
<a name="l01758"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga043c1f78cdab1a1cd8c49ba2612eb8a2">01758</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CCB_DITH5_DITHERCYB_Pos 0            </span>
<a name="l01759"></a>01759 <span class="preprocessor">#define TCC_CCB_DITH5_DITHERCYB_Msk (0x1Ful &lt;&lt; TCC_CCB_DITH5_DITHERCYB_Pos)</span>
<a name="l01760"></a>01760 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CCB_DITH5_DITHERCYB(value) (TCC_CCB_DITH5_DITHERCYB_Msk &amp; ((value) &lt;&lt; TCC_CCB_DITH5_DITHERCYB_Pos))</span>
<a name="l01761"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga95d88951e17b67f4505a2a88a18bee55">01761</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CCB_DITH5_CCB_Pos       5            </span>
<a name="l01762"></a>01762 <span class="preprocessor">#define TCC_CCB_DITH5_CCB_Msk       (0x7FFFFul &lt;&lt; TCC_CCB_DITH5_CCB_Pos)</span>
<a name="l01763"></a>01763 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CCB_DITH5_CCB(value)    (TCC_CCB_DITH5_CCB_Msk &amp; ((value) &lt;&lt; TCC_CCB_DITH5_CCB_Pos))</span>
<a name="l01764"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga864b335f2c5142556155a83b05f5a01d">01764</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CCB_DITH5_MASK          0x00FFFFFFul </span>
<a name="l01766"></a>01766 <span class="preprocessor">// DITH6 mode</span>
<a name="l01767"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gac4daeddc343db0fa10dc04f7e818f0fc">01767</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CCB_DITH6_DITHERCYB_Pos 0            </span>
<a name="l01768"></a>01768 <span class="preprocessor">#define TCC_CCB_DITH6_DITHERCYB_Msk (0x3Ful &lt;&lt; TCC_CCB_DITH6_DITHERCYB_Pos)</span>
<a name="l01769"></a>01769 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CCB_DITH6_DITHERCYB(value) (TCC_CCB_DITH6_DITHERCYB_Msk &amp; ((value) &lt;&lt; TCC_CCB_DITH6_DITHERCYB_Pos))</span>
<a name="l01770"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gae005e755e343bdd76190b1b0978fb079">01770</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CCB_DITH6_CCB_Pos       6            </span>
<a name="l01771"></a>01771 <span class="preprocessor">#define TCC_CCB_DITH6_CCB_Msk       (0x3FFFFul &lt;&lt; TCC_CCB_DITH6_CCB_Pos)</span>
<a name="l01772"></a>01772 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CCB_DITH6_CCB(value)    (TCC_CCB_DITH6_CCB_Msk &amp; ((value) &lt;&lt; TCC_CCB_DITH6_CCB_Pos))</span>
<a name="l01773"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga2b4925944f9dc10da24b0383b148092c">01773</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CCB_DITH6_MASK          0x00FFFFFFul </span>
<a name="l01775"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#ga83b11702dac20ad8aec9abb569da3d1e">01775</a> <span class="preprocessor">#define TCC_CCB_CCB_Pos             0            </span>
<a name="l01776"></a>01776 <span class="preprocessor">#define TCC_CCB_CCB_Msk             (0xFFFFFFul &lt;&lt; TCC_CCB_CCB_Pos)</span>
<a name="l01777"></a>01777 <span class="preprocessor"></span><span class="preprocessor">#define TCC_CCB_CCB(value)          (TCC_CCB_CCB_Msk &amp; ((value) &lt;&lt; TCC_CCB_CCB_Pos))</span>
<a name="l01778"></a><a class="code" href="group___s_a_m_r21___t_c_c.html#gab009665e1d1b05e1037b9c090716e703">01778</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC_CCB_MASK                0x00FFFFFFul </span>
<a name="l01781"></a>01781 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l01782"></a><a class="code" href="struct_tcc.html">01782</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l01783"></a><a class="code" href="struct_tcc.html#a32d3c991c1c006f20a6b193618729798">01783</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___c_t_r_l_a___type.html">TCC_CTRLA_Type</a>            <a class="code" href="struct_tcc.html#a32d3c991c1c006f20a6b193618729798" title="Offset: 0x00 (R/W 32) Control A.">CTRLA</a>;       
<a name="l01784"></a><a class="code" href="struct_tcc.html#a2293428bb668bc0367cbe834987eca3e">01784</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___c_t_r_l_b_c_l_r___type.html">TCC_CTRLBCLR_Type</a>         <a class="code" href="struct_tcc.html#a2293428bb668bc0367cbe834987eca3e" title="Offset: 0x04 (R/W 8) Control B Clear.">CTRLBCLR</a>;    
<a name="l01785"></a><a class="code" href="struct_tcc.html#abfdedd396ae9f95b86ed4b4333b08464">01785</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___c_t_r_l_b_s_e_t___type.html">TCC_CTRLBSET_Type</a>         <a class="code" href="struct_tcc.html#abfdedd396ae9f95b86ed4b4333b08464" title="Offset: 0x05 (R/W 8) Control B Set.">CTRLBSET</a>;    
<a name="l01786"></a>01786     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved1[0x2];
<a name="l01787"></a><a class="code" href="struct_tcc.html#a5f372e5370e478af6eaf94095ff171fe">01787</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_t_c_c___s_y_n_c_b_u_s_y___type.html">TCC_SYNCBUSY_Type</a>         <a class="code" href="struct_tcc.html#a5f372e5370e478af6eaf94095ff171fe" title="Offset: 0x08 (R/ 32) Synchronization Busy.">SYNCBUSY</a>;    
<a name="l01788"></a><a class="code" href="struct_tcc.html#a5abb734e3b76cfbe2e535ac65f5a205e">01788</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___f_c_t_r_l_a___type.html">TCC_FCTRLA_Type</a>           <a class="code" href="struct_tcc.html#a5abb734e3b76cfbe2e535ac65f5a205e" title="Offset: 0x0C (R/W 32) Recoverable Fault A Configuration.">FCTRLA</a>;      
<a name="l01789"></a><a class="code" href="struct_tcc.html#aff0b84e22604af0a6b12b824ab6c1ee3">01789</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___f_c_t_r_l_b___type.html">TCC_FCTRLB_Type</a>           <a class="code" href="struct_tcc.html#aff0b84e22604af0a6b12b824ab6c1ee3" title="Offset: 0x10 (R/W 32) Recoverable Fault B Configuration.">FCTRLB</a>;      
<a name="l01790"></a><a class="code" href="struct_tcc.html#a07d5bc9674cead25445060479c66acd1">01790</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___w_e_x_c_t_r_l___type.html">TCC_WEXCTRL_Type</a>          <a class="code" href="struct_tcc.html#a07d5bc9674cead25445060479c66acd1" title="Offset: 0x14 (R/W 32) Waveform Extension Configuration.">WEXCTRL</a>;     
<a name="l01791"></a><a class="code" href="struct_tcc.html#a9e19a270dad42364b5b1b3c19a31e45b">01791</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___d_r_v_c_t_r_l___type.html">TCC_DRVCTRL_Type</a>          <a class="code" href="struct_tcc.html#a9e19a270dad42364b5b1b3c19a31e45b" title="Offset: 0x18 (R/W 32) Driver Control.">DRVCTRL</a>;     
<a name="l01792"></a>01792     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved2[0x2];
<a name="l01793"></a><a class="code" href="struct_tcc.html#a570f4dfd9ace6f9e31a407114d91ea98">01793</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___d_b_g_c_t_r_l___type.html">TCC_DBGCTRL_Type</a>          <a class="code" href="struct_tcc.html#a570f4dfd9ace6f9e31a407114d91ea98" title="Offset: 0x1E (R/W 8) Debug Control.">DBGCTRL</a>;     
<a name="l01794"></a>01794     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved3[0x1];
<a name="l01795"></a><a class="code" href="struct_tcc.html#a4b01c1033af6dc64d9c7adfbe1e6e302">01795</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___e_v_c_t_r_l___type.html">TCC_EVCTRL_Type</a>           <a class="code" href="struct_tcc.html#a4b01c1033af6dc64d9c7adfbe1e6e302" title="Offset: 0x20 (R/W 32) Event Control.">EVCTRL</a>;      
<a name="l01796"></a><a class="code" href="struct_tcc.html#a9a0528a9bada8511ddc01889842aa0ef">01796</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___i_n_t_e_n_c_l_r___type.html">TCC_INTENCLR_Type</a>         <a class="code" href="struct_tcc.html#a9a0528a9bada8511ddc01889842aa0ef" title="Offset: 0x24 (R/W 32) Interrupt Enable Clear.">INTENCLR</a>;    
<a name="l01797"></a><a class="code" href="struct_tcc.html#a87325a9da9bb14bbbb254f07161c3824">01797</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___i_n_t_e_n_s_e_t___type.html">TCC_INTENSET_Type</a>         <a class="code" href="struct_tcc.html#a87325a9da9bb14bbbb254f07161c3824" title="Offset: 0x28 (R/W 32) Interrupt Enable Set.">INTENSET</a>;    
<a name="l01798"></a><a class="code" href="struct_tcc.html#a45850dfe47f384be457edd8185d2ada0">01798</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___i_n_t_f_l_a_g___type.html">TCC_INTFLAG_Type</a>          <a class="code" href="struct_tcc.html#a45850dfe47f384be457edd8185d2ada0" title="Offset: 0x2C (R/W 32) Interrupt Flag Status and Clear.">INTFLAG</a>;     
<a name="l01799"></a><a class="code" href="struct_tcc.html#a14f0707a16105fc215acc14d786476ff">01799</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___s_t_a_t_u_s___type.html">TCC_STATUS_Type</a>           <a class="code" href="struct_tcc.html#a14f0707a16105fc215acc14d786476ff" title="Offset: 0x30 (R/W 32) Status.">STATUS</a>;      
<a name="l01800"></a><a class="code" href="struct_tcc.html#a8ee2b473a9570d65643b9b3251cb31ce">01800</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___c_o_u_n_t___type.html">TCC_COUNT_Type</a>            <a class="code" href="struct_tcc.html#a8ee2b473a9570d65643b9b3251cb31ce" title="Offset: 0x34 (R/W 32) Count.">COUNT</a>;       
<a name="l01801"></a><a class="code" href="struct_tcc.html#ae9045f5074f643a3f8a70c681f644be3">01801</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___p_a_t_t___type.html">TCC_PATT_Type</a>             <a class="code" href="struct_tcc.html#ae9045f5074f643a3f8a70c681f644be3" title="Offset: 0x38 (R/W 16) Pattern.">PATT</a>;        
<a name="l01802"></a>01802     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved4[0x2];
<a name="l01803"></a><a class="code" href="struct_tcc.html#aae49d975936cde132f53115171858a97">01803</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___w_a_v_e___type.html">TCC_WAVE_Type</a>             <a class="code" href="struct_tcc.html#aae49d975936cde132f53115171858a97" title="Offset: 0x3C (R/W 32) Waveform Control.">WAVE</a>;        
<a name="l01804"></a><a class="code" href="struct_tcc.html#a9ea2a8862e07c7525629412b1839c656">01804</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___p_e_r___type.html">TCC_PER_Type</a>              <a class="code" href="struct_tcc.html#a9ea2a8862e07c7525629412b1839c656" title="Offset: 0x40 (R/W 32) Period.">PER</a>;         
<a name="l01805"></a><a class="code" href="struct_tcc.html#a66099751f8f40b3c237fd48df9b0f509">01805</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___c_c___type.html">TCC_CC_Type</a>               CC[4];       
<a name="l01806"></a>01806     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved5[0x10];
<a name="l01807"></a><a class="code" href="struct_tcc.html#abd4ccbf90f9510f9bcf8c588743aebc1">01807</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___p_a_t_t_b___type.html">TCC_PATTB_Type</a>            <a class="code" href="struct_tcc.html#abd4ccbf90f9510f9bcf8c588743aebc1" title="Offset: 0x64 (R/W 16) Pattern Buffer.">PATTB</a>;       
<a name="l01808"></a>01808     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved6[0x2];
<a name="l01809"></a><a class="code" href="struct_tcc.html#ac8408ab23c5a454d4bfad1966d107156">01809</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___w_a_v_e_b___type.html">TCC_WAVEB_Type</a>            <a class="code" href="struct_tcc.html#ac8408ab23c5a454d4bfad1966d107156" title="Offset: 0x68 (R/W 32) Waveform Control Buffer.">WAVEB</a>;       
<a name="l01810"></a><a class="code" href="struct_tcc.html#a687bb3711af28bd89255814571895f5b">01810</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___p_e_r_b___type.html">TCC_PERB_Type</a>             <a class="code" href="struct_tcc.html#a687bb3711af28bd89255814571895f5b" title="Offset: 0x6C (R/W 32) Period Buffer.">PERB</a>;        
<a name="l01811"></a><a class="code" href="struct_tcc.html#a99a3152a04bc038d81dce0ca2cfaa05b">01811</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_t_c_c___c_c_b___type.html">TCC_CCB_Type</a>              CCB[4];      
<a name="l01812"></a>01812 } <a class="code" href="struct_tcc.html" title="TCC hardware registers.">Tcc</a>;
<a name="l01813"></a>01813 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l01814"></a>01814 
<a name="l01817"></a>01817 <span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_TCC_COMPONENT_ */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:04 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
