{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519847026307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519847026322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 14:43:46 2018 " "Processing started: Wed Feb 28 14:43:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519847026322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519847026322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aluTesting -c aluTesting --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off aluTesting -c aluTesting --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519847026322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1519847028198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_tb-arc " "Found design unit 1: alu_tb-arc" {  } { { "alu_tb.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/alu_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519847029260 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/alu_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519847029260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519847029260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwobitripplecarrysubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file thirtytwobitripplecarrysubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thirtyTwoBitRippleCarrySubtractor-behaviour " "Found design unit 1: thirtyTwoBitRippleCarrySubtractor-behaviour" {  } { { "thirtyTwoBitRippleCarrySubtractor.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/thirtyTwoBitRippleCarrySubtractor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519847029448 ""} { "Info" "ISGN_ENTITY_NAME" "1 thirtyTwoBitRippleCarrySubtractor " "Found entity 1: thirtyTwoBitRippleCarrySubtractor" {  } { { "thirtyTwoBitRippleCarrySubtractor.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/thirtyTwoBitRippleCarrySubtractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519847029448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519847029448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwobitripplecarryadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file thirtytwobitripplecarryadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thirtyTwoBitRippleCarryAdder-bdf_type " "Found design unit 1: thirtyTwoBitRippleCarryAdder-bdf_type" {  } { { "thirtyTwoBitRippleCarryAdder.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/thirtyTwoBitRippleCarryAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519847029635 ""} { "Info" "ISGN_ENTITY_NAME" "1 thirtyTwoBitRippleCarryAdder " "Found entity 1: thirtyTwoBitRippleCarryAdder" {  } { { "thirtyTwoBitRippleCarryAdder.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/thirtyTwoBitRippleCarryAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519847029635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519847029635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrotatecomponent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftrotatecomponent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftRotateComponent-behaviour " "Found design unit 1: shiftRotateComponent-behaviour" {  } { { "shiftRotateComponent.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/shiftRotateComponent.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519847029823 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftRotateComponent " "Found entity 1: shiftRotateComponent" {  } { { "shiftRotateComponent.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/shiftRotateComponent.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519847029823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519847029823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orGate-behaviour " "Found design unit 1: orGate-behaviour" {  } { { "orGate.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/orGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519847030026 ""} { "Info" "ISGN_ENTITY_NAME" "1 orGate " "Found entity 1: orGate" {  } { { "orGate.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/orGate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519847030026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519847030026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 notGate-behaviour " "Found design unit 1: notGate-behaviour" {  } { { "notGate.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/notGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519847030214 ""} { "Info" "ISGN_ENTITY_NAME" "1 notGate " "Found entity 1: notGate" {  } { { "notGate.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/notGate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519847030214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519847030214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neggate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neggate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 negGate-behaviour " "Found design unit 1: negGate-behaviour" {  } { { "negGate.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/negGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519847030401 ""} { "Info" "ISGN_ENTITY_NAME" "1 negGate " "Found entity 1: negGate" {  } { { "negGate.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/negGate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519847030401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519847030401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-behaviour " "Found design unit 1: fullAdder-behaviour" {  } { { "fullAdder.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/fullAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519847031245 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519847031245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519847031245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behaviour " "Found design unit 1: ALU-behaviour" {  } { { "ALU.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519847031432 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519847031432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519847031432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andGate-behaviour " "Found design unit 1: andGate-behaviour" {  } { { "andGate.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/andGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519847031620 ""} { "Info" "ISGN_ENTITY_NAME" "1 andGate " "Found entity 1: andGate" {  } { { "andGate.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/andGate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519847031620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519847031620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1519847032323 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wastedCarryIn ALU.vhd(36) " "VHDL Signal Declaration warning at ALU.vhd(36): used explicit default value for signal \"wastedCarryIn\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1519847032323 "|ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wastedCarryOut ALU.vhd(36) " "Verilog HDL or VHDL warning at ALU.vhd(36): object \"wastedCarryOut\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1519847032323 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addResult ALU.vhd(150) " "VHDL Process Statement warning at ALU.vhd(150): signal \"addResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519847032339 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "subResult ALU.vhd(151) " "VHDL Process Statement warning at ALU.vhd(151): signal \"subResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519847032339 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addResult ALU.vhd(152) " "VHDL Process Statement warning at ALU.vhd(152): signal \"addResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519847032339 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "subResult ALU.vhd(153) " "VHDL Process Statement warning at ALU.vhd(153): signal \"subResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519847032339 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shrResult ALU.vhd(154) " "VHDL Process Statement warning at ALU.vhd(154): signal \"shrResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519847032339 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shraResult ALU.vhd(155) " "VHDL Process Statement warning at ALU.vhd(155): signal \"shraResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519847032339 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shlResult ALU.vhd(156) " "VHDL Process Statement warning at ALU.vhd(156): signal \"shlResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519847032339 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rorResult ALU.vhd(157) " "VHDL Process Statement warning at ALU.vhd(157): signal \"rorResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519847032339 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rolResult ALU.vhd(158) " "VHDL Process Statement warning at ALU.vhd(158): signal \"rolResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519847032339 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "andResult ALU.vhd(159) " "VHDL Process Statement warning at ALU.vhd(159): signal \"andResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519847032339 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "orResult ALU.vhd(160) " "VHDL Process Statement warning at ALU.vhd(160): signal \"orResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519847032339 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "negResult ALU.vhd(161) " "VHDL Process Statement warning at ALU.vhd(161): signal \"negResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519847032339 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "notResult ALU.vhd(162) " "VHDL Process Statement warning at ALU.vhd(162): signal \"notResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519847032339 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtyTwoBitRippleCarryAdder thirtyTwoBitRippleCarryAdder:U0 " "Elaborating entity \"thirtyTwoBitRippleCarryAdder\" for hierarchy \"thirtyTwoBitRippleCarryAdder:U0\"" {  } { { "ALU.vhd" "U0" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519847032714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder thirtyTwoBitRippleCarryAdder:U0\|fullAdder:U0 " "Elaborating entity \"fullAdder\" for hierarchy \"thirtyTwoBitRippleCarryAdder:U0\|fullAdder:U0\"" {  } { { "thirtyTwoBitRippleCarryAdder.vhd" "U0" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/thirtyTwoBitRippleCarryAdder.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519847032823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andGate andGate:U1 " "Elaborating entity \"andGate\" for hierarchy \"andGate:U1\"" {  } { { "ALU.vhd" "U1" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519847035105 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B andGate.vhd(17) " "VHDL Process Statement warning at andGate.vhd(17): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "andGate.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/andGate.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519847035136 "|ALU|andGate:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orGate orGate:U2 " "Elaborating entity \"orGate\" for hierarchy \"orGate:U2\"" {  } { { "ALU.vhd" "U2" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519847035214 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B orGate.vhd(17) " "VHDL Process Statement warning at orGate.vhd(17): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "orGate.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/orGate.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519847035245 "|ALU|orGate:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notGate notGate:U3 " "Elaborating entity \"notGate\" for hierarchy \"notGate:U3\"" {  } { { "ALU.vhd" "U3" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519847035323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negGate negGate:U4 " "Elaborating entity \"negGate\" for hierarchy \"negGate:U4\"" {  } { { "ALU.vhd" "U4" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519847035433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRotateComponent shiftRotateComponent:U5 " "Elaborating entity \"shiftRotateComponent\" for hierarchy \"shiftRotateComponent:U5\"" {  } { { "ALU.vhd" "U5" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519847035542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtyTwoBitRippleCarrySubtractor thirtyTwoBitRippleCarrySubtractor:U6 " "Elaborating entity \"thirtyTwoBitRippleCarrySubtractor\" for hierarchy \"thirtyTwoBitRippleCarrySubtractor:U6\"" {  } { { "ALU.vhd" "U6" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/ALU.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519847035652 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "increment thirtyTwoBitRippleCarrySubtractor.vhd(19) " "VHDL Signal Declaration warning at thirtyTwoBitRippleCarrySubtractor.vhd(19): used explicit default value for signal \"increment\" because signal was never assigned a value" {  } { { "thirtyTwoBitRippleCarrySubtractor.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/thirtyTwoBitRippleCarrySubtractor.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1519847035683 "|ALU|thirtyTwoBitRippleCarrySubtractor:U6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wastedCarry thirtyTwoBitRippleCarrySubtractor.vhd(20) " "Verilog HDL or VHDL warning at thirtyTwoBitRippleCarrySubtractor.vhd(20): object \"wastedCarry\" assigned a value but never read" {  } { { "thirtyTwoBitRippleCarrySubtractor.vhd" "" { Text "Z:/ELEC374/CPU_Design_Alu/ALU Testing/thirtyTwoBitRippleCarrySubtractor.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1519847035683 "|ALU|thirtyTwoBitRippleCarrySubtractor:U6"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519847049637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 14:44:09 2018 " "Processing ended: Wed Feb 28 14:44:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519847049637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519847049637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519847049637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519847049637 ""}
