$date
	Wed Apr 27 13:51:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module hdl_project1_behavior_tb $end
$var wire 1 ! t_F $end
$var reg 4 " t_input [3:0] $end
$var integer 32 # i [31:0] $end
$scope module dut $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var reg 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
b1 #
b0 "
0!
$end
#10000
1'
b10 #
b1 "
#20000
1&
0'
b11 #
b10 "
#30000
1'
b100 #
b11 "
#40000
1!
1%
0&
0'
b101 #
b100 "
#50000
0!
1'
b110 #
b101 "
#60000
1!
1&
0'
b111 #
b110 "
#70000
1'
b1000 #
b111 "
#80000
1$
0%
0&
0'
b1001 #
b1000 "
#90000
0!
1'
b1010 #
b1001 "
#100000
1!
1&
0'
b1011 #
b1010 "
#110000
1'
b1100 #
b1011 "
#120000
0!
1%
0&
0'
b1101 #
b1100 "
#130000
1'
b1110 #
b1101 "
#140000
1&
0'
b1111 #
b1110 "
#150000
1'
b10000 #
b1111 "
#160000
0$
0%
0&
0'
b10001 #
b0 "
