============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Nov 27 2019  06:55:24 pm
  Module:                 AddShift
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                    Type      Fanout  Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                      launch                                   0 R 
(AddShift.sdc_line_11_16_1)      ext delay                     +100     100 R 
InputVector[3]                   in port         8 114.8    0    +0     100 R 
MULT/A4[19] 
  g1901__9867/A                                                  +0     100   
  g1901__9867/Z                  XOR2_C          2  31.0  238  +161     261 R 
  g1859__4599/B                                                  +0     261   
  g1859__4599/Z                  XNOR2_C         2  29.0  183  +157     418 F 
  g1841__3377/B                                                  +0     418   
  g1841__3377/Z                  XOR2_C          2  29.4  240  +182     600 R 
  CPA_1_g1237__7837/A                                            +0     600   
  CPA_1_g1237__7837/Z            AND2_H          1  19.8   72  +109     710 R 
  CPA_1_g1235__1279/CIN                                          +0     710   
  CPA_1_g1235__1279/COUT         ADDF_E          1  19.8  108  +149     859 R 
  CPA_1_g1234__3457/CIN                                          +0     859   
  CPA_1_g1234__3457/COUT         ADDF_E          1  19.8  109  +152    1011 R 
  CPA_1_g1233__9771/CIN                                          +0    1011   
  CPA_1_g1233__9771/COUT         ADDF_E          1  19.8  109  +152    1163 R 
  CPA_1_g1232__2005/CIN                                          +0    1163   
  CPA_1_g1232__2005/COUT         ADDF_E          1  19.8  109  +152    1315 R 
  CPA_1_g1231__1122/CIN                                          +0    1315   
  CPA_1_g1231__1122/COUT         ADDF_E          1  19.8  109  +152    1468 R 
  CPA_1_g1230__2001/CIN                                          +0    1468   
  CPA_1_g1230__2001/COUT         ADDF_E          1  19.8  109  +152    1620 R 
  CPA_1_g1229__5927/CIN                                          +0    1620   
  CPA_1_g1229__5927/COUT         ADDF_E          1  19.8  109  +152    1772 R 
  CPA_1_g1228__6789/CIN                                          +0    1772   
  CPA_1_g1228__6789/COUT         ADDF_E          1  19.8  109  +152    1924 R 
  CPA_1_g1227__1591/CIN                                          +0    1924   
  CPA_1_g1227__1591/COUT         ADDF_E          1  19.8  109  +152    2076 R 
  CPA_1_g1226__9719/CIN                                          +0    2076   
  CPA_1_g1226__9719/COUT         ADDF_E          1  19.8  109  +152    2229 R 
  CPA_1_g1225__3377/CIN                                          +0    2229   
  CPA_1_g1225__3377/COUT         ADDF_E          1  19.8  109  +152    2381 R 
  CPA_1_g1224__9867/CIN                                          +0    2381   
  CPA_1_g1224__9867/COUT         ADDF_E          1  19.8  109  +152    2533 R 
  CPA_1_g1223__7765/CIN                                          +0    2533   
  CPA_1_g1223__7765/COUT         ADDF_E          1  19.8  109  +152    2685 R 
  CPA_1_g1222__7547/CIN                                          +0    2685   
  CPA_1_g1222__7547/COUT         ADDF_E          1  19.8  109  +152    2837 R 
  CPA_1_g1221__2833/CIN                                          +0    2837   
  CPA_1_g1221__2833/COUT         ADDF_E          1  19.8  109  +152    2990 R 
  CPA_1_g1220__2006/CIN                                          +0    2990   
  CPA_1_g1220__2006/COUT         ADDF_E          1  19.8  109  +152    3142 R 
  CPA_1_g1219__1297/CIN                                          +0    3142   
  CPA_1_g1219__1297/COUT         ADDF_E          1  19.8  109  +152    3294 R 
  CPA_1_g1218__1237/CIN                                          +0    3294   
  CPA_1_g1218__1237/COUT         ADDF_E          1  19.8  109  +152    3446 R 
  CPA_1_g1217__2007/CIN                                          +0    3446   
  CPA_1_g1217__2007/COUT         ADDF_E          1  19.8  109  +152    3598 R 
  CPA_1_g1216__3779/CIN                                          +0    3598   
  CPA_1_g1216__3779/COUT         ADDF_E          1  19.8  109  +152    3751 R 
  CPA_1_g1215__4599/CIN                                          +0    3751   
  CPA_1_g1215__4599/COUT         ADDF_E          1  19.8  109  +152    3903 R 
  CPA_1_g1214__3717/CIN                                          +0    3903   
  CPA_1_g1214__3717/COUT         ADDF_E          1  19.8  109  +152    4055 R 
  CPA_1_g1213__1377/CIN                                          +0    4055   
  CPA_1_g1213__1377/COUT         ADDF_E          1  19.8  109  +152    4207 R 
  CPA_1_g1212__8867/CIN                                          +0    4207   
  CPA_1_g1212__8867/COUT         ADDF_E          1  19.8  109  +152    4359 R 
  CPA_1_g1211__7654/CIN                                          +0    4359   
  CPA_1_g1211__7654/COUT         ADDF_E          1  19.8  109  +152    4512 R 
  CPA_1_g1210__7557/CIN                                          +0    4512   
  CPA_1_g1210__7557/COUT         ADDF_E          1  19.8  109  +152    4664 R 
  CPA_1_g1209__7837/CIN                                          +0    4664   
  CPA_1_g1209__7837/COUT         ADDF_E          1  19.8  109  +152    4816 R 
  CPA_1_g1208__6179/CIN                                          +0    4816   
  CPA_1_g1208__6179/COUT         ADDF_E          2  29.4  144  +170    4986 R 
  CPA_1_g1206__3457/B                                            +0    4986   
  CPA_1_g1206__3457/Z            XOR2_C          1   8.8  132   +92    5079 R 
MULT/OutputVector[35] 
OutputVector[35]            <<<  out port                        +0    5079 R 
(AddShift.sdc_line_12_24_1)      ext delay                     +200    5279 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                              20000 R 
------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   14721ps 
Start-point  : InputVector[3]
End-point    : OutputVector[35]
