Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Jan 02 15:32:16 2022
| Host         : DESKTOP-JNETMH0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file kb_test_top1_control_sets_placed.rpt
| Design       : kb_test_top1
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               8 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+-----------------------------------+----------------------------+------------------+----------------+
|           Clock Signal          |           Enable Signal           |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+---------------------------------+-----------------------------------+----------------------------+------------------+----------------+
| ~i_sclk_IBUF_BUFG               | kbdriver/o_frame_data[0]_i_1_n_0  | kbdriver/read_cnt_reg[0]_0 |                1 |              1 |
| ~i_sclk_IBUF_BUFG               | kbdriver/o_frame_data[1]_i_1_n_0  | kbdriver/read_cnt_reg[0]_0 |                1 |              1 |
| ~i_sclk_IBUF_BUFG               | kbdriver/o_frame_data[2]_i_1_n_0  | kbdriver/read_cnt_reg[0]_0 |                1 |              1 |
| ~i_sclk_IBUF_BUFG               | kbdriver/o_frame_data[3]_i_1_n_0  | kbdriver/read_cnt_reg[0]_0 |                1 |              1 |
| ~i_sclk_IBUF_BUFG               | kbdriver/o_frame_data[4]_i_1_n_0  | kbdriver/read_cnt_reg[0]_0 |                1 |              1 |
| ~i_sclk_IBUF_BUFG               | kbdriver/o_frame_data[5]_i_1_n_0  | kbdriver/read_cnt_reg[0]_0 |                1 |              1 |
| ~i_sclk_IBUF_BUFG               | kbdriver/o_frame_data[6]_i_1_n_0  | kbdriver/read_cnt_reg[0]_0 |                1 |              1 |
| ~i_sclk_IBUF_BUFG               | kbdriver/o_frame_data[7]_i_1_n_0  | kbdriver/read_cnt_reg[0]_0 |                1 |              1 |
| ~i_sclk_IBUF_BUFG               | kbdriver/read_cnt_inferred__0_n_0 | kbdriver/read_cnt_reg[0]_0 |                2 |              4 |
|  kbdriver/o_frame_data_reg[7]_0 |                                   | kbdriver/read_cnt_reg[0]_0 |                3 |              8 |
+---------------------------------+-----------------------------------+----------------------------+------------------+----------------+


