
---------- Begin Simulation Statistics ----------
final_tick                               129930306500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 489652                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710632                       # Number of bytes of host memory used
host_op_rate                                   749042                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   129.56                       # Real time elapsed on the host
host_tick_rate                             1002896052                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63436881                       # Number of instructions simulated
sim_ops                                      97042211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.129930                       # Number of seconds simulated
sim_ticks                                129930306500                       # Number of ticks simulated
system.cpu.Branches                           7714393                       # Number of branches fetched
system.cpu.committedInsts                    63436881                       # Number of instructions committed
system.cpu.committedOps                      97042211                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        259860613                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               259860612.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             29902187                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            27168377                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4234783                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  85206                       # Number of float alu accesses
system.cpu.num_fp_insts                         85206                       # number of float instructions
system.cpu.num_fp_register_reads               119500                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               63458                       # number of times the floating registers were written
system.cpu.num_func_calls                     1924148                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              95088668                       # Number of integer alu accesses
system.cpu.num_int_insts                     95088668                       # number of integer instructions
system.cpu.num_int_register_reads           214307220                       # number of times the integer registers were read
system.cpu.num_int_register_writes           77409627                       # number of times the integer registers were written
system.cpu.num_load_insts                    26073751                       # Number of load instructions
system.cpu.num_mem_refs                      36099174                       # number of memory refs
system.cpu.num_store_insts                   10025423                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                976243      1.01%      1.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  59879192     61.70%     62.71% # Class of executed instruction
system.cpu.op_class::IntMult                       74      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::IntDiv                     36240      0.04%     62.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5590      0.01%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1232      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6716      0.01%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAlu                    12162      0.01%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13804      0.01%     62.79% # Class of executed instruction
system.cpu.op_class::SimdMisc                   12230      0.01%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShift                    436      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                  10      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  30      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::MemRead                 26056914     26.85%     89.65% # Class of executed instruction
system.cpu.op_class::MemWrite                10011985     10.32%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16837      0.02%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              13438      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97043151                       # Class of executed instruction
system.cpu.workload.numSyscalls                   100                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        93613                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        191996                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        99503                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        98461                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       202753                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          98461                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     36013895                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36013895                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36013895                       # number of overall hits
system.cpu.dcache.overall_hits::total        36013895                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       100878                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         100878                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       100878                       # number of overall misses
system.cpu.dcache.overall_misses::total        100878                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8158924500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8158924500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8158924500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8158924500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36114773                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36114773                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36114773                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36114773                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002793                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002793                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002793                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002793                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80879.126271                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80879.126271                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80879.126271                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80879.126271                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        79812                       # number of writebacks
system.cpu.dcache.writebacks::total             79812                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       100878                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       100878                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       100878                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       100878                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8058046500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8058046500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8058046500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8058046500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002793                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002793                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002793                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002793                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79879.126271                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79879.126271                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79879.126271                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79879.126271                       # average overall mshr miss latency
system.cpu.dcache.replacements                  98830                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     26029030                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26029030                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        44541                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         44541                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3647223500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3647223500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     26073571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26073571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001708                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001708                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81884.634382                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81884.634382                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        44541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        44541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3602682500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3602682500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80884.634382                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80884.634382                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9984865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9984865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56337                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56337                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4511701000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4511701000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10041202                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10041202                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005611                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005611                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80084.154286                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80084.154286                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        56337                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        56337                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4455364000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4455364000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79084.154286                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79084.154286                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 129930306500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2043.343773                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36114773                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            100878                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            358.004451                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2043.343773                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997726                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997726                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          370                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1642                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72330424                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72330424                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129930306500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    26073791                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    10041950                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1985                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1560                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 129930306500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 129930306500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129930306500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85586126                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85586126                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85586126                       # number of overall hits
system.cpu.icache.overall_hits::total        85586126                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2372                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2372                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2372                       # number of overall misses
system.cpu.icache.overall_misses::total          2372                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    187953500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    187953500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    187953500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    187953500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85588498                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85588498                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85588498                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85588498                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000028                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000028                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79238.406408                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79238.406408                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79238.406408                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79238.406408                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          673                       # number of writebacks
system.cpu.icache.writebacks::total               673                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2372                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2372                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2372                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2372                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    185581500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    185581500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    185581500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    185581500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78238.406408                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78238.406408                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78238.406408                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78238.406408                       # average overall mshr miss latency
system.cpu.icache.replacements                    673                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85586126                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85586126                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2372                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2372                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    187953500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    187953500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85588498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85588498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79238.406408                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79238.406408                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2372                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2372                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    185581500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    185581500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78238.406408                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78238.406408                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 129930306500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1507.972001                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85588498                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2372                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          36082.840641                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1507.972001                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.736314                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.736314                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1699                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1306                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.829590                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171179368                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171179368                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129930306500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    85588627                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           542                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 129930306500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 129930306500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129930306500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 129930306500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   21                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4846                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4867                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  21                       # number of overall hits
system.l2.overall_hits::.cpu.data                4846                       # number of overall hits
system.l2.overall_hits::total                    4867                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2351                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              96032                       # number of demand (read+write) misses
system.l2.demand_misses::total                  98383                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2351                       # number of overall misses
system.l2.overall_misses::.cpu.data             96032                       # number of overall misses
system.l2.overall_misses::total                 98383                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    181791000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   7855797000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8037588000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    181791000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   7855797000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8037588000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2372                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           100878                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               103250                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2372                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          100878                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              103250                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.991147                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.951962                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.952862                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.991147                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.951962                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.952862                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77324.968099                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81803.950766                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81696.919183                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77324.968099                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81803.950766                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81696.919183                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               74297                       # number of writebacks
system.l2.writebacks::total                     74297                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         96032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             98383                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        96032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            98383                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    158281000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6895477000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7053758000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    158281000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6895477000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7053758000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.991147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.951962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.952862                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.991147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.951962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.952862                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67324.968099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71803.950766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71696.919183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67324.968099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71803.950766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71696.919183                       # average overall mshr miss latency
system.l2.replacements                         174279                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        79812                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            79812                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        79812                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        79812                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          673                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              673                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          673                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          673                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        17795                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         17795                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               882                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   882                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           55455                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55455                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4361594500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4361594500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         56337                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             56337                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.984344                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.984344                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78651.059418                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78651.059418                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        55455                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          55455                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3807044500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3807044500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.984344                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.984344                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68651.059418                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68651.059418                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    181791000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    181791000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2372                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2372                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.991147                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991147                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77324.968099                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77324.968099                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    158281000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    158281000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.991147                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991147                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67324.968099                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67324.968099                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3964                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3964                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        40577                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           40577                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3494202500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3494202500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        44541                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         44541                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.911003                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.911003                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86112.884146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86112.884146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        40577                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        40577                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3088432500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3088432500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.911003                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.911003                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76112.884146                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76112.884146                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 129930306500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2044.802315                       # Cycle average of tags in use
system.l2.tags.total_refs                      184958                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    176327                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.048949                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     970.819756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        15.490187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1058.492372                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.474033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.516842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998439                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          846                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1072                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    581833                       # Number of tag accesses
system.l2.tags.data_accesses                   581833                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129930306500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     74290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     92935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.032610244500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4165                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4165                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              297694                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              70194                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       98383                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      74297                       # Number of write requests accepted
system.mem_ctrls.readBursts                     98383                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    74297                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3097                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.10                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 98383                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                74297                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   95284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.876831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.832977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.516689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          4109     98.66%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           44      1.06%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.10%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4165                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.832653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.823348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.557965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              350      8.40%      8.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.12%      8.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3802     91.28%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4165                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  198208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6296512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4755008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     48.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  129930232500                       # Total gap between requests
system.mem_ctrls.avgGap                     752433.59                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       150464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5947840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4753472                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1158036.212282774737                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 45777156.694385230541                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 36584782.473363898695                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2351                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        96032                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        74297                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     62177000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   3000630000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2915848858250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26447.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31246.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  39245849.20                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       150464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      6146048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6296512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       150464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       150464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4755008                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4755008                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2351                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        96032                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          98383                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        74297                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         74297                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1158036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     47302651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         48460688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1158036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1158036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     36596604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        36596604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     36596604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1158036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     47302651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        85057292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                95286                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               74273                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         5984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         5772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6431                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5707                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5615                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         5913                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         6026                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6210                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5661                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5836                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6363                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4742                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4760                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4903                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4825                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4827                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4595                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4342                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4490                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1276194500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             476430000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3062807000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13393.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32143.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               56623                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              64869                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            59.42                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.34                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        48060                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   225.775114                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   138.455201                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   268.059455                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        22704     47.24%     47.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        13599     28.30%     75.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2944      6.13%     81.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1700      3.54%     85.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2109      4.39%     89.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          677      1.41%     91.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          757      1.58%     92.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1102      2.29%     94.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2468      5.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        48060                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6098304                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4753472                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               46.935193                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               36.584782                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.65                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 129930306500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       169510740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        90085710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      338707320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     193468860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10256497680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  20960072490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  32242650720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   64250993520                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   494.503517                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  83559784750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4338620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  42031901750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       173687640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        92301990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      341634720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     194236200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10256497680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21395448180                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  31876018560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   64329824970                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   495.110238                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  82585278500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4338620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  43006408000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 129930306500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              42928                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        74297                       # Transaction distribution
system.membus.trans_dist::CleanEvict            19316                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55455                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55455                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         42928                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       290379                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       290379                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 290379                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     11051520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     11051520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                11051520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             98383                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   98383    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               98383                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 129930306500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           489216000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          529031000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             46913                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       154109                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          673                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          119000                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            56337                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           56337                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2372                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        44541                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5417                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       300586                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                306003                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       194880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11564160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11759040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          174279                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4755008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           277529                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.354777                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.478447                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 179068     64.52%     64.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  98461     35.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             277529                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 129930306500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          181861500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3558000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         151317000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
