// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
// Date        : Fri Dec 18 14:44:39 2020
// Host        : imdea-System running 64-bit Ubuntu 18.04.3 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_TX_Block_AP_0_0_sim_netlist.v
// Design      : design_1_TX_Block_AP_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu28dr-ffvg1517-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DATA_MEM_AP
   (s00_axis_tready,
    dac_aresetn_0,
    \FSM_onehot_state_reg[3] ,
    \FSM_onehot_state_reg[3]_0 ,
    \FSM_onehot_state_reg[3]_1 ,
    \FSM_onehot_state_reg[3]_2 ,
    \FSM_onehot_state_reg[3]_3 ,
    \FSM_onehot_state_reg[3]_4 ,
    \FSM_onehot_state_reg[3]_5 ,
    \FSM_onehot_state_reg[3]_6 ,
    \FSM_onehot_state_reg[3]_7 ,
    \FSM_onehot_state_reg[3]_8 ,
    \FSM_onehot_state_reg[3]_9 ,
    \FSM_onehot_state_reg[3]_10 ,
    \FSM_onehot_state_reg[3]_11 ,
    \FSM_onehot_state_reg[3]_12 ,
    \FSM_onehot_state_reg[3]_13 ,
    \FSM_onehot_state_reg[3]_14 ,
    \FSM_onehot_state_reg[3]_15 ,
    \FSM_onehot_state_reg[3]_16 ,
    \FSM_onehot_state_reg[3]_17 ,
    \FSM_onehot_state_reg[3]_18 ,
    \FSM_onehot_state_reg[3]_19 ,
    \FSM_onehot_state_reg[3]_20 ,
    \FSM_onehot_state_reg[3]_21 ,
    \FSM_onehot_state_reg[3]_22 ,
    D,
    \FSM_onehot_state_reg[3]_23 ,
    \FSM_onehot_state_reg[3]_24 ,
    \FSM_onehot_state_reg[3]_25 ,
    \FSM_onehot_state_reg[3]_26 ,
    \FSM_onehot_state_reg[3]_27 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][172] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][173] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][175] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][206] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][236] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][237] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][239] ,
    \FSM_onehot_state_reg[3]_28 ,
    \FSM_onehot_state_reg[3]_29 ,
    \FSM_onehot_state_reg[3]_30 ,
    \FSM_onehot_state_reg[3]_31 ,
    \FSM_onehot_state_reg[3]_32 ,
    \FSM_onehot_state_reg[3]_33 ,
    \FSM_onehot_state_reg[3]_34 ,
    \FSM_onehot_state_reg[3]_35 ,
    \FSM_onehot_state_reg[3]_36 ,
    \FSM_onehot_state_reg[3]_37 ,
    \FSM_onehot_state_reg[3]_38 ,
    \FSM_onehot_state_reg[3]_39 ,
    \FSM_onehot_state_reg[3]_40 ,
    \FSM_onehot_state_reg[3]_41 ,
    \FSM_onehot_state_reg[3]_42 ,
    \FSM_onehot_state_reg[3]_43 ,
    \FSM_onehot_state_reg[3]_44 ,
    \FSM_onehot_state_reg[3]_45 ,
    \FSM_onehot_state_reg[3]_46 ,
    \FSM_onehot_state_reg[3]_47 ,
    \FSM_onehot_state_reg[3]_48 ,
    \FSM_onehot_state_reg[3]_49 ,
    \FSM_onehot_state_reg[3]_50 ,
    \FSM_onehot_state_reg[3]_51 ,
    \FSM_onehot_state_reg[3]_52 ,
    \FSM_onehot_state_reg[3]_53 ,
    \FSM_onehot_state_reg[3]_54 ,
    \FSM_onehot_state_reg[3]_55 ,
    \FSM_onehot_state_reg[3]_56 ,
    \FSM_onehot_state_reg[3]_57 ,
    \FSM_onehot_state_reg[3]_58 ,
    \FSM_onehot_state_reg[3]_59 ,
    \FSM_onehot_state_reg[3]_60 ,
    \FSM_onehot_state_reg[3]_61 ,
    \FSM_onehot_state_reg[3]_62 ,
    \FSM_onehot_state_reg[3]_63 ,
    \FSM_onehot_state_reg[3]_64 ,
    \FSM_onehot_state_reg[3]_65 ,
    \FSM_onehot_state_reg[3]_66 ,
    \FSM_onehot_state_reg[3]_67 ,
    \FSM_onehot_state_reg[3]_68 ,
    \FSM_onehot_state_reg[3]_69 ,
    \FSM_onehot_state_reg[3]_70 ,
    \FSM_onehot_state_reg[3]_71 ,
    \FSM_onehot_state_reg[3]_72 ,
    \FSM_onehot_state_reg[3]_73 ,
    \FSM_onehot_state_reg[3]_74 ,
    \FSM_onehot_state_reg[3]_75 ,
    \FSM_onehot_state_reg[3]_76 ,
    \FSM_onehot_state_reg[3]_77 ,
    \FSM_onehot_state_reg[3]_78 ,
    \FSM_onehot_state_reg[3]_79 ,
    \FSM_onehot_state_reg[3]_80 ,
    \FSM_onehot_state_reg[3]_81 ,
    \FSM_onehot_state_reg[3]_82 ,
    \FSM_onehot_state_reg[3]_83 ,
    \FSM_onehot_state_reg[3]_84 ,
    \FSM_onehot_state_reg[3]_85 ,
    \FSM_onehot_state_reg[3]_86 ,
    \FSM_onehot_state_reg[3]_87 ,
    \FSM_onehot_state_reg[3]_88 ,
    \FSM_onehot_state_reg[3]_89 ,
    \FSM_onehot_state_reg[3]_90 ,
    \FSM_onehot_state_reg[3]_91 ,
    \FSM_onehot_state_reg[3]_92 ,
    \FSM_onehot_state_reg[3]_93 ,
    \FSM_onehot_state_reg[3]_94 ,
    \FSM_onehot_state_reg[3]_95 ,
    \FSM_onehot_state_reg[3]_96 ,
    \FSM_onehot_state_reg[3]_97 ,
    \FSM_onehot_state_reg[3]_98 ,
    \FSM_onehot_state_reg[3]_99 ,
    \FSM_onehot_state_reg[3]_100 ,
    \FSM_onehot_state_reg[3]_101 ,
    \FSM_onehot_state_reg[3]_102 ,
    \FSM_onehot_state_reg[3]_103 ,
    \FSM_onehot_state_reg[3]_104 ,
    \FSM_onehot_state_reg[3]_105 ,
    \FSM_onehot_state_reg[3]_106 ,
    \FSM_onehot_state_reg[3]_107 ,
    \FSM_onehot_state_reg[3]_108 ,
    \FSM_onehot_state_reg[3]_109 ,
    \FSM_onehot_state_reg[3]_110 ,
    \FSM_onehot_state_reg[3]_111 ,
    \FSM_onehot_state_reg[3]_112 ,
    \FSM_onehot_state_reg[3]_113 ,
    \FSM_onehot_state_reg[3]_114 ,
    \FSM_onehot_state_reg[3]_115 ,
    \FSM_onehot_state_reg[3]_116 ,
    \FSM_onehot_state_reg[3]_117 ,
    \FSM_onehot_state_reg[3]_118 ,
    \FSM_onehot_state_reg[3]_119 ,
    \FSM_onehot_state_reg[3]_120 ,
    \FSM_onehot_state_reg[3]_121 ,
    \FSM_onehot_state_reg[3]_122 ,
    \FSM_onehot_state_reg[3]_123 ,
    \FSM_onehot_state_reg[3]_124 ,
    \FSM_onehot_state_reg[3]_125 ,
    \FSM_onehot_state_reg[3]_126 ,
    \FSM_onehot_state_reg[3]_127 ,
    \FSM_onehot_state_reg[3]_128 ,
    \FSM_onehot_state_reg[3]_129 ,
    \FSM_onehot_state_reg[3]_130 ,
    \FSM_onehot_state_reg[3]_131 ,
    \FSM_onehot_state_reg[3]_132 ,
    \FSM_onehot_state_reg[3]_133 ,
    \FSM_onehot_state_reg[3]_134 ,
    \FSM_onehot_state_reg[3]_135 ,
    \FSM_onehot_state_reg[3]_136 ,
    \FSM_onehot_state_reg[3]_137 ,
    \FSM_onehot_state_reg[3]_138 ,
    \FSM_onehot_state_reg[3]_139 ,
    \FSM_onehot_state_reg[3]_140 ,
    \FSM_onehot_state_reg[3]_141 ,
    \FSM_onehot_state_reg[3]_142 ,
    \FSM_onehot_state_reg[3]_143 ,
    \FSM_onehot_state_reg[3]_144 ,
    \FSM_onehot_state_reg[3]_145 ,
    \FSM_onehot_state_reg[3]_146 ,
    \FSM_onehot_state_reg[3]_147 ,
    \FSM_onehot_state_reg[3]_148 ,
    \FSM_onehot_state_reg[3]_149 ,
    \FSM_onehot_state_reg[3]_150 ,
    \FSM_onehot_state_reg[3]_151 ,
    \FSM_onehot_state_reg[3]_152 ,
    \FSM_onehot_state_reg[3]_153 ,
    \FSM_onehot_state_reg[3]_154 ,
    \FSM_onehot_state_reg[3]_155 ,
    \FSM_onehot_state_reg[3]_156 ,
    \FSM_onehot_state_reg[3]_157 ,
    \FSM_onehot_state_reg[3]_158 ,
    \FSM_onehot_state_reg[3]_159 ,
    \FSM_onehot_state_reg[3]_160 ,
    \FSM_onehot_state_reg[3]_161 ,
    \FSM_onehot_state_reg[3]_162 ,
    \FSM_onehot_state_reg[3]_163 ,
    \FSM_onehot_state_reg[3]_164 ,
    \FSM_onehot_state_reg[3]_165 ,
    \FSM_onehot_state_reg[3]_166 ,
    \FSM_onehot_state_reg[3]_167 ,
    \FSM_onehot_state_reg[3]_168 ,
    \FSM_onehot_state_reg[3]_169 ,
    \FSM_onehot_state_reg[3]_170 ,
    \FSM_onehot_state_reg[3]_171 ,
    \FSM_onehot_state_reg[3]_172 ,
    \FSM_onehot_state_reg[3]_173 ,
    \FSM_onehot_state_reg[3]_174 ,
    \FSM_onehot_state_reg[3]_175 ,
    \FSM_onehot_state_reg[3]_176 ,
    \FSM_onehot_state_reg[3]_177 ,
    \FSM_onehot_state_reg[3]_178 ,
    \FSM_onehot_state_reg[3]_179 ,
    \FSM_onehot_state_reg[3]_180 ,
    \FSM_onehot_state_reg[3]_181 ,
    \FSM_onehot_state_reg[3]_182 ,
    \FSM_onehot_state_reg[3]_183 ,
    \FSM_onehot_state_reg[3]_184 ,
    \FSM_onehot_state_reg[3]_185 ,
    \FSM_onehot_state_reg[3]_186 ,
    \FSM_onehot_state_reg[3]_187 ,
    \FSM_onehot_state_reg[3]_188 ,
    \FSM_onehot_state_reg[3]_189 ,
    \FSM_onehot_state_reg[3]_190 ,
    \FSM_onehot_state_reg[3]_191 ,
    \FSM_onehot_state_reg[3]_192 ,
    \FSM_onehot_state_reg[3]_193 ,
    \FSM_onehot_state_reg[3]_194 ,
    \FSM_onehot_state_reg[3]_195 ,
    \FSM_onehot_state_reg[3]_196 ,
    \FSM_onehot_state_reg[3]_197 ,
    \FSM_onehot_state_reg[3]_198 ,
    \FSM_onehot_state_reg[3]_199 ,
    \FSM_onehot_state_reg[3]_200 ,
    \FSM_onehot_state_reg[3]_201 ,
    \FSM_onehot_state_reg[3]_202 ,
    \FSM_onehot_state_reg[3]_203 ,
    \FSM_onehot_state_reg[3]_204 ,
    \FSM_onehot_state_reg[3]_205 ,
    \FSM_onehot_state_reg[3]_206 ,
    \FSM_onehot_state_reg[3]_207 ,
    aresetn,
    aclk,
    s00_axis_tvalid,
    s00_axis_tdata,
    s00_axis_tkeep,
    s00_axis_tlast,
    dac_aclk,
    dac_aresetn,
    m_axis_tready,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ,
    Q,
    CO,
    m00_axis_tready,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ,
    \b1_data_reg[28] ,
    \b1_data_reg[30] );
  output s00_axis_tready;
  output dac_aresetn_0;
  output \FSM_onehot_state_reg[3] ;
  output \FSM_onehot_state_reg[3]_0 ;
  output \FSM_onehot_state_reg[3]_1 ;
  output \FSM_onehot_state_reg[3]_2 ;
  output \FSM_onehot_state_reg[3]_3 ;
  output \FSM_onehot_state_reg[3]_4 ;
  output \FSM_onehot_state_reg[3]_5 ;
  output \FSM_onehot_state_reg[3]_6 ;
  output \FSM_onehot_state_reg[3]_7 ;
  output \FSM_onehot_state_reg[3]_8 ;
  output \FSM_onehot_state_reg[3]_9 ;
  output \FSM_onehot_state_reg[3]_10 ;
  output \FSM_onehot_state_reg[3]_11 ;
  output \FSM_onehot_state_reg[3]_12 ;
  output \FSM_onehot_state_reg[3]_13 ;
  output \FSM_onehot_state_reg[3]_14 ;
  output \FSM_onehot_state_reg[3]_15 ;
  output \FSM_onehot_state_reg[3]_16 ;
  output \FSM_onehot_state_reg[3]_17 ;
  output \FSM_onehot_state_reg[3]_18 ;
  output \FSM_onehot_state_reg[3]_19 ;
  output \FSM_onehot_state_reg[3]_20 ;
  output \FSM_onehot_state_reg[3]_21 ;
  output \FSM_onehot_state_reg[3]_22 ;
  output [31:0]D;
  output \FSM_onehot_state_reg[3]_23 ;
  output \FSM_onehot_state_reg[3]_24 ;
  output \FSM_onehot_state_reg[3]_25 ;
  output \FSM_onehot_state_reg[3]_26 ;
  output \FSM_onehot_state_reg[3]_27 ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][172] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][173] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][175] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][206] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][236] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][237] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][239] ;
  output \FSM_onehot_state_reg[3]_28 ;
  output \FSM_onehot_state_reg[3]_29 ;
  output \FSM_onehot_state_reg[3]_30 ;
  output \FSM_onehot_state_reg[3]_31 ;
  output \FSM_onehot_state_reg[3]_32 ;
  output \FSM_onehot_state_reg[3]_33 ;
  output \FSM_onehot_state_reg[3]_34 ;
  output \FSM_onehot_state_reg[3]_35 ;
  output \FSM_onehot_state_reg[3]_36 ;
  output \FSM_onehot_state_reg[3]_37 ;
  output \FSM_onehot_state_reg[3]_38 ;
  output \FSM_onehot_state_reg[3]_39 ;
  output \FSM_onehot_state_reg[3]_40 ;
  output \FSM_onehot_state_reg[3]_41 ;
  output \FSM_onehot_state_reg[3]_42 ;
  output \FSM_onehot_state_reg[3]_43 ;
  output \FSM_onehot_state_reg[3]_44 ;
  output \FSM_onehot_state_reg[3]_45 ;
  output \FSM_onehot_state_reg[3]_46 ;
  output \FSM_onehot_state_reg[3]_47 ;
  output \FSM_onehot_state_reg[3]_48 ;
  output \FSM_onehot_state_reg[3]_49 ;
  output \FSM_onehot_state_reg[3]_50 ;
  output \FSM_onehot_state_reg[3]_51 ;
  output \FSM_onehot_state_reg[3]_52 ;
  output \FSM_onehot_state_reg[3]_53 ;
  output \FSM_onehot_state_reg[3]_54 ;
  output \FSM_onehot_state_reg[3]_55 ;
  output \FSM_onehot_state_reg[3]_56 ;
  output \FSM_onehot_state_reg[3]_57 ;
  output \FSM_onehot_state_reg[3]_58 ;
  output \FSM_onehot_state_reg[3]_59 ;
  output \FSM_onehot_state_reg[3]_60 ;
  output \FSM_onehot_state_reg[3]_61 ;
  output \FSM_onehot_state_reg[3]_62 ;
  output \FSM_onehot_state_reg[3]_63 ;
  output \FSM_onehot_state_reg[3]_64 ;
  output \FSM_onehot_state_reg[3]_65 ;
  output \FSM_onehot_state_reg[3]_66 ;
  output \FSM_onehot_state_reg[3]_67 ;
  output \FSM_onehot_state_reg[3]_68 ;
  output \FSM_onehot_state_reg[3]_69 ;
  output \FSM_onehot_state_reg[3]_70 ;
  output \FSM_onehot_state_reg[3]_71 ;
  output \FSM_onehot_state_reg[3]_72 ;
  output \FSM_onehot_state_reg[3]_73 ;
  output \FSM_onehot_state_reg[3]_74 ;
  output \FSM_onehot_state_reg[3]_75 ;
  output \FSM_onehot_state_reg[3]_76 ;
  output \FSM_onehot_state_reg[3]_77 ;
  output \FSM_onehot_state_reg[3]_78 ;
  output \FSM_onehot_state_reg[3]_79 ;
  output \FSM_onehot_state_reg[3]_80 ;
  output \FSM_onehot_state_reg[3]_81 ;
  output \FSM_onehot_state_reg[3]_82 ;
  output \FSM_onehot_state_reg[3]_83 ;
  output \FSM_onehot_state_reg[3]_84 ;
  output \FSM_onehot_state_reg[3]_85 ;
  output \FSM_onehot_state_reg[3]_86 ;
  output \FSM_onehot_state_reg[3]_87 ;
  output \FSM_onehot_state_reg[3]_88 ;
  output \FSM_onehot_state_reg[3]_89 ;
  output \FSM_onehot_state_reg[3]_90 ;
  output \FSM_onehot_state_reg[3]_91 ;
  output \FSM_onehot_state_reg[3]_92 ;
  output \FSM_onehot_state_reg[3]_93 ;
  output \FSM_onehot_state_reg[3]_94 ;
  output \FSM_onehot_state_reg[3]_95 ;
  output \FSM_onehot_state_reg[3]_96 ;
  output \FSM_onehot_state_reg[3]_97 ;
  output \FSM_onehot_state_reg[3]_98 ;
  output \FSM_onehot_state_reg[3]_99 ;
  output \FSM_onehot_state_reg[3]_100 ;
  output \FSM_onehot_state_reg[3]_101 ;
  output \FSM_onehot_state_reg[3]_102 ;
  output \FSM_onehot_state_reg[3]_103 ;
  output \FSM_onehot_state_reg[3]_104 ;
  output \FSM_onehot_state_reg[3]_105 ;
  output \FSM_onehot_state_reg[3]_106 ;
  output \FSM_onehot_state_reg[3]_107 ;
  output \FSM_onehot_state_reg[3]_108 ;
  output \FSM_onehot_state_reg[3]_109 ;
  output \FSM_onehot_state_reg[3]_110 ;
  output \FSM_onehot_state_reg[3]_111 ;
  output \FSM_onehot_state_reg[3]_112 ;
  output \FSM_onehot_state_reg[3]_113 ;
  output \FSM_onehot_state_reg[3]_114 ;
  output \FSM_onehot_state_reg[3]_115 ;
  output \FSM_onehot_state_reg[3]_116 ;
  output \FSM_onehot_state_reg[3]_117 ;
  output \FSM_onehot_state_reg[3]_118 ;
  output \FSM_onehot_state_reg[3]_119 ;
  output \FSM_onehot_state_reg[3]_120 ;
  output \FSM_onehot_state_reg[3]_121 ;
  output \FSM_onehot_state_reg[3]_122 ;
  output \FSM_onehot_state_reg[3]_123 ;
  output \FSM_onehot_state_reg[3]_124 ;
  output \FSM_onehot_state_reg[3]_125 ;
  output \FSM_onehot_state_reg[3]_126 ;
  output \FSM_onehot_state_reg[3]_127 ;
  output \FSM_onehot_state_reg[3]_128 ;
  output \FSM_onehot_state_reg[3]_129 ;
  output \FSM_onehot_state_reg[3]_130 ;
  output \FSM_onehot_state_reg[3]_131 ;
  output \FSM_onehot_state_reg[3]_132 ;
  output \FSM_onehot_state_reg[3]_133 ;
  output \FSM_onehot_state_reg[3]_134 ;
  output \FSM_onehot_state_reg[3]_135 ;
  output \FSM_onehot_state_reg[3]_136 ;
  output \FSM_onehot_state_reg[3]_137 ;
  output \FSM_onehot_state_reg[3]_138 ;
  output \FSM_onehot_state_reg[3]_139 ;
  output \FSM_onehot_state_reg[3]_140 ;
  output \FSM_onehot_state_reg[3]_141 ;
  output \FSM_onehot_state_reg[3]_142 ;
  output \FSM_onehot_state_reg[3]_143 ;
  output \FSM_onehot_state_reg[3]_144 ;
  output \FSM_onehot_state_reg[3]_145 ;
  output \FSM_onehot_state_reg[3]_146 ;
  output \FSM_onehot_state_reg[3]_147 ;
  output \FSM_onehot_state_reg[3]_148 ;
  output \FSM_onehot_state_reg[3]_149 ;
  output \FSM_onehot_state_reg[3]_150 ;
  output \FSM_onehot_state_reg[3]_151 ;
  output \FSM_onehot_state_reg[3]_152 ;
  output \FSM_onehot_state_reg[3]_153 ;
  output \FSM_onehot_state_reg[3]_154 ;
  output \FSM_onehot_state_reg[3]_155 ;
  output \FSM_onehot_state_reg[3]_156 ;
  output \FSM_onehot_state_reg[3]_157 ;
  output \FSM_onehot_state_reg[3]_158 ;
  output \FSM_onehot_state_reg[3]_159 ;
  output \FSM_onehot_state_reg[3]_160 ;
  output \FSM_onehot_state_reg[3]_161 ;
  output \FSM_onehot_state_reg[3]_162 ;
  output \FSM_onehot_state_reg[3]_163 ;
  output \FSM_onehot_state_reg[3]_164 ;
  output \FSM_onehot_state_reg[3]_165 ;
  output \FSM_onehot_state_reg[3]_166 ;
  output \FSM_onehot_state_reg[3]_167 ;
  output \FSM_onehot_state_reg[3]_168 ;
  output \FSM_onehot_state_reg[3]_169 ;
  output \FSM_onehot_state_reg[3]_170 ;
  output \FSM_onehot_state_reg[3]_171 ;
  output \FSM_onehot_state_reg[3]_172 ;
  output \FSM_onehot_state_reg[3]_173 ;
  output \FSM_onehot_state_reg[3]_174 ;
  output \FSM_onehot_state_reg[3]_175 ;
  output \FSM_onehot_state_reg[3]_176 ;
  output \FSM_onehot_state_reg[3]_177 ;
  output \FSM_onehot_state_reg[3]_178 ;
  output \FSM_onehot_state_reg[3]_179 ;
  output \FSM_onehot_state_reg[3]_180 ;
  output \FSM_onehot_state_reg[3]_181 ;
  output \FSM_onehot_state_reg[3]_182 ;
  output \FSM_onehot_state_reg[3]_183 ;
  output \FSM_onehot_state_reg[3]_184 ;
  output \FSM_onehot_state_reg[3]_185 ;
  output \FSM_onehot_state_reg[3]_186 ;
  output \FSM_onehot_state_reg[3]_187 ;
  output \FSM_onehot_state_reg[3]_188 ;
  output \FSM_onehot_state_reg[3]_189 ;
  output \FSM_onehot_state_reg[3]_190 ;
  output \FSM_onehot_state_reg[3]_191 ;
  output \FSM_onehot_state_reg[3]_192 ;
  output \FSM_onehot_state_reg[3]_193 ;
  output \FSM_onehot_state_reg[3]_194 ;
  output \FSM_onehot_state_reg[3]_195 ;
  output \FSM_onehot_state_reg[3]_196 ;
  output \FSM_onehot_state_reg[3]_197 ;
  output \FSM_onehot_state_reg[3]_198 ;
  output \FSM_onehot_state_reg[3]_199 ;
  output \FSM_onehot_state_reg[3]_200 ;
  output \FSM_onehot_state_reg[3]_201 ;
  output \FSM_onehot_state_reg[3]_202 ;
  output \FSM_onehot_state_reg[3]_203 ;
  output \FSM_onehot_state_reg[3]_204 ;
  output \FSM_onehot_state_reg[3]_205 ;
  output \FSM_onehot_state_reg[3]_206 ;
  output \FSM_onehot_state_reg[3]_207 ;
  input aresetn;
  input aclk;
  input s00_axis_tvalid;
  input [255:0]s00_axis_tdata;
  input [31:0]s00_axis_tkeep;
  input s00_axis_tlast;
  input dac_aclk;
  input dac_aresetn;
  input [0:0]m_axis_tready;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ;
  input [3:0]Q;
  input [0:0]CO;
  input m00_axis_tready;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ;
  input [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ;
  input \b1_data_reg[28] ;
  input \b1_data_reg[30] ;

  wire [0:0]CO;
  wire [31:0]D;
  wire \FSM_onehot_state_reg[3] ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg[3]_1 ;
  wire \FSM_onehot_state_reg[3]_10 ;
  wire \FSM_onehot_state_reg[3]_100 ;
  wire \FSM_onehot_state_reg[3]_101 ;
  wire \FSM_onehot_state_reg[3]_102 ;
  wire \FSM_onehot_state_reg[3]_103 ;
  wire \FSM_onehot_state_reg[3]_104 ;
  wire \FSM_onehot_state_reg[3]_105 ;
  wire \FSM_onehot_state_reg[3]_106 ;
  wire \FSM_onehot_state_reg[3]_107 ;
  wire \FSM_onehot_state_reg[3]_108 ;
  wire \FSM_onehot_state_reg[3]_109 ;
  wire \FSM_onehot_state_reg[3]_11 ;
  wire \FSM_onehot_state_reg[3]_110 ;
  wire \FSM_onehot_state_reg[3]_111 ;
  wire \FSM_onehot_state_reg[3]_112 ;
  wire \FSM_onehot_state_reg[3]_113 ;
  wire \FSM_onehot_state_reg[3]_114 ;
  wire \FSM_onehot_state_reg[3]_115 ;
  wire \FSM_onehot_state_reg[3]_116 ;
  wire \FSM_onehot_state_reg[3]_117 ;
  wire \FSM_onehot_state_reg[3]_118 ;
  wire \FSM_onehot_state_reg[3]_119 ;
  wire \FSM_onehot_state_reg[3]_12 ;
  wire \FSM_onehot_state_reg[3]_120 ;
  wire \FSM_onehot_state_reg[3]_121 ;
  wire \FSM_onehot_state_reg[3]_122 ;
  wire \FSM_onehot_state_reg[3]_123 ;
  wire \FSM_onehot_state_reg[3]_124 ;
  wire \FSM_onehot_state_reg[3]_125 ;
  wire \FSM_onehot_state_reg[3]_126 ;
  wire \FSM_onehot_state_reg[3]_127 ;
  wire \FSM_onehot_state_reg[3]_128 ;
  wire \FSM_onehot_state_reg[3]_129 ;
  wire \FSM_onehot_state_reg[3]_13 ;
  wire \FSM_onehot_state_reg[3]_130 ;
  wire \FSM_onehot_state_reg[3]_131 ;
  wire \FSM_onehot_state_reg[3]_132 ;
  wire \FSM_onehot_state_reg[3]_133 ;
  wire \FSM_onehot_state_reg[3]_134 ;
  wire \FSM_onehot_state_reg[3]_135 ;
  wire \FSM_onehot_state_reg[3]_136 ;
  wire \FSM_onehot_state_reg[3]_137 ;
  wire \FSM_onehot_state_reg[3]_138 ;
  wire \FSM_onehot_state_reg[3]_139 ;
  wire \FSM_onehot_state_reg[3]_14 ;
  wire \FSM_onehot_state_reg[3]_140 ;
  wire \FSM_onehot_state_reg[3]_141 ;
  wire \FSM_onehot_state_reg[3]_142 ;
  wire \FSM_onehot_state_reg[3]_143 ;
  wire \FSM_onehot_state_reg[3]_144 ;
  wire \FSM_onehot_state_reg[3]_145 ;
  wire \FSM_onehot_state_reg[3]_146 ;
  wire \FSM_onehot_state_reg[3]_147 ;
  wire \FSM_onehot_state_reg[3]_148 ;
  wire \FSM_onehot_state_reg[3]_149 ;
  wire \FSM_onehot_state_reg[3]_15 ;
  wire \FSM_onehot_state_reg[3]_150 ;
  wire \FSM_onehot_state_reg[3]_151 ;
  wire \FSM_onehot_state_reg[3]_152 ;
  wire \FSM_onehot_state_reg[3]_153 ;
  wire \FSM_onehot_state_reg[3]_154 ;
  wire \FSM_onehot_state_reg[3]_155 ;
  wire \FSM_onehot_state_reg[3]_156 ;
  wire \FSM_onehot_state_reg[3]_157 ;
  wire \FSM_onehot_state_reg[3]_158 ;
  wire \FSM_onehot_state_reg[3]_159 ;
  wire \FSM_onehot_state_reg[3]_16 ;
  wire \FSM_onehot_state_reg[3]_160 ;
  wire \FSM_onehot_state_reg[3]_161 ;
  wire \FSM_onehot_state_reg[3]_162 ;
  wire \FSM_onehot_state_reg[3]_163 ;
  wire \FSM_onehot_state_reg[3]_164 ;
  wire \FSM_onehot_state_reg[3]_165 ;
  wire \FSM_onehot_state_reg[3]_166 ;
  wire \FSM_onehot_state_reg[3]_167 ;
  wire \FSM_onehot_state_reg[3]_168 ;
  wire \FSM_onehot_state_reg[3]_169 ;
  wire \FSM_onehot_state_reg[3]_17 ;
  wire \FSM_onehot_state_reg[3]_170 ;
  wire \FSM_onehot_state_reg[3]_171 ;
  wire \FSM_onehot_state_reg[3]_172 ;
  wire \FSM_onehot_state_reg[3]_173 ;
  wire \FSM_onehot_state_reg[3]_174 ;
  wire \FSM_onehot_state_reg[3]_175 ;
  wire \FSM_onehot_state_reg[3]_176 ;
  wire \FSM_onehot_state_reg[3]_177 ;
  wire \FSM_onehot_state_reg[3]_178 ;
  wire \FSM_onehot_state_reg[3]_179 ;
  wire \FSM_onehot_state_reg[3]_18 ;
  wire \FSM_onehot_state_reg[3]_180 ;
  wire \FSM_onehot_state_reg[3]_181 ;
  wire \FSM_onehot_state_reg[3]_182 ;
  wire \FSM_onehot_state_reg[3]_183 ;
  wire \FSM_onehot_state_reg[3]_184 ;
  wire \FSM_onehot_state_reg[3]_185 ;
  wire \FSM_onehot_state_reg[3]_186 ;
  wire \FSM_onehot_state_reg[3]_187 ;
  wire \FSM_onehot_state_reg[3]_188 ;
  wire \FSM_onehot_state_reg[3]_189 ;
  wire \FSM_onehot_state_reg[3]_19 ;
  wire \FSM_onehot_state_reg[3]_190 ;
  wire \FSM_onehot_state_reg[3]_191 ;
  wire \FSM_onehot_state_reg[3]_192 ;
  wire \FSM_onehot_state_reg[3]_193 ;
  wire \FSM_onehot_state_reg[3]_194 ;
  wire \FSM_onehot_state_reg[3]_195 ;
  wire \FSM_onehot_state_reg[3]_196 ;
  wire \FSM_onehot_state_reg[3]_197 ;
  wire \FSM_onehot_state_reg[3]_198 ;
  wire \FSM_onehot_state_reg[3]_199 ;
  wire \FSM_onehot_state_reg[3]_2 ;
  wire \FSM_onehot_state_reg[3]_20 ;
  wire \FSM_onehot_state_reg[3]_200 ;
  wire \FSM_onehot_state_reg[3]_201 ;
  wire \FSM_onehot_state_reg[3]_202 ;
  wire \FSM_onehot_state_reg[3]_203 ;
  wire \FSM_onehot_state_reg[3]_204 ;
  wire \FSM_onehot_state_reg[3]_205 ;
  wire \FSM_onehot_state_reg[3]_206 ;
  wire \FSM_onehot_state_reg[3]_207 ;
  wire \FSM_onehot_state_reg[3]_21 ;
  wire \FSM_onehot_state_reg[3]_22 ;
  wire \FSM_onehot_state_reg[3]_23 ;
  wire \FSM_onehot_state_reg[3]_24 ;
  wire \FSM_onehot_state_reg[3]_25 ;
  wire \FSM_onehot_state_reg[3]_26 ;
  wire \FSM_onehot_state_reg[3]_27 ;
  wire \FSM_onehot_state_reg[3]_28 ;
  wire \FSM_onehot_state_reg[3]_29 ;
  wire \FSM_onehot_state_reg[3]_3 ;
  wire \FSM_onehot_state_reg[3]_30 ;
  wire \FSM_onehot_state_reg[3]_31 ;
  wire \FSM_onehot_state_reg[3]_32 ;
  wire \FSM_onehot_state_reg[3]_33 ;
  wire \FSM_onehot_state_reg[3]_34 ;
  wire \FSM_onehot_state_reg[3]_35 ;
  wire \FSM_onehot_state_reg[3]_36 ;
  wire \FSM_onehot_state_reg[3]_37 ;
  wire \FSM_onehot_state_reg[3]_38 ;
  wire \FSM_onehot_state_reg[3]_39 ;
  wire \FSM_onehot_state_reg[3]_4 ;
  wire \FSM_onehot_state_reg[3]_40 ;
  wire \FSM_onehot_state_reg[3]_41 ;
  wire \FSM_onehot_state_reg[3]_42 ;
  wire \FSM_onehot_state_reg[3]_43 ;
  wire \FSM_onehot_state_reg[3]_44 ;
  wire \FSM_onehot_state_reg[3]_45 ;
  wire \FSM_onehot_state_reg[3]_46 ;
  wire \FSM_onehot_state_reg[3]_47 ;
  wire \FSM_onehot_state_reg[3]_48 ;
  wire \FSM_onehot_state_reg[3]_49 ;
  wire \FSM_onehot_state_reg[3]_5 ;
  wire \FSM_onehot_state_reg[3]_50 ;
  wire \FSM_onehot_state_reg[3]_51 ;
  wire \FSM_onehot_state_reg[3]_52 ;
  wire \FSM_onehot_state_reg[3]_53 ;
  wire \FSM_onehot_state_reg[3]_54 ;
  wire \FSM_onehot_state_reg[3]_55 ;
  wire \FSM_onehot_state_reg[3]_56 ;
  wire \FSM_onehot_state_reg[3]_57 ;
  wire \FSM_onehot_state_reg[3]_58 ;
  wire \FSM_onehot_state_reg[3]_59 ;
  wire \FSM_onehot_state_reg[3]_6 ;
  wire \FSM_onehot_state_reg[3]_60 ;
  wire \FSM_onehot_state_reg[3]_61 ;
  wire \FSM_onehot_state_reg[3]_62 ;
  wire \FSM_onehot_state_reg[3]_63 ;
  wire \FSM_onehot_state_reg[3]_64 ;
  wire \FSM_onehot_state_reg[3]_65 ;
  wire \FSM_onehot_state_reg[3]_66 ;
  wire \FSM_onehot_state_reg[3]_67 ;
  wire \FSM_onehot_state_reg[3]_68 ;
  wire \FSM_onehot_state_reg[3]_69 ;
  wire \FSM_onehot_state_reg[3]_7 ;
  wire \FSM_onehot_state_reg[3]_70 ;
  wire \FSM_onehot_state_reg[3]_71 ;
  wire \FSM_onehot_state_reg[3]_72 ;
  wire \FSM_onehot_state_reg[3]_73 ;
  wire \FSM_onehot_state_reg[3]_74 ;
  wire \FSM_onehot_state_reg[3]_75 ;
  wire \FSM_onehot_state_reg[3]_76 ;
  wire \FSM_onehot_state_reg[3]_77 ;
  wire \FSM_onehot_state_reg[3]_78 ;
  wire \FSM_onehot_state_reg[3]_79 ;
  wire \FSM_onehot_state_reg[3]_8 ;
  wire \FSM_onehot_state_reg[3]_80 ;
  wire \FSM_onehot_state_reg[3]_81 ;
  wire \FSM_onehot_state_reg[3]_82 ;
  wire \FSM_onehot_state_reg[3]_83 ;
  wire \FSM_onehot_state_reg[3]_84 ;
  wire \FSM_onehot_state_reg[3]_85 ;
  wire \FSM_onehot_state_reg[3]_86 ;
  wire \FSM_onehot_state_reg[3]_87 ;
  wire \FSM_onehot_state_reg[3]_88 ;
  wire \FSM_onehot_state_reg[3]_89 ;
  wire \FSM_onehot_state_reg[3]_9 ;
  wire \FSM_onehot_state_reg[3]_90 ;
  wire \FSM_onehot_state_reg[3]_91 ;
  wire \FSM_onehot_state_reg[3]_92 ;
  wire \FSM_onehot_state_reg[3]_93 ;
  wire \FSM_onehot_state_reg[3]_94 ;
  wire \FSM_onehot_state_reg[3]_95 ;
  wire \FSM_onehot_state_reg[3]_96 ;
  wire \FSM_onehot_state_reg[3]_97 ;
  wire \FSM_onehot_state_reg[3]_98 ;
  wire \FSM_onehot_state_reg[3]_99 ;
  wire [3:0]Q;
  wire aclk;
  wire aresetn;
  wire [255:0]b0_data;
  wire b0_valid;
  wire \b1_data_reg[28] ;
  wire \b1_data_reg[30] ;
  wire [255:0]b1_m_axis_tdata;
  wire [31:0]b1_m_axis_tkeep;
  wire b1_m_axis_tlast;
  wire b1_m_axis_tvalid;
  wire [255:0]b2_m0_axi_stream_tdata;
  wire [31:0]b2_m0_axi_stream_tkeep;
  wire b2_m0_axi_stream_tlast;
  wire b2_m0_axi_stream_tready;
  wire b2_m0_axi_stream_tvalid;
  wire [255:0]b3_m0_axi_stream_tdata;
  wire [31:0]b3_m0_axi_stream_tkeep;
  wire b3_m0_axi_stream_tlast;
  wire b3_m0_axi_stream_tready;
  wire b3_m0_axi_stream_tvalid;
  wire b4_BROADCASTER_n_547;
  wire b4_BROADCASTER_n_548;
  wire b4_BROADCASTER_n_549;
  wire b4_BROADCASTER_n_550;
  wire b4_BROADCASTER_n_551;
  wire b4_BROADCASTER_n_552;
  wire b4_BROADCASTER_n_553;
  wire b4_BROADCASTER_n_554;
  wire b4_BROADCASTER_n_555;
  wire b4_BROADCASTER_n_556;
  wire b4_BROADCASTER_n_557;
  wire b4_BROADCASTER_n_558;
  wire b4_BROADCASTER_n_559;
  wire b4_BROADCASTER_n_560;
  wire b4_BROADCASTER_n_561;
  wire b4_BROADCASTER_n_562;
  wire b4_BROADCASTER_n_563;
  wire b4_BROADCASTER_n_564;
  wire b4_BROADCASTER_n_565;
  wire b4_BROADCASTER_n_566;
  wire b4_BROADCASTER_n_567;
  wire b4_BROADCASTER_n_568;
  wire b4_BROADCASTER_n_569;
  wire b4_BROADCASTER_n_570;
  wire b4_BROADCASTER_n_571;
  wire b4_BROADCASTER_n_572;
  wire b4_BROADCASTER_n_573;
  wire b4_BROADCASTER_n_574;
  wire b4_BROADCASTER_n_575;
  wire b4_BROADCASTER_n_576;
  wire b4_BROADCASTER_n_577;
  wire b4_BROADCASTER_n_578;
  wire b4_BROADCASTER_n_580;
  wire dac_aclk;
  wire dac_aresetn;
  wire dac_aresetn_0;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][172] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][173] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][175] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][206] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][236] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][237] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][239] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94] ;
  wire m00_axis_tready;
  wire [0:0]m_axis_tready;
  wire m_axis_tready_0;
  wire [255:0]s00_axis_tdata;
  wire [31:0]s00_axis_tkeep;
  wire s00_axis_tlast;
  wire s00_axis_tready;
  wire s00_axis_tvalid;
  wire [255:0]s1_axi_stream_tdata;
  wire [31:0]s1_axi_stream_tkeep;
  wire s1_axi_stream_tlast;
  wire s1_axi_stream_tvalid;
  wire s_axis_tvalid;

  LUT5 #(
    .INIT(32'h88080808)) 
    \PAYLOAD_i[0]_i_1 
       (.I0(dac_aresetn),
        .I1(Q[2]),
        .I2(CO),
        .I3(b0_valid),
        .I4(m00_axis_tready),
        .O(dac_aresetn_0));
  (* CHECK_LICENSE_TYPE = "axis_data_fifo_0,axis_data_fifo_v2_0_1_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axis_data_fifo_v2_0_1_top,Vivado 2019.1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_data_fifo_0 b1_CDC_FIFO
       (.m_axis_aclk(dac_aclk),
        .m_axis_tdata(b1_m_axis_tdata),
        .m_axis_tkeep(b1_m_axis_tkeep),
        .m_axis_tlast(b1_m_axis_tlast),
        .m_axis_tready(b2_m0_axi_stream_tready),
        .m_axis_tvalid(b1_m_axis_tvalid),
        .s_axis_aclk(aclk),
        .s_axis_aresetn(aresetn),
        .s_axis_tdata(s00_axis_tdata),
        .s_axis_tkeep(s00_axis_tkeep),
        .s_axis_tlast(s00_axis_tlast),
        .s_axis_tready(s00_axis_tready),
        .s_axis_tvalid(s00_axis_tvalid));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[0]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[10]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[112]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[112]),
        .O(\FSM_onehot_state_reg[3]_126 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[113]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[113]),
        .O(\FSM_onehot_state_reg[3]_125 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[114]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[114]),
        .O(\FSM_onehot_state_reg[3]_124 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[115]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[115]),
        .O(\FSM_onehot_state_reg[3]_123 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[116]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[116]),
        .O(\FSM_onehot_state_reg[3]_122 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[117]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[117]),
        .O(\FSM_onehot_state_reg[3]_121 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[118]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[118]),
        .O(\FSM_onehot_state_reg[3]_120 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[119]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[119]),
        .O(\FSM_onehot_state_reg[3]_119 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[11]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[120]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[120]),
        .O(\FSM_onehot_state_reg[3]_118 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[121]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[121]),
        .O(\FSM_onehot_state_reg[3]_117 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[122]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[122]),
        .O(\FSM_onehot_state_reg[3]_116 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \b1_data[123]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[123]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\FSM_onehot_state_reg[3]_31 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \b1_data[124]_i_1 
       (.I0(b0_data[124]),
        .I1(Q[2]),
        .I2(\b1_data_reg[30] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124] ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \b1_data[125]_i_1 
       (.I0(b0_data[125]),
        .I1(Q[2]),
        .I2(\b1_data_reg[30] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \b1_data[126]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[126]),
        .I2(Q[3]),
        .I3(\b1_data_reg[28] ),
        .O(\FSM_onehot_state_reg[3]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \b1_data[127]_i_1 
       (.I0(b0_data[127]),
        .I1(Q[2]),
        .I2(\b1_data_reg[30] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127] ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[128]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[128]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[129]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[129]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[12]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[130]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[130]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[131]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[131]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[132]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[132]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[133]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[133]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[134]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[134]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[135]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[135]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[136]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[136]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[137]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[137]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[138]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[138]),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \b1_data[139]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[139]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[13]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \b1_data[140]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[140]),
        .I2(Q[3]),
        .I3(\b1_data_reg[28] ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \b1_data[141]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[141]),
        .I2(Q[3]),
        .I3(\b1_data_reg[28] ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \b1_data[142]_i_1 
       (.I0(b0_data[142]),
        .I1(Q[2]),
        .I2(\b1_data_reg[30] ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \b1_data[143]_i_2 
       (.I0(Q[2]),
        .I1(b0_data[143]),
        .I2(Q[3]),
        .I3(\b1_data_reg[28] ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[144]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[144]),
        .O(\FSM_onehot_state_reg[3]_115 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[145]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[145]),
        .O(\FSM_onehot_state_reg[3]_114 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[146]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[146]),
        .O(\FSM_onehot_state_reg[3]_113 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[147]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[147]),
        .O(\FSM_onehot_state_reg[3]_112 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[148]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[148]),
        .O(\FSM_onehot_state_reg[3]_111 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[149]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[149]),
        .O(\FSM_onehot_state_reg[3]_110 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[14]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[150]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[150]),
        .O(\FSM_onehot_state_reg[3]_109 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[151]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[151]),
        .O(\FSM_onehot_state_reg[3]_108 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[152]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[152]),
        .O(\FSM_onehot_state_reg[3]_107 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[153]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[153]),
        .O(\FSM_onehot_state_reg[3]_106 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[154]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[154]),
        .O(\FSM_onehot_state_reg[3]_105 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[155]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[155]),
        .O(\FSM_onehot_state_reg[3]_104 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[156]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[156]),
        .O(\FSM_onehot_state_reg[3]_103 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[157]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[157]),
        .O(\FSM_onehot_state_reg[3]_102 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[158]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[158]),
        .O(\FSM_onehot_state_reg[3]_101 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[159]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[159]),
        .O(\FSM_onehot_state_reg[3]_100 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[15]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[16]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[16]),
        .O(\FSM_onehot_state_reg[3]_207 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[17]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[17]),
        .O(\FSM_onehot_state_reg[3]_206 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[18]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[18]),
        .O(\FSM_onehot_state_reg[3]_205 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[192]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[192]),
        .O(\FSM_onehot_state_reg[3]_72 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[193]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[193]),
        .O(\FSM_onehot_state_reg[3]_71 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[194]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[194]),
        .O(\FSM_onehot_state_reg[3]_70 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[195]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[195]),
        .O(\FSM_onehot_state_reg[3]_69 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[196]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[196]),
        .O(\FSM_onehot_state_reg[3]_68 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[197]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[197]),
        .O(\FSM_onehot_state_reg[3]_67 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[198]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[198]),
        .O(\FSM_onehot_state_reg[3]_66 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[199]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[199]),
        .O(\FSM_onehot_state_reg[3]_65 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[19]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[19]),
        .O(\FSM_onehot_state_reg[3]_204 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[1]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[200]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[200]),
        .O(\FSM_onehot_state_reg[3]_64 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[201]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[201]),
        .O(\FSM_onehot_state_reg[3]_63 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[202]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[202]),
        .O(\FSM_onehot_state_reg[3]_62 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \b1_data[203]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[203]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\FSM_onehot_state_reg[3]_33 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \b1_data[204]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[204]),
        .I2(Q[3]),
        .I3(\b1_data_reg[28] ),
        .O(\FSM_onehot_state_reg[3]_24 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \b1_data[205]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[205]),
        .I2(Q[3]),
        .I3(\b1_data_reg[28] ),
        .O(\FSM_onehot_state_reg[3]_25 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \b1_data[206]_i_1 
       (.I0(b0_data[206]),
        .I1(Q[2]),
        .I2(\b1_data_reg[30] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][206] ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \b1_data[207]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[207]),
        .I2(Q[3]),
        .I3(\b1_data_reg[28] ),
        .O(\FSM_onehot_state_reg[3]_26 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[20]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[20]),
        .O(\FSM_onehot_state_reg[3]_203 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[21]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[21]),
        .O(\FSM_onehot_state_reg[3]_202 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[22]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[22]),
        .O(\FSM_onehot_state_reg[3]_201 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[23]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[23]),
        .O(\FSM_onehot_state_reg[3]_200 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[240]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[240]),
        .O(\FSM_onehot_state_reg[3]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[241]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[241]),
        .O(\FSM_onehot_state_reg[3]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[242]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[242]),
        .O(\FSM_onehot_state_reg[3]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[243]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[243]),
        .O(\FSM_onehot_state_reg[3]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[244]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[244]),
        .O(\FSM_onehot_state_reg[3]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[245]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[245]),
        .O(\FSM_onehot_state_reg[3]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[246]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[246]),
        .O(\FSM_onehot_state_reg[3]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[247]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[247]),
        .O(\FSM_onehot_state_reg[3]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[248]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[248]),
        .O(\FSM_onehot_state_reg[3]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[249]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[249]),
        .O(\FSM_onehot_state_reg[3]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[24]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[24]),
        .O(\FSM_onehot_state_reg[3]_199 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[250]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[250]),
        .O(\FSM_onehot_state_reg[3]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[251]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[251]),
        .O(\FSM_onehot_state_reg[3]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[252]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[252]),
        .O(\FSM_onehot_state_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[253]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[253]),
        .O(\FSM_onehot_state_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[254]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[254]),
        .O(\FSM_onehot_state_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[255]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[255]),
        .O(\FSM_onehot_state_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[25]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[25]),
        .O(\FSM_onehot_state_reg[3]_198 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[26]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[26]),
        .O(\FSM_onehot_state_reg[3]_197 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \b1_data[27]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[27]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\FSM_onehot_state_reg[3]_28 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \b1_data[28]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[28]),
        .I2(Q[3]),
        .I3(\b1_data_reg[28] ),
        .O(\FSM_onehot_state_reg[3]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \b1_data[29]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[29]),
        .I2(Q[3]),
        .I3(\b1_data_reg[28] ),
        .O(\FSM_onehot_state_reg[3]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[2]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \b1_data[30]_i_1 
       (.I0(b0_data[30]),
        .I1(Q[2]),
        .I2(\b1_data_reg[30] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \b1_data[31]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[31]),
        .I2(Q[3]),
        .I3(\b1_data_reg[28] ),
        .O(\FSM_onehot_state_reg[3]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[3]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[4]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[5]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[64]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[64]),
        .O(\FSM_onehot_state_reg[3]_169 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[65]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[65]),
        .O(\FSM_onehot_state_reg[3]_168 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[66]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[66]),
        .O(\FSM_onehot_state_reg[3]_167 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[67]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[67]),
        .O(\FSM_onehot_state_reg[3]_166 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[68]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[68]),
        .O(\FSM_onehot_state_reg[3]_165 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[69]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[69]),
        .O(\FSM_onehot_state_reg[3]_164 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[6]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[70]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[70]),
        .O(\FSM_onehot_state_reg[3]_163 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[71]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[71]),
        .O(\FSM_onehot_state_reg[3]_162 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[72]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[72]),
        .O(\FSM_onehot_state_reg[3]_161 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[73]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[73]),
        .O(\FSM_onehot_state_reg[3]_160 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[74]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[74]),
        .O(\FSM_onehot_state_reg[3]_159 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[75]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[75]),
        .O(\FSM_onehot_state_reg[3]_158 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[76]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[76]),
        .O(\FSM_onehot_state_reg[3]_157 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[77]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[77]),
        .O(\FSM_onehot_state_reg[3]_156 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[78]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[78]),
        .O(\FSM_onehot_state_reg[3]_155 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[79]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[79]),
        .O(\FSM_onehot_state_reg[3]_154 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[7]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[8]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b1_data[9]_i_1 
       (.I0(Q[2]),
        .I1(b0_data[9]),
        .O(D[9]));
  (* CHECK_LICENSE_TYPE = "axis_data_fifo_1,axis_data_fifo_v2_0_1_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axis_data_fifo_v2_0_1_top,Vivado 2019.1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_data_fifo_1 b3_DATA_FIFO
       (.m_axis_tdata(b3_m0_axi_stream_tdata),
        .m_axis_tkeep(b3_m0_axi_stream_tkeep),
        .m_axis_tlast(b3_m0_axi_stream_tlast),
        .m_axis_tready(m_axis_tready_0),
        .m_axis_tvalid(b3_m0_axi_stream_tvalid),
        .s_axis_aclk(dac_aclk),
        .s_axis_aresetn(dac_aresetn),
        .s_axis_tdata(b2_m0_axi_stream_tdata),
        .s_axis_tkeep(b2_m0_axi_stream_tkeep),
        .s_axis_tlast(b2_m0_axi_stream_tlast),
        .s_axis_tready(b2_m0_axi_stream_tready),
        .s_axis_tvalid(b2_m0_axi_stream_tvalid));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_1
       (.I0(s1_axi_stream_tvalid),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tvalid),
        .O(b2_m0_axi_stream_tvalid));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_10
       (.I0(s1_axi_stream_tdata[247]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[247]),
        .O(b2_m0_axi_stream_tdata[247]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_100
       (.I0(s1_axi_stream_tdata[157]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[157]),
        .O(b2_m0_axi_stream_tdata[157]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_101
       (.I0(s1_axi_stream_tdata[156]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[156]),
        .O(b2_m0_axi_stream_tdata[156]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_102
       (.I0(s1_axi_stream_tdata[155]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[155]),
        .O(b2_m0_axi_stream_tdata[155]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_103
       (.I0(s1_axi_stream_tdata[154]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[154]),
        .O(b2_m0_axi_stream_tdata[154]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_104
       (.I0(s1_axi_stream_tdata[153]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[153]),
        .O(b2_m0_axi_stream_tdata[153]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_105
       (.I0(s1_axi_stream_tdata[152]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[152]),
        .O(b2_m0_axi_stream_tdata[152]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_106
       (.I0(s1_axi_stream_tdata[151]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[151]),
        .O(b2_m0_axi_stream_tdata[151]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_107
       (.I0(s1_axi_stream_tdata[150]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[150]),
        .O(b2_m0_axi_stream_tdata[150]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_108
       (.I0(s1_axi_stream_tdata[149]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[149]),
        .O(b2_m0_axi_stream_tdata[149]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_109
       (.I0(s1_axi_stream_tdata[148]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[148]),
        .O(b2_m0_axi_stream_tdata[148]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_11
       (.I0(s1_axi_stream_tdata[246]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[246]),
        .O(b2_m0_axi_stream_tdata[246]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_110
       (.I0(s1_axi_stream_tdata[147]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[147]),
        .O(b2_m0_axi_stream_tdata[147]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_111
       (.I0(s1_axi_stream_tdata[146]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[146]),
        .O(b2_m0_axi_stream_tdata[146]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_112
       (.I0(s1_axi_stream_tdata[145]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[145]),
        .O(b2_m0_axi_stream_tdata[145]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_113
       (.I0(s1_axi_stream_tdata[144]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[144]),
        .O(b2_m0_axi_stream_tdata[144]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_114
       (.I0(s1_axi_stream_tdata[143]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[143]),
        .O(b2_m0_axi_stream_tdata[143]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_115
       (.I0(s1_axi_stream_tdata[142]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[142]),
        .O(b2_m0_axi_stream_tdata[142]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_116
       (.I0(s1_axi_stream_tdata[141]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[141]),
        .O(b2_m0_axi_stream_tdata[141]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_117
       (.I0(s1_axi_stream_tdata[140]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[140]),
        .O(b2_m0_axi_stream_tdata[140]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_118
       (.I0(s1_axi_stream_tdata[139]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[139]),
        .O(b2_m0_axi_stream_tdata[139]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_119
       (.I0(s1_axi_stream_tdata[138]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[138]),
        .O(b2_m0_axi_stream_tdata[138]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_12
       (.I0(s1_axi_stream_tdata[245]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[245]),
        .O(b2_m0_axi_stream_tdata[245]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_120
       (.I0(s1_axi_stream_tdata[137]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[137]),
        .O(b2_m0_axi_stream_tdata[137]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_121
       (.I0(s1_axi_stream_tdata[136]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[136]),
        .O(b2_m0_axi_stream_tdata[136]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_122
       (.I0(s1_axi_stream_tdata[135]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[135]),
        .O(b2_m0_axi_stream_tdata[135]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_123
       (.I0(s1_axi_stream_tdata[134]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[134]),
        .O(b2_m0_axi_stream_tdata[134]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_124
       (.I0(s1_axi_stream_tdata[133]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[133]),
        .O(b2_m0_axi_stream_tdata[133]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_125
       (.I0(s1_axi_stream_tdata[132]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[132]),
        .O(b2_m0_axi_stream_tdata[132]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_126
       (.I0(s1_axi_stream_tdata[131]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[131]),
        .O(b2_m0_axi_stream_tdata[131]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_127
       (.I0(s1_axi_stream_tdata[130]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[130]),
        .O(b2_m0_axi_stream_tdata[130]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_128
       (.I0(s1_axi_stream_tdata[129]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[129]),
        .O(b2_m0_axi_stream_tdata[129]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_129
       (.I0(s1_axi_stream_tdata[128]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[128]),
        .O(b2_m0_axi_stream_tdata[128]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_13
       (.I0(s1_axi_stream_tdata[244]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[244]),
        .O(b2_m0_axi_stream_tdata[244]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_130
       (.I0(s1_axi_stream_tdata[127]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[127]),
        .O(b2_m0_axi_stream_tdata[127]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_131
       (.I0(s1_axi_stream_tdata[126]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[126]),
        .O(b2_m0_axi_stream_tdata[126]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_132
       (.I0(s1_axi_stream_tdata[125]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[125]),
        .O(b2_m0_axi_stream_tdata[125]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_133
       (.I0(s1_axi_stream_tdata[124]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[124]),
        .O(b2_m0_axi_stream_tdata[124]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_134
       (.I0(s1_axi_stream_tdata[123]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[123]),
        .O(b2_m0_axi_stream_tdata[123]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_135
       (.I0(s1_axi_stream_tdata[122]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[122]),
        .O(b2_m0_axi_stream_tdata[122]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_136
       (.I0(s1_axi_stream_tdata[121]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[121]),
        .O(b2_m0_axi_stream_tdata[121]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_137
       (.I0(s1_axi_stream_tdata[120]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[120]),
        .O(b2_m0_axi_stream_tdata[120]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_138
       (.I0(s1_axi_stream_tdata[119]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[119]),
        .O(b2_m0_axi_stream_tdata[119]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_139
       (.I0(s1_axi_stream_tdata[118]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[118]),
        .O(b2_m0_axi_stream_tdata[118]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_14
       (.I0(s1_axi_stream_tdata[243]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[243]),
        .O(b2_m0_axi_stream_tdata[243]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_140
       (.I0(s1_axi_stream_tdata[117]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[117]),
        .O(b2_m0_axi_stream_tdata[117]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_141
       (.I0(s1_axi_stream_tdata[116]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[116]),
        .O(b2_m0_axi_stream_tdata[116]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_142
       (.I0(s1_axi_stream_tdata[115]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[115]),
        .O(b2_m0_axi_stream_tdata[115]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_143
       (.I0(s1_axi_stream_tdata[114]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[114]),
        .O(b2_m0_axi_stream_tdata[114]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_144
       (.I0(s1_axi_stream_tdata[113]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[113]),
        .O(b2_m0_axi_stream_tdata[113]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_145
       (.I0(s1_axi_stream_tdata[112]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[112]),
        .O(b2_m0_axi_stream_tdata[112]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_146
       (.I0(s1_axi_stream_tdata[111]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[111]),
        .O(b2_m0_axi_stream_tdata[111]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_147
       (.I0(s1_axi_stream_tdata[110]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[110]),
        .O(b2_m0_axi_stream_tdata[110]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_148
       (.I0(s1_axi_stream_tdata[109]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[109]),
        .O(b2_m0_axi_stream_tdata[109]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_149
       (.I0(s1_axi_stream_tdata[108]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[108]),
        .O(b2_m0_axi_stream_tdata[108]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_15
       (.I0(s1_axi_stream_tdata[242]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[242]),
        .O(b2_m0_axi_stream_tdata[242]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_150
       (.I0(s1_axi_stream_tdata[107]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[107]),
        .O(b2_m0_axi_stream_tdata[107]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_151
       (.I0(s1_axi_stream_tdata[106]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[106]),
        .O(b2_m0_axi_stream_tdata[106]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_152
       (.I0(s1_axi_stream_tdata[105]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[105]),
        .O(b2_m0_axi_stream_tdata[105]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_153
       (.I0(s1_axi_stream_tdata[104]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[104]),
        .O(b2_m0_axi_stream_tdata[104]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_154
       (.I0(s1_axi_stream_tdata[103]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[103]),
        .O(b2_m0_axi_stream_tdata[103]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_155
       (.I0(s1_axi_stream_tdata[102]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[102]),
        .O(b2_m0_axi_stream_tdata[102]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_156
       (.I0(s1_axi_stream_tdata[101]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[101]),
        .O(b2_m0_axi_stream_tdata[101]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_157
       (.I0(s1_axi_stream_tdata[100]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[100]),
        .O(b2_m0_axi_stream_tdata[100]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_158
       (.I0(s1_axi_stream_tdata[99]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[99]),
        .O(b2_m0_axi_stream_tdata[99]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_159
       (.I0(s1_axi_stream_tdata[98]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[98]),
        .O(b2_m0_axi_stream_tdata[98]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_16
       (.I0(s1_axi_stream_tdata[241]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[241]),
        .O(b2_m0_axi_stream_tdata[241]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_160
       (.I0(s1_axi_stream_tdata[97]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[97]),
        .O(b2_m0_axi_stream_tdata[97]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_161
       (.I0(s1_axi_stream_tdata[96]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[96]),
        .O(b2_m0_axi_stream_tdata[96]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_162
       (.I0(s1_axi_stream_tdata[95]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[95]),
        .O(b2_m0_axi_stream_tdata[95]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_163
       (.I0(s1_axi_stream_tdata[94]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[94]),
        .O(b2_m0_axi_stream_tdata[94]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_164
       (.I0(s1_axi_stream_tdata[93]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[93]),
        .O(b2_m0_axi_stream_tdata[93]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_165
       (.I0(s1_axi_stream_tdata[92]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[92]),
        .O(b2_m0_axi_stream_tdata[92]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_166
       (.I0(s1_axi_stream_tdata[91]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[91]),
        .O(b2_m0_axi_stream_tdata[91]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_167
       (.I0(s1_axi_stream_tdata[90]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[90]),
        .O(b2_m0_axi_stream_tdata[90]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_168
       (.I0(s1_axi_stream_tdata[89]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[89]),
        .O(b2_m0_axi_stream_tdata[89]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_169
       (.I0(s1_axi_stream_tdata[88]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[88]),
        .O(b2_m0_axi_stream_tdata[88]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_17
       (.I0(s1_axi_stream_tdata[240]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[240]),
        .O(b2_m0_axi_stream_tdata[240]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_170
       (.I0(s1_axi_stream_tdata[87]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[87]),
        .O(b2_m0_axi_stream_tdata[87]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_171
       (.I0(s1_axi_stream_tdata[86]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[86]),
        .O(b2_m0_axi_stream_tdata[86]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_172
       (.I0(s1_axi_stream_tdata[85]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[85]),
        .O(b2_m0_axi_stream_tdata[85]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_173
       (.I0(s1_axi_stream_tdata[84]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[84]),
        .O(b2_m0_axi_stream_tdata[84]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_174
       (.I0(s1_axi_stream_tdata[83]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[83]),
        .O(b2_m0_axi_stream_tdata[83]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_175
       (.I0(s1_axi_stream_tdata[82]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[82]),
        .O(b2_m0_axi_stream_tdata[82]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_176
       (.I0(s1_axi_stream_tdata[81]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[81]),
        .O(b2_m0_axi_stream_tdata[81]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_177
       (.I0(s1_axi_stream_tdata[80]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[80]),
        .O(b2_m0_axi_stream_tdata[80]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_178
       (.I0(s1_axi_stream_tdata[79]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[79]),
        .O(b2_m0_axi_stream_tdata[79]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_179
       (.I0(s1_axi_stream_tdata[78]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[78]),
        .O(b2_m0_axi_stream_tdata[78]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_18
       (.I0(s1_axi_stream_tdata[239]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[239]),
        .O(b2_m0_axi_stream_tdata[239]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_180
       (.I0(s1_axi_stream_tdata[77]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[77]),
        .O(b2_m0_axi_stream_tdata[77]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_181
       (.I0(s1_axi_stream_tdata[76]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[76]),
        .O(b2_m0_axi_stream_tdata[76]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_182
       (.I0(s1_axi_stream_tdata[75]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[75]),
        .O(b2_m0_axi_stream_tdata[75]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_183
       (.I0(s1_axi_stream_tdata[74]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[74]),
        .O(b2_m0_axi_stream_tdata[74]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_184
       (.I0(s1_axi_stream_tdata[73]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[73]),
        .O(b2_m0_axi_stream_tdata[73]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_185
       (.I0(s1_axi_stream_tdata[72]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .I2(b1_m_axis_tdata[72]),
        .O(b2_m0_axi_stream_tdata[72]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_186
       (.I0(s1_axi_stream_tdata[71]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[71]),
        .O(b2_m0_axi_stream_tdata[71]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_187
       (.I0(s1_axi_stream_tdata[70]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[70]),
        .O(b2_m0_axi_stream_tdata[70]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_188
       (.I0(s1_axi_stream_tdata[69]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[69]),
        .O(b2_m0_axi_stream_tdata[69]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_189
       (.I0(s1_axi_stream_tdata[68]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[68]),
        .O(b2_m0_axi_stream_tdata[68]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_19
       (.I0(s1_axi_stream_tdata[238]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[238]),
        .O(b2_m0_axi_stream_tdata[238]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_190
       (.I0(s1_axi_stream_tdata[67]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[67]),
        .O(b2_m0_axi_stream_tdata[67]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_191
       (.I0(s1_axi_stream_tdata[66]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[66]),
        .O(b2_m0_axi_stream_tdata[66]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_192
       (.I0(s1_axi_stream_tdata[65]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[65]),
        .O(b2_m0_axi_stream_tdata[65]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_193
       (.I0(s1_axi_stream_tdata[64]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[64]),
        .O(b2_m0_axi_stream_tdata[64]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_194
       (.I0(s1_axi_stream_tdata[63]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[63]),
        .O(b2_m0_axi_stream_tdata[63]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_195
       (.I0(s1_axi_stream_tdata[62]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[62]),
        .O(b2_m0_axi_stream_tdata[62]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_196
       (.I0(s1_axi_stream_tdata[61]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[61]),
        .O(b2_m0_axi_stream_tdata[61]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_197
       (.I0(s1_axi_stream_tdata[60]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[60]),
        .O(b2_m0_axi_stream_tdata[60]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_198
       (.I0(s1_axi_stream_tdata[59]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[59]),
        .O(b2_m0_axi_stream_tdata[59]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_199
       (.I0(s1_axi_stream_tdata[58]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[58]),
        .O(b2_m0_axi_stream_tdata[58]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_2
       (.I0(s1_axi_stream_tdata[255]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[255]),
        .O(b2_m0_axi_stream_tdata[255]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_20
       (.I0(s1_axi_stream_tdata[237]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[237]),
        .O(b2_m0_axi_stream_tdata[237]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_200
       (.I0(s1_axi_stream_tdata[57]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[57]),
        .O(b2_m0_axi_stream_tdata[57]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_201
       (.I0(s1_axi_stream_tdata[56]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[56]),
        .O(b2_m0_axi_stream_tdata[56]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_202
       (.I0(s1_axi_stream_tdata[55]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[55]),
        .O(b2_m0_axi_stream_tdata[55]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_203
       (.I0(s1_axi_stream_tdata[54]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[54]),
        .O(b2_m0_axi_stream_tdata[54]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_204
       (.I0(s1_axi_stream_tdata[53]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[53]),
        .O(b2_m0_axi_stream_tdata[53]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_205
       (.I0(s1_axi_stream_tdata[52]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[52]),
        .O(b2_m0_axi_stream_tdata[52]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_206
       (.I0(s1_axi_stream_tdata[51]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[51]),
        .O(b2_m0_axi_stream_tdata[51]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_207
       (.I0(s1_axi_stream_tdata[50]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[50]),
        .O(b2_m0_axi_stream_tdata[50]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_208
       (.I0(s1_axi_stream_tdata[49]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[49]),
        .O(b2_m0_axi_stream_tdata[49]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_209
       (.I0(s1_axi_stream_tdata[48]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[48]),
        .O(b2_m0_axi_stream_tdata[48]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_21
       (.I0(s1_axi_stream_tdata[236]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[236]),
        .O(b2_m0_axi_stream_tdata[236]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_210
       (.I0(s1_axi_stream_tdata[47]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[47]),
        .O(b2_m0_axi_stream_tdata[47]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_211
       (.I0(s1_axi_stream_tdata[46]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[46]),
        .O(b2_m0_axi_stream_tdata[46]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_212
       (.I0(s1_axi_stream_tdata[45]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[45]),
        .O(b2_m0_axi_stream_tdata[45]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_213
       (.I0(s1_axi_stream_tdata[44]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[44]),
        .O(b2_m0_axi_stream_tdata[44]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_214
       (.I0(s1_axi_stream_tdata[43]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[43]),
        .O(b2_m0_axi_stream_tdata[43]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_215
       (.I0(s1_axi_stream_tdata[42]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[42]),
        .O(b2_m0_axi_stream_tdata[42]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_216
       (.I0(s1_axi_stream_tdata[41]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[41]),
        .O(b2_m0_axi_stream_tdata[41]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_217
       (.I0(s1_axi_stream_tdata[40]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[40]),
        .O(b2_m0_axi_stream_tdata[40]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_218
       (.I0(s1_axi_stream_tdata[39]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[39]),
        .O(b2_m0_axi_stream_tdata[39]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_219
       (.I0(s1_axi_stream_tdata[38]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[38]),
        .O(b2_m0_axi_stream_tdata[38]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_22
       (.I0(s1_axi_stream_tdata[235]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[235]),
        .O(b2_m0_axi_stream_tdata[235]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_220
       (.I0(s1_axi_stream_tdata[37]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[37]),
        .O(b2_m0_axi_stream_tdata[37]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_221
       (.I0(s1_axi_stream_tdata[36]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[36]),
        .O(b2_m0_axi_stream_tdata[36]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_222
       (.I0(s1_axi_stream_tdata[35]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[35]),
        .O(b2_m0_axi_stream_tdata[35]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_223
       (.I0(s1_axi_stream_tdata[34]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[34]),
        .O(b2_m0_axi_stream_tdata[34]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_224
       (.I0(s1_axi_stream_tdata[33]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[33]),
        .O(b2_m0_axi_stream_tdata[33]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_225
       (.I0(s1_axi_stream_tdata[32]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[32]),
        .O(b2_m0_axi_stream_tdata[32]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_226
       (.I0(s1_axi_stream_tdata[31]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[31]),
        .O(b2_m0_axi_stream_tdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_227
       (.I0(s1_axi_stream_tdata[30]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[30]),
        .O(b2_m0_axi_stream_tdata[30]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_228
       (.I0(s1_axi_stream_tdata[29]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[29]),
        .O(b2_m0_axi_stream_tdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_229
       (.I0(s1_axi_stream_tdata[28]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[28]),
        .O(b2_m0_axi_stream_tdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_23
       (.I0(s1_axi_stream_tdata[234]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[234]),
        .O(b2_m0_axi_stream_tdata[234]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_230
       (.I0(s1_axi_stream_tdata[27]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[27]),
        .O(b2_m0_axi_stream_tdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_231
       (.I0(s1_axi_stream_tdata[26]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[26]),
        .O(b2_m0_axi_stream_tdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_232
       (.I0(s1_axi_stream_tdata[25]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[25]),
        .O(b2_m0_axi_stream_tdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_233
       (.I0(s1_axi_stream_tdata[24]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[24]),
        .O(b2_m0_axi_stream_tdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_234
       (.I0(s1_axi_stream_tdata[23]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[23]),
        .O(b2_m0_axi_stream_tdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_235
       (.I0(s1_axi_stream_tdata[22]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[22]),
        .O(b2_m0_axi_stream_tdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_236
       (.I0(s1_axi_stream_tdata[21]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[21]),
        .O(b2_m0_axi_stream_tdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_237
       (.I0(s1_axi_stream_tdata[20]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[20]),
        .O(b2_m0_axi_stream_tdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_238
       (.I0(s1_axi_stream_tdata[19]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[19]),
        .O(b2_m0_axi_stream_tdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_239
       (.I0(s1_axi_stream_tdata[18]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[18]),
        .O(b2_m0_axi_stream_tdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_24
       (.I0(s1_axi_stream_tdata[233]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[233]),
        .O(b2_m0_axi_stream_tdata[233]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_240
       (.I0(s1_axi_stream_tdata[17]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[17]),
        .O(b2_m0_axi_stream_tdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_241
       (.I0(s1_axi_stream_tdata[16]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[16]),
        .O(b2_m0_axi_stream_tdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_242
       (.I0(s1_axi_stream_tdata[15]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[15]),
        .O(b2_m0_axi_stream_tdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_243
       (.I0(s1_axi_stream_tdata[14]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[14]),
        .O(b2_m0_axi_stream_tdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_244
       (.I0(s1_axi_stream_tdata[13]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[13]),
        .O(b2_m0_axi_stream_tdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_245
       (.I0(s1_axi_stream_tdata[12]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[12]),
        .O(b2_m0_axi_stream_tdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_246
       (.I0(s1_axi_stream_tdata[11]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[11]),
        .O(b2_m0_axi_stream_tdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_247
       (.I0(s1_axi_stream_tdata[10]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[10]),
        .O(b2_m0_axi_stream_tdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_248
       (.I0(s1_axi_stream_tdata[9]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[9]),
        .O(b2_m0_axi_stream_tdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_249
       (.I0(s1_axi_stream_tdata[8]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[8]),
        .O(b2_m0_axi_stream_tdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_25
       (.I0(s1_axi_stream_tdata[232]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[232]),
        .O(b2_m0_axi_stream_tdata[232]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_250
       (.I0(s1_axi_stream_tdata[7]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[7]),
        .O(b2_m0_axi_stream_tdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_251
       (.I0(s1_axi_stream_tdata[6]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[6]),
        .O(b2_m0_axi_stream_tdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_252
       (.I0(s1_axi_stream_tdata[5]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[5]),
        .O(b2_m0_axi_stream_tdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_253
       (.I0(s1_axi_stream_tdata[4]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[4]),
        .O(b2_m0_axi_stream_tdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_254
       (.I0(s1_axi_stream_tdata[3]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[3]),
        .O(b2_m0_axi_stream_tdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_255
       (.I0(s1_axi_stream_tdata[2]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[2]),
        .O(b2_m0_axi_stream_tdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_256
       (.I0(s1_axi_stream_tdata[1]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[1]),
        .O(b2_m0_axi_stream_tdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_257
       (.I0(s1_axi_stream_tdata[0]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] ),
        .I2(b1_m_axis_tdata[0]),
        .O(b2_m0_axi_stream_tdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_258
       (.I0(s1_axi_stream_tkeep[31]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[31]),
        .O(b2_m0_axi_stream_tkeep[31]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_259
       (.I0(s1_axi_stream_tkeep[30]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[30]),
        .O(b2_m0_axi_stream_tkeep[30]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_26
       (.I0(s1_axi_stream_tdata[231]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[231]),
        .O(b2_m0_axi_stream_tdata[231]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_260
       (.I0(s1_axi_stream_tkeep[29]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[29]),
        .O(b2_m0_axi_stream_tkeep[29]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_261
       (.I0(s1_axi_stream_tkeep[28]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[28]),
        .O(b2_m0_axi_stream_tkeep[28]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_262
       (.I0(s1_axi_stream_tkeep[27]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[27]),
        .O(b2_m0_axi_stream_tkeep[27]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_263
       (.I0(s1_axi_stream_tkeep[26]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[26]),
        .O(b2_m0_axi_stream_tkeep[26]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_264
       (.I0(s1_axi_stream_tkeep[25]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[25]),
        .O(b2_m0_axi_stream_tkeep[25]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_265
       (.I0(s1_axi_stream_tkeep[24]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[24]),
        .O(b2_m0_axi_stream_tkeep[24]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_266
       (.I0(s1_axi_stream_tkeep[23]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[23]),
        .O(b2_m0_axi_stream_tkeep[23]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_267
       (.I0(s1_axi_stream_tkeep[22]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[22]),
        .O(b2_m0_axi_stream_tkeep[22]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_268
       (.I0(s1_axi_stream_tkeep[21]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[21]),
        .O(b2_m0_axi_stream_tkeep[21]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_269
       (.I0(s1_axi_stream_tkeep[20]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[20]),
        .O(b2_m0_axi_stream_tkeep[20]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_27
       (.I0(s1_axi_stream_tdata[230]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[230]),
        .O(b2_m0_axi_stream_tdata[230]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_270
       (.I0(s1_axi_stream_tkeep[19]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[19]),
        .O(b2_m0_axi_stream_tkeep[19]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_271
       (.I0(s1_axi_stream_tkeep[18]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[18]),
        .O(b2_m0_axi_stream_tkeep[18]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_272
       (.I0(s1_axi_stream_tkeep[17]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[17]),
        .O(b2_m0_axi_stream_tkeep[17]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_273
       (.I0(s1_axi_stream_tkeep[16]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[16]),
        .O(b2_m0_axi_stream_tkeep[16]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_274
       (.I0(s1_axi_stream_tkeep[15]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[15]),
        .O(b2_m0_axi_stream_tkeep[15]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_275
       (.I0(s1_axi_stream_tkeep[14]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[14]),
        .O(b2_m0_axi_stream_tkeep[14]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_276
       (.I0(s1_axi_stream_tkeep[13]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[13]),
        .O(b2_m0_axi_stream_tkeep[13]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_277
       (.I0(s1_axi_stream_tkeep[12]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[12]),
        .O(b2_m0_axi_stream_tkeep[12]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_278
       (.I0(s1_axi_stream_tkeep[11]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[11]),
        .O(b2_m0_axi_stream_tkeep[11]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_279
       (.I0(s1_axi_stream_tkeep[10]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[10]),
        .O(b2_m0_axi_stream_tkeep[10]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_28
       (.I0(s1_axi_stream_tdata[229]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[229]),
        .O(b2_m0_axi_stream_tdata[229]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_280
       (.I0(s1_axi_stream_tkeep[9]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[9]),
        .O(b2_m0_axi_stream_tkeep[9]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_281
       (.I0(s1_axi_stream_tkeep[8]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[8]),
        .O(b2_m0_axi_stream_tkeep[8]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_282
       (.I0(s1_axi_stream_tkeep[7]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[7]),
        .O(b2_m0_axi_stream_tkeep[7]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_283
       (.I0(s1_axi_stream_tkeep[6]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[6]),
        .O(b2_m0_axi_stream_tkeep[6]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_284
       (.I0(s1_axi_stream_tkeep[5]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[5]),
        .O(b2_m0_axi_stream_tkeep[5]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_285
       (.I0(s1_axi_stream_tkeep[4]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[4]),
        .O(b2_m0_axi_stream_tkeep[4]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_286
       (.I0(s1_axi_stream_tkeep[3]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[3]),
        .O(b2_m0_axi_stream_tkeep[3]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_287
       (.I0(s1_axi_stream_tkeep[2]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[2]),
        .O(b2_m0_axi_stream_tkeep[2]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_288
       (.I0(s1_axi_stream_tkeep[1]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[1]),
        .O(b2_m0_axi_stream_tkeep[1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_289
       (.I0(s1_axi_stream_tkeep[0]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tkeep[0]),
        .O(b2_m0_axi_stream_tkeep[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_29
       (.I0(s1_axi_stream_tdata[228]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[228]),
        .O(b2_m0_axi_stream_tdata[228]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_290
       (.I0(s1_axi_stream_tlast),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tlast),
        .O(b2_m0_axi_stream_tlast));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    b3_DATA_FIFO_i_291
       (.I0(b3_m0_axi_stream_tready),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .O(m_axis_tready_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_3
       (.I0(s1_axi_stream_tdata[254]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[254]),
        .O(b2_m0_axi_stream_tdata[254]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_30
       (.I0(s1_axi_stream_tdata[227]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[227]),
        .O(b2_m0_axi_stream_tdata[227]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_31
       (.I0(s1_axi_stream_tdata[226]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[226]),
        .O(b2_m0_axi_stream_tdata[226]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_32
       (.I0(s1_axi_stream_tdata[225]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[225]),
        .O(b2_m0_axi_stream_tdata[225]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_33
       (.I0(s1_axi_stream_tdata[224]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[224]),
        .O(b2_m0_axi_stream_tdata[224]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_34
       (.I0(s1_axi_stream_tdata[223]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[223]),
        .O(b2_m0_axi_stream_tdata[223]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_35
       (.I0(s1_axi_stream_tdata[222]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[222]),
        .O(b2_m0_axi_stream_tdata[222]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_36
       (.I0(s1_axi_stream_tdata[221]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[221]),
        .O(b2_m0_axi_stream_tdata[221]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_37
       (.I0(s1_axi_stream_tdata[220]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[220]),
        .O(b2_m0_axi_stream_tdata[220]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_38
       (.I0(s1_axi_stream_tdata[219]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[219]),
        .O(b2_m0_axi_stream_tdata[219]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_39
       (.I0(s1_axi_stream_tdata[218]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[218]),
        .O(b2_m0_axi_stream_tdata[218]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_4
       (.I0(s1_axi_stream_tdata[253]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[253]),
        .O(b2_m0_axi_stream_tdata[253]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_40
       (.I0(s1_axi_stream_tdata[217]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[217]),
        .O(b2_m0_axi_stream_tdata[217]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_41
       (.I0(s1_axi_stream_tdata[216]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[216]),
        .O(b2_m0_axi_stream_tdata[216]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_42
       (.I0(s1_axi_stream_tdata[215]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[215]),
        .O(b2_m0_axi_stream_tdata[215]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_43
       (.I0(s1_axi_stream_tdata[214]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[214]),
        .O(b2_m0_axi_stream_tdata[214]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_44
       (.I0(s1_axi_stream_tdata[213]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[213]),
        .O(b2_m0_axi_stream_tdata[213]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_45
       (.I0(s1_axi_stream_tdata[212]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[212]),
        .O(b2_m0_axi_stream_tdata[212]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_46
       (.I0(s1_axi_stream_tdata[211]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[211]),
        .O(b2_m0_axi_stream_tdata[211]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_47
       (.I0(s1_axi_stream_tdata[210]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[210]),
        .O(b2_m0_axi_stream_tdata[210]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_48
       (.I0(s1_axi_stream_tdata[209]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[209]),
        .O(b2_m0_axi_stream_tdata[209]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_49
       (.I0(s1_axi_stream_tdata[208]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[208]),
        .O(b2_m0_axi_stream_tdata[208]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_5
       (.I0(s1_axi_stream_tdata[252]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[252]),
        .O(b2_m0_axi_stream_tdata[252]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_50
       (.I0(s1_axi_stream_tdata[207]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[207]),
        .O(b2_m0_axi_stream_tdata[207]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_51
       (.I0(s1_axi_stream_tdata[206]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[206]),
        .O(b2_m0_axi_stream_tdata[206]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_52
       (.I0(s1_axi_stream_tdata[205]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[205]),
        .O(b2_m0_axi_stream_tdata[205]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_53
       (.I0(s1_axi_stream_tdata[204]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[204]),
        .O(b2_m0_axi_stream_tdata[204]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_54
       (.I0(s1_axi_stream_tdata[203]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[203]),
        .O(b2_m0_axi_stream_tdata[203]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_55
       (.I0(s1_axi_stream_tdata[202]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[202]),
        .O(b2_m0_axi_stream_tdata[202]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_56
       (.I0(s1_axi_stream_tdata[201]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[201]),
        .O(b2_m0_axi_stream_tdata[201]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_57
       (.I0(s1_axi_stream_tdata[200]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[200]),
        .O(b2_m0_axi_stream_tdata[200]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_58
       (.I0(s1_axi_stream_tdata[199]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[199]),
        .O(b2_m0_axi_stream_tdata[199]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_59
       (.I0(s1_axi_stream_tdata[198]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[198]),
        .O(b2_m0_axi_stream_tdata[198]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_6
       (.I0(s1_axi_stream_tdata[251]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[251]),
        .O(b2_m0_axi_stream_tdata[251]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_60
       (.I0(s1_axi_stream_tdata[197]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[197]),
        .O(b2_m0_axi_stream_tdata[197]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_61
       (.I0(s1_axi_stream_tdata[196]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[196]),
        .O(b2_m0_axi_stream_tdata[196]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_62
       (.I0(s1_axi_stream_tdata[195]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[195]),
        .O(b2_m0_axi_stream_tdata[195]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_63
       (.I0(s1_axi_stream_tdata[194]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[194]),
        .O(b2_m0_axi_stream_tdata[194]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_64
       (.I0(s1_axi_stream_tdata[193]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[193]),
        .O(b2_m0_axi_stream_tdata[193]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_65
       (.I0(s1_axi_stream_tdata[192]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[192]),
        .O(b2_m0_axi_stream_tdata[192]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_66
       (.I0(s1_axi_stream_tdata[191]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[191]),
        .O(b2_m0_axi_stream_tdata[191]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_67
       (.I0(s1_axi_stream_tdata[190]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[190]),
        .O(b2_m0_axi_stream_tdata[190]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_68
       (.I0(s1_axi_stream_tdata[189]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[189]),
        .O(b2_m0_axi_stream_tdata[189]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_69
       (.I0(s1_axi_stream_tdata[188]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[188]),
        .O(b2_m0_axi_stream_tdata[188]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_7
       (.I0(s1_axi_stream_tdata[250]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[250]),
        .O(b2_m0_axi_stream_tdata[250]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_70
       (.I0(s1_axi_stream_tdata[187]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[187]),
        .O(b2_m0_axi_stream_tdata[187]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_71
       (.I0(s1_axi_stream_tdata[186]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[186]),
        .O(b2_m0_axi_stream_tdata[186]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_72
       (.I0(s1_axi_stream_tdata[185]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[185]),
        .O(b2_m0_axi_stream_tdata[185]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_73
       (.I0(s1_axi_stream_tdata[184]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[184]),
        .O(b2_m0_axi_stream_tdata[184]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_74
       (.I0(s1_axi_stream_tdata[183]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[183]),
        .O(b2_m0_axi_stream_tdata[183]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_75
       (.I0(s1_axi_stream_tdata[182]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[182]),
        .O(b2_m0_axi_stream_tdata[182]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_76
       (.I0(s1_axi_stream_tdata[181]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[181]),
        .O(b2_m0_axi_stream_tdata[181]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_77
       (.I0(s1_axi_stream_tdata[180]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[180]),
        .O(b2_m0_axi_stream_tdata[180]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_78
       (.I0(s1_axi_stream_tdata[179]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[179]),
        .O(b2_m0_axi_stream_tdata[179]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_79
       (.I0(s1_axi_stream_tdata[178]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[178]),
        .O(b2_m0_axi_stream_tdata[178]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_8
       (.I0(s1_axi_stream_tdata[249]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[249]),
        .O(b2_m0_axi_stream_tdata[249]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_80
       (.I0(s1_axi_stream_tdata[177]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[177]),
        .O(b2_m0_axi_stream_tdata[177]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_81
       (.I0(s1_axi_stream_tdata[176]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[176]),
        .O(b2_m0_axi_stream_tdata[176]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_82
       (.I0(s1_axi_stream_tdata[175]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[175]),
        .O(b2_m0_axi_stream_tdata[175]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_83
       (.I0(s1_axi_stream_tdata[174]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[174]),
        .O(b2_m0_axi_stream_tdata[174]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_84
       (.I0(s1_axi_stream_tdata[173]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[173]),
        .O(b2_m0_axi_stream_tdata[173]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_85
       (.I0(s1_axi_stream_tdata[172]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[172]),
        .O(b2_m0_axi_stream_tdata[172]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_86
       (.I0(s1_axi_stream_tdata[171]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[171]),
        .O(b2_m0_axi_stream_tdata[171]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_87
       (.I0(s1_axi_stream_tdata[170]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[170]),
        .O(b2_m0_axi_stream_tdata[170]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_88
       (.I0(s1_axi_stream_tdata[169]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[169]),
        .O(b2_m0_axi_stream_tdata[169]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_89
       (.I0(s1_axi_stream_tdata[168]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[168]),
        .O(b2_m0_axi_stream_tdata[168]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_9
       (.I0(s1_axi_stream_tdata[248]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .I2(b1_m_axis_tdata[248]),
        .O(b2_m0_axi_stream_tdata[248]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_90
       (.I0(s1_axi_stream_tdata[167]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[167]),
        .O(b2_m0_axi_stream_tdata[167]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_91
       (.I0(s1_axi_stream_tdata[166]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[166]),
        .O(b2_m0_axi_stream_tdata[166]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_92
       (.I0(s1_axi_stream_tdata[165]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[165]),
        .O(b2_m0_axi_stream_tdata[165]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_93
       (.I0(s1_axi_stream_tdata[164]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[164]),
        .O(b2_m0_axi_stream_tdata[164]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_94
       (.I0(s1_axi_stream_tdata[163]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[163]),
        .O(b2_m0_axi_stream_tdata[163]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_95
       (.I0(s1_axi_stream_tdata[162]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[162]),
        .O(b2_m0_axi_stream_tdata[162]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_96
       (.I0(s1_axi_stream_tdata[161]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[161]),
        .O(b2_m0_axi_stream_tdata[161]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_97
       (.I0(s1_axi_stream_tdata[160]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[160]),
        .O(b2_m0_axi_stream_tdata[160]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_98
       (.I0(s1_axi_stream_tdata[159]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[159]),
        .O(b2_m0_axi_stream_tdata[159]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    b3_DATA_FIFO_i_99
       (.I0(s1_axi_stream_tdata[158]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .I2(b1_m_axis_tdata[158]),
        .O(b2_m0_axi_stream_tdata[158]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__0_i_1 
       (.I0(Q[2]),
        .I1(b0_data[174]),
        .I2(Q[3]),
        .I3(\b1_data_reg[28] ),
        .O(\FSM_onehot_state_reg[3]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__0_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[46]),
        .O(\FSM_onehot_state_reg[3]_182 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__10_i_1 
       (.I0(Q[2]),
        .I1(b0_data[164]),
        .O(\FSM_onehot_state_reg[3]_95 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__10_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[36]),
        .O(\FSM_onehot_state_reg[3]_192 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__11_i_1 
       (.I0(Q[2]),
        .I1(b0_data[163]),
        .O(\FSM_onehot_state_reg[3]_96 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__11_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[35]),
        .O(\FSM_onehot_state_reg[3]_193 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__12_i_1 
       (.I0(Q[2]),
        .I1(b0_data[162]),
        .O(\FSM_onehot_state_reg[3]_97 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__12_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[34]),
        .O(\FSM_onehot_state_reg[3]_194 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__13_i_1 
       (.I0(Q[2]),
        .I1(b0_data[161]),
        .O(\FSM_onehot_state_reg[3]_98 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__13_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[33]),
        .O(\FSM_onehot_state_reg[3]_195 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__14_i_1 
       (.I0(Q[2]),
        .I1(b0_data[160]),
        .O(\FSM_onehot_state_reg[3]_99 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__14_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[32]),
        .O(\FSM_onehot_state_reg[3]_196 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__15_i_1 
       (.I0(b0_data[175]),
        .I1(Q[2]),
        .I2(\b1_data_reg[30] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][175] ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__15_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[47]),
        .O(\FSM_onehot_state_reg[3]_181 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__1_i_1 
       (.I0(b0_data[173]),
        .I1(Q[2]),
        .I2(\b1_data_reg[30] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][173] ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__1_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[45]),
        .O(\FSM_onehot_state_reg[3]_183 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__2_i_1 
       (.I0(b0_data[172]),
        .I1(Q[2]),
        .I2(\b1_data_reg[30] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][172] ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__2_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[44]),
        .O(\FSM_onehot_state_reg[3]_184 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__3_i_1 
       (.I0(Q[2]),
        .I1(b0_data[171]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\FSM_onehot_state_reg[3]_32 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__3_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[43]),
        .O(\FSM_onehot_state_reg[3]_185 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__4_i_1 
       (.I0(Q[2]),
        .I1(b0_data[170]),
        .O(\FSM_onehot_state_reg[3]_89 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__4_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[42]),
        .O(\FSM_onehot_state_reg[3]_186 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__5_i_1 
       (.I0(Q[2]),
        .I1(b0_data[169]),
        .O(\FSM_onehot_state_reg[3]_90 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__5_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[41]),
        .O(\FSM_onehot_state_reg[3]_187 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__6_i_1 
       (.I0(Q[2]),
        .I1(b0_data[168]),
        .O(\FSM_onehot_state_reg[3]_91 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__6_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[40]),
        .O(\FSM_onehot_state_reg[3]_188 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__7_i_1 
       (.I0(Q[2]),
        .I1(b0_data[167]),
        .O(\FSM_onehot_state_reg[3]_92 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__7_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[39]),
        .O(\FSM_onehot_state_reg[3]_189 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__8_i_1 
       (.I0(Q[2]),
        .I1(b0_data[166]),
        .O(\FSM_onehot_state_reg[3]_93 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__8_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[38]),
        .O(\FSM_onehot_state_reg[3]_190 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__9_i_1 
       (.I0(Q[2]),
        .I1(b0_data[165]),
        .O(\FSM_onehot_state_reg[3]_94 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1[0]__9_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[37]),
        .O(\FSM_onehot_state_reg[3]_191 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__0_i_1 
       (.I0(Q[2]),
        .I1(b0_data[62]),
        .I2(Q[3]),
        .I3(\b1_data_reg[28] ),
        .O(\FSM_onehot_state_reg[3]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__0_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[190]),
        .O(\FSM_onehot_state_reg[3]_74 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__10_i_1 
       (.I0(Q[2]),
        .I1(b0_data[180]),
        .O(\FSM_onehot_state_reg[3]_84 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__10_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[52]),
        .O(\FSM_onehot_state_reg[3]_176 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__11_i_1 
       (.I0(Q[2]),
        .I1(b0_data[179]),
        .O(\FSM_onehot_state_reg[3]_85 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__11_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[51]),
        .O(\FSM_onehot_state_reg[3]_177 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__12_i_1 
       (.I0(Q[2]),
        .I1(b0_data[178]),
        .O(\FSM_onehot_state_reg[3]_86 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__12_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[50]),
        .O(\FSM_onehot_state_reg[3]_178 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__13_i_1 
       (.I0(Q[2]),
        .I1(b0_data[177]),
        .O(\FSM_onehot_state_reg[3]_87 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__13_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[49]),
        .O(\FSM_onehot_state_reg[3]_179 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__14_i_1 
       (.I0(Q[2]),
        .I1(b0_data[176]),
        .O(\FSM_onehot_state_reg[3]_88 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__14_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[48]),
        .O(\FSM_onehot_state_reg[3]_180 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__15_i_1 
       (.I0(b0_data[63]),
        .I1(Q[2]),
        .I2(\b1_data_reg[30] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63] ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__15_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[191]),
        .O(\FSM_onehot_state_reg[3]_73 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__1_i_1 
       (.I0(b0_data[61]),
        .I1(Q[2]),
        .I2(\b1_data_reg[30] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61] ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__1_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[189]),
        .O(\FSM_onehot_state_reg[3]_75 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__2_i_1 
       (.I0(b0_data[60]),
        .I1(Q[2]),
        .I2(\b1_data_reg[30] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60] ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__2_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[188]),
        .O(\FSM_onehot_state_reg[3]_76 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__3_i_1 
       (.I0(Q[2]),
        .I1(b0_data[59]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\FSM_onehot_state_reg[3]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__3_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[187]),
        .O(\FSM_onehot_state_reg[3]_77 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__4_i_1 
       (.I0(Q[2]),
        .I1(b0_data[186]),
        .O(\FSM_onehot_state_reg[3]_78 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__4_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[58]),
        .O(\FSM_onehot_state_reg[3]_170 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__5_i_1 
       (.I0(Q[2]),
        .I1(b0_data[185]),
        .O(\FSM_onehot_state_reg[3]_79 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__5_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[57]),
        .O(\FSM_onehot_state_reg[3]_171 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__6_i_1 
       (.I0(Q[2]),
        .I1(b0_data[184]),
        .O(\FSM_onehot_state_reg[3]_80 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__6_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[56]),
        .O(\FSM_onehot_state_reg[3]_172 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__7_i_1 
       (.I0(Q[2]),
        .I1(b0_data[183]),
        .O(\FSM_onehot_state_reg[3]_81 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__7_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[55]),
        .O(\FSM_onehot_state_reg[3]_173 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__8_i_1 
       (.I0(Q[2]),
        .I1(b0_data[182]),
        .O(\FSM_onehot_state_reg[3]_82 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__8_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[54]),
        .O(\FSM_onehot_state_reg[3]_174 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__9_i_1 
       (.I0(Q[2]),
        .I1(b0_data[181]),
        .O(\FSM_onehot_state_reg[3]_83 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1[1]__9_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[53]),
        .O(\FSM_onehot_state_reg[3]_175 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__0_i_1 
       (.I0(b0_data[94]),
        .I1(Q[2]),
        .I2(\b1_data_reg[30] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94] ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__0_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[222]),
        .O(\FSM_onehot_state_reg[3]_47 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__10_i_1 
       (.I0(Q[2]),
        .I1(b0_data[212]),
        .O(\FSM_onehot_state_reg[3]_57 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__10_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[84]),
        .O(\FSM_onehot_state_reg[3]_149 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__11_i_1 
       (.I0(Q[2]),
        .I1(b0_data[211]),
        .O(\FSM_onehot_state_reg[3]_58 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__11_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[83]),
        .O(\FSM_onehot_state_reg[3]_150 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__12_i_1 
       (.I0(Q[2]),
        .I1(b0_data[210]),
        .O(\FSM_onehot_state_reg[3]_59 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__12_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[82]),
        .O(\FSM_onehot_state_reg[3]_151 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__13_i_1 
       (.I0(Q[2]),
        .I1(b0_data[209]),
        .O(\FSM_onehot_state_reg[3]_60 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__13_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[81]),
        .O(\FSM_onehot_state_reg[3]_152 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__14_i_1 
       (.I0(Q[2]),
        .I1(b0_data[208]),
        .O(\FSM_onehot_state_reg[3]_61 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__14_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[80]),
        .O(\FSM_onehot_state_reg[3]_153 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__15_i_1 
       (.I0(Q[2]),
        .I1(b0_data[95]),
        .I2(Q[3]),
        .I3(\b1_data_reg[28] ),
        .O(\FSM_onehot_state_reg[3]_21 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__15_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[223]),
        .O(\FSM_onehot_state_reg[3]_46 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__1_i_1 
       (.I0(Q[2]),
        .I1(b0_data[93]),
        .I2(Q[3]),
        .I3(\b1_data_reg[28] ),
        .O(\FSM_onehot_state_reg[3]_20 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__1_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[221]),
        .O(\FSM_onehot_state_reg[3]_48 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__2_i_1 
       (.I0(Q[2]),
        .I1(b0_data[92]),
        .I2(Q[3]),
        .I3(\b1_data_reg[28] ),
        .O(\FSM_onehot_state_reg[3]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__2_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[220]),
        .O(\FSM_onehot_state_reg[3]_49 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__3_i_1 
       (.I0(Q[2]),
        .I1(b0_data[91]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\FSM_onehot_state_reg[3]_30 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__3_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[219]),
        .O(\FSM_onehot_state_reg[3]_50 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__4_i_1 
       (.I0(Q[2]),
        .I1(b0_data[218]),
        .O(\FSM_onehot_state_reg[3]_51 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__4_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[90]),
        .O(\FSM_onehot_state_reg[3]_143 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__5_i_1 
       (.I0(Q[2]),
        .I1(b0_data[217]),
        .O(\FSM_onehot_state_reg[3]_52 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__5_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[89]),
        .O(\FSM_onehot_state_reg[3]_144 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__6_i_1 
       (.I0(Q[2]),
        .I1(b0_data[216]),
        .O(\FSM_onehot_state_reg[3]_53 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__6_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[88]),
        .O(\FSM_onehot_state_reg[3]_145 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__7_i_1 
       (.I0(Q[2]),
        .I1(b0_data[215]),
        .O(\FSM_onehot_state_reg[3]_54 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__7_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[87]),
        .O(\FSM_onehot_state_reg[3]_146 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__8_i_1 
       (.I0(Q[2]),
        .I1(b0_data[214]),
        .O(\FSM_onehot_state_reg[3]_55 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__8_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[86]),
        .O(\FSM_onehot_state_reg[3]_147 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__9_i_1 
       (.I0(Q[2]),
        .I1(b0_data[213]),
        .O(\FSM_onehot_state_reg[3]_56 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1[3]__9_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[85]),
        .O(\FSM_onehot_state_reg[3]_148 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__0_i_1 
       (.I0(Q[2]),
        .I1(b0_data[238]),
        .I2(Q[3]),
        .I3(\b1_data_reg[28] ),
        .O(\FSM_onehot_state_reg[3]_27 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__0_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[110]),
        .O(\FSM_onehot_state_reg[3]_128 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__10_i_1 
       (.I0(Q[2]),
        .I1(b0_data[228]),
        .O(\FSM_onehot_state_reg[3]_41 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__10_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[100]),
        .O(\FSM_onehot_state_reg[3]_138 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__11_i_1 
       (.I0(Q[2]),
        .I1(b0_data[227]),
        .O(\FSM_onehot_state_reg[3]_42 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__11_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[99]),
        .O(\FSM_onehot_state_reg[3]_139 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__12_i_1 
       (.I0(Q[2]),
        .I1(b0_data[226]),
        .O(\FSM_onehot_state_reg[3]_43 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__12_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[98]),
        .O(\FSM_onehot_state_reg[3]_140 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__13_i_1 
       (.I0(Q[2]),
        .I1(b0_data[225]),
        .O(\FSM_onehot_state_reg[3]_44 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__13_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[97]),
        .O(\FSM_onehot_state_reg[3]_141 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__14_i_1 
       (.I0(Q[2]),
        .I1(b0_data[224]),
        .O(\FSM_onehot_state_reg[3]_45 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__14_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[96]),
        .O(\FSM_onehot_state_reg[3]_142 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__15_i_1 
       (.I0(b0_data[239]),
        .I1(Q[2]),
        .I2(\b1_data_reg[30] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][239] ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__15_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[111]),
        .O(\FSM_onehot_state_reg[3]_127 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__1_i_1 
       (.I0(b0_data[237]),
        .I1(Q[2]),
        .I2(\b1_data_reg[30] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][237] ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__1_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[109]),
        .O(\FSM_onehot_state_reg[3]_129 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__2_i_1 
       (.I0(b0_data[236]),
        .I1(Q[2]),
        .I2(\b1_data_reg[30] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][236] ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__2_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[108]),
        .O(\FSM_onehot_state_reg[3]_130 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__3_i_1 
       (.I0(Q[2]),
        .I1(b0_data[235]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\FSM_onehot_state_reg[3]_34 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__3_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[107]),
        .O(\FSM_onehot_state_reg[3]_131 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__4_i_1 
       (.I0(Q[2]),
        .I1(b0_data[234]),
        .O(\FSM_onehot_state_reg[3]_35 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__4_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[106]),
        .O(\FSM_onehot_state_reg[3]_132 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__5_i_1 
       (.I0(Q[2]),
        .I1(b0_data[233]),
        .O(\FSM_onehot_state_reg[3]_36 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__5_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[105]),
        .O(\FSM_onehot_state_reg[3]_133 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__6_i_1 
       (.I0(Q[2]),
        .I1(b0_data[232]),
        .O(\FSM_onehot_state_reg[3]_37 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__6_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[104]),
        .O(\FSM_onehot_state_reg[3]_134 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__7_i_1 
       (.I0(Q[2]),
        .I1(b0_data[231]),
        .O(\FSM_onehot_state_reg[3]_38 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__7_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[103]),
        .O(\FSM_onehot_state_reg[3]_135 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__8_i_1 
       (.I0(Q[2]),
        .I1(b0_data[230]),
        .O(\FSM_onehot_state_reg[3]_39 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__8_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[102]),
        .O(\FSM_onehot_state_reg[3]_136 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__9_i_1 
       (.I0(Q[2]),
        .I1(b0_data[229]),
        .O(\FSM_onehot_state_reg[3]_40 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1[4]__9_i_1__0 
       (.I0(Q[2]),
        .I1(b0_data[101]),
        .O(\FSM_onehot_state_reg[3]_137 ));
  (* CHECK_LICENSE_TYPE = "axis_broadcaster_0,top_axis_broadcaster_0,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "top_axis_broadcaster_0,Vivado 2019.1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_broadcaster_0 b4_BROADCASTER
       (.aclk(dac_aclk),
        .aresetn(dac_aresetn),
        .m_axis_tdata({s1_axi_stream_tdata,b0_data}),
        .m_axis_tkeep({s1_axi_stream_tkeep,b4_BROADCASTER_n_547,b4_BROADCASTER_n_548,b4_BROADCASTER_n_549,b4_BROADCASTER_n_550,b4_BROADCASTER_n_551,b4_BROADCASTER_n_552,b4_BROADCASTER_n_553,b4_BROADCASTER_n_554,b4_BROADCASTER_n_555,b4_BROADCASTER_n_556,b4_BROADCASTER_n_557,b4_BROADCASTER_n_558,b4_BROADCASTER_n_559,b4_BROADCASTER_n_560,b4_BROADCASTER_n_561,b4_BROADCASTER_n_562,b4_BROADCASTER_n_563,b4_BROADCASTER_n_564,b4_BROADCASTER_n_565,b4_BROADCASTER_n_566,b4_BROADCASTER_n_567,b4_BROADCASTER_n_568,b4_BROADCASTER_n_569,b4_BROADCASTER_n_570,b4_BROADCASTER_n_571,b4_BROADCASTER_n_572,b4_BROADCASTER_n_573,b4_BROADCASTER_n_574,b4_BROADCASTER_n_575,b4_BROADCASTER_n_576,b4_BROADCASTER_n_577,b4_BROADCASTER_n_578}),
        .m_axis_tlast({s1_axi_stream_tlast,b4_BROADCASTER_n_580}),
        .m_axis_tready({b2_m0_axi_stream_tready,m_axis_tready}),
        .m_axis_tvalid({s1_axi_stream_tvalid,b0_valid}),
        .s_axis_tdata(b3_m0_axi_stream_tdata),
        .s_axis_tkeep(b3_m0_axi_stream_tkeep),
        .s_axis_tlast(b3_m0_axi_stream_tlast),
        .s_axis_tready(b3_m0_axi_stream_tready),
        .s_axis_tvalid(s_axis_tvalid));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    b4_BROADCASTER_i_1
       (.I0(b3_m0_axi_stream_tvalid),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .O(s_axis_tvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SHAPING_FILTER
   (Q,
    m00_axis_tdata,
    \b0_PRE_FILT_SHAPE_r_reg[5][15]_0 ,
    \b0_PRE_FILT_SHAPE_r_reg[7][15]_0 ,
    \b0_PRE_FILT_SHAPE_r_reg[0][15]_0 ,
    \b0_PRE_FILT_SHAPE_r_reg[1][15]_0 ,
    \b0_PRE_FILT_SHAPE_r_reg[2][15]_0 ,
    \b0_PRE_FILT_SHAPE_r_reg[3][15]_0 ,
    PCOUT,
    A,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 ,
    dac_aclk_0,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 ,
    dac_aclk_1,
    dac_aclk_2,
    dac_aclk_3,
    dac_aclk_4,
    dac_aclk_5,
    dac_aclk_6,
    \FSM_onehot_state_reg[1] ,
    dac_aclk,
    \b0_PRE_FILT_SHAPE_r_reg[4][15]_0 ,
    D,
    \m00_axis_tdata[31] ,
    \m00_axis_tdata[63] ,
    \m00_axis_tdata[95] ,
    \m00_axis_tdata[127] ,
    \b0_PRE_FILT_SHAPE_r_reg[0][15]_1 ,
    \m00_axis_tdata[159] ,
    \b0_PRE_FILT_SHAPE_r_reg[1][15]_1 ,
    \m00_axis_tdata[191] ,
    \m00_axis_tdata[223] ,
    \m00_axis_tdata[255] ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ,
    b1_data,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_1 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__13_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__12_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__11_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__10_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__9_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__8_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__7_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__6_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__5_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__4_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__3_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__2_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__1_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__0_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_1 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__14_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__13_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__12_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__11_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__10_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__9_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__8_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__7_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__6_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__5_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__4_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__3_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__2_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__1_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__0_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_1 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__14_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__13_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__12_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__11_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__10_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__9_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__8_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__7_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__6_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__5_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__4_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__3_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__2_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__1_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__0_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__14_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__13_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__12_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__11_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__10_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__9_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__8_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__7_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__6_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__5_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__4_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__3_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__2_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__1_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__0_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_1 ,
    \b1_data_reg[28] ,
    \b1_data_reg[28]_0 ,
    \b1_data_reg[28]_1 ,
    \b1_data_reg[28]_2 ,
    \b1_data_reg[28]_3 );
  output [15:0]Q;
  output [255:0]m00_axis_tdata;
  output [15:0]\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 ;
  output [15:0]\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 ;
  output [15:0]\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 ;
  output [15:0]\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 ;
  output [15:0]\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 ;
  output [15:0]\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 ;
  output [47:0]PCOUT;
  output [15:0]A;
  output [15:0]\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 ;
  output [47:0]dac_aclk_0;
  output [15:0]\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 ;
  output [15:0]\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 ;
  output [47:0]dac_aclk_1;
  output [47:0]dac_aclk_2;
  output [47:0]dac_aclk_3;
  output [47:0]dac_aclk_4;
  output [47:0]dac_aclk_5;
  output [47:0]dac_aclk_6;
  output \FSM_onehot_state_reg[1] ;
  input dac_aclk;
  input [15:0]\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 ;
  input [15:0]D;
  input [47:0]\m00_axis_tdata[31] ;
  input [47:0]\m00_axis_tdata[63] ;
  input [47:0]\m00_axis_tdata[95] ;
  input [47:0]\m00_axis_tdata[127] ;
  input [15:0]\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 ;
  input [47:0]\m00_axis_tdata[159] ;
  input [15:0]\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 ;
  input [47:0]\m00_axis_tdata[191] ;
  input [47:0]\m00_axis_tdata[223] ;
  input [47:0]\m00_axis_tdata[255] ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ;
  input b1_data;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_1 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__13_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__12_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__11_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__10_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__9_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__8_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__7_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__6_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__5_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__4_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__3_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__2_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__1_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__0_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_1 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__14_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__13_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__12_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__11_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__10_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__9_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__8_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__7_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__6_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__5_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__4_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__3_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__2_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__1_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__0_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_1 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__14_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__13_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__12_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__11_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__10_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__9_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__8_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__7_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__6_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__5_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__4_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__3_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__2_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__1_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__0_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__14_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__13_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__12_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__11_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__10_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__9_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__8_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__7_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__6_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__5_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__4_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__3_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__2_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__1_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__0_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_1 ;
  input \b1_data_reg[28] ;
  input \b1_data_reg[28]_0 ;
  input \b1_data_reg[28]_1 ;
  input \b1_data_reg[28]_2 ;
  input [1:0]\b1_data_reg[28]_3 ;

  wire [15:0]A;
  wire [15:0]D;
  wire \FSM_onehot_state_reg[1] ;
  wire [47:0]PCOUT;
  wire [15:0]Q;
  wire [15:0]\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 ;
  wire [15:0]\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 ;
  wire [15:0]\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 ;
  wire [15:0]\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 ;
  wire [15:0]\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 ;
  wire [15:0]\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 ;
  wire [15:0]\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 ;
  wire [15:0]\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 ;
  wire [15:0]\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][0] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][10] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][11] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][12] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][13] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][14] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][1] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][2] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][3] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][4] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][5] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][6] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][7] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][8] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][9] ;
  wire b1_data;
  wire \b1_data_reg[28] ;
  wire \b1_data_reg[28]_0 ;
  wire \b1_data_reg[28]_1 ;
  wire \b1_data_reg[28]_2 ;
  wire [1:0]\b1_data_reg[28]_3 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][10]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][11]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][12]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][13]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][14]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][15]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][16]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][17]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][18]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][19]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][20]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][21]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][6]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][7]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][8]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][9]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][10]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][11]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][12]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][13]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][14]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][15]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][16]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][17]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][18]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][19]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][20]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][21]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][6]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][7]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][8]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][9]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][10]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][11]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][12]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][13]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][14]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][15]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][16]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][17]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][18]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][19]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][20]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][21]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][6]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][7]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][8]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][9]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][10]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][11]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][12]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][13]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][14]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][15]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][16]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][17]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][18]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][19]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][20]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][21]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][6]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][7]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][8]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][9]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][10]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][11]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][12]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][13]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][14]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][15]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][16]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][17]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][18]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][19]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][20]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][21]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][6]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][7]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][8]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][9]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][10]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][11]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][12]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][13]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][14]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][15]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][16]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][17]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][18]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][19]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][20]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][21]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][6]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][7]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][8]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][9]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][10]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][11]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][12]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][13]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][14]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][15]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][16]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][17]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][18]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][19]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][20]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][21]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][6]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][7]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][8]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][9]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][10]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][11]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][12]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][13]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][14]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][15]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][16]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][17]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][18]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][19]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][20]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][21]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][6]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][7]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][8]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][9]_srl3_n_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__0_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__10_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__11_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__12_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__13_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_1 ;
  wire [15:0]\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_1 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__1_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__2_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__3_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__4_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__5_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__6_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__7_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__8_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__9_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_100_[0] ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_101_[0] ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_102_[0] ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_103_[0] ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_104_[0] ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_105_[0] ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__0_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__10_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__11_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__12_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__13_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__14_0 ;
  wire [15:0]\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_1 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__1_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__2_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__3_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__4_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__5_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__6_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__7_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__8_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__9_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_100_[1] ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_101_[1] ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_102_[1] ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_103_[1] ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_104_[1] ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_105_[1] ;
  wire \b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_100_[2] ;
  wire \b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_101_[2] ;
  wire \b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_102_[2] ;
  wire \b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_103_[2] ;
  wire \b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_104_[2] ;
  wire \b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_105_[2] ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__0_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__10_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__11_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__12_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__13_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__14_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__1_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__2_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__3_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__4_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__5_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__6_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__7_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__8_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__9_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_100_[3] ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_101_[3] ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_102_[3] ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_103_[3] ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_104_[3] ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_105_[3] ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__0_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__10_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__11_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__12_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__13_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__14_0 ;
  wire [15:0]\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_1 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__1_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__2_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__3_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__4_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__5_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__6_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__7_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__8_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__9_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_100_[4] ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_101_[4] ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_102_[4] ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_103_[4] ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_104_[4] ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_105_[4] ;
  wire \b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_100_[5] ;
  wire \b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_101_[5] ;
  wire \b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_102_[5] ;
  wire \b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_103_[5] ;
  wire \b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_104_[5] ;
  wire \b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_105_[5] ;
  wire \b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_100_[6] ;
  wire \b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_101_[6] ;
  wire \b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_102_[6] ;
  wire \b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_103_[6] ;
  wire \b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_104_[6] ;
  wire \b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_105_[6] ;
  wire \b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_100_[7] ;
  wire \b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_101_[7] ;
  wire \b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_102_[7] ;
  wire \b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_103_[7] ;
  wire \b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_104_[7] ;
  wire \b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_105_[7] ;
  wire dac_aclk;
  wire [47:0]dac_aclk_0;
  wire [47:0]dac_aclk_1;
  wire [47:0]dac_aclk_2;
  wire [47:0]dac_aclk_3;
  wire [47:0]dac_aclk_4;
  wire [47:0]dac_aclk_5;
  wire [47:0]dac_aclk_6;
  wire [255:0]m00_axis_tdata;
  wire [47:0]\m00_axis_tdata[127] ;
  wire [47:0]\m00_axis_tdata[159] ;
  wire [47:0]\m00_axis_tdata[191] ;
  wire [47:0]\m00_axis_tdata[223] ;
  wire [47:0]\m00_axis_tdata[255] ;
  wire [47:0]\m00_axis_tdata[31] ;
  wire [47:0]\m00_axis_tdata[63] ;
  wire [47:0]\m00_axis_tdata[95] ;
  wire \NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_P_UNCONNECTED ;
  wire [7:0]\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_XOROUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_P_UNCONNECTED ;
  wire [7:0]\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_XOROUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_P_UNCONNECTED ;
  wire [7:0]\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_XOROUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_P_UNCONNECTED ;
  wire [7:0]\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_XOROUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_P_UNCONNECTED ;
  wire [7:0]\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_XOROUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_P_UNCONNECTED ;
  wire [7:0]\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_XOROUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_P_UNCONNECTED ;
  wire [7:0]\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_XOROUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_P_UNCONNECTED ;
  wire [7:0]\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_XOROUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:22]\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_PCOUT_UNCONNECTED ;
  wire [7:0]\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_XOROUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_CARRYOUT_UNCONNECTED ;
  wire [47:22]\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_P_UNCONNECTED ;
  wire [47:0]\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_PCOUT_UNCONNECTED ;
  wire [7:0]\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_XOROUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:22]\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_P_UNCONNECTED ;
  wire [47:0]\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_PCOUT_UNCONNECTED ;
  wire [7:0]\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_XOROUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_CARRYOUT_UNCONNECTED ;
  wire [47:22]\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_P_UNCONNECTED ;
  wire [47:0]\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_PCOUT_UNCONNECTED ;
  wire [7:0]\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_XOROUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_CARRYOUT_UNCONNECTED ;
  wire [47:22]\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_P_UNCONNECTED ;
  wire [47:0]\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_PCOUT_UNCONNECTED ;
  wire [7:0]\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_XOROUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_CARRYOUT_UNCONNECTED ;
  wire [47:22]\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_P_UNCONNECTED ;
  wire [47:0]\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_PCOUT_UNCONNECTED ;
  wire [7:0]\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_XOROUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_CARRYOUT_UNCONNECTED ;
  wire [47:22]\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_P_UNCONNECTED ;
  wire [47:0]\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_PCOUT_UNCONNECTED ;
  wire [7:0]\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_XOROUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_CARRYOUT_UNCONNECTED ;
  wire [47:22]\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_P_UNCONNECTED ;
  wire [47:0]\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_PCOUT_UNCONNECTED ;
  wire [7:0]\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_XOROUT_UNCONNECTED ;

  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][0] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [0]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [0]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][10] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [10]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [10]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][11] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [11]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [11]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][12] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [12]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [12]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][13] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [13]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [13]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][14] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [14]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [14]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][15] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][1] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [1]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [1]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][2] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [2]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [2]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][3] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [3]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [3]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][4] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [4]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [4]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][5] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [5]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [5]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][6] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [6]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [6]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][7] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [7]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [7]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][8] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [8]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [8]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][9] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [9]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [9]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][0] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [0]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [0]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][10] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [10]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [10]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][11] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [11]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [11]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][12] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [12]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [12]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][13] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [13]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [13]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][14] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [14]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [14]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][15] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][1] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [1]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [1]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][2] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [2]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [2]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][3] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [3]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [3]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][4] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [4]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [4]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][5] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [5]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [5]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][6] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [6]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [6]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][7] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [7]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [7]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][8] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [8]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [8]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][9] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [9]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [9]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][0] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [0]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [0]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][10] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [10]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [10]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][11] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [11]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [11]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][12] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [12]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [12]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][13] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [13]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [13]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][14] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [14]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [14]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][15] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][1] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [1]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [1]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][2] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [2]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [2]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][3] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [3]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [3]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][4] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [4]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [4]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][5] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [5]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [5]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][6] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [6]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [6]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][7] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [7]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [7]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][8] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [8]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [8]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][9] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [9]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [9]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][0] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [0]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [0]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][10] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [10]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [10]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][11] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [11]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [11]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][12] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [12]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [12]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][13] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [13]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [13]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][14] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [14]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [14]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][15] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][1] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [1]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [1]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][2] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [2]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [2]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][3] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [3]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [3]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][4] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [4]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [4]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][5] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [5]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [5]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][6] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [6]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [6]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][7] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [7]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [7]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][8] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [8]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [8]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][9] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [9]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [9]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][0] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][10] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][11] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][12] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][13] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][14] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][15] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][1] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][2] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][3] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][4] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][5] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][6] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][7] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][8] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][9] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][0] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[0]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [0]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][10] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[10]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [10]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][11] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[11]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [11]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][12] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[12]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [12]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][13] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[13]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [13]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][14] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[14]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [14]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][15] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[15]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][1] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[1]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [1]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][2] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[2]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [2]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][3] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[3]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [3]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][4] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[4]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [4]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][5] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[5]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [5]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][6] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[6]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [6]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][7] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[7]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [7]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][8] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[8]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [8]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][9] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[9]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [9]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][0] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [0]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][0] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][10] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [10]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][10] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][11] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [11]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][11] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][12] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [12]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][12] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][13] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [13]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][13] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][14] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [14]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][14] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][15] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][1] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [1]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][1] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][2] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [2]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][2] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][3] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [3]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][3] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][4] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [4]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][4] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][5] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [5]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][5] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][6] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [6]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][6] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][7] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [7]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][7] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][8] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [8]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][8] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][9] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [9]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][9] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][0] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [0]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][10] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [10]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][11] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [11]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][12] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [12]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][13] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [13]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][14] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [14]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][15] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [15]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][1] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [1]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][2] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [2]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][3] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [3]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][4] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [4]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][5] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [5]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][6] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [6]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][7] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [7]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][8] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [8]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][9] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF70000)) 
    \b1_data[143]_i_4 
       (.I0(\b1_data_reg[28] ),
        .I1(\b1_data_reg[28]_0 ),
        .I2(\b1_data_reg[28]_1 ),
        .I3(\b1_data_reg[28]_2 ),
        .I4(\b1_data_reg[28]_3 [0]),
        .I5(\b1_data_reg[28]_3 [1]),
        .O(\FSM_onehot_state_reg[1] ));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3] 
       (.A({\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_XOROUT_UNCONNECTED [7:0]));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][10]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[4]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][10]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][11]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[5]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][11]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][12]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[6]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][12]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][13]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[7]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][13]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][14]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[8]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][14]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][15]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[9]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][15]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][16]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[10]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][16]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][17]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[11]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][17]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][18]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[12]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][18]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][19]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[13]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][19]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][20]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[14]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][20]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][21]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[15]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][21]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][6]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[0]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][6]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][7]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[1]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][7]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][8]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[2]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][8]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][9]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[3]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][9]_srl2_n_0 ));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3] 
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(dac_aclk_0),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_XOROUT_UNCONNECTED [7:0]));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][10]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [4]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][10]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][11]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [5]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][11]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][12]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [6]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][12]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][13]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [7]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][13]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][14]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [8]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][14]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][15]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [9]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][15]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][16]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [10]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][16]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][17]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [11]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][17]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][18]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [12]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][18]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][19]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [13]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][19]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][20]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [14]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][20]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][21]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][21]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][6]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [0]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][6]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][7]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [1]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][7]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][8]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [2]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][8]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][9]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [3]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][9]_srl2_n_0 ));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3] 
       (.A({\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(dac_aclk_1),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_XOROUT_UNCONNECTED [7:0]));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][10]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][4] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][10]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][11]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][5] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][11]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][12]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][6] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][12]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][13]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][7] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][13]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][14]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][8] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][14]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][15]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][9] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][15]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][16]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][10] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][16]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][17]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][11] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][17]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][18]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][12] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][18]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][19]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][13] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][19]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][20]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][14] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][20]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][21]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][21]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][6]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][0] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][6]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][7]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][1] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][7]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][8]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][2] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][8]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][9]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][3] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][9]_srl2_n_0 ));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3] 
       (.A({D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(dac_aclk_2),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_XOROUT_UNCONNECTED [7:0]));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][10]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [4]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][10]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][11]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [5]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][11]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][12]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [6]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][12]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][13]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [7]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][13]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][14]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [8]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][14]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][15]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [9]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][15]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][16]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [10]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][16]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][17]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [11]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][17]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][18]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [12]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][18]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][19]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [13]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][19]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][20]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [14]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][20]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][21]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [15]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][21]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][6]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [0]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][6]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][7]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [1]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][7]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][8]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [2]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][8]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][9]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [3]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][9]_srl2_n_0 ));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3] 
       (.A({\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(dac_aclk_3),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_XOROUT_UNCONNECTED [7:0]));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][10]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [4]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][10]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][11]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [5]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][11]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][12]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [6]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][12]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][13]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [7]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][13]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][14]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [8]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][14]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][15]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [9]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][15]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][16]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [10]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][16]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][17]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [11]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][17]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][18]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [12]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][18]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][19]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [13]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][19]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][20]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [14]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][20]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][21]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][21]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][6]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [0]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][6]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][7]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [1]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][7]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][8]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [2]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][8]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][9]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [3]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][9]_srl3_n_0 ));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3] 
       (.A({\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(dac_aclk_4),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_XOROUT_UNCONNECTED [7:0]));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][10]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [4]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][10]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][11]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [5]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][11]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][12]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [6]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][12]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][13]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [7]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][13]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][14]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [8]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][14]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][15]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [9]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][15]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][16]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [10]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][16]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][17]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [11]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][17]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][18]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [12]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][18]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][19]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [13]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][19]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][20]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [14]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][20]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][21]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][21]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][6]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [0]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][6]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][7]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [1]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][7]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][8]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [2]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][8]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][9]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [3]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][9]_srl3_n_0 ));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3] 
       (.A({\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(dac_aclk_5),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_XOROUT_UNCONNECTED [7:0]));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][10]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [4]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][10]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][11]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [5]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][11]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][12]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [6]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][12]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][13]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [7]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][13]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][14]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [8]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][14]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][15]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [9]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][15]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][16]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [10]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][16]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][17]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [11]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][17]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][18]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [12]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][18]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][19]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [13]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][19]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][20]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [14]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][20]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][21]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][21]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][6]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [0]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][6]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][7]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [1]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][7]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][8]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [2]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][8]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][9]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [3]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][9]_srl3_n_0 ));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3] 
       (.A({\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(dac_aclk_6),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_XOROUT_UNCONNECTED [7:0]));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][10]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [4]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][10]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][11]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [5]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][11]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][12]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [6]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][12]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][13]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [7]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][13]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][14]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [8]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][14]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][15]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [9]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][15]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][16]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [10]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][16]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][17]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [11]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][17]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][18]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [12]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][18]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][19]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [13]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][19]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][20]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [14]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][20]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][21]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][21]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][6]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [0]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][6]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][7]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [1]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][7]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][8]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [2]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][8]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_I/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][9]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [3]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][9]_srl3_n_0 ));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0] 
       (.A({\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_P_UNCONNECTED [47:22],m00_axis_tdata[31:16],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_100_[0] ,\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_101_[0] ,\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_102_[0] ,\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_103_[0] ,\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_104_[0] ,\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_105_[0] }),
        .PATTERNBDETECT(\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\m00_axis_tdata[31] ),
        .PCOUT(\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_XOROUT_UNCONNECTED [7:0]));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__0 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__0_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [14]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__1 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__1_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [13]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__10 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__10_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [4]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__11 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__11_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [3]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__12 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__12_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [2]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__13 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__13_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [1]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_1 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [0]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_1 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__2 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__2_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [12]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__3 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__3_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [11]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__4 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__4_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [10]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__5 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__5_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [9]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__6 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__6_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [8]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__7 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__7_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [7]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__8 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__8_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [6]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__9 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__9_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [5]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][10]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][10]_srl2_n_0 ),
        .Q(m00_axis_tdata[4]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][11]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][11]_srl2_n_0 ),
        .Q(m00_axis_tdata[5]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][12]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][12]_srl2_n_0 ),
        .Q(m00_axis_tdata[6]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][13]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][13]_srl2_n_0 ),
        .Q(m00_axis_tdata[7]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][14]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][14]_srl2_n_0 ),
        .Q(m00_axis_tdata[8]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][15]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][15]_srl2_n_0 ),
        .Q(m00_axis_tdata[9]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][16]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][16]_srl2_n_0 ),
        .Q(m00_axis_tdata[10]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][17]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][17]_srl2_n_0 ),
        .Q(m00_axis_tdata[11]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][18]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][18]_srl2_n_0 ),
        .Q(m00_axis_tdata[12]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][19]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][19]_srl2_n_0 ),
        .Q(m00_axis_tdata[13]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][20]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][20]_srl2_n_0 ),
        .Q(m00_axis_tdata[14]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][21]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][21]_srl2_n_0 ),
        .Q(m00_axis_tdata[15]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][6]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][6]_srl2_n_0 ),
        .Q(m00_axis_tdata[0]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][7]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][7]_srl2_n_0 ),
        .Q(m00_axis_tdata[1]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][8]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][8]_srl2_n_0 ),
        .Q(m00_axis_tdata[2]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][9]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][9]_srl2_n_0 ),
        .Q(m00_axis_tdata[3]),
        .R(1'b0));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1] 
       (.A({\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_P_UNCONNECTED [47:22],m00_axis_tdata[63:48],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_100_[1] ,\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_101_[1] ,\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_102_[1] ,\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_103_[1] ,\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_104_[1] ,\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_105_[1] }),
        .PATTERNBDETECT(\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\m00_axis_tdata[63] ),
        .PCOUT(\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_XOROUT_UNCONNECTED [7:0]));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__0 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__0_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [14]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__1 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__1_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [13]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__10 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__10_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [4]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__11 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__11_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [3]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__12 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__12_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [2]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__13 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__13_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [1]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__14 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__14_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [0]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_1 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__2 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__2_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [12]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__3 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__3_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [11]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__4 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__4_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [10]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__5 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__5_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [9]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__6 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__6_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [8]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__7 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__7_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [7]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__8 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__8_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [6]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__9 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__9_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [5]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][10]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][10]_srl2_n_0 ),
        .Q(m00_axis_tdata[36]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][11]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][11]_srl2_n_0 ),
        .Q(m00_axis_tdata[37]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][12]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][12]_srl2_n_0 ),
        .Q(m00_axis_tdata[38]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][13]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][13]_srl2_n_0 ),
        .Q(m00_axis_tdata[39]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][14]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][14]_srl2_n_0 ),
        .Q(m00_axis_tdata[40]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][15]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][15]_srl2_n_0 ),
        .Q(m00_axis_tdata[41]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][16]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][16]_srl2_n_0 ),
        .Q(m00_axis_tdata[42]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][17]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][17]_srl2_n_0 ),
        .Q(m00_axis_tdata[43]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][18]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][18]_srl2_n_0 ),
        .Q(m00_axis_tdata[44]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][19]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][19]_srl2_n_0 ),
        .Q(m00_axis_tdata[45]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][20]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][20]_srl2_n_0 ),
        .Q(m00_axis_tdata[46]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][21]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][21]_srl2_n_0 ),
        .Q(m00_axis_tdata[47]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][6]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][6]_srl2_n_0 ),
        .Q(m00_axis_tdata[32]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][7]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][7]_srl2_n_0 ),
        .Q(m00_axis_tdata[33]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][8]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][8]_srl2_n_0 ),
        .Q(m00_axis_tdata[34]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][9]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][9]_srl2_n_0 ),
        .Q(m00_axis_tdata[35]),
        .R(1'b0));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2] 
       (.A({\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_P_UNCONNECTED [47:22],m00_axis_tdata[95:80],\b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_100_[2] ,\b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_101_[2] ,\b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_102_[2] ,\b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_103_[2] ,\b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_104_[2] ,\b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_105_[2] }),
        .PATTERNBDETECT(\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\m00_axis_tdata[95] ),
        .PCOUT(\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_XOROUT_UNCONNECTED [7:0]));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][10]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][10]_srl2_n_0 ),
        .Q(m00_axis_tdata[68]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][11]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][11]_srl2_n_0 ),
        .Q(m00_axis_tdata[69]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][12]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][12]_srl2_n_0 ),
        .Q(m00_axis_tdata[70]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][13]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][13]_srl2_n_0 ),
        .Q(m00_axis_tdata[71]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][14]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][14]_srl2_n_0 ),
        .Q(m00_axis_tdata[72]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][15]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][15]_srl2_n_0 ),
        .Q(m00_axis_tdata[73]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][16]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][16]_srl2_n_0 ),
        .Q(m00_axis_tdata[74]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][17]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][17]_srl2_n_0 ),
        .Q(m00_axis_tdata[75]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][18]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][18]_srl2_n_0 ),
        .Q(m00_axis_tdata[76]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][19]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][19]_srl2_n_0 ),
        .Q(m00_axis_tdata[77]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][20]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][20]_srl2_n_0 ),
        .Q(m00_axis_tdata[78]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][21]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][21]_srl2_n_0 ),
        .Q(m00_axis_tdata[79]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][6]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][6]_srl2_n_0 ),
        .Q(m00_axis_tdata[64]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][7]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][7]_srl2_n_0 ),
        .Q(m00_axis_tdata[65]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][8]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][8]_srl2_n_0 ),
        .Q(m00_axis_tdata[66]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][9]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][9]_srl2_n_0 ),
        .Q(m00_axis_tdata[67]),
        .R(1'b0));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3] 
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_P_UNCONNECTED [47:22],m00_axis_tdata[127:112],\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_100_[3] ,\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_101_[3] ,\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_102_[3] ,\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_103_[3] ,\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_104_[3] ,\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_105_[3] }),
        .PATTERNBDETECT(\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\m00_axis_tdata[127] ),
        .PCOUT(\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_XOROUT_UNCONNECTED [7:0]));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__0 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__0_0 ),
        .Q(A[14]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__1 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__1_0 ),
        .Q(A[13]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__10 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__10_0 ),
        .Q(A[4]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__11 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__11_0 ),
        .Q(A[3]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__12 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__12_0 ),
        .Q(A[2]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__13 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__13_0 ),
        .Q(A[1]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__14 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__14_0 ),
        .Q(A[0]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15_0 ),
        .Q(A[15]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__2 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__2_0 ),
        .Q(A[12]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__3 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__3_0 ),
        .Q(A[11]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__4 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__4_0 ),
        .Q(A[10]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__5 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__5_0 ),
        .Q(A[9]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__6 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__6_0 ),
        .Q(A[8]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__7 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__7_0 ),
        .Q(A[7]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__8 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__8_0 ),
        .Q(A[6]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__9 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__9_0 ),
        .Q(A[5]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][10]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][10]_srl2_n_0 ),
        .Q(m00_axis_tdata[100]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][11]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][11]_srl2_n_0 ),
        .Q(m00_axis_tdata[101]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][12]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][12]_srl2_n_0 ),
        .Q(m00_axis_tdata[102]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][13]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][13]_srl2_n_0 ),
        .Q(m00_axis_tdata[103]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][14]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][14]_srl2_n_0 ),
        .Q(m00_axis_tdata[104]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][15]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][15]_srl2_n_0 ),
        .Q(m00_axis_tdata[105]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][16]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][16]_srl2_n_0 ),
        .Q(m00_axis_tdata[106]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][17]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][17]_srl2_n_0 ),
        .Q(m00_axis_tdata[107]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][18]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][18]_srl2_n_0 ),
        .Q(m00_axis_tdata[108]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][19]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][19]_srl2_n_0 ),
        .Q(m00_axis_tdata[109]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][20]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][20]_srl2_n_0 ),
        .Q(m00_axis_tdata[110]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][21]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][21]_srl2_n_0 ),
        .Q(m00_axis_tdata[111]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][6]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][6]_srl2_n_0 ),
        .Q(m00_axis_tdata[96]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][7]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][7]_srl2_n_0 ),
        .Q(m00_axis_tdata[97]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][8]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][8]_srl2_n_0 ),
        .Q(m00_axis_tdata[98]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][9]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][9]_srl2_n_0 ),
        .Q(m00_axis_tdata[99]),
        .R(1'b0));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4] 
       (.A({\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_P_UNCONNECTED [47:22],m00_axis_tdata[159:144],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_100_[4] ,\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_101_[4] ,\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_102_[4] ,\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_103_[4] ,\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_104_[4] ,\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_105_[4] }),
        .PATTERNBDETECT(\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\m00_axis_tdata[159] ),
        .PCOUT(\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_XOROUT_UNCONNECTED [7:0]));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__0 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__0_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [14]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__1 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__1_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [13]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__10 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__10_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [4]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__11 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__11_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [3]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__12 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__12_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [2]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__13 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__13_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [1]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__14 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__14_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [0]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_1 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__2 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__2_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [12]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__3 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__3_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [11]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__4 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__4_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [10]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__5 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__5_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [9]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__6 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__6_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [8]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__7 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__7_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [7]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__8 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__8_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [6]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__9 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__9_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [5]),
        .R(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][10]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][10]_srl3_n_0 ),
        .Q(m00_axis_tdata[132]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][11]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][11]_srl3_n_0 ),
        .Q(m00_axis_tdata[133]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][12]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][12]_srl3_n_0 ),
        .Q(m00_axis_tdata[134]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][13]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][13]_srl3_n_0 ),
        .Q(m00_axis_tdata[135]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][14]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][14]_srl3_n_0 ),
        .Q(m00_axis_tdata[136]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][15]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][15]_srl3_n_0 ),
        .Q(m00_axis_tdata[137]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][16]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][16]_srl3_n_0 ),
        .Q(m00_axis_tdata[138]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][17]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][17]_srl3_n_0 ),
        .Q(m00_axis_tdata[139]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][18]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][18]_srl3_n_0 ),
        .Q(m00_axis_tdata[140]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][19]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][19]_srl3_n_0 ),
        .Q(m00_axis_tdata[141]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][20]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][20]_srl3_n_0 ),
        .Q(m00_axis_tdata[142]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][21]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][21]_srl3_n_0 ),
        .Q(m00_axis_tdata[143]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][6]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][6]_srl3_n_0 ),
        .Q(m00_axis_tdata[128]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][7]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][7]_srl3_n_0 ),
        .Q(m00_axis_tdata[129]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][8]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][8]_srl3_n_0 ),
        .Q(m00_axis_tdata[130]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][9]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][9]_srl3_n_0 ),
        .Q(m00_axis_tdata[131]),
        .R(1'b0));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5] 
       (.A({\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_P_UNCONNECTED [47:22],m00_axis_tdata[191:176],\b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_100_[5] ,\b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_101_[5] ,\b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_102_[5] ,\b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_103_[5] ,\b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_104_[5] ,\b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_105_[5] }),
        .PATTERNBDETECT(\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\m00_axis_tdata[191] ),
        .PCOUT(\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_XOROUT_UNCONNECTED [7:0]));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][10]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][10]_srl3_n_0 ),
        .Q(m00_axis_tdata[164]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][11]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][11]_srl3_n_0 ),
        .Q(m00_axis_tdata[165]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][12]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][12]_srl3_n_0 ),
        .Q(m00_axis_tdata[166]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][13]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][13]_srl3_n_0 ),
        .Q(m00_axis_tdata[167]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][14]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][14]_srl3_n_0 ),
        .Q(m00_axis_tdata[168]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][15]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][15]_srl3_n_0 ),
        .Q(m00_axis_tdata[169]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][16]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][16]_srl3_n_0 ),
        .Q(m00_axis_tdata[170]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][17]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][17]_srl3_n_0 ),
        .Q(m00_axis_tdata[171]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][18]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][18]_srl3_n_0 ),
        .Q(m00_axis_tdata[172]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][19]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][19]_srl3_n_0 ),
        .Q(m00_axis_tdata[173]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][20]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][20]_srl3_n_0 ),
        .Q(m00_axis_tdata[174]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][21]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][21]_srl3_n_0 ),
        .Q(m00_axis_tdata[175]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][6]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][6]_srl3_n_0 ),
        .Q(m00_axis_tdata[160]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][7]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][7]_srl3_n_0 ),
        .Q(m00_axis_tdata[161]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][8]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][8]_srl3_n_0 ),
        .Q(m00_axis_tdata[162]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][9]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][9]_srl3_n_0 ),
        .Q(m00_axis_tdata[163]),
        .R(1'b0));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6] 
       (.A({\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_P_UNCONNECTED [47:22],m00_axis_tdata[223:208],\b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_100_[6] ,\b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_101_[6] ,\b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_102_[6] ,\b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_103_[6] ,\b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_104_[6] ,\b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_105_[6] }),
        .PATTERNBDETECT(\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\m00_axis_tdata[223] ),
        .PCOUT(\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_XOROUT_UNCONNECTED [7:0]));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][10]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][10]_srl3_n_0 ),
        .Q(m00_axis_tdata[196]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][11]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][11]_srl3_n_0 ),
        .Q(m00_axis_tdata[197]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][12]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][12]_srl3_n_0 ),
        .Q(m00_axis_tdata[198]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][13]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][13]_srl3_n_0 ),
        .Q(m00_axis_tdata[199]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][14]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][14]_srl3_n_0 ),
        .Q(m00_axis_tdata[200]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][15]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][15]_srl3_n_0 ),
        .Q(m00_axis_tdata[201]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][16]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][16]_srl3_n_0 ),
        .Q(m00_axis_tdata[202]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][17]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][17]_srl3_n_0 ),
        .Q(m00_axis_tdata[203]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][18]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][18]_srl3_n_0 ),
        .Q(m00_axis_tdata[204]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][19]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][19]_srl3_n_0 ),
        .Q(m00_axis_tdata[205]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][20]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][20]_srl3_n_0 ),
        .Q(m00_axis_tdata[206]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][21]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][21]_srl3_n_0 ),
        .Q(m00_axis_tdata[207]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][6]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][6]_srl3_n_0 ),
        .Q(m00_axis_tdata[192]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][7]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][7]_srl3_n_0 ),
        .Q(m00_axis_tdata[193]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][8]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][8]_srl3_n_0 ),
        .Q(m00_axis_tdata[194]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][9]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][9]_srl3_n_0 ),
        .Q(m00_axis_tdata[195]),
        .R(1'b0));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7] 
       (.A({\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][14] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][13] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][12] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][11] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][10] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][9] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][8] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][7] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][6] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][5] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][4] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][3] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][2] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][1] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][0] }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_P_UNCONNECTED [47:22],m00_axis_tdata[255:240],\b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_100_[7] ,\b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_101_[7] ,\b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_102_[7] ,\b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_103_[7] ,\b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_104_[7] ,\b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_105_[7] }),
        .PATTERNBDETECT(\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\m00_axis_tdata[255] ),
        .PCOUT(\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_XOROUT_UNCONNECTED [7:0]));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][10]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][10]_srl3_n_0 ),
        .Q(m00_axis_tdata[228]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][11]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][11]_srl3_n_0 ),
        .Q(m00_axis_tdata[229]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][12]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][12]_srl3_n_0 ),
        .Q(m00_axis_tdata[230]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][13]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][13]_srl3_n_0 ),
        .Q(m00_axis_tdata[231]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][14]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][14]_srl3_n_0 ),
        .Q(m00_axis_tdata[232]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][15]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][15]_srl3_n_0 ),
        .Q(m00_axis_tdata[233]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][16]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][16]_srl3_n_0 ),
        .Q(m00_axis_tdata[234]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][17]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][17]_srl3_n_0 ),
        .Q(m00_axis_tdata[235]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][18]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][18]_srl3_n_0 ),
        .Q(m00_axis_tdata[236]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][19]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][19]_srl3_n_0 ),
        .Q(m00_axis_tdata[237]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][20]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][20]_srl3_n_0 ),
        .Q(m00_axis_tdata[238]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][21]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][21]_srl3_n_0 ),
        .Q(m00_axis_tdata[239]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][6]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][6]_srl3_n_0 ),
        .Q(m00_axis_tdata[224]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][7]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][7]_srl3_n_0 ),
        .Q(m00_axis_tdata[225]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][8]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][8]_srl3_n_0 ),
        .Q(m00_axis_tdata[226]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][9]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][9]_srl3_n_0 ),
        .Q(m00_axis_tdata[227]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "SHAPING_FILTER" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SHAPING_FILTER_0
   (Q,
    m01_axis_tdata,
    \b0_PRE_FILT_SHAPE_r_reg[5][15]_0 ,
    \b0_PRE_FILT_SHAPE_r_reg[7][15]_0 ,
    \b0_PRE_FILT_SHAPE_r_reg[0][15]_0 ,
    \b0_PRE_FILT_SHAPE_r_reg[1][15]_0 ,
    \b0_PRE_FILT_SHAPE_r_reg[2][15]_0 ,
    \b0_PRE_FILT_SHAPE_r_reg[3][15]_0 ,
    PCOUT,
    A,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 ,
    dac_aclk_0,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 ,
    dac_aclk_1,
    dac_aclk_2,
    dac_aclk_3,
    dac_aclk_4,
    dac_aclk_5,
    dac_aclk_6,
    dac_aresetn_0,
    b1_data,
    \FSM_onehot_state_reg[1] ,
    S,
    \FSM_onehot_state_reg[1]_0 ,
    STF_i_reg_19_sp_1,
    STF_i_reg_27_sp_1,
    STF_i_reg_2_sp_1,
    STF_i_reg_12_sp_1,
    dac_aclk,
    D,
    \b0_PRE_FILT_SHAPE_r_reg[7][15]_1 ,
    \m01_axis_tdata[31] ,
    \m01_axis_tdata[63] ,
    \m01_axis_tdata[95] ,
    \m01_axis_tdata[127] ,
    \b0_PRE_FILT_SHAPE_r_reg[0][15]_1 ,
    \m01_axis_tdata[159] ,
    \b0_PRE_FILT_SHAPE_r_reg[1][15]_1 ,
    \m01_axis_tdata[191] ,
    \m01_axis_tdata[223] ,
    \m01_axis_tdata[255] ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__13_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__12_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__11_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__10_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__9_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__8_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__7_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__6_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__5_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__4_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__3_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__2_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__1_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__0_0 ,
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_1 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__14_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__13_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__12_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__11_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__10_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__9_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__8_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__7_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__6_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__5_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__4_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__3_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__2_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__1_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__0_0 ,
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_1 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__14_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__13_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__12_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__11_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__10_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__9_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__8_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__7_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__6_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__5_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__4_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__3_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__2_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__1_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__0_0 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__14_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__13_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__12_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__11_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__10_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__9_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__8_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__7_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__6_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__5_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__4_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__3_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__2_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__1_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__0_0 ,
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_1 ,
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15_1 ,
    CO,
    dac_aresetn,
    \state1_inferred__0/i__carry ,
    \state1_inferred__0/i__carry_0 ,
    STF_i_reg);
  output [15:0]Q;
  output [255:0]m01_axis_tdata;
  output [15:0]\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 ;
  output [15:0]\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 ;
  output [15:0]\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 ;
  output [15:0]\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 ;
  output [15:0]\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 ;
  output [15:0]\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 ;
  output [47:0]PCOUT;
  output [15:0]A;
  output [15:0]\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 ;
  output [47:0]dac_aclk_0;
  output [15:0]\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 ;
  output [15:0]\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 ;
  output [47:0]dac_aclk_1;
  output [47:0]dac_aclk_2;
  output [47:0]dac_aclk_3;
  output [47:0]dac_aclk_4;
  output [47:0]dac_aclk_5;
  output [47:0]dac_aclk_6;
  output dac_aresetn_0;
  output b1_data;
  output \FSM_onehot_state_reg[1] ;
  output [3:0]S;
  output \FSM_onehot_state_reg[1]_0 ;
  output STF_i_reg_19_sp_1;
  output STF_i_reg_27_sp_1;
  output STF_i_reg_2_sp_1;
  output STF_i_reg_12_sp_1;
  input dac_aclk;
  input [15:0]D;
  input [15:0]\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 ;
  input [47:0]\m01_axis_tdata[31] ;
  input [47:0]\m01_axis_tdata[63] ;
  input [47:0]\m01_axis_tdata[95] ;
  input [47:0]\m01_axis_tdata[127] ;
  input [15:0]\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 ;
  input [47:0]\m01_axis_tdata[159] ;
  input [15:0]\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 ;
  input [47:0]\m01_axis_tdata[191] ;
  input [47:0]\m01_axis_tdata[223] ;
  input [47:0]\m01_axis_tdata[255] ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__13_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__12_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__11_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__10_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__9_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__8_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__7_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__6_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__5_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__4_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__3_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__2_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__1_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__0_0 ;
  input \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_1 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__14_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__13_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__12_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__11_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__10_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__9_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__8_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__7_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__6_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__5_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__4_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__3_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__2_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__1_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__0_0 ;
  input \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_1 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__14_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__13_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__12_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__11_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__10_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__9_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__8_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__7_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__6_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__5_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__4_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__3_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__2_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__1_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__0_0 ;
  input \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__14_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__13_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__12_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__11_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__10_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__9_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__8_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__7_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__6_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__5_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__4_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__3_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__2_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__1_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__0_0 ;
  input \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_1 ;
  input [5:0]\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15_1 ;
  input [0:0]CO;
  input dac_aresetn;
  input [7:0]\state1_inferred__0/i__carry ;
  input [7:0]\state1_inferred__0/i__carry_0 ;
  input [31:0]STF_i_reg;

  wire [15:0]A;
  wire [0:0]CO;
  wire [15:0]D;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire [47:0]PCOUT;
  wire [15:0]Q;
  wire [3:0]S;
  wire [31:0]STF_i_reg;
  wire STF_i_reg_12_sn_1;
  wire STF_i_reg_19_sn_1;
  wire STF_i_reg_27_sn_1;
  wire STF_i_reg_2_sn_1;
  wire [15:0]\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 ;
  wire [15:0]\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 ;
  wire [15:0]\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 ;
  wire [15:0]\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 ;
  wire [15:0]\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 ;
  wire [15:0]\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 ;
  wire [15:0]\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 ;
  wire [15:0]\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 ;
  wire [15:0]\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][0] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][10] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][11] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][12] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][13] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][14] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][1] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][2] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][3] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][4] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][5] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][6] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][7] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][8] ;
  wire \b0_PRE_FILT_SHAPE_r_reg_n_0_[6][9] ;
  wire b1_data;
  wire \b1_data[143]_i_10_n_0 ;
  wire \b1_data[143]_i_11_n_0 ;
  wire \b1_data[143]_i_12_n_0 ;
  wire \b1_data[143]_i_9_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][10]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][11]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][12]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][13]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][14]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][15]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][16]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][17]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][18]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][19]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][20]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][21]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][6]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][7]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][8]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][9]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][10]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][11]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][12]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][13]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][14]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][15]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][16]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][17]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][18]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][19]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][20]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][21]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][6]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][7]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][8]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][9]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][10]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][11]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][12]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][13]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][14]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][15]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][16]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][17]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][18]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][19]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][20]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][21]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][6]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][7]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][8]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][9]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][10]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][11]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][12]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][13]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][14]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][15]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][16]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][17]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][18]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][19]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][20]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][21]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][6]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][7]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][8]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][9]_srl2_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][10]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][11]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][12]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][13]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][14]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][15]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][16]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][17]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][18]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][19]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][20]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][21]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][6]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][7]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][8]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][9]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][10]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][11]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][12]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][13]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][14]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][15]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][16]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][17]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][18]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][19]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][20]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][21]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][6]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][7]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][8]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][9]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][10]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][11]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][12]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][13]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][14]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][15]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][16]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][17]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][18]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][19]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][20]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][21]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][6]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][7]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][8]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][9]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][10]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][11]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][12]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][13]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][14]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][15]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][16]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][17]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][18]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][19]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][20]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][21]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][6]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][7]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][8]_srl3_n_0 ;
  wire \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][9]_srl3_n_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__0_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__10_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__11_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__12_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__13_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ;
  wire [15:0]\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_1 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__1_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__2_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__3_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__4_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__5_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__6_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__7_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__8_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__9_0 ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_100_[0] ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_101_[0] ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_102_[0] ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_103_[0] ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_104_[0] ;
  wire \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_105_[0] ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__0_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__10_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__11_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__12_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__13_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__14_0 ;
  wire [15:0]\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_1 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__1_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__2_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__3_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__4_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__5_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__6_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__7_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__8_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__9_0 ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_100_[1] ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_101_[1] ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_102_[1] ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_103_[1] ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_104_[1] ;
  wire \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_105_[1] ;
  wire \b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_100_[2] ;
  wire \b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_101_[2] ;
  wire \b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_102_[2] ;
  wire \b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_103_[2] ;
  wire \b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_104_[2] ;
  wire \b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_105_[2] ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__0_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__10_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__11_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__12_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__13_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__14_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15_0 ;
  wire [5:0]\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15_1 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__1_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__2_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__3_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__4_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__5_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__6_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__7_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__8_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__9_0 ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_100_[3] ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_101_[3] ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_102_[3] ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_103_[3] ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_104_[3] ;
  wire \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_105_[3] ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__0_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__10_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__11_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__12_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__13_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__14_0 ;
  wire [15:0]\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_1 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__1_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__2_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__3_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__4_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__5_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__6_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__7_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__8_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__9_0 ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_100_[4] ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_101_[4] ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_102_[4] ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_103_[4] ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_104_[4] ;
  wire \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_105_[4] ;
  wire \b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_100_[5] ;
  wire \b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_101_[5] ;
  wire \b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_102_[5] ;
  wire \b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_103_[5] ;
  wire \b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_104_[5] ;
  wire \b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_105_[5] ;
  wire \b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_100_[6] ;
  wire \b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_101_[6] ;
  wire \b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_102_[6] ;
  wire \b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_103_[6] ;
  wire \b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_104_[6] ;
  wire \b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_105_[6] ;
  wire \b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_100_[7] ;
  wire \b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_101_[7] ;
  wire \b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_102_[7] ;
  wire \b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_103_[7] ;
  wire \b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_104_[7] ;
  wire \b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_105_[7] ;
  wire dac_aclk;
  wire [47:0]dac_aclk_0;
  wire [47:0]dac_aclk_1;
  wire [47:0]dac_aclk_2;
  wire [47:0]dac_aclk_3;
  wire [47:0]dac_aclk_4;
  wire [47:0]dac_aclk_5;
  wire [47:0]dac_aclk_6;
  wire dac_aresetn;
  wire dac_aresetn_0;
  wire [255:0]m01_axis_tdata;
  wire [47:0]\m01_axis_tdata[127] ;
  wire [47:0]\m01_axis_tdata[159] ;
  wire [47:0]\m01_axis_tdata[191] ;
  wire [47:0]\m01_axis_tdata[223] ;
  wire [47:0]\m01_axis_tdata[255] ;
  wire [47:0]\m01_axis_tdata[31] ;
  wire [47:0]\m01_axis_tdata[63] ;
  wire [47:0]\m01_axis_tdata[95] ;
  wire [7:0]\state1_inferred__0/i__carry ;
  wire [7:0]\state1_inferred__0/i__carry_0 ;
  wire \NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_P_UNCONNECTED ;
  wire [7:0]\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_XOROUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_P_UNCONNECTED ;
  wire [7:0]\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_XOROUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_P_UNCONNECTED ;
  wire [7:0]\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_XOROUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_P_UNCONNECTED ;
  wire [7:0]\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_XOROUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_P_UNCONNECTED ;
  wire [7:0]\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_XOROUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_P_UNCONNECTED ;
  wire [7:0]\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_XOROUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_P_UNCONNECTED ;
  wire [7:0]\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_XOROUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_P_UNCONNECTED ;
  wire [7:0]\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_XOROUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:22]\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_PCOUT_UNCONNECTED ;
  wire [7:0]\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_XOROUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_CARRYOUT_UNCONNECTED ;
  wire [47:22]\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_P_UNCONNECTED ;
  wire [47:0]\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_PCOUT_UNCONNECTED ;
  wire [7:0]\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_XOROUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:22]\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_P_UNCONNECTED ;
  wire [47:0]\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_PCOUT_UNCONNECTED ;
  wire [7:0]\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_XOROUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_CARRYOUT_UNCONNECTED ;
  wire [47:22]\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_P_UNCONNECTED ;
  wire [47:0]\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_PCOUT_UNCONNECTED ;
  wire [7:0]\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_XOROUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_CARRYOUT_UNCONNECTED ;
  wire [47:22]\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_P_UNCONNECTED ;
  wire [47:0]\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_PCOUT_UNCONNECTED ;
  wire [7:0]\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_XOROUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_CARRYOUT_UNCONNECTED ;
  wire [47:22]\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_P_UNCONNECTED ;
  wire [47:0]\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_PCOUT_UNCONNECTED ;
  wire [7:0]\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_XOROUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_CARRYOUT_UNCONNECTED ;
  wire [47:22]\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_P_UNCONNECTED ;
  wire [47:0]\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_PCOUT_UNCONNECTED ;
  wire [7:0]\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_XOROUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_OVERFLOW_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_CARRYOUT_UNCONNECTED ;
  wire [47:22]\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_P_UNCONNECTED ;
  wire [47:0]\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_PCOUT_UNCONNECTED ;
  wire [7:0]\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_XOROUT_UNCONNECTED ;

  assign STF_i_reg_12_sp_1 = STF_i_reg_12_sn_1;
  assign STF_i_reg_19_sp_1 = STF_i_reg_19_sn_1;
  assign STF_i_reg_27_sp_1 = STF_i_reg_27_sn_1;
  assign STF_i_reg_2_sp_1 = STF_i_reg_2_sn_1;
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_state[5]_i_1 
       (.I0(dac_aresetn),
        .O(dac_aresetn_0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][0] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [0]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [0]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][10] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [10]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [10]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][11] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [11]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [11]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][12] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [12]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [12]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][13] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [13]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [13]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][14] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [14]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [14]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][15] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][1] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [1]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [1]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][2] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [2]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [2]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][3] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [3]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [3]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][4] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [4]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [4]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][5] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [5]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [5]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][6] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [6]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [6]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][7] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [7]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [7]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][8] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [8]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [8]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[0][9] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [9]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [9]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][0] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [0]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [0]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][10] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [10]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [10]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][11] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [11]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [11]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][12] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [12]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [12]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][13] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [13]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [13]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][14] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [14]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [14]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][15] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][1] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [1]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [1]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][2] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [2]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [2]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][3] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [3]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [3]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][4] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [4]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [4]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][5] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [5]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [5]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][6] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [6]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [6]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][7] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [7]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [7]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][8] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [8]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [8]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[1][9] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [9]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [9]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][0] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [0]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [0]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][10] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [10]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [10]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][11] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [11]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [11]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][12] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [12]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [12]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][13] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [13]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [13]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][14] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [14]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [14]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][15] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][1] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [1]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [1]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][2] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [2]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [2]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][3] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [3]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [3]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][4] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [4]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [4]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][5] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [5]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [5]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][6] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [6]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [6]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][7] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [7]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [7]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][8] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [8]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [8]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[2][9] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [9]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [9]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][0] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [0]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [0]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][10] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [10]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [10]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][11] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [11]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [11]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][12] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [12]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [12]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][13] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [13]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [13]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][14] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [14]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [14]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][15] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][1] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [1]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [1]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][2] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [2]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [2]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][3] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [3]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [3]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][4] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [4]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [4]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][5] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [5]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [5]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][6] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [6]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [6]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][7] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [7]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [7]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][8] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [8]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [8]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[3][9] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [9]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [9]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][0] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][10] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][11] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][12] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][13] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][14] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][15] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][1] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][2] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][3] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][4] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][5] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][6] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][7] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][8] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[4][9] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][0] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[0]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [0]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][10] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[10]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [10]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][11] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[11]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [11]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][12] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[12]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [12]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][13] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[13]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [13]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][14] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[14]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [14]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][15] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[15]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][1] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[1]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [1]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][2] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[2]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [2]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][3] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[3]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [3]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][4] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[4]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [4]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][5] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[5]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [5]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][6] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[6]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [6]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][7] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[7]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [7]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][8] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[8]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [8]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[5][9] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(A[9]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [9]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][0] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [0]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][0] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][10] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [10]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][10] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][11] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [11]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][11] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][12] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [12]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][12] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][13] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [13]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][13] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][14] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [14]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][14] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][15] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][1] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [1]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][1] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][2] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [2]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][2] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][3] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [3]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][3] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][4] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [4]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][4] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][5] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [5]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][5] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][6] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [6]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][6] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][7] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [7]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][7] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][8] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [8]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][8] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[6][9] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [9]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][9] ),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][0] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [0]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [0]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][10] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [10]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [10]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][11] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [11]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [11]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][12] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [12]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [12]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][13] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [13]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [13]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][14] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [14]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [14]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][15] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [15]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][1] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [1]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [1]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][2] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [2]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [2]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][3] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [3]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [3]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][4] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [4]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [4]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][5] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [5]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [5]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][6] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [6]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [6]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][7] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [7]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [7]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][8] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [8]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [8]),
        .R(1'b0));
  FDRE \b0_PRE_FILT_SHAPE_r_reg[7][9] 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [9]),
        .Q(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \b1_data[142]_i_2 
       (.I0(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15_1 [1]),
        .I1(STF_i_reg_19_sn_1),
        .I2(STF_i_reg_27_sn_1),
        .I3(STF_i_reg_2_sn_1),
        .I4(STF_i_reg_12_sn_1),
        .O(\FSM_onehot_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \b1_data[143]_i_1 
       (.I0(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15_1 [4]),
        .I1(CO),
        .I2(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15_1 [0]),
        .I3(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15_1 [5]),
        .I4(\FSM_onehot_state_reg[1] ),
        .I5(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15_1 [3]),
        .O(b1_data));
  LUT4 #(
    .INIT(16'h0100)) 
    \b1_data[143]_i_10 
       (.I0(STF_i_reg[7]),
        .I1(STF_i_reg[6]),
        .I2(STF_i_reg[5]),
        .I3(STF_i_reg[4]),
        .O(\b1_data[143]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \b1_data[143]_i_11 
       (.I0(STF_i_reg[28]),
        .I1(STF_i_reg[29]),
        .I2(STF_i_reg[31]),
        .I3(STF_i_reg[30]),
        .O(\b1_data[143]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \b1_data[143]_i_12 
       (.I0(STF_i_reg[20]),
        .I1(STF_i_reg[21]),
        .I2(STF_i_reg[22]),
        .I3(STF_i_reg[23]),
        .O(\b1_data[143]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \b1_data[143]_i_3 
       (.I0(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15_1 [1]),
        .I1(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15_1 [2]),
        .O(\FSM_onehot_state_reg[1] ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \b1_data[143]_i_5 
       (.I0(STF_i_reg[12]),
        .I1(STF_i_reg[13]),
        .I2(STF_i_reg[14]),
        .I3(STF_i_reg[15]),
        .I4(\b1_data[143]_i_9_n_0 ),
        .O(STF_i_reg_12_sn_1));
  LUT5 #(
    .INIT(32'h00010000)) 
    \b1_data[143]_i_6 
       (.I0(STF_i_reg[2]),
        .I1(STF_i_reg[3]),
        .I2(STF_i_reg[0]),
        .I3(STF_i_reg[1]),
        .I4(\b1_data[143]_i_10_n_0 ),
        .O(STF_i_reg_2_sn_1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \b1_data[143]_i_7 
       (.I0(STF_i_reg[27]),
        .I1(STF_i_reg[26]),
        .I2(STF_i_reg[25]),
        .I3(STF_i_reg[24]),
        .I4(\b1_data[143]_i_11_n_0 ),
        .O(STF_i_reg_27_sn_1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \b1_data[143]_i_8 
       (.I0(STF_i_reg[19]),
        .I1(STF_i_reg[18]),
        .I2(STF_i_reg[17]),
        .I3(STF_i_reg[16]),
        .I4(\b1_data[143]_i_12_n_0 ),
        .O(STF_i_reg_19_sn_1));
  LUT4 #(
    .INIT(16'h0001)) 
    \b1_data[143]_i_9 
       (.I0(STF_i_reg[11]),
        .I1(STF_i_reg[10]),
        .I2(STF_i_reg[9]),
        .I3(STF_i_reg[8]),
        .O(\b1_data[143]_i_9_n_0 ));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3] 
       (.A({D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[0,3]_XOROUT_UNCONNECTED [7:0]));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][10]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[4]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][10]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][11]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[5]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][11]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][12]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[6]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][12]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][13]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[7]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][13]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][14]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[8]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][14]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][15]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[9]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][15]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][16]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[10]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][16]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][17]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[11]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][17]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][18]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[12]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][18]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][19]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[13]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][19]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][20]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[14]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][20]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][21]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[15]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][21]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][6]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[0]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][6]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][7]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[1]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][7]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][8]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[2]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][8]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][9]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(Q[3]),
        .Q(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][9]_srl2_n_0 ));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3] 
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(dac_aclk_0),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[1,3]_XOROUT_UNCONNECTED [7:0]));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][10]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [4]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][10]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][11]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [5]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][11]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][12]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [6]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][12]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][13]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [7]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][13]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][14]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [8]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][14]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][15]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [9]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][15]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][16]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [10]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][16]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][17]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [11]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][17]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][18]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [12]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][18]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][19]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [13]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][19]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][20]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [14]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][20]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][21]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][21]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][6]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [0]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][6]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][7]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [1]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][7]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][8]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [2]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][8]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][9]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [3]),
        .Q(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][9]_srl2_n_0 ));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3] 
       (.A({\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(dac_aclk_1),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[2,3]_XOROUT_UNCONNECTED [7:0]));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][10]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][4] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][10]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][11]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][5] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][11]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][12]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][6] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][12]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][13]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][7] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][13]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][14]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][8] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][14]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][15]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][9] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][15]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][16]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][10] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][16]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][17]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][11] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][17]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][18]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][12] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][18]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][19]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][13] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][19]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][20]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][14] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][20]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][21]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][21]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][6]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][0] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][6]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][7]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][1] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][7]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][8]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][2] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][8]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][9]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][3] ),
        .Q(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][9]_srl2_n_0 ));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3] 
       (.A({\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(dac_aclk_2),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[3,3]_XOROUT_UNCONNECTED [7:0]));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][10]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [4]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][10]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][11]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [5]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][11]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][12]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [6]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][12]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][13]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [7]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][13]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][14]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [8]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][14]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][15]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [9]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][15]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][16]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [10]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][16]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][17]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [11]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][17]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][18]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [12]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][18]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][19]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [13]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][19]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][20]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [14]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][20]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][21]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [15]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][21]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][6]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [0]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][6]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][7]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [1]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][7]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][8]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [2]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][8]_srl2_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][9]_srl2 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 [3]),
        .Q(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][9]_srl2_n_0 ));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3] 
       (.A({\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(dac_aclk_3),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[4,3]_XOROUT_UNCONNECTED [7:0]));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][10]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [4]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][10]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][11]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [5]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][11]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][12]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [6]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][12]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][13]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [7]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][13]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][14]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [8]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][14]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][15]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [9]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][15]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][16]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [10]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][16]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][17]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [11]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][17]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][18]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [12]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][18]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][19]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [13]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][19]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][20]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [14]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][20]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][21]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][21]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][6]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [0]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][6]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][7]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [1]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][7]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][8]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [2]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][8]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][9]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [3]),
        .Q(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][9]_srl3_n_0 ));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3] 
       (.A({\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(dac_aclk_4),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[5,3]_XOROUT_UNCONNECTED [7:0]));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][10]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [4]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][10]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][11]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [5]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][11]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][12]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [6]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][12]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][13]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [7]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][13]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][14]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [8]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][14]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][15]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [9]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][15]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][16]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [10]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][16]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][17]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [11]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][17]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][18]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [12]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][18]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][19]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [13]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][19]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][20]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [14]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][20]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][21]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][21]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][6]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [0]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][6]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][7]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [1]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][7]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][8]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [2]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][8]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][9]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [3]),
        .Q(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][9]_srl3_n_0 ));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3] 
       (.A({\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(dac_aclk_5),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[6,3]_XOROUT_UNCONNECTED [7:0]));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][10]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [4]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][10]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][11]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [5]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][11]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][12]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [6]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][12]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][13]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [7]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][13]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][14]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [8]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][14]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][15]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [9]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][15]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][16]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [10]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][16]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][17]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [11]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][17]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][18]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [12]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][18]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][19]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [13]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][19]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][20]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [14]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][20]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][21]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][21]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][6]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [0]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][6]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][7]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [1]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][7]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][8]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [2]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][8]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][9]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [3]),
        .Q(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][9]_srl3_n_0 ));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3] 
       (.A({\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(dac_aclk_6),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[3].b2_mult_out_reg[7,3]_XOROUT_UNCONNECTED [7:0]));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][10]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [4]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][10]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][11]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [5]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][11]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][12]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [6]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][12]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][13]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [7]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][13]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][14]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [8]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][14]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][15]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [9]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][15]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][16]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [10]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][16]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][17]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [11]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][17]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][18]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [12]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][18]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][19]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [13]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][19]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][20]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [14]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][20]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][21]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][21]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][6]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [0]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][6]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][7]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [1]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][7]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][8]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [2]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][8]_srl3_n_0 ));
  (* srl_bus_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4] " *) 
  (* srl_name = "\U0/TX_BLOCK_AP_v2I_inst/FILTER_Q/b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][9]_srl3 " *) 
  SRL16E \b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_aclk),
        .D(\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [3]),
        .Q(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][9]_srl3_n_0 ));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0] 
       (.A({\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_P_UNCONNECTED [47:22],m01_axis_tdata[31:16],\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_100_[0] ,\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_101_[0] ,\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_102_[0] ,\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_103_[0] ,\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_104_[0] ,\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg_n_105_[0] }),
        .PATTERNBDETECT(\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\m01_axis_tdata[31] ),
        .PCOUT(\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]_XOROUT_UNCONNECTED [7:0]));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__0 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__0_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [14]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__1 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__1_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [13]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__10 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__10_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [4]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__11 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__11_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [3]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__12 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__12_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [2]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__13 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__13_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [1]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [0]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_1 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [15]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__2 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__2_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [12]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__3 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__3_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [11]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__4 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__4_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [10]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__5 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__5_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [9]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__6 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__6_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [8]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__7 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__7_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [7]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__8 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__8_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [6]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__9 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__9_0 ),
        .Q(\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 [5]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][10]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][10]_srl2_n_0 ),
        .Q(m01_axis_tdata[4]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][11]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][11]_srl2_n_0 ),
        .Q(m01_axis_tdata[5]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][12]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][12]_srl2_n_0 ),
        .Q(m01_axis_tdata[6]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][13]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][13]_srl2_n_0 ),
        .Q(m01_axis_tdata[7]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][14]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][14]_srl2_n_0 ),
        .Q(m01_axis_tdata[8]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][15]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][15]_srl2_n_0 ),
        .Q(m01_axis_tdata[9]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][16]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][16]_srl2_n_0 ),
        .Q(m01_axis_tdata[10]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][17]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][17]_srl2_n_0 ),
        .Q(m01_axis_tdata[11]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][18]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][18]_srl2_n_0 ),
        .Q(m01_axis_tdata[12]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][19]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][19]_srl2_n_0 ),
        .Q(m01_axis_tdata[13]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][20]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][20]_srl2_n_0 ),
        .Q(m01_axis_tdata[14]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][21]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][21]_srl2_n_0 ),
        .Q(m01_axis_tdata[15]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][6]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][6]_srl2_n_0 ),
        .Q(m01_axis_tdata[0]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][7]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][7]_srl2_n_0 ),
        .Q(m01_axis_tdata[1]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][8]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][8]_srl2_n_0 ),
        .Q(m01_axis_tdata[2]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[0].b3_add_out2_reg[0][9]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[0].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[0,4][9]_srl2_n_0 ),
        .Q(m01_axis_tdata[3]),
        .R(1'b0));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1] 
       (.A({\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_P_UNCONNECTED [47:22],m01_axis_tdata[63:48],\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_100_[1] ,\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_101_[1] ,\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_102_[1] ,\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_103_[1] ,\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_104_[1] ,\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg_n_105_[1] }),
        .PATTERNBDETECT(\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\m01_axis_tdata[63] ),
        .PCOUT(\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]_XOROUT_UNCONNECTED [7:0]));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__0 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__0_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [14]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__1 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__1_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [13]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__10 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__10_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [4]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__11 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__11_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [3]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__12 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__12_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [2]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__13 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__13_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [1]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__14 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__14_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [0]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_1 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [15]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__2 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__2_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [12]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__3 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__3_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [11]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__4 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__4_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [10]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__5 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__5_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [9]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__6 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__6_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [8]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__7 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__7_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [7]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__8 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__8_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [6]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__9 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__9_0 ),
        .Q(\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 [5]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][10]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][10]_srl2_n_0 ),
        .Q(m01_axis_tdata[36]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][11]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][11]_srl2_n_0 ),
        .Q(m01_axis_tdata[37]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][12]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][12]_srl2_n_0 ),
        .Q(m01_axis_tdata[38]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][13]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][13]_srl2_n_0 ),
        .Q(m01_axis_tdata[39]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][14]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][14]_srl2_n_0 ),
        .Q(m01_axis_tdata[40]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][15]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][15]_srl2_n_0 ),
        .Q(m01_axis_tdata[41]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][16]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][16]_srl2_n_0 ),
        .Q(m01_axis_tdata[42]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][17]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][17]_srl2_n_0 ),
        .Q(m01_axis_tdata[43]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][18]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][18]_srl2_n_0 ),
        .Q(m01_axis_tdata[44]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][19]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][19]_srl2_n_0 ),
        .Q(m01_axis_tdata[45]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][20]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][20]_srl2_n_0 ),
        .Q(m01_axis_tdata[46]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][21]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][21]_srl2_n_0 ),
        .Q(m01_axis_tdata[47]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][6]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][6]_srl2_n_0 ),
        .Q(m01_axis_tdata[32]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][7]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][7]_srl2_n_0 ),
        .Q(m01_axis_tdata[33]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][8]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][8]_srl2_n_0 ),
        .Q(m01_axis_tdata[34]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[1].b3_add_out2_reg[1][9]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[1].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[1,4][9]_srl2_n_0 ),
        .Q(m01_axis_tdata[35]),
        .R(1'b0));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2] 
       (.A({D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_P_UNCONNECTED [47:22],m01_axis_tdata[95:80],\b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_100_[2] ,\b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_101_[2] ,\b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_102_[2] ,\b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_103_[2] ,\b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_104_[2] ,\b3_OUTPUT_ADD_FG[2].b3_add_out1_reg_n_105_[2] }),
        .PATTERNBDETECT(\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\m01_axis_tdata[95] ),
        .PCOUT(\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b3_OUTPUT_ADD_FG[2].b3_add_out1_reg[2]_XOROUT_UNCONNECTED [7:0]));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][10]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][10]_srl2_n_0 ),
        .Q(m01_axis_tdata[68]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][11]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][11]_srl2_n_0 ),
        .Q(m01_axis_tdata[69]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][12]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][12]_srl2_n_0 ),
        .Q(m01_axis_tdata[70]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][13]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][13]_srl2_n_0 ),
        .Q(m01_axis_tdata[71]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][14]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][14]_srl2_n_0 ),
        .Q(m01_axis_tdata[72]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][15]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][15]_srl2_n_0 ),
        .Q(m01_axis_tdata[73]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][16]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][16]_srl2_n_0 ),
        .Q(m01_axis_tdata[74]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][17]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][17]_srl2_n_0 ),
        .Q(m01_axis_tdata[75]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][18]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][18]_srl2_n_0 ),
        .Q(m01_axis_tdata[76]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][19]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][19]_srl2_n_0 ),
        .Q(m01_axis_tdata[77]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][20]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][20]_srl2_n_0 ),
        .Q(m01_axis_tdata[78]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][21]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][21]_srl2_n_0 ),
        .Q(m01_axis_tdata[79]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][6]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][6]_srl2_n_0 ),
        .Q(m01_axis_tdata[64]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][7]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][7]_srl2_n_0 ),
        .Q(m01_axis_tdata[65]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][8]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][8]_srl2_n_0 ),
        .Q(m01_axis_tdata[66]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[2].b3_add_out2_reg[2][9]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[2].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[2,4][9]_srl2_n_0 ),
        .Q(m01_axis_tdata[67]),
        .R(1'b0));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3] 
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_P_UNCONNECTED [47:22],m01_axis_tdata[127:112],\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_100_[3] ,\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_101_[3] ,\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_102_[3] ,\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_103_[3] ,\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_104_[3] ,\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg_n_105_[3] }),
        .PATTERNBDETECT(\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\m01_axis_tdata[127] ),
        .PCOUT(\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]_XOROUT_UNCONNECTED [7:0]));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__0 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__0_0 ),
        .Q(A[14]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__1 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__1_0 ),
        .Q(A[13]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__10 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__10_0 ),
        .Q(A[4]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__11 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__11_0 ),
        .Q(A[3]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__12 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__12_0 ),
        .Q(A[2]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__13 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__13_0 ),
        .Q(A[1]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__14 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__14_0 ),
        .Q(A[0]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15_0 ),
        .Q(A[15]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__2 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__2_0 ),
        .Q(A[12]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__3 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__3_0 ),
        .Q(A[11]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__4 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__4_0 ),
        .Q(A[10]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__5 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__5_0 ),
        .Q(A[9]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__6 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__6_0 ),
        .Q(A[8]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__7 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__7_0 ),
        .Q(A[7]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__8 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__8_0 ),
        .Q(A[6]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__9 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__9_0 ),
        .Q(A[5]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][10]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][10]_srl2_n_0 ),
        .Q(m01_axis_tdata[100]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][11]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][11]_srl2_n_0 ),
        .Q(m01_axis_tdata[101]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][12]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][12]_srl2_n_0 ),
        .Q(m01_axis_tdata[102]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][13]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][13]_srl2_n_0 ),
        .Q(m01_axis_tdata[103]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][14]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][14]_srl2_n_0 ),
        .Q(m01_axis_tdata[104]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][15]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][15]_srl2_n_0 ),
        .Q(m01_axis_tdata[105]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][16]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][16]_srl2_n_0 ),
        .Q(m01_axis_tdata[106]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][17]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][17]_srl2_n_0 ),
        .Q(m01_axis_tdata[107]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][18]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][18]_srl2_n_0 ),
        .Q(m01_axis_tdata[108]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][19]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][19]_srl2_n_0 ),
        .Q(m01_axis_tdata[109]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][20]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][20]_srl2_n_0 ),
        .Q(m01_axis_tdata[110]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][21]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][21]_srl2_n_0 ),
        .Q(m01_axis_tdata[111]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][6]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][6]_srl2_n_0 ),
        .Q(m01_axis_tdata[96]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][7]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][7]_srl2_n_0 ),
        .Q(m01_axis_tdata[97]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][8]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][8]_srl2_n_0 ),
        .Q(m01_axis_tdata[98]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[3].b3_add_out2_reg[3][9]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[3].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[3,4][9]_srl2_n_0 ),
        .Q(m01_axis_tdata[99]),
        .R(1'b0));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4] 
       (.A({\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_P_UNCONNECTED [47:22],m01_axis_tdata[159:144],\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_100_[4] ,\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_101_[4] ,\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_102_[4] ,\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_103_[4] ,\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_104_[4] ,\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg_n_105_[4] }),
        .PATTERNBDETECT(\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\m01_axis_tdata[159] ),
        .PCOUT(\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]_XOROUT_UNCONNECTED [7:0]));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__0 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__0_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [14]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__1 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__1_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [13]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__10 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__10_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [4]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__11 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__11_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [3]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__12 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__12_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [2]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__13 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__13_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [1]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__14 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__14_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [0]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_1 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [15]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__2 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__2_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [12]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__3 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__3_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [11]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__4 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__4_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [10]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__5 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__5_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [9]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__6 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__6_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [8]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__7 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__7_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [7]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__8 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__8_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [6]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__9 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__9_0 ),
        .Q(\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 [5]),
        .R(dac_aresetn_0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][10]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][10]_srl3_n_0 ),
        .Q(m01_axis_tdata[132]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][11]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][11]_srl3_n_0 ),
        .Q(m01_axis_tdata[133]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][12]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][12]_srl3_n_0 ),
        .Q(m01_axis_tdata[134]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][13]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][13]_srl3_n_0 ),
        .Q(m01_axis_tdata[135]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][14]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][14]_srl3_n_0 ),
        .Q(m01_axis_tdata[136]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][15]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][15]_srl3_n_0 ),
        .Q(m01_axis_tdata[137]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][16]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][16]_srl3_n_0 ),
        .Q(m01_axis_tdata[138]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][17]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][17]_srl3_n_0 ),
        .Q(m01_axis_tdata[139]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][18]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][18]_srl3_n_0 ),
        .Q(m01_axis_tdata[140]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][19]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][19]_srl3_n_0 ),
        .Q(m01_axis_tdata[141]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][20]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][20]_srl3_n_0 ),
        .Q(m01_axis_tdata[142]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][21]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][21]_srl3_n_0 ),
        .Q(m01_axis_tdata[143]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][6]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][6]_srl3_n_0 ),
        .Q(m01_axis_tdata[128]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][7]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][7]_srl3_n_0 ),
        .Q(m01_axis_tdata[129]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][8]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][8]_srl3_n_0 ),
        .Q(m01_axis_tdata[130]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[4].b3_add_out2_reg[4][9]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[4].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[4,4][9]_srl3_n_0 ),
        .Q(m01_axis_tdata[131]),
        .R(1'b0));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5] 
       (.A({D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_P_UNCONNECTED [47:22],m01_axis_tdata[191:176],\b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_100_[5] ,\b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_101_[5] ,\b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_102_[5] ,\b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_103_[5] ,\b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_104_[5] ,\b3_OUTPUT_ADD_FG[5].b3_add_out1_reg_n_105_[5] }),
        .PATTERNBDETECT(\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\m01_axis_tdata[191] ),
        .PCOUT(\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b3_OUTPUT_ADD_FG[5].b3_add_out1_reg[5]_XOROUT_UNCONNECTED [7:0]));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][10]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][10]_srl3_n_0 ),
        .Q(m01_axis_tdata[164]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][11]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][11]_srl3_n_0 ),
        .Q(m01_axis_tdata[165]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][12]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][12]_srl3_n_0 ),
        .Q(m01_axis_tdata[166]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][13]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][13]_srl3_n_0 ),
        .Q(m01_axis_tdata[167]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][14]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][14]_srl3_n_0 ),
        .Q(m01_axis_tdata[168]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][15]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][15]_srl3_n_0 ),
        .Q(m01_axis_tdata[169]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][16]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][16]_srl3_n_0 ),
        .Q(m01_axis_tdata[170]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][17]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][17]_srl3_n_0 ),
        .Q(m01_axis_tdata[171]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][18]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][18]_srl3_n_0 ),
        .Q(m01_axis_tdata[172]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][19]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][19]_srl3_n_0 ),
        .Q(m01_axis_tdata[173]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][20]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][20]_srl3_n_0 ),
        .Q(m01_axis_tdata[174]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][21]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][21]_srl3_n_0 ),
        .Q(m01_axis_tdata[175]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][6]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][6]_srl3_n_0 ),
        .Q(m01_axis_tdata[160]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][7]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][7]_srl3_n_0 ),
        .Q(m01_axis_tdata[161]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][8]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][8]_srl3_n_0 ),
        .Q(m01_axis_tdata[162]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[5].b3_add_out2_reg[5][9]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[5].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[5,4][9]_srl3_n_0 ),
        .Q(m01_axis_tdata[163]),
        .R(1'b0));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6] 
       (.A({\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 [15],\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_P_UNCONNECTED [47:22],m01_axis_tdata[223:208],\b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_100_[6] ,\b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_101_[6] ,\b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_102_[6] ,\b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_103_[6] ,\b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_104_[6] ,\b3_OUTPUT_ADD_FG[6].b3_add_out1_reg_n_105_[6] }),
        .PATTERNBDETECT(\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\m01_axis_tdata[223] ),
        .PCOUT(\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b3_OUTPUT_ADD_FG[6].b3_add_out1_reg[6]_XOROUT_UNCONNECTED [7:0]));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][10]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][10]_srl3_n_0 ),
        .Q(m01_axis_tdata[196]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][11]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][11]_srl3_n_0 ),
        .Q(m01_axis_tdata[197]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][12]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][12]_srl3_n_0 ),
        .Q(m01_axis_tdata[198]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][13]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][13]_srl3_n_0 ),
        .Q(m01_axis_tdata[199]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][14]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][14]_srl3_n_0 ),
        .Q(m01_axis_tdata[200]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][15]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][15]_srl3_n_0 ),
        .Q(m01_axis_tdata[201]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][16]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][16]_srl3_n_0 ),
        .Q(m01_axis_tdata[202]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][17]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][17]_srl3_n_0 ),
        .Q(m01_axis_tdata[203]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][18]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][18]_srl3_n_0 ),
        .Q(m01_axis_tdata[204]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][19]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][19]_srl3_n_0 ),
        .Q(m01_axis_tdata[205]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][20]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][20]_srl3_n_0 ),
        .Q(m01_axis_tdata[206]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][21]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][21]_srl3_n_0 ),
        .Q(m01_axis_tdata[207]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][6]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][6]_srl3_n_0 ),
        .Q(m01_axis_tdata[192]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][7]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][7]_srl3_n_0 ),
        .Q(m01_axis_tdata[193]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][8]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][8]_srl3_n_0 ),
        .Q(m01_axis_tdata[194]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[6].b3_add_out2_reg[6][9]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[6].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[6,4][9]_srl3_n_0 ),
        .Q(m01_axis_tdata[195]),
        .R(1'b0));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    \b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7] 
       (.A({\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 [15],\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(dac_aclk),
        .D({\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][15] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][14] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][13] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][12] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][11] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][10] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][9] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][8] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][7] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][6] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][5] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][4] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][3] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][2] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][1] ,\b0_PRE_FILT_SHAPE_r_reg_n_0_[6][0] }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_P_UNCONNECTED [47:22],m01_axis_tdata[255:240],\b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_100_[7] ,\b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_101_[7] ,\b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_102_[7] ,\b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_103_[7] ,\b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_104_[7] ,\b3_OUTPUT_ADD_FG[7].b3_add_out1_reg_n_105_[7] }),
        .PATTERNBDETECT(\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\m01_axis_tdata[255] ),
        .PCOUT(\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_UNDERFLOW_UNCONNECTED ),
        .XOROUT(\NLW_b3_OUTPUT_ADD_FG[7].b3_add_out1_reg[7]_XOROUT_UNCONNECTED [7:0]));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][10]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][10]_srl3_n_0 ),
        .Q(m01_axis_tdata[228]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][11]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][11]_srl3_n_0 ),
        .Q(m01_axis_tdata[229]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][12]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][12]_srl3_n_0 ),
        .Q(m01_axis_tdata[230]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][13]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][13]_srl3_n_0 ),
        .Q(m01_axis_tdata[231]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][14]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][14]_srl3_n_0 ),
        .Q(m01_axis_tdata[232]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][15]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][15]_srl3_n_0 ),
        .Q(m01_axis_tdata[233]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][16]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][16]_srl3_n_0 ),
        .Q(m01_axis_tdata[234]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][17]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][17]_srl3_n_0 ),
        .Q(m01_axis_tdata[235]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][18]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][18]_srl3_n_0 ),
        .Q(m01_axis_tdata[236]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][19]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][19]_srl3_n_0 ),
        .Q(m01_axis_tdata[237]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][20]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][20]_srl3_n_0 ),
        .Q(m01_axis_tdata[238]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][21]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][21]_srl3_n_0 ),
        .Q(m01_axis_tdata[239]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][6]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][6]_srl3_n_0 ),
        .Q(m01_axis_tdata[224]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][7]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][7]_srl3_n_0 ),
        .Q(m01_axis_tdata[225]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][8]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][8]_srl3_n_0 ),
        .Q(m01_axis_tdata[226]),
        .R(1'b0));
  FDRE \b3_OUTPUT_ADD_FG[7].b3_add_out2_reg[7][9]__0 
       (.C(dac_aclk),
        .CE(1'b1),
        .D(\b2_FILTER_MULT_GEN_P[7].b2_FILTER_MULT_GEN_COEFF[4].b2_mult_out_reg[7,4][9]_srl3_n_0 ),
        .Q(m01_axis_tdata[227]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5
       (.I0(\state1_inferred__0/i__carry [7]),
        .I1(\state1_inferred__0/i__carry_0 [7]),
        .I2(\state1_inferred__0/i__carry [6]),
        .I3(\state1_inferred__0/i__carry_0 [6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6
       (.I0(\state1_inferred__0/i__carry [5]),
        .I1(\state1_inferred__0/i__carry_0 [5]),
        .I2(\state1_inferred__0/i__carry [4]),
        .I3(\state1_inferred__0/i__carry_0 [4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7
       (.I0(\state1_inferred__0/i__carry [3]),
        .I1(\state1_inferred__0/i__carry_0 [3]),
        .I2(\state1_inferred__0/i__carry [2]),
        .I3(\state1_inferred__0/i__carry_0 [2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8
       (.I0(\state1_inferred__0/i__carry [1]),
        .I1(\state1_inferred__0/i__carry_0 [1]),
        .I2(\state1_inferred__0/i__carry [0]),
        .I3(\state1_inferred__0/i__carry_0 [0]),
        .O(S[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TX_BLOCK_AP_v2
   (m00_axis_tdata,
    m01_axis_tdata,
    s00_axis_tready,
    \PAYLOAD_i_reg[15]_0 ,
    TIMER_i_reg,
    CO,
    \slv_reg0_reg[30] ,
    \b1_N_TRN_i_reg[7]_0 ,
    \TIMER_i_reg[0]_0 ,
    Q,
    dac_aclk,
    aresetn,
    aclk,
    s00_axis_tvalid,
    s00_axis_tdata,
    s00_axis_tkeep,
    s00_axis_tlast,
    dac_aresetn,
    O,
    \TIMER_i_reg[15]_0 ,
    \TIMER_i_reg[23]_0 ,
    \TIMER_i_reg[31]_0 ,
    DI,
    \state1_inferred__1/i__carry__0_0 ,
    S,
    \state1_inferred__4/i__carry__0_0 ,
    \TIMER_i_reg[7]_0 ,
    \TIMER_i_reg[7]_1 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ,
    m00_axis_tready,
    \state1_inferred__0/i__carry_0 ,
    D,
    \state1_inferred__1/i__carry__0_1 ,
    \state1_inferred__4/i__carry__0_1 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] );
  output [255:0]m00_axis_tdata;
  output [255:0]m01_axis_tdata;
  output s00_axis_tready;
  output [13:0]\PAYLOAD_i_reg[15]_0 ;
  output [31:0]TIMER_i_reg;
  output [0:0]CO;
  output [0:0]\slv_reg0_reg[30] ;
  output [7:0]\b1_N_TRN_i_reg[7]_0 ;
  output [0:0]\TIMER_i_reg[0]_0 ;
  inout [1:0]Q;
  input dac_aclk;
  input aresetn;
  input aclk;
  input s00_axis_tvalid;
  input [255:0]s00_axis_tdata;
  input [31:0]s00_axis_tkeep;
  input s00_axis_tlast;
  input dac_aresetn;
  input [7:0]O;
  input [7:0]\TIMER_i_reg[15]_0 ;
  input [7:0]\TIMER_i_reg[23]_0 ;
  input [7:0]\TIMER_i_reg[31]_0 ;
  input [3:0]DI;
  input [6:0]\state1_inferred__1/i__carry__0_0 ;
  input [6:0]S;
  input [7:0]\state1_inferred__4/i__carry__0_0 ;
  input [7:0]\TIMER_i_reg[7]_0 ;
  input [0:0]\TIMER_i_reg[7]_1 ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ;
  input m00_axis_tready;
  input [11:0]\state1_inferred__0/i__carry_0 ;
  input [0:0]D;
  input \state1_inferred__1/i__carry__0_1 ;
  input [29:0]\state1_inferred__4/i__carry__0_1 ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ;

  wire [15:0]A;
  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire \EDMG_CEF_i[0]_i_10_n_0 ;
  wire \EDMG_CEF_i[0]_i_1_n_0 ;
  wire \EDMG_CEF_i[0]_i_3_n_0 ;
  wire \EDMG_CEF_i[0]_i_4_n_0 ;
  wire \EDMG_CEF_i[0]_i_5_n_0 ;
  wire \EDMG_CEF_i[0]_i_6_n_0 ;
  wire \EDMG_CEF_i[0]_i_7_n_0 ;
  wire \EDMG_CEF_i[0]_i_8_n_0 ;
  wire \EDMG_CEF_i[0]_i_9_n_0 ;
  wire \EDMG_CEF_i[16]_i_2_n_0 ;
  wire \EDMG_CEF_i[16]_i_3_n_0 ;
  wire \EDMG_CEF_i[16]_i_4_n_0 ;
  wire \EDMG_CEF_i[16]_i_5_n_0 ;
  wire \EDMG_CEF_i[16]_i_6_n_0 ;
  wire \EDMG_CEF_i[16]_i_7_n_0 ;
  wire \EDMG_CEF_i[16]_i_8_n_0 ;
  wire \EDMG_CEF_i[16]_i_9_n_0 ;
  wire \EDMG_CEF_i[24]_i_2_n_0 ;
  wire \EDMG_CEF_i[24]_i_3_n_0 ;
  wire \EDMG_CEF_i[24]_i_4_n_0 ;
  wire \EDMG_CEF_i[24]_i_5_n_0 ;
  wire \EDMG_CEF_i[24]_i_6_n_0 ;
  wire \EDMG_CEF_i[24]_i_7_n_0 ;
  wire \EDMG_CEF_i[24]_i_8_n_0 ;
  wire \EDMG_CEF_i[24]_i_9_n_0 ;
  wire \EDMG_CEF_i[8]_i_2_n_0 ;
  wire \EDMG_CEF_i[8]_i_3_n_0 ;
  wire \EDMG_CEF_i[8]_i_4_n_0 ;
  wire \EDMG_CEF_i[8]_i_5_n_0 ;
  wire \EDMG_CEF_i[8]_i_6_n_0 ;
  wire \EDMG_CEF_i[8]_i_7_n_0 ;
  wire \EDMG_CEF_i[8]_i_8_n_0 ;
  wire \EDMG_CEF_i[8]_i_9_n_0 ;
  wire [31:0]EDMG_CEF_i_reg;
  wire \EDMG_CEF_i_reg[0]_i_2_n_0 ;
  wire \EDMG_CEF_i_reg[0]_i_2_n_1 ;
  wire \EDMG_CEF_i_reg[0]_i_2_n_10 ;
  wire \EDMG_CEF_i_reg[0]_i_2_n_11 ;
  wire \EDMG_CEF_i_reg[0]_i_2_n_12 ;
  wire \EDMG_CEF_i_reg[0]_i_2_n_13 ;
  wire \EDMG_CEF_i_reg[0]_i_2_n_14 ;
  wire \EDMG_CEF_i_reg[0]_i_2_n_15 ;
  wire \EDMG_CEF_i_reg[0]_i_2_n_2 ;
  wire \EDMG_CEF_i_reg[0]_i_2_n_3 ;
  wire \EDMG_CEF_i_reg[0]_i_2_n_4 ;
  wire \EDMG_CEF_i_reg[0]_i_2_n_5 ;
  wire \EDMG_CEF_i_reg[0]_i_2_n_6 ;
  wire \EDMG_CEF_i_reg[0]_i_2_n_7 ;
  wire \EDMG_CEF_i_reg[0]_i_2_n_8 ;
  wire \EDMG_CEF_i_reg[0]_i_2_n_9 ;
  wire \EDMG_CEF_i_reg[16]_i_1_n_0 ;
  wire \EDMG_CEF_i_reg[16]_i_1_n_1 ;
  wire \EDMG_CEF_i_reg[16]_i_1_n_10 ;
  wire \EDMG_CEF_i_reg[16]_i_1_n_11 ;
  wire \EDMG_CEF_i_reg[16]_i_1_n_12 ;
  wire \EDMG_CEF_i_reg[16]_i_1_n_13 ;
  wire \EDMG_CEF_i_reg[16]_i_1_n_14 ;
  wire \EDMG_CEF_i_reg[16]_i_1_n_15 ;
  wire \EDMG_CEF_i_reg[16]_i_1_n_2 ;
  wire \EDMG_CEF_i_reg[16]_i_1_n_3 ;
  wire \EDMG_CEF_i_reg[16]_i_1_n_4 ;
  wire \EDMG_CEF_i_reg[16]_i_1_n_5 ;
  wire \EDMG_CEF_i_reg[16]_i_1_n_6 ;
  wire \EDMG_CEF_i_reg[16]_i_1_n_7 ;
  wire \EDMG_CEF_i_reg[16]_i_1_n_8 ;
  wire \EDMG_CEF_i_reg[16]_i_1_n_9 ;
  wire \EDMG_CEF_i_reg[24]_i_1_n_1 ;
  wire \EDMG_CEF_i_reg[24]_i_1_n_10 ;
  wire \EDMG_CEF_i_reg[24]_i_1_n_11 ;
  wire \EDMG_CEF_i_reg[24]_i_1_n_12 ;
  wire \EDMG_CEF_i_reg[24]_i_1_n_13 ;
  wire \EDMG_CEF_i_reg[24]_i_1_n_14 ;
  wire \EDMG_CEF_i_reg[24]_i_1_n_15 ;
  wire \EDMG_CEF_i_reg[24]_i_1_n_2 ;
  wire \EDMG_CEF_i_reg[24]_i_1_n_3 ;
  wire \EDMG_CEF_i_reg[24]_i_1_n_4 ;
  wire \EDMG_CEF_i_reg[24]_i_1_n_5 ;
  wire \EDMG_CEF_i_reg[24]_i_1_n_6 ;
  wire \EDMG_CEF_i_reg[24]_i_1_n_7 ;
  wire \EDMG_CEF_i_reg[24]_i_1_n_8 ;
  wire \EDMG_CEF_i_reg[24]_i_1_n_9 ;
  wire \EDMG_CEF_i_reg[8]_i_1_n_0 ;
  wire \EDMG_CEF_i_reg[8]_i_1_n_1 ;
  wire \EDMG_CEF_i_reg[8]_i_1_n_10 ;
  wire \EDMG_CEF_i_reg[8]_i_1_n_11 ;
  wire \EDMG_CEF_i_reg[8]_i_1_n_12 ;
  wire \EDMG_CEF_i_reg[8]_i_1_n_13 ;
  wire \EDMG_CEF_i_reg[8]_i_1_n_14 ;
  wire \EDMG_CEF_i_reg[8]_i_1_n_15 ;
  wire \EDMG_CEF_i_reg[8]_i_1_n_2 ;
  wire \EDMG_CEF_i_reg[8]_i_1_n_3 ;
  wire \EDMG_CEF_i_reg[8]_i_1_n_4 ;
  wire \EDMG_CEF_i_reg[8]_i_1_n_5 ;
  wire \EDMG_CEF_i_reg[8]_i_1_n_6 ;
  wire \EDMG_CEF_i_reg[8]_i_1_n_7 ;
  wire \EDMG_CEF_i_reg[8]_i_1_n_8 ;
  wire \EDMG_CEF_i_reg[8]_i_1_n_9 ;
  wire \EDMG_TRN_i[0]_i_10_n_0 ;
  wire \EDMG_TRN_i[0]_i_1_n_0 ;
  wire \EDMG_TRN_i[0]_i_3_n_0 ;
  wire \EDMG_TRN_i[0]_i_4_n_0 ;
  wire \EDMG_TRN_i[0]_i_5_n_0 ;
  wire \EDMG_TRN_i[0]_i_6_n_0 ;
  wire \EDMG_TRN_i[0]_i_7_n_0 ;
  wire \EDMG_TRN_i[0]_i_8_n_0 ;
  wire \EDMG_TRN_i[0]_i_9_n_0 ;
  wire \EDMG_TRN_i[16]_i_2_n_0 ;
  wire \EDMG_TRN_i[16]_i_3_n_0 ;
  wire \EDMG_TRN_i[16]_i_4_n_0 ;
  wire \EDMG_TRN_i[16]_i_5_n_0 ;
  wire \EDMG_TRN_i[16]_i_6_n_0 ;
  wire \EDMG_TRN_i[16]_i_7_n_0 ;
  wire \EDMG_TRN_i[16]_i_8_n_0 ;
  wire \EDMG_TRN_i[16]_i_9_n_0 ;
  wire \EDMG_TRN_i[24]_i_2_n_0 ;
  wire \EDMG_TRN_i[24]_i_3_n_0 ;
  wire \EDMG_TRN_i[24]_i_4_n_0 ;
  wire \EDMG_TRN_i[24]_i_5_n_0 ;
  wire \EDMG_TRN_i[24]_i_6_n_0 ;
  wire \EDMG_TRN_i[24]_i_7_n_0 ;
  wire \EDMG_TRN_i[24]_i_8_n_0 ;
  wire \EDMG_TRN_i[24]_i_9_n_0 ;
  wire \EDMG_TRN_i[8]_i_2_n_0 ;
  wire \EDMG_TRN_i[8]_i_3_n_0 ;
  wire \EDMG_TRN_i[8]_i_4_n_0 ;
  wire \EDMG_TRN_i[8]_i_5_n_0 ;
  wire \EDMG_TRN_i[8]_i_6_n_0 ;
  wire \EDMG_TRN_i[8]_i_7_n_0 ;
  wire \EDMG_TRN_i[8]_i_8_n_0 ;
  wire \EDMG_TRN_i[8]_i_9_n_0 ;
  wire [31:0]EDMG_TRN_i_reg;
  wire \EDMG_TRN_i_reg[0]_i_2_n_0 ;
  wire \EDMG_TRN_i_reg[0]_i_2_n_1 ;
  wire \EDMG_TRN_i_reg[0]_i_2_n_10 ;
  wire \EDMG_TRN_i_reg[0]_i_2_n_11 ;
  wire \EDMG_TRN_i_reg[0]_i_2_n_12 ;
  wire \EDMG_TRN_i_reg[0]_i_2_n_13 ;
  wire \EDMG_TRN_i_reg[0]_i_2_n_14 ;
  wire \EDMG_TRN_i_reg[0]_i_2_n_15 ;
  wire \EDMG_TRN_i_reg[0]_i_2_n_2 ;
  wire \EDMG_TRN_i_reg[0]_i_2_n_3 ;
  wire \EDMG_TRN_i_reg[0]_i_2_n_4 ;
  wire \EDMG_TRN_i_reg[0]_i_2_n_5 ;
  wire \EDMG_TRN_i_reg[0]_i_2_n_6 ;
  wire \EDMG_TRN_i_reg[0]_i_2_n_7 ;
  wire \EDMG_TRN_i_reg[0]_i_2_n_8 ;
  wire \EDMG_TRN_i_reg[0]_i_2_n_9 ;
  wire \EDMG_TRN_i_reg[16]_i_1_n_0 ;
  wire \EDMG_TRN_i_reg[16]_i_1_n_1 ;
  wire \EDMG_TRN_i_reg[16]_i_1_n_10 ;
  wire \EDMG_TRN_i_reg[16]_i_1_n_11 ;
  wire \EDMG_TRN_i_reg[16]_i_1_n_12 ;
  wire \EDMG_TRN_i_reg[16]_i_1_n_13 ;
  wire \EDMG_TRN_i_reg[16]_i_1_n_14 ;
  wire \EDMG_TRN_i_reg[16]_i_1_n_15 ;
  wire \EDMG_TRN_i_reg[16]_i_1_n_2 ;
  wire \EDMG_TRN_i_reg[16]_i_1_n_3 ;
  wire \EDMG_TRN_i_reg[16]_i_1_n_4 ;
  wire \EDMG_TRN_i_reg[16]_i_1_n_5 ;
  wire \EDMG_TRN_i_reg[16]_i_1_n_6 ;
  wire \EDMG_TRN_i_reg[16]_i_1_n_7 ;
  wire \EDMG_TRN_i_reg[16]_i_1_n_8 ;
  wire \EDMG_TRN_i_reg[16]_i_1_n_9 ;
  wire \EDMG_TRN_i_reg[24]_i_1_n_1 ;
  wire \EDMG_TRN_i_reg[24]_i_1_n_10 ;
  wire \EDMG_TRN_i_reg[24]_i_1_n_11 ;
  wire \EDMG_TRN_i_reg[24]_i_1_n_12 ;
  wire \EDMG_TRN_i_reg[24]_i_1_n_13 ;
  wire \EDMG_TRN_i_reg[24]_i_1_n_14 ;
  wire \EDMG_TRN_i_reg[24]_i_1_n_15 ;
  wire \EDMG_TRN_i_reg[24]_i_1_n_2 ;
  wire \EDMG_TRN_i_reg[24]_i_1_n_3 ;
  wire \EDMG_TRN_i_reg[24]_i_1_n_4 ;
  wire \EDMG_TRN_i_reg[24]_i_1_n_5 ;
  wire \EDMG_TRN_i_reg[24]_i_1_n_6 ;
  wire \EDMG_TRN_i_reg[24]_i_1_n_7 ;
  wire \EDMG_TRN_i_reg[24]_i_1_n_8 ;
  wire \EDMG_TRN_i_reg[24]_i_1_n_9 ;
  wire \EDMG_TRN_i_reg[8]_i_1_n_0 ;
  wire \EDMG_TRN_i_reg[8]_i_1_n_1 ;
  wire \EDMG_TRN_i_reg[8]_i_1_n_10 ;
  wire \EDMG_TRN_i_reg[8]_i_1_n_11 ;
  wire \EDMG_TRN_i_reg[8]_i_1_n_12 ;
  wire \EDMG_TRN_i_reg[8]_i_1_n_13 ;
  wire \EDMG_TRN_i_reg[8]_i_1_n_14 ;
  wire \EDMG_TRN_i_reg[8]_i_1_n_15 ;
  wire \EDMG_TRN_i_reg[8]_i_1_n_2 ;
  wire \EDMG_TRN_i_reg[8]_i_1_n_3 ;
  wire \EDMG_TRN_i_reg[8]_i_1_n_4 ;
  wire \EDMG_TRN_i_reg[8]_i_1_n_5 ;
  wire \EDMG_TRN_i_reg[8]_i_1_n_6 ;
  wire \EDMG_TRN_i_reg[8]_i_1_n_7 ;
  wire \EDMG_TRN_i_reg[8]_i_1_n_8 ;
  wire \EDMG_TRN_i_reg[8]_i_1_n_9 ;
  wire FILTER_I_n_0;
  wire FILTER_I_n_1;
  wire FILTER_I_n_10;
  wire FILTER_I_n_11;
  wire FILTER_I_n_12;
  wire FILTER_I_n_13;
  wire FILTER_I_n_14;
  wire FILTER_I_n_15;
  wire FILTER_I_n_2;
  wire FILTER_I_n_272;
  wire FILTER_I_n_273;
  wire FILTER_I_n_274;
  wire FILTER_I_n_275;
  wire FILTER_I_n_276;
  wire FILTER_I_n_277;
  wire FILTER_I_n_278;
  wire FILTER_I_n_279;
  wire FILTER_I_n_280;
  wire FILTER_I_n_281;
  wire FILTER_I_n_282;
  wire FILTER_I_n_283;
  wire FILTER_I_n_284;
  wire FILTER_I_n_285;
  wire FILTER_I_n_286;
  wire FILTER_I_n_287;
  wire FILTER_I_n_288;
  wire FILTER_I_n_289;
  wire FILTER_I_n_290;
  wire FILTER_I_n_291;
  wire FILTER_I_n_292;
  wire FILTER_I_n_293;
  wire FILTER_I_n_294;
  wire FILTER_I_n_295;
  wire FILTER_I_n_296;
  wire FILTER_I_n_297;
  wire FILTER_I_n_298;
  wire FILTER_I_n_299;
  wire FILTER_I_n_3;
  wire FILTER_I_n_300;
  wire FILTER_I_n_301;
  wire FILTER_I_n_302;
  wire FILTER_I_n_303;
  wire FILTER_I_n_304;
  wire FILTER_I_n_305;
  wire FILTER_I_n_306;
  wire FILTER_I_n_307;
  wire FILTER_I_n_308;
  wire FILTER_I_n_309;
  wire FILTER_I_n_310;
  wire FILTER_I_n_311;
  wire FILTER_I_n_312;
  wire FILTER_I_n_313;
  wire FILTER_I_n_314;
  wire FILTER_I_n_315;
  wire FILTER_I_n_316;
  wire FILTER_I_n_317;
  wire FILTER_I_n_318;
  wire FILTER_I_n_319;
  wire FILTER_I_n_320;
  wire FILTER_I_n_321;
  wire FILTER_I_n_322;
  wire FILTER_I_n_323;
  wire FILTER_I_n_324;
  wire FILTER_I_n_325;
  wire FILTER_I_n_326;
  wire FILTER_I_n_327;
  wire FILTER_I_n_328;
  wire FILTER_I_n_329;
  wire FILTER_I_n_330;
  wire FILTER_I_n_331;
  wire FILTER_I_n_332;
  wire FILTER_I_n_333;
  wire FILTER_I_n_334;
  wire FILTER_I_n_335;
  wire FILTER_I_n_336;
  wire FILTER_I_n_337;
  wire FILTER_I_n_338;
  wire FILTER_I_n_339;
  wire FILTER_I_n_340;
  wire FILTER_I_n_341;
  wire FILTER_I_n_342;
  wire FILTER_I_n_343;
  wire FILTER_I_n_344;
  wire FILTER_I_n_345;
  wire FILTER_I_n_346;
  wire FILTER_I_n_347;
  wire FILTER_I_n_348;
  wire FILTER_I_n_349;
  wire FILTER_I_n_350;
  wire FILTER_I_n_351;
  wire FILTER_I_n_352;
  wire FILTER_I_n_353;
  wire FILTER_I_n_354;
  wire FILTER_I_n_355;
  wire FILTER_I_n_356;
  wire FILTER_I_n_357;
  wire FILTER_I_n_358;
  wire FILTER_I_n_359;
  wire FILTER_I_n_360;
  wire FILTER_I_n_361;
  wire FILTER_I_n_362;
  wire FILTER_I_n_363;
  wire FILTER_I_n_364;
  wire FILTER_I_n_365;
  wire FILTER_I_n_366;
  wire FILTER_I_n_367;
  wire FILTER_I_n_368;
  wire FILTER_I_n_369;
  wire FILTER_I_n_370;
  wire FILTER_I_n_371;
  wire FILTER_I_n_372;
  wire FILTER_I_n_373;
  wire FILTER_I_n_374;
  wire FILTER_I_n_375;
  wire FILTER_I_n_376;
  wire FILTER_I_n_377;
  wire FILTER_I_n_378;
  wire FILTER_I_n_379;
  wire FILTER_I_n_380;
  wire FILTER_I_n_381;
  wire FILTER_I_n_382;
  wire FILTER_I_n_383;
  wire FILTER_I_n_384;
  wire FILTER_I_n_385;
  wire FILTER_I_n_386;
  wire FILTER_I_n_387;
  wire FILTER_I_n_388;
  wire FILTER_I_n_389;
  wire FILTER_I_n_390;
  wire FILTER_I_n_391;
  wire FILTER_I_n_392;
  wire FILTER_I_n_393;
  wire FILTER_I_n_394;
  wire FILTER_I_n_395;
  wire FILTER_I_n_396;
  wire FILTER_I_n_397;
  wire FILTER_I_n_398;
  wire FILTER_I_n_399;
  wire FILTER_I_n_4;
  wire FILTER_I_n_400;
  wire FILTER_I_n_401;
  wire FILTER_I_n_402;
  wire FILTER_I_n_403;
  wire FILTER_I_n_404;
  wire FILTER_I_n_405;
  wire FILTER_I_n_406;
  wire FILTER_I_n_407;
  wire FILTER_I_n_408;
  wire FILTER_I_n_409;
  wire FILTER_I_n_410;
  wire FILTER_I_n_411;
  wire FILTER_I_n_412;
  wire FILTER_I_n_413;
  wire FILTER_I_n_414;
  wire FILTER_I_n_415;
  wire FILTER_I_n_416;
  wire FILTER_I_n_417;
  wire FILTER_I_n_418;
  wire FILTER_I_n_419;
  wire FILTER_I_n_420;
  wire FILTER_I_n_421;
  wire FILTER_I_n_422;
  wire FILTER_I_n_423;
  wire FILTER_I_n_424;
  wire FILTER_I_n_425;
  wire FILTER_I_n_426;
  wire FILTER_I_n_427;
  wire FILTER_I_n_428;
  wire FILTER_I_n_429;
  wire FILTER_I_n_430;
  wire FILTER_I_n_431;
  wire FILTER_I_n_432;
  wire FILTER_I_n_433;
  wire FILTER_I_n_434;
  wire FILTER_I_n_435;
  wire FILTER_I_n_436;
  wire FILTER_I_n_437;
  wire FILTER_I_n_438;
  wire FILTER_I_n_439;
  wire FILTER_I_n_440;
  wire FILTER_I_n_441;
  wire FILTER_I_n_442;
  wire FILTER_I_n_443;
  wire FILTER_I_n_444;
  wire FILTER_I_n_445;
  wire FILTER_I_n_446;
  wire FILTER_I_n_447;
  wire FILTER_I_n_448;
  wire FILTER_I_n_449;
  wire FILTER_I_n_450;
  wire FILTER_I_n_451;
  wire FILTER_I_n_452;
  wire FILTER_I_n_453;
  wire FILTER_I_n_454;
  wire FILTER_I_n_455;
  wire FILTER_I_n_456;
  wire FILTER_I_n_457;
  wire FILTER_I_n_458;
  wire FILTER_I_n_459;
  wire FILTER_I_n_460;
  wire FILTER_I_n_461;
  wire FILTER_I_n_462;
  wire FILTER_I_n_463;
  wire FILTER_I_n_464;
  wire FILTER_I_n_465;
  wire FILTER_I_n_466;
  wire FILTER_I_n_467;
  wire FILTER_I_n_468;
  wire FILTER_I_n_469;
  wire FILTER_I_n_470;
  wire FILTER_I_n_471;
  wire FILTER_I_n_472;
  wire FILTER_I_n_473;
  wire FILTER_I_n_474;
  wire FILTER_I_n_475;
  wire FILTER_I_n_476;
  wire FILTER_I_n_477;
  wire FILTER_I_n_478;
  wire FILTER_I_n_479;
  wire FILTER_I_n_480;
  wire FILTER_I_n_481;
  wire FILTER_I_n_482;
  wire FILTER_I_n_483;
  wire FILTER_I_n_484;
  wire FILTER_I_n_485;
  wire FILTER_I_n_486;
  wire FILTER_I_n_487;
  wire FILTER_I_n_488;
  wire FILTER_I_n_489;
  wire FILTER_I_n_490;
  wire FILTER_I_n_491;
  wire FILTER_I_n_492;
  wire FILTER_I_n_493;
  wire FILTER_I_n_494;
  wire FILTER_I_n_495;
  wire FILTER_I_n_496;
  wire FILTER_I_n_497;
  wire FILTER_I_n_498;
  wire FILTER_I_n_499;
  wire FILTER_I_n_5;
  wire FILTER_I_n_500;
  wire FILTER_I_n_501;
  wire FILTER_I_n_502;
  wire FILTER_I_n_503;
  wire FILTER_I_n_504;
  wire FILTER_I_n_505;
  wire FILTER_I_n_506;
  wire FILTER_I_n_507;
  wire FILTER_I_n_508;
  wire FILTER_I_n_509;
  wire FILTER_I_n_510;
  wire FILTER_I_n_511;
  wire FILTER_I_n_512;
  wire FILTER_I_n_513;
  wire FILTER_I_n_514;
  wire FILTER_I_n_515;
  wire FILTER_I_n_516;
  wire FILTER_I_n_517;
  wire FILTER_I_n_518;
  wire FILTER_I_n_519;
  wire FILTER_I_n_520;
  wire FILTER_I_n_521;
  wire FILTER_I_n_522;
  wire FILTER_I_n_523;
  wire FILTER_I_n_524;
  wire FILTER_I_n_525;
  wire FILTER_I_n_526;
  wire FILTER_I_n_527;
  wire FILTER_I_n_528;
  wire FILTER_I_n_529;
  wire FILTER_I_n_530;
  wire FILTER_I_n_531;
  wire FILTER_I_n_532;
  wire FILTER_I_n_533;
  wire FILTER_I_n_534;
  wire FILTER_I_n_535;
  wire FILTER_I_n_536;
  wire FILTER_I_n_537;
  wire FILTER_I_n_538;
  wire FILTER_I_n_539;
  wire FILTER_I_n_540;
  wire FILTER_I_n_541;
  wire FILTER_I_n_542;
  wire FILTER_I_n_543;
  wire FILTER_I_n_544;
  wire FILTER_I_n_545;
  wire FILTER_I_n_546;
  wire FILTER_I_n_547;
  wire FILTER_I_n_548;
  wire FILTER_I_n_549;
  wire FILTER_I_n_550;
  wire FILTER_I_n_551;
  wire FILTER_I_n_552;
  wire FILTER_I_n_553;
  wire FILTER_I_n_554;
  wire FILTER_I_n_555;
  wire FILTER_I_n_556;
  wire FILTER_I_n_557;
  wire FILTER_I_n_558;
  wire FILTER_I_n_559;
  wire FILTER_I_n_560;
  wire FILTER_I_n_561;
  wire FILTER_I_n_562;
  wire FILTER_I_n_563;
  wire FILTER_I_n_564;
  wire FILTER_I_n_565;
  wire FILTER_I_n_566;
  wire FILTER_I_n_567;
  wire FILTER_I_n_568;
  wire FILTER_I_n_569;
  wire FILTER_I_n_570;
  wire FILTER_I_n_571;
  wire FILTER_I_n_572;
  wire FILTER_I_n_573;
  wire FILTER_I_n_574;
  wire FILTER_I_n_575;
  wire FILTER_I_n_576;
  wire FILTER_I_n_577;
  wire FILTER_I_n_578;
  wire FILTER_I_n_579;
  wire FILTER_I_n_580;
  wire FILTER_I_n_581;
  wire FILTER_I_n_582;
  wire FILTER_I_n_583;
  wire FILTER_I_n_584;
  wire FILTER_I_n_585;
  wire FILTER_I_n_586;
  wire FILTER_I_n_587;
  wire FILTER_I_n_588;
  wire FILTER_I_n_589;
  wire FILTER_I_n_590;
  wire FILTER_I_n_591;
  wire FILTER_I_n_592;
  wire FILTER_I_n_593;
  wire FILTER_I_n_594;
  wire FILTER_I_n_595;
  wire FILTER_I_n_596;
  wire FILTER_I_n_597;
  wire FILTER_I_n_598;
  wire FILTER_I_n_599;
  wire FILTER_I_n_6;
  wire FILTER_I_n_600;
  wire FILTER_I_n_601;
  wire FILTER_I_n_602;
  wire FILTER_I_n_603;
  wire FILTER_I_n_604;
  wire FILTER_I_n_605;
  wire FILTER_I_n_606;
  wire FILTER_I_n_607;
  wire FILTER_I_n_608;
  wire FILTER_I_n_609;
  wire FILTER_I_n_610;
  wire FILTER_I_n_611;
  wire FILTER_I_n_612;
  wire FILTER_I_n_613;
  wire FILTER_I_n_614;
  wire FILTER_I_n_615;
  wire FILTER_I_n_616;
  wire FILTER_I_n_617;
  wire FILTER_I_n_618;
  wire FILTER_I_n_619;
  wire FILTER_I_n_620;
  wire FILTER_I_n_621;
  wire FILTER_I_n_622;
  wire FILTER_I_n_623;
  wire FILTER_I_n_624;
  wire FILTER_I_n_625;
  wire FILTER_I_n_626;
  wire FILTER_I_n_627;
  wire FILTER_I_n_628;
  wire FILTER_I_n_629;
  wire FILTER_I_n_630;
  wire FILTER_I_n_631;
  wire FILTER_I_n_632;
  wire FILTER_I_n_633;
  wire FILTER_I_n_634;
  wire FILTER_I_n_635;
  wire FILTER_I_n_636;
  wire FILTER_I_n_637;
  wire FILTER_I_n_638;
  wire FILTER_I_n_639;
  wire FILTER_I_n_640;
  wire FILTER_I_n_641;
  wire FILTER_I_n_642;
  wire FILTER_I_n_643;
  wire FILTER_I_n_644;
  wire FILTER_I_n_645;
  wire FILTER_I_n_646;
  wire FILTER_I_n_647;
  wire FILTER_I_n_648;
  wire FILTER_I_n_649;
  wire FILTER_I_n_650;
  wire FILTER_I_n_651;
  wire FILTER_I_n_652;
  wire FILTER_I_n_653;
  wire FILTER_I_n_654;
  wire FILTER_I_n_655;
  wire FILTER_I_n_656;
  wire FILTER_I_n_657;
  wire FILTER_I_n_658;
  wire FILTER_I_n_659;
  wire FILTER_I_n_660;
  wire FILTER_I_n_661;
  wire FILTER_I_n_662;
  wire FILTER_I_n_663;
  wire FILTER_I_n_664;
  wire FILTER_I_n_665;
  wire FILTER_I_n_666;
  wire FILTER_I_n_667;
  wire FILTER_I_n_668;
  wire FILTER_I_n_669;
  wire FILTER_I_n_670;
  wire FILTER_I_n_671;
  wire FILTER_I_n_672;
  wire FILTER_I_n_673;
  wire FILTER_I_n_674;
  wire FILTER_I_n_675;
  wire FILTER_I_n_676;
  wire FILTER_I_n_677;
  wire FILTER_I_n_678;
  wire FILTER_I_n_679;
  wire FILTER_I_n_680;
  wire FILTER_I_n_681;
  wire FILTER_I_n_682;
  wire FILTER_I_n_683;
  wire FILTER_I_n_684;
  wire FILTER_I_n_685;
  wire FILTER_I_n_686;
  wire FILTER_I_n_687;
  wire FILTER_I_n_688;
  wire FILTER_I_n_689;
  wire FILTER_I_n_690;
  wire FILTER_I_n_691;
  wire FILTER_I_n_692;
  wire FILTER_I_n_693;
  wire FILTER_I_n_694;
  wire FILTER_I_n_695;
  wire FILTER_I_n_696;
  wire FILTER_I_n_697;
  wire FILTER_I_n_698;
  wire FILTER_I_n_699;
  wire FILTER_I_n_7;
  wire FILTER_I_n_700;
  wire FILTER_I_n_701;
  wire FILTER_I_n_702;
  wire FILTER_I_n_703;
  wire FILTER_I_n_704;
  wire FILTER_I_n_705;
  wire FILTER_I_n_706;
  wire FILTER_I_n_707;
  wire FILTER_I_n_708;
  wire FILTER_I_n_709;
  wire FILTER_I_n_710;
  wire FILTER_I_n_711;
  wire FILTER_I_n_712;
  wire FILTER_I_n_713;
  wire FILTER_I_n_714;
  wire FILTER_I_n_715;
  wire FILTER_I_n_716;
  wire FILTER_I_n_717;
  wire FILTER_I_n_718;
  wire FILTER_I_n_719;
  wire FILTER_I_n_720;
  wire FILTER_I_n_721;
  wire FILTER_I_n_722;
  wire FILTER_I_n_723;
  wire FILTER_I_n_724;
  wire FILTER_I_n_725;
  wire FILTER_I_n_726;
  wire FILTER_I_n_727;
  wire FILTER_I_n_728;
  wire FILTER_I_n_729;
  wire FILTER_I_n_730;
  wire FILTER_I_n_731;
  wire FILTER_I_n_732;
  wire FILTER_I_n_733;
  wire FILTER_I_n_734;
  wire FILTER_I_n_735;
  wire FILTER_I_n_736;
  wire FILTER_I_n_737;
  wire FILTER_I_n_738;
  wire FILTER_I_n_739;
  wire FILTER_I_n_740;
  wire FILTER_I_n_741;
  wire FILTER_I_n_742;
  wire FILTER_I_n_743;
  wire FILTER_I_n_744;
  wire FILTER_I_n_745;
  wire FILTER_I_n_746;
  wire FILTER_I_n_747;
  wire FILTER_I_n_748;
  wire FILTER_I_n_749;
  wire FILTER_I_n_750;
  wire FILTER_I_n_751;
  wire FILTER_I_n_752;
  wire FILTER_I_n_753;
  wire FILTER_I_n_754;
  wire FILTER_I_n_755;
  wire FILTER_I_n_756;
  wire FILTER_I_n_757;
  wire FILTER_I_n_758;
  wire FILTER_I_n_759;
  wire FILTER_I_n_760;
  wire FILTER_I_n_761;
  wire FILTER_I_n_762;
  wire FILTER_I_n_763;
  wire FILTER_I_n_764;
  wire FILTER_I_n_765;
  wire FILTER_I_n_766;
  wire FILTER_I_n_767;
  wire FILTER_I_n_768;
  wire FILTER_I_n_769;
  wire FILTER_I_n_770;
  wire FILTER_I_n_771;
  wire FILTER_I_n_772;
  wire FILTER_I_n_773;
  wire FILTER_I_n_774;
  wire FILTER_I_n_775;
  wire FILTER_I_n_776;
  wire FILTER_I_n_777;
  wire FILTER_I_n_778;
  wire FILTER_I_n_779;
  wire FILTER_I_n_780;
  wire FILTER_I_n_781;
  wire FILTER_I_n_782;
  wire FILTER_I_n_783;
  wire FILTER_I_n_784;
  wire FILTER_I_n_785;
  wire FILTER_I_n_786;
  wire FILTER_I_n_787;
  wire FILTER_I_n_788;
  wire FILTER_I_n_789;
  wire FILTER_I_n_790;
  wire FILTER_I_n_791;
  wire FILTER_I_n_792;
  wire FILTER_I_n_793;
  wire FILTER_I_n_794;
  wire FILTER_I_n_795;
  wire FILTER_I_n_796;
  wire FILTER_I_n_797;
  wire FILTER_I_n_798;
  wire FILTER_I_n_799;
  wire FILTER_I_n_8;
  wire FILTER_I_n_800;
  wire FILTER_I_n_801;
  wire FILTER_I_n_802;
  wire FILTER_I_n_803;
  wire FILTER_I_n_804;
  wire FILTER_I_n_805;
  wire FILTER_I_n_806;
  wire FILTER_I_n_807;
  wire FILTER_I_n_808;
  wire FILTER_I_n_809;
  wire FILTER_I_n_810;
  wire FILTER_I_n_811;
  wire FILTER_I_n_812;
  wire FILTER_I_n_813;
  wire FILTER_I_n_814;
  wire FILTER_I_n_815;
  wire FILTER_I_n_816;
  wire FILTER_I_n_9;
  wire FILTER_Q_n_0;
  wire FILTER_Q_n_1;
  wire FILTER_Q_n_10;
  wire FILTER_Q_n_11;
  wire FILTER_Q_n_12;
  wire FILTER_Q_n_13;
  wire FILTER_Q_n_14;
  wire FILTER_Q_n_15;
  wire FILTER_Q_n_2;
  wire FILTER_Q_n_272;
  wire FILTER_Q_n_273;
  wire FILTER_Q_n_274;
  wire FILTER_Q_n_275;
  wire FILTER_Q_n_276;
  wire FILTER_Q_n_277;
  wire FILTER_Q_n_278;
  wire FILTER_Q_n_279;
  wire FILTER_Q_n_280;
  wire FILTER_Q_n_281;
  wire FILTER_Q_n_282;
  wire FILTER_Q_n_283;
  wire FILTER_Q_n_284;
  wire FILTER_Q_n_285;
  wire FILTER_Q_n_286;
  wire FILTER_Q_n_287;
  wire FILTER_Q_n_288;
  wire FILTER_Q_n_289;
  wire FILTER_Q_n_290;
  wire FILTER_Q_n_291;
  wire FILTER_Q_n_292;
  wire FILTER_Q_n_293;
  wire FILTER_Q_n_294;
  wire FILTER_Q_n_295;
  wire FILTER_Q_n_296;
  wire FILTER_Q_n_297;
  wire FILTER_Q_n_298;
  wire FILTER_Q_n_299;
  wire FILTER_Q_n_3;
  wire FILTER_Q_n_300;
  wire FILTER_Q_n_301;
  wire FILTER_Q_n_302;
  wire FILTER_Q_n_303;
  wire FILTER_Q_n_304;
  wire FILTER_Q_n_305;
  wire FILTER_Q_n_306;
  wire FILTER_Q_n_307;
  wire FILTER_Q_n_308;
  wire FILTER_Q_n_309;
  wire FILTER_Q_n_310;
  wire FILTER_Q_n_311;
  wire FILTER_Q_n_312;
  wire FILTER_Q_n_313;
  wire FILTER_Q_n_314;
  wire FILTER_Q_n_315;
  wire FILTER_Q_n_316;
  wire FILTER_Q_n_317;
  wire FILTER_Q_n_318;
  wire FILTER_Q_n_319;
  wire FILTER_Q_n_320;
  wire FILTER_Q_n_321;
  wire FILTER_Q_n_322;
  wire FILTER_Q_n_323;
  wire FILTER_Q_n_324;
  wire FILTER_Q_n_325;
  wire FILTER_Q_n_326;
  wire FILTER_Q_n_327;
  wire FILTER_Q_n_328;
  wire FILTER_Q_n_329;
  wire FILTER_Q_n_330;
  wire FILTER_Q_n_331;
  wire FILTER_Q_n_332;
  wire FILTER_Q_n_333;
  wire FILTER_Q_n_334;
  wire FILTER_Q_n_335;
  wire FILTER_Q_n_336;
  wire FILTER_Q_n_337;
  wire FILTER_Q_n_338;
  wire FILTER_Q_n_339;
  wire FILTER_Q_n_340;
  wire FILTER_Q_n_341;
  wire FILTER_Q_n_342;
  wire FILTER_Q_n_343;
  wire FILTER_Q_n_344;
  wire FILTER_Q_n_345;
  wire FILTER_Q_n_346;
  wire FILTER_Q_n_347;
  wire FILTER_Q_n_348;
  wire FILTER_Q_n_349;
  wire FILTER_Q_n_350;
  wire FILTER_Q_n_351;
  wire FILTER_Q_n_352;
  wire FILTER_Q_n_353;
  wire FILTER_Q_n_354;
  wire FILTER_Q_n_355;
  wire FILTER_Q_n_356;
  wire FILTER_Q_n_357;
  wire FILTER_Q_n_358;
  wire FILTER_Q_n_359;
  wire FILTER_Q_n_360;
  wire FILTER_Q_n_361;
  wire FILTER_Q_n_362;
  wire FILTER_Q_n_363;
  wire FILTER_Q_n_364;
  wire FILTER_Q_n_365;
  wire FILTER_Q_n_366;
  wire FILTER_Q_n_367;
  wire FILTER_Q_n_368;
  wire FILTER_Q_n_369;
  wire FILTER_Q_n_370;
  wire FILTER_Q_n_371;
  wire FILTER_Q_n_372;
  wire FILTER_Q_n_373;
  wire FILTER_Q_n_374;
  wire FILTER_Q_n_375;
  wire FILTER_Q_n_376;
  wire FILTER_Q_n_377;
  wire FILTER_Q_n_378;
  wire FILTER_Q_n_379;
  wire FILTER_Q_n_380;
  wire FILTER_Q_n_381;
  wire FILTER_Q_n_382;
  wire FILTER_Q_n_383;
  wire FILTER_Q_n_384;
  wire FILTER_Q_n_385;
  wire FILTER_Q_n_386;
  wire FILTER_Q_n_387;
  wire FILTER_Q_n_388;
  wire FILTER_Q_n_389;
  wire FILTER_Q_n_390;
  wire FILTER_Q_n_391;
  wire FILTER_Q_n_392;
  wire FILTER_Q_n_393;
  wire FILTER_Q_n_394;
  wire FILTER_Q_n_395;
  wire FILTER_Q_n_396;
  wire FILTER_Q_n_397;
  wire FILTER_Q_n_398;
  wire FILTER_Q_n_399;
  wire FILTER_Q_n_4;
  wire FILTER_Q_n_400;
  wire FILTER_Q_n_401;
  wire FILTER_Q_n_402;
  wire FILTER_Q_n_403;
  wire FILTER_Q_n_404;
  wire FILTER_Q_n_405;
  wire FILTER_Q_n_406;
  wire FILTER_Q_n_407;
  wire FILTER_Q_n_408;
  wire FILTER_Q_n_409;
  wire FILTER_Q_n_410;
  wire FILTER_Q_n_411;
  wire FILTER_Q_n_412;
  wire FILTER_Q_n_413;
  wire FILTER_Q_n_414;
  wire FILTER_Q_n_415;
  wire FILTER_Q_n_416;
  wire FILTER_Q_n_417;
  wire FILTER_Q_n_418;
  wire FILTER_Q_n_419;
  wire FILTER_Q_n_420;
  wire FILTER_Q_n_421;
  wire FILTER_Q_n_422;
  wire FILTER_Q_n_423;
  wire FILTER_Q_n_424;
  wire FILTER_Q_n_425;
  wire FILTER_Q_n_426;
  wire FILTER_Q_n_427;
  wire FILTER_Q_n_428;
  wire FILTER_Q_n_429;
  wire FILTER_Q_n_430;
  wire FILTER_Q_n_431;
  wire FILTER_Q_n_432;
  wire FILTER_Q_n_433;
  wire FILTER_Q_n_434;
  wire FILTER_Q_n_435;
  wire FILTER_Q_n_436;
  wire FILTER_Q_n_437;
  wire FILTER_Q_n_438;
  wire FILTER_Q_n_439;
  wire FILTER_Q_n_440;
  wire FILTER_Q_n_441;
  wire FILTER_Q_n_442;
  wire FILTER_Q_n_443;
  wire FILTER_Q_n_444;
  wire FILTER_Q_n_445;
  wire FILTER_Q_n_446;
  wire FILTER_Q_n_447;
  wire FILTER_Q_n_448;
  wire FILTER_Q_n_449;
  wire FILTER_Q_n_450;
  wire FILTER_Q_n_451;
  wire FILTER_Q_n_452;
  wire FILTER_Q_n_453;
  wire FILTER_Q_n_454;
  wire FILTER_Q_n_455;
  wire FILTER_Q_n_456;
  wire FILTER_Q_n_457;
  wire FILTER_Q_n_458;
  wire FILTER_Q_n_459;
  wire FILTER_Q_n_460;
  wire FILTER_Q_n_461;
  wire FILTER_Q_n_462;
  wire FILTER_Q_n_463;
  wire FILTER_Q_n_464;
  wire FILTER_Q_n_465;
  wire FILTER_Q_n_466;
  wire FILTER_Q_n_467;
  wire FILTER_Q_n_468;
  wire FILTER_Q_n_469;
  wire FILTER_Q_n_470;
  wire FILTER_Q_n_471;
  wire FILTER_Q_n_472;
  wire FILTER_Q_n_473;
  wire FILTER_Q_n_474;
  wire FILTER_Q_n_475;
  wire FILTER_Q_n_476;
  wire FILTER_Q_n_477;
  wire FILTER_Q_n_478;
  wire FILTER_Q_n_479;
  wire FILTER_Q_n_480;
  wire FILTER_Q_n_481;
  wire FILTER_Q_n_482;
  wire FILTER_Q_n_483;
  wire FILTER_Q_n_484;
  wire FILTER_Q_n_485;
  wire FILTER_Q_n_486;
  wire FILTER_Q_n_487;
  wire FILTER_Q_n_488;
  wire FILTER_Q_n_489;
  wire FILTER_Q_n_490;
  wire FILTER_Q_n_491;
  wire FILTER_Q_n_492;
  wire FILTER_Q_n_493;
  wire FILTER_Q_n_494;
  wire FILTER_Q_n_495;
  wire FILTER_Q_n_496;
  wire FILTER_Q_n_497;
  wire FILTER_Q_n_498;
  wire FILTER_Q_n_499;
  wire FILTER_Q_n_5;
  wire FILTER_Q_n_500;
  wire FILTER_Q_n_501;
  wire FILTER_Q_n_502;
  wire FILTER_Q_n_503;
  wire FILTER_Q_n_504;
  wire FILTER_Q_n_505;
  wire FILTER_Q_n_506;
  wire FILTER_Q_n_507;
  wire FILTER_Q_n_508;
  wire FILTER_Q_n_509;
  wire FILTER_Q_n_510;
  wire FILTER_Q_n_511;
  wire FILTER_Q_n_512;
  wire FILTER_Q_n_513;
  wire FILTER_Q_n_514;
  wire FILTER_Q_n_515;
  wire FILTER_Q_n_516;
  wire FILTER_Q_n_517;
  wire FILTER_Q_n_518;
  wire FILTER_Q_n_519;
  wire FILTER_Q_n_520;
  wire FILTER_Q_n_521;
  wire FILTER_Q_n_522;
  wire FILTER_Q_n_523;
  wire FILTER_Q_n_524;
  wire FILTER_Q_n_525;
  wire FILTER_Q_n_526;
  wire FILTER_Q_n_527;
  wire FILTER_Q_n_528;
  wire FILTER_Q_n_529;
  wire FILTER_Q_n_530;
  wire FILTER_Q_n_531;
  wire FILTER_Q_n_532;
  wire FILTER_Q_n_533;
  wire FILTER_Q_n_534;
  wire FILTER_Q_n_535;
  wire FILTER_Q_n_536;
  wire FILTER_Q_n_537;
  wire FILTER_Q_n_538;
  wire FILTER_Q_n_539;
  wire FILTER_Q_n_540;
  wire FILTER_Q_n_541;
  wire FILTER_Q_n_542;
  wire FILTER_Q_n_543;
  wire FILTER_Q_n_544;
  wire FILTER_Q_n_545;
  wire FILTER_Q_n_546;
  wire FILTER_Q_n_547;
  wire FILTER_Q_n_548;
  wire FILTER_Q_n_549;
  wire FILTER_Q_n_550;
  wire FILTER_Q_n_551;
  wire FILTER_Q_n_552;
  wire FILTER_Q_n_553;
  wire FILTER_Q_n_554;
  wire FILTER_Q_n_555;
  wire FILTER_Q_n_556;
  wire FILTER_Q_n_557;
  wire FILTER_Q_n_558;
  wire FILTER_Q_n_559;
  wire FILTER_Q_n_560;
  wire FILTER_Q_n_561;
  wire FILTER_Q_n_562;
  wire FILTER_Q_n_563;
  wire FILTER_Q_n_564;
  wire FILTER_Q_n_565;
  wire FILTER_Q_n_566;
  wire FILTER_Q_n_567;
  wire FILTER_Q_n_568;
  wire FILTER_Q_n_569;
  wire FILTER_Q_n_570;
  wire FILTER_Q_n_571;
  wire FILTER_Q_n_572;
  wire FILTER_Q_n_573;
  wire FILTER_Q_n_574;
  wire FILTER_Q_n_575;
  wire FILTER_Q_n_576;
  wire FILTER_Q_n_577;
  wire FILTER_Q_n_578;
  wire FILTER_Q_n_579;
  wire FILTER_Q_n_580;
  wire FILTER_Q_n_581;
  wire FILTER_Q_n_582;
  wire FILTER_Q_n_583;
  wire FILTER_Q_n_584;
  wire FILTER_Q_n_585;
  wire FILTER_Q_n_586;
  wire FILTER_Q_n_587;
  wire FILTER_Q_n_588;
  wire FILTER_Q_n_589;
  wire FILTER_Q_n_590;
  wire FILTER_Q_n_591;
  wire FILTER_Q_n_592;
  wire FILTER_Q_n_593;
  wire FILTER_Q_n_594;
  wire FILTER_Q_n_595;
  wire FILTER_Q_n_596;
  wire FILTER_Q_n_597;
  wire FILTER_Q_n_598;
  wire FILTER_Q_n_599;
  wire FILTER_Q_n_6;
  wire FILTER_Q_n_600;
  wire FILTER_Q_n_601;
  wire FILTER_Q_n_602;
  wire FILTER_Q_n_603;
  wire FILTER_Q_n_604;
  wire FILTER_Q_n_605;
  wire FILTER_Q_n_606;
  wire FILTER_Q_n_607;
  wire FILTER_Q_n_608;
  wire FILTER_Q_n_609;
  wire FILTER_Q_n_610;
  wire FILTER_Q_n_611;
  wire FILTER_Q_n_612;
  wire FILTER_Q_n_613;
  wire FILTER_Q_n_614;
  wire FILTER_Q_n_615;
  wire FILTER_Q_n_616;
  wire FILTER_Q_n_617;
  wire FILTER_Q_n_618;
  wire FILTER_Q_n_619;
  wire FILTER_Q_n_620;
  wire FILTER_Q_n_621;
  wire FILTER_Q_n_622;
  wire FILTER_Q_n_623;
  wire FILTER_Q_n_624;
  wire FILTER_Q_n_625;
  wire FILTER_Q_n_626;
  wire FILTER_Q_n_627;
  wire FILTER_Q_n_628;
  wire FILTER_Q_n_629;
  wire FILTER_Q_n_630;
  wire FILTER_Q_n_631;
  wire FILTER_Q_n_632;
  wire FILTER_Q_n_633;
  wire FILTER_Q_n_634;
  wire FILTER_Q_n_635;
  wire FILTER_Q_n_636;
  wire FILTER_Q_n_637;
  wire FILTER_Q_n_638;
  wire FILTER_Q_n_639;
  wire FILTER_Q_n_640;
  wire FILTER_Q_n_641;
  wire FILTER_Q_n_642;
  wire FILTER_Q_n_643;
  wire FILTER_Q_n_644;
  wire FILTER_Q_n_645;
  wire FILTER_Q_n_646;
  wire FILTER_Q_n_647;
  wire FILTER_Q_n_648;
  wire FILTER_Q_n_649;
  wire FILTER_Q_n_650;
  wire FILTER_Q_n_651;
  wire FILTER_Q_n_652;
  wire FILTER_Q_n_653;
  wire FILTER_Q_n_654;
  wire FILTER_Q_n_655;
  wire FILTER_Q_n_656;
  wire FILTER_Q_n_657;
  wire FILTER_Q_n_658;
  wire FILTER_Q_n_659;
  wire FILTER_Q_n_660;
  wire FILTER_Q_n_661;
  wire FILTER_Q_n_662;
  wire FILTER_Q_n_663;
  wire FILTER_Q_n_664;
  wire FILTER_Q_n_665;
  wire FILTER_Q_n_666;
  wire FILTER_Q_n_667;
  wire FILTER_Q_n_668;
  wire FILTER_Q_n_669;
  wire FILTER_Q_n_670;
  wire FILTER_Q_n_671;
  wire FILTER_Q_n_672;
  wire FILTER_Q_n_673;
  wire FILTER_Q_n_674;
  wire FILTER_Q_n_675;
  wire FILTER_Q_n_676;
  wire FILTER_Q_n_677;
  wire FILTER_Q_n_678;
  wire FILTER_Q_n_679;
  wire FILTER_Q_n_680;
  wire FILTER_Q_n_681;
  wire FILTER_Q_n_682;
  wire FILTER_Q_n_683;
  wire FILTER_Q_n_684;
  wire FILTER_Q_n_685;
  wire FILTER_Q_n_686;
  wire FILTER_Q_n_687;
  wire FILTER_Q_n_688;
  wire FILTER_Q_n_689;
  wire FILTER_Q_n_690;
  wire FILTER_Q_n_691;
  wire FILTER_Q_n_692;
  wire FILTER_Q_n_693;
  wire FILTER_Q_n_694;
  wire FILTER_Q_n_695;
  wire FILTER_Q_n_696;
  wire FILTER_Q_n_697;
  wire FILTER_Q_n_698;
  wire FILTER_Q_n_699;
  wire FILTER_Q_n_7;
  wire FILTER_Q_n_700;
  wire FILTER_Q_n_701;
  wire FILTER_Q_n_702;
  wire FILTER_Q_n_703;
  wire FILTER_Q_n_704;
  wire FILTER_Q_n_705;
  wire FILTER_Q_n_706;
  wire FILTER_Q_n_707;
  wire FILTER_Q_n_708;
  wire FILTER_Q_n_709;
  wire FILTER_Q_n_710;
  wire FILTER_Q_n_711;
  wire FILTER_Q_n_712;
  wire FILTER_Q_n_713;
  wire FILTER_Q_n_714;
  wire FILTER_Q_n_715;
  wire FILTER_Q_n_716;
  wire FILTER_Q_n_717;
  wire FILTER_Q_n_718;
  wire FILTER_Q_n_719;
  wire FILTER_Q_n_720;
  wire FILTER_Q_n_721;
  wire FILTER_Q_n_722;
  wire FILTER_Q_n_723;
  wire FILTER_Q_n_724;
  wire FILTER_Q_n_725;
  wire FILTER_Q_n_726;
  wire FILTER_Q_n_727;
  wire FILTER_Q_n_728;
  wire FILTER_Q_n_729;
  wire FILTER_Q_n_730;
  wire FILTER_Q_n_731;
  wire FILTER_Q_n_732;
  wire FILTER_Q_n_733;
  wire FILTER_Q_n_734;
  wire FILTER_Q_n_735;
  wire FILTER_Q_n_736;
  wire FILTER_Q_n_737;
  wire FILTER_Q_n_738;
  wire FILTER_Q_n_739;
  wire FILTER_Q_n_740;
  wire FILTER_Q_n_741;
  wire FILTER_Q_n_742;
  wire FILTER_Q_n_743;
  wire FILTER_Q_n_744;
  wire FILTER_Q_n_745;
  wire FILTER_Q_n_746;
  wire FILTER_Q_n_747;
  wire FILTER_Q_n_748;
  wire FILTER_Q_n_749;
  wire FILTER_Q_n_750;
  wire FILTER_Q_n_751;
  wire FILTER_Q_n_752;
  wire FILTER_Q_n_753;
  wire FILTER_Q_n_754;
  wire FILTER_Q_n_755;
  wire FILTER_Q_n_756;
  wire FILTER_Q_n_757;
  wire FILTER_Q_n_758;
  wire FILTER_Q_n_759;
  wire FILTER_Q_n_760;
  wire FILTER_Q_n_761;
  wire FILTER_Q_n_762;
  wire FILTER_Q_n_763;
  wire FILTER_Q_n_764;
  wire FILTER_Q_n_765;
  wire FILTER_Q_n_766;
  wire FILTER_Q_n_767;
  wire FILTER_Q_n_768;
  wire FILTER_Q_n_769;
  wire FILTER_Q_n_770;
  wire FILTER_Q_n_771;
  wire FILTER_Q_n_772;
  wire FILTER_Q_n_773;
  wire FILTER_Q_n_774;
  wire FILTER_Q_n_775;
  wire FILTER_Q_n_776;
  wire FILTER_Q_n_777;
  wire FILTER_Q_n_778;
  wire FILTER_Q_n_779;
  wire FILTER_Q_n_780;
  wire FILTER_Q_n_781;
  wire FILTER_Q_n_782;
  wire FILTER_Q_n_783;
  wire FILTER_Q_n_784;
  wire FILTER_Q_n_785;
  wire FILTER_Q_n_786;
  wire FILTER_Q_n_787;
  wire FILTER_Q_n_788;
  wire FILTER_Q_n_789;
  wire FILTER_Q_n_790;
  wire FILTER_Q_n_791;
  wire FILTER_Q_n_792;
  wire FILTER_Q_n_793;
  wire FILTER_Q_n_794;
  wire FILTER_Q_n_795;
  wire FILTER_Q_n_796;
  wire FILTER_Q_n_797;
  wire FILTER_Q_n_798;
  wire FILTER_Q_n_799;
  wire FILTER_Q_n_8;
  wire FILTER_Q_n_800;
  wire FILTER_Q_n_801;
  wire FILTER_Q_n_802;
  wire FILTER_Q_n_803;
  wire FILTER_Q_n_804;
  wire FILTER_Q_n_805;
  wire FILTER_Q_n_806;
  wire FILTER_Q_n_807;
  wire FILTER_Q_n_808;
  wire FILTER_Q_n_809;
  wire FILTER_Q_n_810;
  wire FILTER_Q_n_811;
  wire FILTER_Q_n_812;
  wire FILTER_Q_n_813;
  wire FILTER_Q_n_814;
  wire FILTER_Q_n_815;
  wire FILTER_Q_n_816;
  wire FILTER_Q_n_818;
  wire FILTER_Q_n_819;
  wire FILTER_Q_n_820;
  wire FILTER_Q_n_821;
  wire FILTER_Q_n_822;
  wire FILTER_Q_n_823;
  wire FILTER_Q_n_824;
  wire FILTER_Q_n_825;
  wire FILTER_Q_n_826;
  wire FILTER_Q_n_827;
  wire FILTER_Q_n_9;
  wire \FSM_onehot_state[5]_i_2_n_0 ;
  wire \FSM_onehot_state[5]_i_3_n_0 ;
  wire \FSM_onehot_state[5]_i_4_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[1] ;
  wire \FSM_onehot_state_reg_n_0_[2] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire \GOLAY_i[0]_i_10_n_0 ;
  wire \GOLAY_i[0]_i_1_n_0 ;
  wire \GOLAY_i[0]_i_3_n_0 ;
  wire \GOLAY_i[0]_i_4_n_0 ;
  wire \GOLAY_i[0]_i_5_n_0 ;
  wire \GOLAY_i[0]_i_6_n_0 ;
  wire \GOLAY_i[0]_i_7_n_0 ;
  wire \GOLAY_i[0]_i_8_n_0 ;
  wire \GOLAY_i[0]_i_9_n_0 ;
  wire \GOLAY_i[16]_i_2_n_0 ;
  wire \GOLAY_i[16]_i_3_n_0 ;
  wire \GOLAY_i[16]_i_4_n_0 ;
  wire \GOLAY_i[16]_i_5_n_0 ;
  wire \GOLAY_i[16]_i_6_n_0 ;
  wire \GOLAY_i[16]_i_7_n_0 ;
  wire \GOLAY_i[16]_i_8_n_0 ;
  wire \GOLAY_i[16]_i_9_n_0 ;
  wire \GOLAY_i[24]_i_2_n_0 ;
  wire \GOLAY_i[24]_i_3_n_0 ;
  wire \GOLAY_i[24]_i_4_n_0 ;
  wire \GOLAY_i[24]_i_5_n_0 ;
  wire \GOLAY_i[24]_i_6_n_0 ;
  wire \GOLAY_i[24]_i_7_n_0 ;
  wire \GOLAY_i[24]_i_8_n_0 ;
  wire \GOLAY_i[24]_i_9_n_0 ;
  wire \GOLAY_i[8]_i_2_n_0 ;
  wire \GOLAY_i[8]_i_3_n_0 ;
  wire \GOLAY_i[8]_i_4_n_0 ;
  wire \GOLAY_i[8]_i_5_n_0 ;
  wire \GOLAY_i[8]_i_6_n_0 ;
  wire \GOLAY_i[8]_i_7_n_0 ;
  wire \GOLAY_i[8]_i_8_n_0 ;
  wire \GOLAY_i[8]_i_9_n_0 ;
  wire \GOLAY_i_reg[0]_i_2_n_0 ;
  wire \GOLAY_i_reg[0]_i_2_n_1 ;
  wire \GOLAY_i_reg[0]_i_2_n_10 ;
  wire \GOLAY_i_reg[0]_i_2_n_11 ;
  wire \GOLAY_i_reg[0]_i_2_n_12 ;
  wire \GOLAY_i_reg[0]_i_2_n_13 ;
  wire \GOLAY_i_reg[0]_i_2_n_14 ;
  wire \GOLAY_i_reg[0]_i_2_n_15 ;
  wire \GOLAY_i_reg[0]_i_2_n_2 ;
  wire \GOLAY_i_reg[0]_i_2_n_3 ;
  wire \GOLAY_i_reg[0]_i_2_n_4 ;
  wire \GOLAY_i_reg[0]_i_2_n_5 ;
  wire \GOLAY_i_reg[0]_i_2_n_6 ;
  wire \GOLAY_i_reg[0]_i_2_n_7 ;
  wire \GOLAY_i_reg[0]_i_2_n_8 ;
  wire \GOLAY_i_reg[0]_i_2_n_9 ;
  wire \GOLAY_i_reg[16]_i_1_n_0 ;
  wire \GOLAY_i_reg[16]_i_1_n_1 ;
  wire \GOLAY_i_reg[16]_i_1_n_10 ;
  wire \GOLAY_i_reg[16]_i_1_n_11 ;
  wire \GOLAY_i_reg[16]_i_1_n_12 ;
  wire \GOLAY_i_reg[16]_i_1_n_13 ;
  wire \GOLAY_i_reg[16]_i_1_n_14 ;
  wire \GOLAY_i_reg[16]_i_1_n_15 ;
  wire \GOLAY_i_reg[16]_i_1_n_2 ;
  wire \GOLAY_i_reg[16]_i_1_n_3 ;
  wire \GOLAY_i_reg[16]_i_1_n_4 ;
  wire \GOLAY_i_reg[16]_i_1_n_5 ;
  wire \GOLAY_i_reg[16]_i_1_n_6 ;
  wire \GOLAY_i_reg[16]_i_1_n_7 ;
  wire \GOLAY_i_reg[16]_i_1_n_8 ;
  wire \GOLAY_i_reg[16]_i_1_n_9 ;
  wire \GOLAY_i_reg[24]_i_1_n_1 ;
  wire \GOLAY_i_reg[24]_i_1_n_10 ;
  wire \GOLAY_i_reg[24]_i_1_n_11 ;
  wire \GOLAY_i_reg[24]_i_1_n_12 ;
  wire \GOLAY_i_reg[24]_i_1_n_13 ;
  wire \GOLAY_i_reg[24]_i_1_n_14 ;
  wire \GOLAY_i_reg[24]_i_1_n_15 ;
  wire \GOLAY_i_reg[24]_i_1_n_2 ;
  wire \GOLAY_i_reg[24]_i_1_n_3 ;
  wire \GOLAY_i_reg[24]_i_1_n_4 ;
  wire \GOLAY_i_reg[24]_i_1_n_5 ;
  wire \GOLAY_i_reg[24]_i_1_n_6 ;
  wire \GOLAY_i_reg[24]_i_1_n_7 ;
  wire \GOLAY_i_reg[24]_i_1_n_8 ;
  wire \GOLAY_i_reg[24]_i_1_n_9 ;
  wire \GOLAY_i_reg[8]_i_1_n_0 ;
  wire \GOLAY_i_reg[8]_i_1_n_1 ;
  wire \GOLAY_i_reg[8]_i_1_n_10 ;
  wire \GOLAY_i_reg[8]_i_1_n_11 ;
  wire \GOLAY_i_reg[8]_i_1_n_12 ;
  wire \GOLAY_i_reg[8]_i_1_n_13 ;
  wire \GOLAY_i_reg[8]_i_1_n_14 ;
  wire \GOLAY_i_reg[8]_i_1_n_15 ;
  wire \GOLAY_i_reg[8]_i_1_n_2 ;
  wire \GOLAY_i_reg[8]_i_1_n_3 ;
  wire \GOLAY_i_reg[8]_i_1_n_4 ;
  wire \GOLAY_i_reg[8]_i_1_n_5 ;
  wire \GOLAY_i_reg[8]_i_1_n_6 ;
  wire \GOLAY_i_reg[8]_i_1_n_7 ;
  wire \GOLAY_i_reg[8]_i_1_n_8 ;
  wire \GOLAY_i_reg[8]_i_1_n_9 ;
  wire \GOLAY_i_reg_n_0_[10] ;
  wire \GOLAY_i_reg_n_0_[11] ;
  wire \GOLAY_i_reg_n_0_[12] ;
  wire \GOLAY_i_reg_n_0_[13] ;
  wire \GOLAY_i_reg_n_0_[14] ;
  wire \GOLAY_i_reg_n_0_[15] ;
  wire \GOLAY_i_reg_n_0_[16] ;
  wire \GOLAY_i_reg_n_0_[17] ;
  wire \GOLAY_i_reg_n_0_[18] ;
  wire \GOLAY_i_reg_n_0_[19] ;
  wire \GOLAY_i_reg_n_0_[20] ;
  wire \GOLAY_i_reg_n_0_[21] ;
  wire \GOLAY_i_reg_n_0_[22] ;
  wire \GOLAY_i_reg_n_0_[23] ;
  wire \GOLAY_i_reg_n_0_[24] ;
  wire \GOLAY_i_reg_n_0_[25] ;
  wire \GOLAY_i_reg_n_0_[26] ;
  wire \GOLAY_i_reg_n_0_[27] ;
  wire \GOLAY_i_reg_n_0_[28] ;
  wire \GOLAY_i_reg_n_0_[29] ;
  wire \GOLAY_i_reg_n_0_[30] ;
  wire \GOLAY_i_reg_n_0_[31] ;
  wire \GOLAY_i_reg_n_0_[4] ;
  wire \GOLAY_i_reg_n_0_[5] ;
  wire \GOLAY_i_reg_n_0_[6] ;
  wire \GOLAY_i_reg_n_0_[7] ;
  wire \GOLAY_i_reg_n_0_[8] ;
  wire \GOLAY_i_reg_n_0_[9] ;
  wire [7:0]O;
  wire \PAYLOAD_i[0]_i_10_n_0 ;
  wire \PAYLOAD_i[0]_i_3_n_0 ;
  wire \PAYLOAD_i[0]_i_4_n_0 ;
  wire \PAYLOAD_i[0]_i_5_n_0 ;
  wire \PAYLOAD_i[0]_i_6_n_0 ;
  wire \PAYLOAD_i[0]_i_7_n_0 ;
  wire \PAYLOAD_i[0]_i_8_n_0 ;
  wire \PAYLOAD_i[0]_i_9_n_0 ;
  wire \PAYLOAD_i[16]_i_2_n_0 ;
  wire \PAYLOAD_i[16]_i_3_n_0 ;
  wire \PAYLOAD_i[16]_i_4_n_0 ;
  wire \PAYLOAD_i[16]_i_5_n_0 ;
  wire \PAYLOAD_i[16]_i_6_n_0 ;
  wire \PAYLOAD_i[16]_i_7_n_0 ;
  wire \PAYLOAD_i[16]_i_8_n_0 ;
  wire \PAYLOAD_i[16]_i_9_n_0 ;
  wire \PAYLOAD_i[24]_i_2_n_0 ;
  wire \PAYLOAD_i[24]_i_3_n_0 ;
  wire \PAYLOAD_i[24]_i_4_n_0 ;
  wire \PAYLOAD_i[24]_i_5_n_0 ;
  wire \PAYLOAD_i[24]_i_6_n_0 ;
  wire \PAYLOAD_i[24]_i_7_n_0 ;
  wire \PAYLOAD_i[24]_i_8_n_0 ;
  wire \PAYLOAD_i[24]_i_9_n_0 ;
  wire \PAYLOAD_i[8]_i_2_n_0 ;
  wire \PAYLOAD_i[8]_i_3_n_0 ;
  wire \PAYLOAD_i[8]_i_4_n_0 ;
  wire \PAYLOAD_i[8]_i_5_n_0 ;
  wire \PAYLOAD_i[8]_i_6_n_0 ;
  wire \PAYLOAD_i[8]_i_7_n_0 ;
  wire \PAYLOAD_i[8]_i_8_n_0 ;
  wire \PAYLOAD_i[8]_i_9_n_0 ;
  wire [31:0]PAYLOAD_i_reg;
  wire \PAYLOAD_i_reg[0]_i_2_n_0 ;
  wire \PAYLOAD_i_reg[0]_i_2_n_1 ;
  wire \PAYLOAD_i_reg[0]_i_2_n_10 ;
  wire \PAYLOAD_i_reg[0]_i_2_n_11 ;
  wire \PAYLOAD_i_reg[0]_i_2_n_12 ;
  wire \PAYLOAD_i_reg[0]_i_2_n_13 ;
  wire \PAYLOAD_i_reg[0]_i_2_n_14 ;
  wire \PAYLOAD_i_reg[0]_i_2_n_15 ;
  wire \PAYLOAD_i_reg[0]_i_2_n_2 ;
  wire \PAYLOAD_i_reg[0]_i_2_n_3 ;
  wire \PAYLOAD_i_reg[0]_i_2_n_4 ;
  wire \PAYLOAD_i_reg[0]_i_2_n_5 ;
  wire \PAYLOAD_i_reg[0]_i_2_n_6 ;
  wire \PAYLOAD_i_reg[0]_i_2_n_7 ;
  wire \PAYLOAD_i_reg[0]_i_2_n_8 ;
  wire \PAYLOAD_i_reg[0]_i_2_n_9 ;
  wire [13:0]\PAYLOAD_i_reg[15]_0 ;
  wire \PAYLOAD_i_reg[16]_i_1_n_0 ;
  wire \PAYLOAD_i_reg[16]_i_1_n_1 ;
  wire \PAYLOAD_i_reg[16]_i_1_n_10 ;
  wire \PAYLOAD_i_reg[16]_i_1_n_11 ;
  wire \PAYLOAD_i_reg[16]_i_1_n_12 ;
  wire \PAYLOAD_i_reg[16]_i_1_n_13 ;
  wire \PAYLOAD_i_reg[16]_i_1_n_14 ;
  wire \PAYLOAD_i_reg[16]_i_1_n_15 ;
  wire \PAYLOAD_i_reg[16]_i_1_n_2 ;
  wire \PAYLOAD_i_reg[16]_i_1_n_3 ;
  wire \PAYLOAD_i_reg[16]_i_1_n_4 ;
  wire \PAYLOAD_i_reg[16]_i_1_n_5 ;
  wire \PAYLOAD_i_reg[16]_i_1_n_6 ;
  wire \PAYLOAD_i_reg[16]_i_1_n_7 ;
  wire \PAYLOAD_i_reg[16]_i_1_n_8 ;
  wire \PAYLOAD_i_reg[16]_i_1_n_9 ;
  wire \PAYLOAD_i_reg[24]_i_1_n_1 ;
  wire \PAYLOAD_i_reg[24]_i_1_n_10 ;
  wire \PAYLOAD_i_reg[24]_i_1_n_11 ;
  wire \PAYLOAD_i_reg[24]_i_1_n_12 ;
  wire \PAYLOAD_i_reg[24]_i_1_n_13 ;
  wire \PAYLOAD_i_reg[24]_i_1_n_14 ;
  wire \PAYLOAD_i_reg[24]_i_1_n_15 ;
  wire \PAYLOAD_i_reg[24]_i_1_n_2 ;
  wire \PAYLOAD_i_reg[24]_i_1_n_3 ;
  wire \PAYLOAD_i_reg[24]_i_1_n_4 ;
  wire \PAYLOAD_i_reg[24]_i_1_n_5 ;
  wire \PAYLOAD_i_reg[24]_i_1_n_6 ;
  wire \PAYLOAD_i_reg[24]_i_1_n_7 ;
  wire \PAYLOAD_i_reg[24]_i_1_n_8 ;
  wire \PAYLOAD_i_reg[24]_i_1_n_9 ;
  wire \PAYLOAD_i_reg[8]_i_1_n_0 ;
  wire \PAYLOAD_i_reg[8]_i_1_n_1 ;
  wire \PAYLOAD_i_reg[8]_i_1_n_10 ;
  wire \PAYLOAD_i_reg[8]_i_1_n_11 ;
  wire \PAYLOAD_i_reg[8]_i_1_n_12 ;
  wire \PAYLOAD_i_reg[8]_i_1_n_13 ;
  wire \PAYLOAD_i_reg[8]_i_1_n_14 ;
  wire \PAYLOAD_i_reg[8]_i_1_n_15 ;
  wire \PAYLOAD_i_reg[8]_i_1_n_2 ;
  wire \PAYLOAD_i_reg[8]_i_1_n_3 ;
  wire \PAYLOAD_i_reg[8]_i_1_n_4 ;
  wire \PAYLOAD_i_reg[8]_i_1_n_5 ;
  wire \PAYLOAD_i_reg[8]_i_1_n_6 ;
  wire \PAYLOAD_i_reg[8]_i_1_n_7 ;
  wire \PAYLOAD_i_reg[8]_i_1_n_8 ;
  wire \PAYLOAD_i_reg[8]_i_1_n_9 ;
  wire [1:0]Q;
  wire [6:0]S;
  wire STF_i;
  wire \STF_i[0]_i_10_n_0 ;
  wire \STF_i[0]_i_3_n_0 ;
  wire \STF_i[0]_i_4_n_0 ;
  wire \STF_i[0]_i_5_n_0 ;
  wire \STF_i[0]_i_6_n_0 ;
  wire \STF_i[0]_i_7_n_0 ;
  wire \STF_i[0]_i_8_n_0 ;
  wire \STF_i[0]_i_9_n_0 ;
  wire \STF_i[16]_i_2_n_0 ;
  wire \STF_i[16]_i_3_n_0 ;
  wire \STF_i[16]_i_4_n_0 ;
  wire \STF_i[16]_i_5_n_0 ;
  wire \STF_i[16]_i_6_n_0 ;
  wire \STF_i[16]_i_7_n_0 ;
  wire \STF_i[16]_i_8_n_0 ;
  wire \STF_i[16]_i_9_n_0 ;
  wire \STF_i[24]_i_2_n_0 ;
  wire \STF_i[24]_i_3_n_0 ;
  wire \STF_i[24]_i_4_n_0 ;
  wire \STF_i[24]_i_5_n_0 ;
  wire \STF_i[24]_i_6_n_0 ;
  wire \STF_i[24]_i_7_n_0 ;
  wire \STF_i[24]_i_8_n_0 ;
  wire \STF_i[24]_i_9_n_0 ;
  wire \STF_i[8]_i_2_n_0 ;
  wire \STF_i[8]_i_3_n_0 ;
  wire \STF_i[8]_i_4_n_0 ;
  wire \STF_i[8]_i_5_n_0 ;
  wire \STF_i[8]_i_6_n_0 ;
  wire \STF_i[8]_i_7_n_0 ;
  wire \STF_i[8]_i_8_n_0 ;
  wire \STF_i[8]_i_9_n_0 ;
  wire [31:0]STF_i_reg;
  wire \STF_i_reg[0]_i_2_n_0 ;
  wire \STF_i_reg[0]_i_2_n_1 ;
  wire \STF_i_reg[0]_i_2_n_10 ;
  wire \STF_i_reg[0]_i_2_n_11 ;
  wire \STF_i_reg[0]_i_2_n_12 ;
  wire \STF_i_reg[0]_i_2_n_13 ;
  wire \STF_i_reg[0]_i_2_n_14 ;
  wire \STF_i_reg[0]_i_2_n_15 ;
  wire \STF_i_reg[0]_i_2_n_2 ;
  wire \STF_i_reg[0]_i_2_n_3 ;
  wire \STF_i_reg[0]_i_2_n_4 ;
  wire \STF_i_reg[0]_i_2_n_5 ;
  wire \STF_i_reg[0]_i_2_n_6 ;
  wire \STF_i_reg[0]_i_2_n_7 ;
  wire \STF_i_reg[0]_i_2_n_8 ;
  wire \STF_i_reg[0]_i_2_n_9 ;
  wire \STF_i_reg[16]_i_1_n_0 ;
  wire \STF_i_reg[16]_i_1_n_1 ;
  wire \STF_i_reg[16]_i_1_n_10 ;
  wire \STF_i_reg[16]_i_1_n_11 ;
  wire \STF_i_reg[16]_i_1_n_12 ;
  wire \STF_i_reg[16]_i_1_n_13 ;
  wire \STF_i_reg[16]_i_1_n_14 ;
  wire \STF_i_reg[16]_i_1_n_15 ;
  wire \STF_i_reg[16]_i_1_n_2 ;
  wire \STF_i_reg[16]_i_1_n_3 ;
  wire \STF_i_reg[16]_i_1_n_4 ;
  wire \STF_i_reg[16]_i_1_n_5 ;
  wire \STF_i_reg[16]_i_1_n_6 ;
  wire \STF_i_reg[16]_i_1_n_7 ;
  wire \STF_i_reg[16]_i_1_n_8 ;
  wire \STF_i_reg[16]_i_1_n_9 ;
  wire \STF_i_reg[24]_i_1_n_1 ;
  wire \STF_i_reg[24]_i_1_n_10 ;
  wire \STF_i_reg[24]_i_1_n_11 ;
  wire \STF_i_reg[24]_i_1_n_12 ;
  wire \STF_i_reg[24]_i_1_n_13 ;
  wire \STF_i_reg[24]_i_1_n_14 ;
  wire \STF_i_reg[24]_i_1_n_15 ;
  wire \STF_i_reg[24]_i_1_n_2 ;
  wire \STF_i_reg[24]_i_1_n_3 ;
  wire \STF_i_reg[24]_i_1_n_4 ;
  wire \STF_i_reg[24]_i_1_n_5 ;
  wire \STF_i_reg[24]_i_1_n_6 ;
  wire \STF_i_reg[24]_i_1_n_7 ;
  wire \STF_i_reg[24]_i_1_n_8 ;
  wire \STF_i_reg[24]_i_1_n_9 ;
  wire \STF_i_reg[8]_i_1_n_0 ;
  wire \STF_i_reg[8]_i_1_n_1 ;
  wire \STF_i_reg[8]_i_1_n_10 ;
  wire \STF_i_reg[8]_i_1_n_11 ;
  wire \STF_i_reg[8]_i_1_n_12 ;
  wire \STF_i_reg[8]_i_1_n_13 ;
  wire \STF_i_reg[8]_i_1_n_14 ;
  wire \STF_i_reg[8]_i_1_n_15 ;
  wire \STF_i_reg[8]_i_1_n_2 ;
  wire \STF_i_reg[8]_i_1_n_3 ;
  wire \STF_i_reg[8]_i_1_n_4 ;
  wire \STF_i_reg[8]_i_1_n_5 ;
  wire \STF_i_reg[8]_i_1_n_6 ;
  wire \STF_i_reg[8]_i_1_n_7 ;
  wire \STF_i_reg[8]_i_1_n_8 ;
  wire \STF_i_reg[8]_i_1_n_9 ;
  wire TIMER_i;
  wire \TIMER_i[0]_i_1_n_0 ;
  wire [31:0]TIMER_i_reg;
  wire [0:0]\TIMER_i_reg[0]_0 ;
  wire [7:0]\TIMER_i_reg[15]_0 ;
  wire [7:0]\TIMER_i_reg[23]_0 ;
  wire [7:0]\TIMER_i_reg[31]_0 ;
  wire [7:0]\TIMER_i_reg[7]_0 ;
  wire [0:0]\TIMER_i_reg[7]_1 ;
  wire aclk;
  wire aresetn;
  wire b0_n_1;
  wire b0_n_10;
  wire b0_n_100;
  wire b0_n_101;
  wire b0_n_102;
  wire b0_n_103;
  wire b0_n_104;
  wire b0_n_105;
  wire b0_n_106;
  wire b0_n_107;
  wire b0_n_108;
  wire b0_n_109;
  wire b0_n_11;
  wire b0_n_110;
  wire b0_n_111;
  wire b0_n_112;
  wire b0_n_113;
  wire b0_n_114;
  wire b0_n_115;
  wire b0_n_116;
  wire b0_n_117;
  wire b0_n_118;
  wire b0_n_119;
  wire b0_n_12;
  wire b0_n_120;
  wire b0_n_121;
  wire b0_n_122;
  wire b0_n_123;
  wire b0_n_124;
  wire b0_n_125;
  wire b0_n_126;
  wire b0_n_127;
  wire b0_n_128;
  wire b0_n_129;
  wire b0_n_13;
  wire b0_n_130;
  wire b0_n_131;
  wire b0_n_132;
  wire b0_n_133;
  wire b0_n_134;
  wire b0_n_135;
  wire b0_n_136;
  wire b0_n_137;
  wire b0_n_138;
  wire b0_n_139;
  wire b0_n_14;
  wire b0_n_140;
  wire b0_n_141;
  wire b0_n_142;
  wire b0_n_143;
  wire b0_n_144;
  wire b0_n_145;
  wire b0_n_146;
  wire b0_n_147;
  wire b0_n_148;
  wire b0_n_149;
  wire b0_n_15;
  wire b0_n_150;
  wire b0_n_151;
  wire b0_n_152;
  wire b0_n_153;
  wire b0_n_154;
  wire b0_n_155;
  wire b0_n_156;
  wire b0_n_157;
  wire b0_n_158;
  wire b0_n_159;
  wire b0_n_16;
  wire b0_n_160;
  wire b0_n_161;
  wire b0_n_162;
  wire b0_n_163;
  wire b0_n_164;
  wire b0_n_165;
  wire b0_n_166;
  wire b0_n_167;
  wire b0_n_168;
  wire b0_n_169;
  wire b0_n_17;
  wire b0_n_170;
  wire b0_n_171;
  wire b0_n_172;
  wire b0_n_173;
  wire b0_n_174;
  wire b0_n_175;
  wire b0_n_176;
  wire b0_n_177;
  wire b0_n_178;
  wire b0_n_179;
  wire b0_n_18;
  wire b0_n_180;
  wire b0_n_181;
  wire b0_n_182;
  wire b0_n_183;
  wire b0_n_184;
  wire b0_n_185;
  wire b0_n_186;
  wire b0_n_187;
  wire b0_n_188;
  wire b0_n_189;
  wire b0_n_19;
  wire b0_n_190;
  wire b0_n_191;
  wire b0_n_192;
  wire b0_n_193;
  wire b0_n_194;
  wire b0_n_195;
  wire b0_n_196;
  wire b0_n_197;
  wire b0_n_198;
  wire b0_n_199;
  wire b0_n_2;
  wire b0_n_20;
  wire b0_n_200;
  wire b0_n_201;
  wire b0_n_202;
  wire b0_n_203;
  wire b0_n_204;
  wire b0_n_205;
  wire b0_n_206;
  wire b0_n_207;
  wire b0_n_208;
  wire b0_n_209;
  wire b0_n_21;
  wire b0_n_210;
  wire b0_n_211;
  wire b0_n_212;
  wire b0_n_213;
  wire b0_n_214;
  wire b0_n_215;
  wire b0_n_216;
  wire b0_n_217;
  wire b0_n_218;
  wire b0_n_219;
  wire b0_n_22;
  wire b0_n_220;
  wire b0_n_221;
  wire b0_n_222;
  wire b0_n_223;
  wire b0_n_224;
  wire b0_n_225;
  wire b0_n_226;
  wire b0_n_227;
  wire b0_n_228;
  wire b0_n_229;
  wire b0_n_23;
  wire b0_n_230;
  wire b0_n_231;
  wire b0_n_232;
  wire b0_n_233;
  wire b0_n_234;
  wire b0_n_235;
  wire b0_n_236;
  wire b0_n_237;
  wire b0_n_238;
  wire b0_n_239;
  wire b0_n_24;
  wire b0_n_240;
  wire b0_n_241;
  wire b0_n_242;
  wire b0_n_243;
  wire b0_n_244;
  wire b0_n_245;
  wire b0_n_246;
  wire b0_n_247;
  wire b0_n_248;
  wire b0_n_249;
  wire b0_n_25;
  wire b0_n_250;
  wire b0_n_251;
  wire b0_n_252;
  wire b0_n_253;
  wire b0_n_254;
  wire b0_n_255;
  wire b0_n_256;
  wire b0_n_257;
  wire b0_n_26;
  wire b0_n_27;
  wire b0_n_28;
  wire b0_n_29;
  wire b0_n_3;
  wire b0_n_30;
  wire b0_n_31;
  wire b0_n_32;
  wire b0_n_33;
  wire b0_n_34;
  wire b0_n_35;
  wire b0_n_36;
  wire b0_n_37;
  wire b0_n_38;
  wire b0_n_39;
  wire b0_n_4;
  wire b0_n_40;
  wire b0_n_41;
  wire b0_n_42;
  wire b0_n_43;
  wire b0_n_44;
  wire b0_n_45;
  wire b0_n_46;
  wire b0_n_47;
  wire b0_n_48;
  wire b0_n_49;
  wire b0_n_5;
  wire b0_n_50;
  wire b0_n_51;
  wire b0_n_52;
  wire b0_n_53;
  wire b0_n_54;
  wire b0_n_55;
  wire b0_n_56;
  wire b0_n_57;
  wire b0_n_58;
  wire b0_n_59;
  wire b0_n_6;
  wire b0_n_60;
  wire b0_n_61;
  wire b0_n_62;
  wire b0_n_63;
  wire b0_n_64;
  wire b0_n_65;
  wire b0_n_66;
  wire b0_n_67;
  wire b0_n_68;
  wire b0_n_69;
  wire b0_n_7;
  wire b0_n_70;
  wire b0_n_71;
  wire b0_n_72;
  wire b0_n_73;
  wire b0_n_74;
  wire b0_n_75;
  wire b0_n_76;
  wire b0_n_77;
  wire b0_n_78;
  wire b0_n_79;
  wire b0_n_8;
  wire b0_n_80;
  wire b0_n_81;
  wire b0_n_82;
  wire b0_n_83;
  wire b0_n_84;
  wire b0_n_85;
  wire b0_n_86;
  wire b0_n_87;
  wire b0_n_88;
  wire b0_n_89;
  wire b0_n_9;
  wire b0_n_90;
  wire b0_n_91;
  wire b0_n_92;
  wire b0_n_93;
  wire b0_n_94;
  wire b0_n_95;
  wire b0_n_96;
  wire b0_n_97;
  wire b0_n_98;
  wire b0_n_99;
  wire b0_ready_i_1_n_0;
  wire b0_ready_i_2_n_0;
  wire b0_ready_reg_n_0;
  wire b1_N_TRN_i;
  wire b1_N_TRN_i1_carry__0_i_1_n_0;
  wire b1_N_TRN_i1_carry__0_i_2_n_0;
  wire b1_N_TRN_i1_carry__0_i_3_n_0;
  wire b1_N_TRN_i1_carry__0_i_4_n_0;
  wire b1_N_TRN_i1_carry__0_i_5_n_0;
  wire b1_N_TRN_i1_carry__0_i_6_n_0;
  wire b1_N_TRN_i1_carry__0_i_7_n_0;
  wire b1_N_TRN_i1_carry__0_n_1;
  wire b1_N_TRN_i1_carry__0_n_2;
  wire b1_N_TRN_i1_carry__0_n_3;
  wire b1_N_TRN_i1_carry__0_n_4;
  wire b1_N_TRN_i1_carry__0_n_5;
  wire b1_N_TRN_i1_carry__0_n_6;
  wire b1_N_TRN_i1_carry__0_n_7;
  wire b1_N_TRN_i1_carry_i_10_n_0;
  wire b1_N_TRN_i1_carry_i_1_n_0;
  wire b1_N_TRN_i1_carry_i_2_n_0;
  wire b1_N_TRN_i1_carry_i_3_n_0;
  wire b1_N_TRN_i1_carry_i_4_n_0;
  wire b1_N_TRN_i1_carry_i_5_n_0;
  wire b1_N_TRN_i1_carry_i_6_n_0;
  wire b1_N_TRN_i1_carry_i_7_n_0;
  wire b1_N_TRN_i1_carry_i_8_n_0;
  wire b1_N_TRN_i1_carry_i_9_n_0;
  wire b1_N_TRN_i1_carry_n_0;
  wire b1_N_TRN_i1_carry_n_1;
  wire b1_N_TRN_i1_carry_n_2;
  wire b1_N_TRN_i1_carry_n_3;
  wire b1_N_TRN_i1_carry_n_4;
  wire b1_N_TRN_i1_carry_n_5;
  wire b1_N_TRN_i1_carry_n_6;
  wire b1_N_TRN_i1_carry_n_7;
  wire \b1_N_TRN_i[5]_i_2_n_0 ;
  wire \b1_N_TRN_i[7]_i_3_n_0 ;
  wire [7:0]\b1_N_TRN_i_reg[7]_0 ;
  wire b1_SEND_TRN_i_1_n_0;
  wire b1_data;
  wire \b1_data_reg_n_0_[0] ;
  wire \b1_data_reg_n_0_[10] ;
  wire \b1_data_reg_n_0_[112] ;
  wire \b1_data_reg_n_0_[113] ;
  wire \b1_data_reg_n_0_[114] ;
  wire \b1_data_reg_n_0_[115] ;
  wire \b1_data_reg_n_0_[116] ;
  wire \b1_data_reg_n_0_[117] ;
  wire \b1_data_reg_n_0_[118] ;
  wire \b1_data_reg_n_0_[119] ;
  wire \b1_data_reg_n_0_[11] ;
  wire \b1_data_reg_n_0_[120] ;
  wire \b1_data_reg_n_0_[121] ;
  wire \b1_data_reg_n_0_[122] ;
  wire \b1_data_reg_n_0_[123] ;
  wire \b1_data_reg_n_0_[124] ;
  wire \b1_data_reg_n_0_[125] ;
  wire \b1_data_reg_n_0_[126] ;
  wire \b1_data_reg_n_0_[127] ;
  wire \b1_data_reg_n_0_[128] ;
  wire \b1_data_reg_n_0_[129] ;
  wire \b1_data_reg_n_0_[12] ;
  wire \b1_data_reg_n_0_[130] ;
  wire \b1_data_reg_n_0_[131] ;
  wire \b1_data_reg_n_0_[132] ;
  wire \b1_data_reg_n_0_[133] ;
  wire \b1_data_reg_n_0_[134] ;
  wire \b1_data_reg_n_0_[135] ;
  wire \b1_data_reg_n_0_[136] ;
  wire \b1_data_reg_n_0_[137] ;
  wire \b1_data_reg_n_0_[138] ;
  wire \b1_data_reg_n_0_[139] ;
  wire \b1_data_reg_n_0_[13] ;
  wire \b1_data_reg_n_0_[140] ;
  wire \b1_data_reg_n_0_[141] ;
  wire \b1_data_reg_n_0_[142] ;
  wire \b1_data_reg_n_0_[143] ;
  wire \b1_data_reg_n_0_[144] ;
  wire \b1_data_reg_n_0_[145] ;
  wire \b1_data_reg_n_0_[146] ;
  wire \b1_data_reg_n_0_[147] ;
  wire \b1_data_reg_n_0_[148] ;
  wire \b1_data_reg_n_0_[149] ;
  wire \b1_data_reg_n_0_[14] ;
  wire \b1_data_reg_n_0_[150] ;
  wire \b1_data_reg_n_0_[151] ;
  wire \b1_data_reg_n_0_[152] ;
  wire \b1_data_reg_n_0_[153] ;
  wire \b1_data_reg_n_0_[154] ;
  wire \b1_data_reg_n_0_[155] ;
  wire \b1_data_reg_n_0_[156] ;
  wire \b1_data_reg_n_0_[157] ;
  wire \b1_data_reg_n_0_[158] ;
  wire \b1_data_reg_n_0_[159] ;
  wire \b1_data_reg_n_0_[15] ;
  wire \b1_data_reg_n_0_[16] ;
  wire \b1_data_reg_n_0_[17] ;
  wire \b1_data_reg_n_0_[18] ;
  wire \b1_data_reg_n_0_[192] ;
  wire \b1_data_reg_n_0_[193] ;
  wire \b1_data_reg_n_0_[194] ;
  wire \b1_data_reg_n_0_[195] ;
  wire \b1_data_reg_n_0_[196] ;
  wire \b1_data_reg_n_0_[197] ;
  wire \b1_data_reg_n_0_[198] ;
  wire \b1_data_reg_n_0_[199] ;
  wire \b1_data_reg_n_0_[19] ;
  wire \b1_data_reg_n_0_[1] ;
  wire \b1_data_reg_n_0_[200] ;
  wire \b1_data_reg_n_0_[201] ;
  wire \b1_data_reg_n_0_[202] ;
  wire \b1_data_reg_n_0_[203] ;
  wire \b1_data_reg_n_0_[204] ;
  wire \b1_data_reg_n_0_[205] ;
  wire \b1_data_reg_n_0_[206] ;
  wire \b1_data_reg_n_0_[207] ;
  wire \b1_data_reg_n_0_[20] ;
  wire \b1_data_reg_n_0_[21] ;
  wire \b1_data_reg_n_0_[22] ;
  wire \b1_data_reg_n_0_[23] ;
  wire \b1_data_reg_n_0_[240] ;
  wire \b1_data_reg_n_0_[241] ;
  wire \b1_data_reg_n_0_[242] ;
  wire \b1_data_reg_n_0_[243] ;
  wire \b1_data_reg_n_0_[244] ;
  wire \b1_data_reg_n_0_[245] ;
  wire \b1_data_reg_n_0_[246] ;
  wire \b1_data_reg_n_0_[247] ;
  wire \b1_data_reg_n_0_[248] ;
  wire \b1_data_reg_n_0_[249] ;
  wire \b1_data_reg_n_0_[24] ;
  wire \b1_data_reg_n_0_[250] ;
  wire \b1_data_reg_n_0_[251] ;
  wire \b1_data_reg_n_0_[252] ;
  wire \b1_data_reg_n_0_[253] ;
  wire \b1_data_reg_n_0_[254] ;
  wire \b1_data_reg_n_0_[255] ;
  wire \b1_data_reg_n_0_[25] ;
  wire \b1_data_reg_n_0_[26] ;
  wire \b1_data_reg_n_0_[27] ;
  wire \b1_data_reg_n_0_[28] ;
  wire \b1_data_reg_n_0_[29] ;
  wire \b1_data_reg_n_0_[2] ;
  wire \b1_data_reg_n_0_[30] ;
  wire \b1_data_reg_n_0_[31] ;
  wire \b1_data_reg_n_0_[3] ;
  wire \b1_data_reg_n_0_[4] ;
  wire \b1_data_reg_n_0_[5] ;
  wire \b1_data_reg_n_0_[6] ;
  wire \b1_data_reg_n_0_[7] ;
  wire \b1_data_reg_n_0_[8] ;
  wire \b1_data_reg_n_0_[9] ;
  wire b1_valid_i_1_n_0;
  wire b1_valid_i_2_n_0;
  wire dac_aclk;
  wire dac_aresetn;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ;
  wire i__carry__0_i_10__0_n_0;
  wire i__carry__0_i_10_n_0;
  wire i__carry__0_i_11__0_n_0;
  wire i__carry__0_i_11_n_0;
  wire i__carry__0_i_12__0_n_0;
  wire i__carry__0_i_12_n_0;
  wire i__carry__0_i_13__0_n_0;
  wire i__carry__0_i_13_n_0;
  wire i__carry__0_i_14__0_n_0;
  wire i__carry__0_i_14_n_0;
  wire i__carry__0_i_15__0_n_0;
  wire i__carry__0_i_15_n_0;
  wire i__carry__0_i_16__0_n_0;
  wire i__carry__0_i_16_n_0;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1__2_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_2__2_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_3__2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_4__2_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5__0_n_0;
  wire i__carry__0_i_5__2_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6__0_n_0;
  wire i__carry__0_i_6__2_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7__0_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8__0_n_0;
  wire i__carry__0_i_8_n_0;
  wire i__carry__0_i_9_n_0;
  wire i__carry_i_10__0_n_0;
  wire i__carry_i_10__1_n_0;
  wire i__carry_i_11__0_n_0;
  wire i__carry_i_12__0_n_0;
  wire i__carry_i_13__0_n_0;
  wire i__carry_i_14__0_n_0;
  wire i__carry_i_15__0_n_0;
  wire i__carry_i_16__0_n_0;
  wire i__carry_i_16_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_2__3_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_3__3_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_4__2_n_0;
  wire i__carry_i_5__1_n_0;
  wire i__carry_i_5__2_n_0;
  wire i__carry_i_6__1_n_0;
  wire i__carry_i_6__2_n_0;
  wire i__carry_i_7__1_n_0;
  wire i__carry_i_7__2_n_0;
  wire i__carry_i_8__0_n_0;
  wire i__carry_i_8__1_n_0;
  wire i__carry_i_8__2_n_0;
  wire i__carry_i_9__0_n_0;
  wire i__carry_i_9__1_n_0;
  wire i__carry_i_9__2_n_0;
  wire [255:0]m00_axis_tdata;
  wire m00_axis_tready;
  wire [255:0]m01_axis_tdata;
  wire [7:1]p_0_in;
  wire p_1_out__0_n_106;
  wire p_1_out__0_n_107;
  wire p_1_out__0_n_108;
  wire p_1_out__0_n_109;
  wire p_1_out__0_n_110;
  wire p_1_out__0_n_111;
  wire p_1_out__0_n_112;
  wire p_1_out__0_n_113;
  wire p_1_out__0_n_114;
  wire p_1_out__0_n_115;
  wire p_1_out__0_n_116;
  wire p_1_out__0_n_117;
  wire p_1_out__0_n_118;
  wire p_1_out__0_n_119;
  wire p_1_out__0_n_120;
  wire p_1_out__0_n_121;
  wire p_1_out__0_n_122;
  wire p_1_out__0_n_123;
  wire p_1_out__0_n_124;
  wire p_1_out__0_n_125;
  wire p_1_out__0_n_126;
  wire p_1_out__0_n_127;
  wire p_1_out__0_n_128;
  wire p_1_out__0_n_129;
  wire p_1_out__0_n_130;
  wire p_1_out__0_n_131;
  wire p_1_out__0_n_132;
  wire p_1_out__0_n_133;
  wire p_1_out__0_n_134;
  wire p_1_out__0_n_135;
  wire p_1_out__0_n_136;
  wire p_1_out__0_n_137;
  wire p_1_out__0_n_138;
  wire p_1_out__0_n_139;
  wire p_1_out__0_n_140;
  wire p_1_out__0_n_141;
  wire p_1_out__0_n_142;
  wire p_1_out__0_n_143;
  wire p_1_out__0_n_144;
  wire p_1_out__0_n_145;
  wire p_1_out__0_n_146;
  wire p_1_out__0_n_147;
  wire p_1_out__0_n_148;
  wire p_1_out__0_n_149;
  wire p_1_out__0_n_150;
  wire p_1_out__0_n_151;
  wire p_1_out__0_n_152;
  wire p_1_out__0_n_153;
  wire p_1_out__10_n_106;
  wire p_1_out__10_n_107;
  wire p_1_out__10_n_108;
  wire p_1_out__10_n_109;
  wire p_1_out__10_n_110;
  wire p_1_out__10_n_111;
  wire p_1_out__10_n_112;
  wire p_1_out__10_n_113;
  wire p_1_out__10_n_114;
  wire p_1_out__10_n_115;
  wire p_1_out__10_n_116;
  wire p_1_out__10_n_117;
  wire p_1_out__10_n_118;
  wire p_1_out__10_n_119;
  wire p_1_out__10_n_120;
  wire p_1_out__10_n_121;
  wire p_1_out__10_n_122;
  wire p_1_out__10_n_123;
  wire p_1_out__10_n_124;
  wire p_1_out__10_n_125;
  wire p_1_out__10_n_126;
  wire p_1_out__10_n_127;
  wire p_1_out__10_n_128;
  wire p_1_out__10_n_129;
  wire p_1_out__10_n_130;
  wire p_1_out__10_n_131;
  wire p_1_out__10_n_132;
  wire p_1_out__10_n_133;
  wire p_1_out__10_n_134;
  wire p_1_out__10_n_135;
  wire p_1_out__10_n_136;
  wire p_1_out__10_n_137;
  wire p_1_out__10_n_138;
  wire p_1_out__10_n_139;
  wire p_1_out__10_n_140;
  wire p_1_out__10_n_141;
  wire p_1_out__10_n_142;
  wire p_1_out__10_n_143;
  wire p_1_out__10_n_144;
  wire p_1_out__10_n_145;
  wire p_1_out__10_n_146;
  wire p_1_out__10_n_147;
  wire p_1_out__10_n_148;
  wire p_1_out__10_n_149;
  wire p_1_out__10_n_150;
  wire p_1_out__10_n_151;
  wire p_1_out__10_n_152;
  wire p_1_out__10_n_153;
  wire p_1_out__11_n_106;
  wire p_1_out__11_n_107;
  wire p_1_out__11_n_108;
  wire p_1_out__11_n_109;
  wire p_1_out__11_n_110;
  wire p_1_out__11_n_111;
  wire p_1_out__11_n_112;
  wire p_1_out__11_n_113;
  wire p_1_out__11_n_114;
  wire p_1_out__11_n_115;
  wire p_1_out__11_n_116;
  wire p_1_out__11_n_117;
  wire p_1_out__11_n_118;
  wire p_1_out__11_n_119;
  wire p_1_out__11_n_120;
  wire p_1_out__11_n_121;
  wire p_1_out__11_n_122;
  wire p_1_out__11_n_123;
  wire p_1_out__11_n_124;
  wire p_1_out__11_n_125;
  wire p_1_out__11_n_126;
  wire p_1_out__11_n_127;
  wire p_1_out__11_n_128;
  wire p_1_out__11_n_129;
  wire p_1_out__11_n_130;
  wire p_1_out__11_n_131;
  wire p_1_out__11_n_132;
  wire p_1_out__11_n_133;
  wire p_1_out__11_n_134;
  wire p_1_out__11_n_135;
  wire p_1_out__11_n_136;
  wire p_1_out__11_n_137;
  wire p_1_out__11_n_138;
  wire p_1_out__11_n_139;
  wire p_1_out__11_n_140;
  wire p_1_out__11_n_141;
  wire p_1_out__11_n_142;
  wire p_1_out__11_n_143;
  wire p_1_out__11_n_144;
  wire p_1_out__11_n_145;
  wire p_1_out__11_n_146;
  wire p_1_out__11_n_147;
  wire p_1_out__11_n_148;
  wire p_1_out__11_n_149;
  wire p_1_out__11_n_150;
  wire p_1_out__11_n_151;
  wire p_1_out__11_n_152;
  wire p_1_out__11_n_153;
  wire p_1_out__12_n_106;
  wire p_1_out__12_n_107;
  wire p_1_out__12_n_108;
  wire p_1_out__12_n_109;
  wire p_1_out__12_n_110;
  wire p_1_out__12_n_111;
  wire p_1_out__12_n_112;
  wire p_1_out__12_n_113;
  wire p_1_out__12_n_114;
  wire p_1_out__12_n_115;
  wire p_1_out__12_n_116;
  wire p_1_out__12_n_117;
  wire p_1_out__12_n_118;
  wire p_1_out__12_n_119;
  wire p_1_out__12_n_120;
  wire p_1_out__12_n_121;
  wire p_1_out__12_n_122;
  wire p_1_out__12_n_123;
  wire p_1_out__12_n_124;
  wire p_1_out__12_n_125;
  wire p_1_out__12_n_126;
  wire p_1_out__12_n_127;
  wire p_1_out__12_n_128;
  wire p_1_out__12_n_129;
  wire p_1_out__12_n_130;
  wire p_1_out__12_n_131;
  wire p_1_out__12_n_132;
  wire p_1_out__12_n_133;
  wire p_1_out__12_n_134;
  wire p_1_out__12_n_135;
  wire p_1_out__12_n_136;
  wire p_1_out__12_n_137;
  wire p_1_out__12_n_138;
  wire p_1_out__12_n_139;
  wire p_1_out__12_n_140;
  wire p_1_out__12_n_141;
  wire p_1_out__12_n_142;
  wire p_1_out__12_n_143;
  wire p_1_out__12_n_144;
  wire p_1_out__12_n_145;
  wire p_1_out__12_n_146;
  wire p_1_out__12_n_147;
  wire p_1_out__12_n_148;
  wire p_1_out__12_n_149;
  wire p_1_out__12_n_150;
  wire p_1_out__12_n_151;
  wire p_1_out__12_n_152;
  wire p_1_out__12_n_153;
  wire p_1_out__13_n_106;
  wire p_1_out__13_n_107;
  wire p_1_out__13_n_108;
  wire p_1_out__13_n_109;
  wire p_1_out__13_n_110;
  wire p_1_out__13_n_111;
  wire p_1_out__13_n_112;
  wire p_1_out__13_n_113;
  wire p_1_out__13_n_114;
  wire p_1_out__13_n_115;
  wire p_1_out__13_n_116;
  wire p_1_out__13_n_117;
  wire p_1_out__13_n_118;
  wire p_1_out__13_n_119;
  wire p_1_out__13_n_120;
  wire p_1_out__13_n_121;
  wire p_1_out__13_n_122;
  wire p_1_out__13_n_123;
  wire p_1_out__13_n_124;
  wire p_1_out__13_n_125;
  wire p_1_out__13_n_126;
  wire p_1_out__13_n_127;
  wire p_1_out__13_n_128;
  wire p_1_out__13_n_129;
  wire p_1_out__13_n_130;
  wire p_1_out__13_n_131;
  wire p_1_out__13_n_132;
  wire p_1_out__13_n_133;
  wire p_1_out__13_n_134;
  wire p_1_out__13_n_135;
  wire p_1_out__13_n_136;
  wire p_1_out__13_n_137;
  wire p_1_out__13_n_138;
  wire p_1_out__13_n_139;
  wire p_1_out__13_n_140;
  wire p_1_out__13_n_141;
  wire p_1_out__13_n_142;
  wire p_1_out__13_n_143;
  wire p_1_out__13_n_144;
  wire p_1_out__13_n_145;
  wire p_1_out__13_n_146;
  wire p_1_out__13_n_147;
  wire p_1_out__13_n_148;
  wire p_1_out__13_n_149;
  wire p_1_out__13_n_150;
  wire p_1_out__13_n_151;
  wire p_1_out__13_n_152;
  wire p_1_out__13_n_153;
  wire p_1_out__14_n_106;
  wire p_1_out__14_n_107;
  wire p_1_out__14_n_108;
  wire p_1_out__14_n_109;
  wire p_1_out__14_n_110;
  wire p_1_out__14_n_111;
  wire p_1_out__14_n_112;
  wire p_1_out__14_n_113;
  wire p_1_out__14_n_114;
  wire p_1_out__14_n_115;
  wire p_1_out__14_n_116;
  wire p_1_out__14_n_117;
  wire p_1_out__14_n_118;
  wire p_1_out__14_n_119;
  wire p_1_out__14_n_120;
  wire p_1_out__14_n_121;
  wire p_1_out__14_n_122;
  wire p_1_out__14_n_123;
  wire p_1_out__14_n_124;
  wire p_1_out__14_n_125;
  wire p_1_out__14_n_126;
  wire p_1_out__14_n_127;
  wire p_1_out__14_n_128;
  wire p_1_out__14_n_129;
  wire p_1_out__14_n_130;
  wire p_1_out__14_n_131;
  wire p_1_out__14_n_132;
  wire p_1_out__14_n_133;
  wire p_1_out__14_n_134;
  wire p_1_out__14_n_135;
  wire p_1_out__14_n_136;
  wire p_1_out__14_n_137;
  wire p_1_out__14_n_138;
  wire p_1_out__14_n_139;
  wire p_1_out__14_n_140;
  wire p_1_out__14_n_141;
  wire p_1_out__14_n_142;
  wire p_1_out__14_n_143;
  wire p_1_out__14_n_144;
  wire p_1_out__14_n_145;
  wire p_1_out__14_n_146;
  wire p_1_out__14_n_147;
  wire p_1_out__14_n_148;
  wire p_1_out__14_n_149;
  wire p_1_out__14_n_150;
  wire p_1_out__14_n_151;
  wire p_1_out__14_n_152;
  wire p_1_out__14_n_153;
  wire p_1_out__15_n_106;
  wire p_1_out__15_n_107;
  wire p_1_out__15_n_108;
  wire p_1_out__15_n_109;
  wire p_1_out__15_n_110;
  wire p_1_out__15_n_111;
  wire p_1_out__15_n_112;
  wire p_1_out__15_n_113;
  wire p_1_out__15_n_114;
  wire p_1_out__15_n_115;
  wire p_1_out__15_n_116;
  wire p_1_out__15_n_117;
  wire p_1_out__15_n_118;
  wire p_1_out__15_n_119;
  wire p_1_out__15_n_120;
  wire p_1_out__15_n_121;
  wire p_1_out__15_n_122;
  wire p_1_out__15_n_123;
  wire p_1_out__15_n_124;
  wire p_1_out__15_n_125;
  wire p_1_out__15_n_126;
  wire p_1_out__15_n_127;
  wire p_1_out__15_n_128;
  wire p_1_out__15_n_129;
  wire p_1_out__15_n_130;
  wire p_1_out__15_n_131;
  wire p_1_out__15_n_132;
  wire p_1_out__15_n_133;
  wire p_1_out__15_n_134;
  wire p_1_out__15_n_135;
  wire p_1_out__15_n_136;
  wire p_1_out__15_n_137;
  wire p_1_out__15_n_138;
  wire p_1_out__15_n_139;
  wire p_1_out__15_n_140;
  wire p_1_out__15_n_141;
  wire p_1_out__15_n_142;
  wire p_1_out__15_n_143;
  wire p_1_out__15_n_144;
  wire p_1_out__15_n_145;
  wire p_1_out__15_n_146;
  wire p_1_out__15_n_147;
  wire p_1_out__15_n_148;
  wire p_1_out__15_n_149;
  wire p_1_out__15_n_150;
  wire p_1_out__15_n_151;
  wire p_1_out__15_n_152;
  wire p_1_out__15_n_153;
  wire p_1_out__16_n_106;
  wire p_1_out__16_n_107;
  wire p_1_out__16_n_108;
  wire p_1_out__16_n_109;
  wire p_1_out__16_n_110;
  wire p_1_out__16_n_111;
  wire p_1_out__16_n_112;
  wire p_1_out__16_n_113;
  wire p_1_out__16_n_114;
  wire p_1_out__16_n_115;
  wire p_1_out__16_n_116;
  wire p_1_out__16_n_117;
  wire p_1_out__16_n_118;
  wire p_1_out__16_n_119;
  wire p_1_out__16_n_120;
  wire p_1_out__16_n_121;
  wire p_1_out__16_n_122;
  wire p_1_out__16_n_123;
  wire p_1_out__16_n_124;
  wire p_1_out__16_n_125;
  wire p_1_out__16_n_126;
  wire p_1_out__16_n_127;
  wire p_1_out__16_n_128;
  wire p_1_out__16_n_129;
  wire p_1_out__16_n_130;
  wire p_1_out__16_n_131;
  wire p_1_out__16_n_132;
  wire p_1_out__16_n_133;
  wire p_1_out__16_n_134;
  wire p_1_out__16_n_135;
  wire p_1_out__16_n_136;
  wire p_1_out__16_n_137;
  wire p_1_out__16_n_138;
  wire p_1_out__16_n_139;
  wire p_1_out__16_n_140;
  wire p_1_out__16_n_141;
  wire p_1_out__16_n_142;
  wire p_1_out__16_n_143;
  wire p_1_out__16_n_144;
  wire p_1_out__16_n_145;
  wire p_1_out__16_n_146;
  wire p_1_out__16_n_147;
  wire p_1_out__16_n_148;
  wire p_1_out__16_n_149;
  wire p_1_out__16_n_150;
  wire p_1_out__16_n_151;
  wire p_1_out__16_n_152;
  wire p_1_out__16_n_153;
  wire p_1_out__17_n_106;
  wire p_1_out__17_n_107;
  wire p_1_out__17_n_108;
  wire p_1_out__17_n_109;
  wire p_1_out__17_n_110;
  wire p_1_out__17_n_111;
  wire p_1_out__17_n_112;
  wire p_1_out__17_n_113;
  wire p_1_out__17_n_114;
  wire p_1_out__17_n_115;
  wire p_1_out__17_n_116;
  wire p_1_out__17_n_117;
  wire p_1_out__17_n_118;
  wire p_1_out__17_n_119;
  wire p_1_out__17_n_120;
  wire p_1_out__17_n_121;
  wire p_1_out__17_n_122;
  wire p_1_out__17_n_123;
  wire p_1_out__17_n_124;
  wire p_1_out__17_n_125;
  wire p_1_out__17_n_126;
  wire p_1_out__17_n_127;
  wire p_1_out__17_n_128;
  wire p_1_out__17_n_129;
  wire p_1_out__17_n_130;
  wire p_1_out__17_n_131;
  wire p_1_out__17_n_132;
  wire p_1_out__17_n_133;
  wire p_1_out__17_n_134;
  wire p_1_out__17_n_135;
  wire p_1_out__17_n_136;
  wire p_1_out__17_n_137;
  wire p_1_out__17_n_138;
  wire p_1_out__17_n_139;
  wire p_1_out__17_n_140;
  wire p_1_out__17_n_141;
  wire p_1_out__17_n_142;
  wire p_1_out__17_n_143;
  wire p_1_out__17_n_144;
  wire p_1_out__17_n_145;
  wire p_1_out__17_n_146;
  wire p_1_out__17_n_147;
  wire p_1_out__17_n_148;
  wire p_1_out__17_n_149;
  wire p_1_out__17_n_150;
  wire p_1_out__17_n_151;
  wire p_1_out__17_n_152;
  wire p_1_out__17_n_153;
  wire p_1_out__18_n_106;
  wire p_1_out__18_n_107;
  wire p_1_out__18_n_108;
  wire p_1_out__18_n_109;
  wire p_1_out__18_n_110;
  wire p_1_out__18_n_111;
  wire p_1_out__18_n_112;
  wire p_1_out__18_n_113;
  wire p_1_out__18_n_114;
  wire p_1_out__18_n_115;
  wire p_1_out__18_n_116;
  wire p_1_out__18_n_117;
  wire p_1_out__18_n_118;
  wire p_1_out__18_n_119;
  wire p_1_out__18_n_120;
  wire p_1_out__18_n_121;
  wire p_1_out__18_n_122;
  wire p_1_out__18_n_123;
  wire p_1_out__18_n_124;
  wire p_1_out__18_n_125;
  wire p_1_out__18_n_126;
  wire p_1_out__18_n_127;
  wire p_1_out__18_n_128;
  wire p_1_out__18_n_129;
  wire p_1_out__18_n_130;
  wire p_1_out__18_n_131;
  wire p_1_out__18_n_132;
  wire p_1_out__18_n_133;
  wire p_1_out__18_n_134;
  wire p_1_out__18_n_135;
  wire p_1_out__18_n_136;
  wire p_1_out__18_n_137;
  wire p_1_out__18_n_138;
  wire p_1_out__18_n_139;
  wire p_1_out__18_n_140;
  wire p_1_out__18_n_141;
  wire p_1_out__18_n_142;
  wire p_1_out__18_n_143;
  wire p_1_out__18_n_144;
  wire p_1_out__18_n_145;
  wire p_1_out__18_n_146;
  wire p_1_out__18_n_147;
  wire p_1_out__18_n_148;
  wire p_1_out__18_n_149;
  wire p_1_out__18_n_150;
  wire p_1_out__18_n_151;
  wire p_1_out__18_n_152;
  wire p_1_out__18_n_153;
  wire p_1_out__19_n_106;
  wire p_1_out__19_n_107;
  wire p_1_out__19_n_108;
  wire p_1_out__19_n_109;
  wire p_1_out__19_n_110;
  wire p_1_out__19_n_111;
  wire p_1_out__19_n_112;
  wire p_1_out__19_n_113;
  wire p_1_out__19_n_114;
  wire p_1_out__19_n_115;
  wire p_1_out__19_n_116;
  wire p_1_out__19_n_117;
  wire p_1_out__19_n_118;
  wire p_1_out__19_n_119;
  wire p_1_out__19_n_120;
  wire p_1_out__19_n_121;
  wire p_1_out__19_n_122;
  wire p_1_out__19_n_123;
  wire p_1_out__19_n_124;
  wire p_1_out__19_n_125;
  wire p_1_out__19_n_126;
  wire p_1_out__19_n_127;
  wire p_1_out__19_n_128;
  wire p_1_out__19_n_129;
  wire p_1_out__19_n_130;
  wire p_1_out__19_n_131;
  wire p_1_out__19_n_132;
  wire p_1_out__19_n_133;
  wire p_1_out__19_n_134;
  wire p_1_out__19_n_135;
  wire p_1_out__19_n_136;
  wire p_1_out__19_n_137;
  wire p_1_out__19_n_138;
  wire p_1_out__19_n_139;
  wire p_1_out__19_n_140;
  wire p_1_out__19_n_141;
  wire p_1_out__19_n_142;
  wire p_1_out__19_n_143;
  wire p_1_out__19_n_144;
  wire p_1_out__19_n_145;
  wire p_1_out__19_n_146;
  wire p_1_out__19_n_147;
  wire p_1_out__19_n_148;
  wire p_1_out__19_n_149;
  wire p_1_out__19_n_150;
  wire p_1_out__19_n_151;
  wire p_1_out__19_n_152;
  wire p_1_out__19_n_153;
  wire p_1_out__1_n_106;
  wire p_1_out__1_n_107;
  wire p_1_out__1_n_108;
  wire p_1_out__1_n_109;
  wire p_1_out__1_n_110;
  wire p_1_out__1_n_111;
  wire p_1_out__1_n_112;
  wire p_1_out__1_n_113;
  wire p_1_out__1_n_114;
  wire p_1_out__1_n_115;
  wire p_1_out__1_n_116;
  wire p_1_out__1_n_117;
  wire p_1_out__1_n_118;
  wire p_1_out__1_n_119;
  wire p_1_out__1_n_120;
  wire p_1_out__1_n_121;
  wire p_1_out__1_n_122;
  wire p_1_out__1_n_123;
  wire p_1_out__1_n_124;
  wire p_1_out__1_n_125;
  wire p_1_out__1_n_126;
  wire p_1_out__1_n_127;
  wire p_1_out__1_n_128;
  wire p_1_out__1_n_129;
  wire p_1_out__1_n_130;
  wire p_1_out__1_n_131;
  wire p_1_out__1_n_132;
  wire p_1_out__1_n_133;
  wire p_1_out__1_n_134;
  wire p_1_out__1_n_135;
  wire p_1_out__1_n_136;
  wire p_1_out__1_n_137;
  wire p_1_out__1_n_138;
  wire p_1_out__1_n_139;
  wire p_1_out__1_n_140;
  wire p_1_out__1_n_141;
  wire p_1_out__1_n_142;
  wire p_1_out__1_n_143;
  wire p_1_out__1_n_144;
  wire p_1_out__1_n_145;
  wire p_1_out__1_n_146;
  wire p_1_out__1_n_147;
  wire p_1_out__1_n_148;
  wire p_1_out__1_n_149;
  wire p_1_out__1_n_150;
  wire p_1_out__1_n_151;
  wire p_1_out__1_n_152;
  wire p_1_out__1_n_153;
  wire p_1_out__20_n_106;
  wire p_1_out__20_n_107;
  wire p_1_out__20_n_108;
  wire p_1_out__20_n_109;
  wire p_1_out__20_n_110;
  wire p_1_out__20_n_111;
  wire p_1_out__20_n_112;
  wire p_1_out__20_n_113;
  wire p_1_out__20_n_114;
  wire p_1_out__20_n_115;
  wire p_1_out__20_n_116;
  wire p_1_out__20_n_117;
  wire p_1_out__20_n_118;
  wire p_1_out__20_n_119;
  wire p_1_out__20_n_120;
  wire p_1_out__20_n_121;
  wire p_1_out__20_n_122;
  wire p_1_out__20_n_123;
  wire p_1_out__20_n_124;
  wire p_1_out__20_n_125;
  wire p_1_out__20_n_126;
  wire p_1_out__20_n_127;
  wire p_1_out__20_n_128;
  wire p_1_out__20_n_129;
  wire p_1_out__20_n_130;
  wire p_1_out__20_n_131;
  wire p_1_out__20_n_132;
  wire p_1_out__20_n_133;
  wire p_1_out__20_n_134;
  wire p_1_out__20_n_135;
  wire p_1_out__20_n_136;
  wire p_1_out__20_n_137;
  wire p_1_out__20_n_138;
  wire p_1_out__20_n_139;
  wire p_1_out__20_n_140;
  wire p_1_out__20_n_141;
  wire p_1_out__20_n_142;
  wire p_1_out__20_n_143;
  wire p_1_out__20_n_144;
  wire p_1_out__20_n_145;
  wire p_1_out__20_n_146;
  wire p_1_out__20_n_147;
  wire p_1_out__20_n_148;
  wire p_1_out__20_n_149;
  wire p_1_out__20_n_150;
  wire p_1_out__20_n_151;
  wire p_1_out__20_n_152;
  wire p_1_out__20_n_153;
  wire p_1_out__21_n_106;
  wire p_1_out__21_n_107;
  wire p_1_out__21_n_108;
  wire p_1_out__21_n_109;
  wire p_1_out__21_n_110;
  wire p_1_out__21_n_111;
  wire p_1_out__21_n_112;
  wire p_1_out__21_n_113;
  wire p_1_out__21_n_114;
  wire p_1_out__21_n_115;
  wire p_1_out__21_n_116;
  wire p_1_out__21_n_117;
  wire p_1_out__21_n_118;
  wire p_1_out__21_n_119;
  wire p_1_out__21_n_120;
  wire p_1_out__21_n_121;
  wire p_1_out__21_n_122;
  wire p_1_out__21_n_123;
  wire p_1_out__21_n_124;
  wire p_1_out__21_n_125;
  wire p_1_out__21_n_126;
  wire p_1_out__21_n_127;
  wire p_1_out__21_n_128;
  wire p_1_out__21_n_129;
  wire p_1_out__21_n_130;
  wire p_1_out__21_n_131;
  wire p_1_out__21_n_132;
  wire p_1_out__21_n_133;
  wire p_1_out__21_n_134;
  wire p_1_out__21_n_135;
  wire p_1_out__21_n_136;
  wire p_1_out__21_n_137;
  wire p_1_out__21_n_138;
  wire p_1_out__21_n_139;
  wire p_1_out__21_n_140;
  wire p_1_out__21_n_141;
  wire p_1_out__21_n_142;
  wire p_1_out__21_n_143;
  wire p_1_out__21_n_144;
  wire p_1_out__21_n_145;
  wire p_1_out__21_n_146;
  wire p_1_out__21_n_147;
  wire p_1_out__21_n_148;
  wire p_1_out__21_n_149;
  wire p_1_out__21_n_150;
  wire p_1_out__21_n_151;
  wire p_1_out__21_n_152;
  wire p_1_out__21_n_153;
  wire p_1_out__22_n_106;
  wire p_1_out__22_n_107;
  wire p_1_out__22_n_108;
  wire p_1_out__22_n_109;
  wire p_1_out__22_n_110;
  wire p_1_out__22_n_111;
  wire p_1_out__22_n_112;
  wire p_1_out__22_n_113;
  wire p_1_out__22_n_114;
  wire p_1_out__22_n_115;
  wire p_1_out__22_n_116;
  wire p_1_out__22_n_117;
  wire p_1_out__22_n_118;
  wire p_1_out__22_n_119;
  wire p_1_out__22_n_120;
  wire p_1_out__22_n_121;
  wire p_1_out__22_n_122;
  wire p_1_out__22_n_123;
  wire p_1_out__22_n_124;
  wire p_1_out__22_n_125;
  wire p_1_out__22_n_126;
  wire p_1_out__22_n_127;
  wire p_1_out__22_n_128;
  wire p_1_out__22_n_129;
  wire p_1_out__22_n_130;
  wire p_1_out__22_n_131;
  wire p_1_out__22_n_132;
  wire p_1_out__22_n_133;
  wire p_1_out__22_n_134;
  wire p_1_out__22_n_135;
  wire p_1_out__22_n_136;
  wire p_1_out__22_n_137;
  wire p_1_out__22_n_138;
  wire p_1_out__22_n_139;
  wire p_1_out__22_n_140;
  wire p_1_out__22_n_141;
  wire p_1_out__22_n_142;
  wire p_1_out__22_n_143;
  wire p_1_out__22_n_144;
  wire p_1_out__22_n_145;
  wire p_1_out__22_n_146;
  wire p_1_out__22_n_147;
  wire p_1_out__22_n_148;
  wire p_1_out__22_n_149;
  wire p_1_out__22_n_150;
  wire p_1_out__22_n_151;
  wire p_1_out__22_n_152;
  wire p_1_out__22_n_153;
  wire p_1_out__23_n_106;
  wire p_1_out__23_n_107;
  wire p_1_out__23_n_108;
  wire p_1_out__23_n_109;
  wire p_1_out__23_n_110;
  wire p_1_out__23_n_111;
  wire p_1_out__23_n_112;
  wire p_1_out__23_n_113;
  wire p_1_out__23_n_114;
  wire p_1_out__23_n_115;
  wire p_1_out__23_n_116;
  wire p_1_out__23_n_117;
  wire p_1_out__23_n_118;
  wire p_1_out__23_n_119;
  wire p_1_out__23_n_120;
  wire p_1_out__23_n_121;
  wire p_1_out__23_n_122;
  wire p_1_out__23_n_123;
  wire p_1_out__23_n_124;
  wire p_1_out__23_n_125;
  wire p_1_out__23_n_126;
  wire p_1_out__23_n_127;
  wire p_1_out__23_n_128;
  wire p_1_out__23_n_129;
  wire p_1_out__23_n_130;
  wire p_1_out__23_n_131;
  wire p_1_out__23_n_132;
  wire p_1_out__23_n_133;
  wire p_1_out__23_n_134;
  wire p_1_out__23_n_135;
  wire p_1_out__23_n_136;
  wire p_1_out__23_n_137;
  wire p_1_out__23_n_138;
  wire p_1_out__23_n_139;
  wire p_1_out__23_n_140;
  wire p_1_out__23_n_141;
  wire p_1_out__23_n_142;
  wire p_1_out__23_n_143;
  wire p_1_out__23_n_144;
  wire p_1_out__23_n_145;
  wire p_1_out__23_n_146;
  wire p_1_out__23_n_147;
  wire p_1_out__23_n_148;
  wire p_1_out__23_n_149;
  wire p_1_out__23_n_150;
  wire p_1_out__23_n_151;
  wire p_1_out__23_n_152;
  wire p_1_out__23_n_153;
  wire p_1_out__24_n_106;
  wire p_1_out__24_n_107;
  wire p_1_out__24_n_108;
  wire p_1_out__24_n_109;
  wire p_1_out__24_n_110;
  wire p_1_out__24_n_111;
  wire p_1_out__24_n_112;
  wire p_1_out__24_n_113;
  wire p_1_out__24_n_114;
  wire p_1_out__24_n_115;
  wire p_1_out__24_n_116;
  wire p_1_out__24_n_117;
  wire p_1_out__24_n_118;
  wire p_1_out__24_n_119;
  wire p_1_out__24_n_120;
  wire p_1_out__24_n_121;
  wire p_1_out__24_n_122;
  wire p_1_out__24_n_123;
  wire p_1_out__24_n_124;
  wire p_1_out__24_n_125;
  wire p_1_out__24_n_126;
  wire p_1_out__24_n_127;
  wire p_1_out__24_n_128;
  wire p_1_out__24_n_129;
  wire p_1_out__24_n_130;
  wire p_1_out__24_n_131;
  wire p_1_out__24_n_132;
  wire p_1_out__24_n_133;
  wire p_1_out__24_n_134;
  wire p_1_out__24_n_135;
  wire p_1_out__24_n_136;
  wire p_1_out__24_n_137;
  wire p_1_out__24_n_138;
  wire p_1_out__24_n_139;
  wire p_1_out__24_n_140;
  wire p_1_out__24_n_141;
  wire p_1_out__24_n_142;
  wire p_1_out__24_n_143;
  wire p_1_out__24_n_144;
  wire p_1_out__24_n_145;
  wire p_1_out__24_n_146;
  wire p_1_out__24_n_147;
  wire p_1_out__24_n_148;
  wire p_1_out__24_n_149;
  wire p_1_out__24_n_150;
  wire p_1_out__24_n_151;
  wire p_1_out__24_n_152;
  wire p_1_out__24_n_153;
  wire p_1_out__25_n_106;
  wire p_1_out__25_n_107;
  wire p_1_out__25_n_108;
  wire p_1_out__25_n_109;
  wire p_1_out__25_n_110;
  wire p_1_out__25_n_111;
  wire p_1_out__25_n_112;
  wire p_1_out__25_n_113;
  wire p_1_out__25_n_114;
  wire p_1_out__25_n_115;
  wire p_1_out__25_n_116;
  wire p_1_out__25_n_117;
  wire p_1_out__25_n_118;
  wire p_1_out__25_n_119;
  wire p_1_out__25_n_120;
  wire p_1_out__25_n_121;
  wire p_1_out__25_n_122;
  wire p_1_out__25_n_123;
  wire p_1_out__25_n_124;
  wire p_1_out__25_n_125;
  wire p_1_out__25_n_126;
  wire p_1_out__25_n_127;
  wire p_1_out__25_n_128;
  wire p_1_out__25_n_129;
  wire p_1_out__25_n_130;
  wire p_1_out__25_n_131;
  wire p_1_out__25_n_132;
  wire p_1_out__25_n_133;
  wire p_1_out__25_n_134;
  wire p_1_out__25_n_135;
  wire p_1_out__25_n_136;
  wire p_1_out__25_n_137;
  wire p_1_out__25_n_138;
  wire p_1_out__25_n_139;
  wire p_1_out__25_n_140;
  wire p_1_out__25_n_141;
  wire p_1_out__25_n_142;
  wire p_1_out__25_n_143;
  wire p_1_out__25_n_144;
  wire p_1_out__25_n_145;
  wire p_1_out__25_n_146;
  wire p_1_out__25_n_147;
  wire p_1_out__25_n_148;
  wire p_1_out__25_n_149;
  wire p_1_out__25_n_150;
  wire p_1_out__25_n_151;
  wire p_1_out__25_n_152;
  wire p_1_out__25_n_153;
  wire p_1_out__26_n_106;
  wire p_1_out__26_n_107;
  wire p_1_out__26_n_108;
  wire p_1_out__26_n_109;
  wire p_1_out__26_n_110;
  wire p_1_out__26_n_111;
  wire p_1_out__26_n_112;
  wire p_1_out__26_n_113;
  wire p_1_out__26_n_114;
  wire p_1_out__26_n_115;
  wire p_1_out__26_n_116;
  wire p_1_out__26_n_117;
  wire p_1_out__26_n_118;
  wire p_1_out__26_n_119;
  wire p_1_out__26_n_120;
  wire p_1_out__26_n_121;
  wire p_1_out__26_n_122;
  wire p_1_out__26_n_123;
  wire p_1_out__26_n_124;
  wire p_1_out__26_n_125;
  wire p_1_out__26_n_126;
  wire p_1_out__26_n_127;
  wire p_1_out__26_n_128;
  wire p_1_out__26_n_129;
  wire p_1_out__26_n_130;
  wire p_1_out__26_n_131;
  wire p_1_out__26_n_132;
  wire p_1_out__26_n_133;
  wire p_1_out__26_n_134;
  wire p_1_out__26_n_135;
  wire p_1_out__26_n_136;
  wire p_1_out__26_n_137;
  wire p_1_out__26_n_138;
  wire p_1_out__26_n_139;
  wire p_1_out__26_n_140;
  wire p_1_out__26_n_141;
  wire p_1_out__26_n_142;
  wire p_1_out__26_n_143;
  wire p_1_out__26_n_144;
  wire p_1_out__26_n_145;
  wire p_1_out__26_n_146;
  wire p_1_out__26_n_147;
  wire p_1_out__26_n_148;
  wire p_1_out__26_n_149;
  wire p_1_out__26_n_150;
  wire p_1_out__26_n_151;
  wire p_1_out__26_n_152;
  wire p_1_out__26_n_153;
  wire p_1_out__27_n_106;
  wire p_1_out__27_n_107;
  wire p_1_out__27_n_108;
  wire p_1_out__27_n_109;
  wire p_1_out__27_n_110;
  wire p_1_out__27_n_111;
  wire p_1_out__27_n_112;
  wire p_1_out__27_n_113;
  wire p_1_out__27_n_114;
  wire p_1_out__27_n_115;
  wire p_1_out__27_n_116;
  wire p_1_out__27_n_117;
  wire p_1_out__27_n_118;
  wire p_1_out__27_n_119;
  wire p_1_out__27_n_120;
  wire p_1_out__27_n_121;
  wire p_1_out__27_n_122;
  wire p_1_out__27_n_123;
  wire p_1_out__27_n_124;
  wire p_1_out__27_n_125;
  wire p_1_out__27_n_126;
  wire p_1_out__27_n_127;
  wire p_1_out__27_n_128;
  wire p_1_out__27_n_129;
  wire p_1_out__27_n_130;
  wire p_1_out__27_n_131;
  wire p_1_out__27_n_132;
  wire p_1_out__27_n_133;
  wire p_1_out__27_n_134;
  wire p_1_out__27_n_135;
  wire p_1_out__27_n_136;
  wire p_1_out__27_n_137;
  wire p_1_out__27_n_138;
  wire p_1_out__27_n_139;
  wire p_1_out__27_n_140;
  wire p_1_out__27_n_141;
  wire p_1_out__27_n_142;
  wire p_1_out__27_n_143;
  wire p_1_out__27_n_144;
  wire p_1_out__27_n_145;
  wire p_1_out__27_n_146;
  wire p_1_out__27_n_147;
  wire p_1_out__27_n_148;
  wire p_1_out__27_n_149;
  wire p_1_out__27_n_150;
  wire p_1_out__27_n_151;
  wire p_1_out__27_n_152;
  wire p_1_out__27_n_153;
  wire p_1_out__28_n_106;
  wire p_1_out__28_n_107;
  wire p_1_out__28_n_108;
  wire p_1_out__28_n_109;
  wire p_1_out__28_n_110;
  wire p_1_out__28_n_111;
  wire p_1_out__28_n_112;
  wire p_1_out__28_n_113;
  wire p_1_out__28_n_114;
  wire p_1_out__28_n_115;
  wire p_1_out__28_n_116;
  wire p_1_out__28_n_117;
  wire p_1_out__28_n_118;
  wire p_1_out__28_n_119;
  wire p_1_out__28_n_120;
  wire p_1_out__28_n_121;
  wire p_1_out__28_n_122;
  wire p_1_out__28_n_123;
  wire p_1_out__28_n_124;
  wire p_1_out__28_n_125;
  wire p_1_out__28_n_126;
  wire p_1_out__28_n_127;
  wire p_1_out__28_n_128;
  wire p_1_out__28_n_129;
  wire p_1_out__28_n_130;
  wire p_1_out__28_n_131;
  wire p_1_out__28_n_132;
  wire p_1_out__28_n_133;
  wire p_1_out__28_n_134;
  wire p_1_out__28_n_135;
  wire p_1_out__28_n_136;
  wire p_1_out__28_n_137;
  wire p_1_out__28_n_138;
  wire p_1_out__28_n_139;
  wire p_1_out__28_n_140;
  wire p_1_out__28_n_141;
  wire p_1_out__28_n_142;
  wire p_1_out__28_n_143;
  wire p_1_out__28_n_144;
  wire p_1_out__28_n_145;
  wire p_1_out__28_n_146;
  wire p_1_out__28_n_147;
  wire p_1_out__28_n_148;
  wire p_1_out__28_n_149;
  wire p_1_out__28_n_150;
  wire p_1_out__28_n_151;
  wire p_1_out__28_n_152;
  wire p_1_out__28_n_153;
  wire p_1_out__29_n_106;
  wire p_1_out__29_n_107;
  wire p_1_out__29_n_108;
  wire p_1_out__29_n_109;
  wire p_1_out__29_n_110;
  wire p_1_out__29_n_111;
  wire p_1_out__29_n_112;
  wire p_1_out__29_n_113;
  wire p_1_out__29_n_114;
  wire p_1_out__29_n_115;
  wire p_1_out__29_n_116;
  wire p_1_out__29_n_117;
  wire p_1_out__29_n_118;
  wire p_1_out__29_n_119;
  wire p_1_out__29_n_120;
  wire p_1_out__29_n_121;
  wire p_1_out__29_n_122;
  wire p_1_out__29_n_123;
  wire p_1_out__29_n_124;
  wire p_1_out__29_n_125;
  wire p_1_out__29_n_126;
  wire p_1_out__29_n_127;
  wire p_1_out__29_n_128;
  wire p_1_out__29_n_129;
  wire p_1_out__29_n_130;
  wire p_1_out__29_n_131;
  wire p_1_out__29_n_132;
  wire p_1_out__29_n_133;
  wire p_1_out__29_n_134;
  wire p_1_out__29_n_135;
  wire p_1_out__29_n_136;
  wire p_1_out__29_n_137;
  wire p_1_out__29_n_138;
  wire p_1_out__29_n_139;
  wire p_1_out__29_n_140;
  wire p_1_out__29_n_141;
  wire p_1_out__29_n_142;
  wire p_1_out__29_n_143;
  wire p_1_out__29_n_144;
  wire p_1_out__29_n_145;
  wire p_1_out__29_n_146;
  wire p_1_out__29_n_147;
  wire p_1_out__29_n_148;
  wire p_1_out__29_n_149;
  wire p_1_out__29_n_150;
  wire p_1_out__29_n_151;
  wire p_1_out__29_n_152;
  wire p_1_out__29_n_153;
  wire p_1_out__2_n_106;
  wire p_1_out__2_n_107;
  wire p_1_out__2_n_108;
  wire p_1_out__2_n_109;
  wire p_1_out__2_n_110;
  wire p_1_out__2_n_111;
  wire p_1_out__2_n_112;
  wire p_1_out__2_n_113;
  wire p_1_out__2_n_114;
  wire p_1_out__2_n_115;
  wire p_1_out__2_n_116;
  wire p_1_out__2_n_117;
  wire p_1_out__2_n_118;
  wire p_1_out__2_n_119;
  wire p_1_out__2_n_120;
  wire p_1_out__2_n_121;
  wire p_1_out__2_n_122;
  wire p_1_out__2_n_123;
  wire p_1_out__2_n_124;
  wire p_1_out__2_n_125;
  wire p_1_out__2_n_126;
  wire p_1_out__2_n_127;
  wire p_1_out__2_n_128;
  wire p_1_out__2_n_129;
  wire p_1_out__2_n_130;
  wire p_1_out__2_n_131;
  wire p_1_out__2_n_132;
  wire p_1_out__2_n_133;
  wire p_1_out__2_n_134;
  wire p_1_out__2_n_135;
  wire p_1_out__2_n_136;
  wire p_1_out__2_n_137;
  wire p_1_out__2_n_138;
  wire p_1_out__2_n_139;
  wire p_1_out__2_n_140;
  wire p_1_out__2_n_141;
  wire p_1_out__2_n_142;
  wire p_1_out__2_n_143;
  wire p_1_out__2_n_144;
  wire p_1_out__2_n_145;
  wire p_1_out__2_n_146;
  wire p_1_out__2_n_147;
  wire p_1_out__2_n_148;
  wire p_1_out__2_n_149;
  wire p_1_out__2_n_150;
  wire p_1_out__2_n_151;
  wire p_1_out__2_n_152;
  wire p_1_out__2_n_153;
  wire p_1_out__30_n_106;
  wire p_1_out__30_n_107;
  wire p_1_out__30_n_108;
  wire p_1_out__30_n_109;
  wire p_1_out__30_n_110;
  wire p_1_out__30_n_111;
  wire p_1_out__30_n_112;
  wire p_1_out__30_n_113;
  wire p_1_out__30_n_114;
  wire p_1_out__30_n_115;
  wire p_1_out__30_n_116;
  wire p_1_out__30_n_117;
  wire p_1_out__30_n_118;
  wire p_1_out__30_n_119;
  wire p_1_out__30_n_120;
  wire p_1_out__30_n_121;
  wire p_1_out__30_n_122;
  wire p_1_out__30_n_123;
  wire p_1_out__30_n_124;
  wire p_1_out__30_n_125;
  wire p_1_out__30_n_126;
  wire p_1_out__30_n_127;
  wire p_1_out__30_n_128;
  wire p_1_out__30_n_129;
  wire p_1_out__30_n_130;
  wire p_1_out__30_n_131;
  wire p_1_out__30_n_132;
  wire p_1_out__30_n_133;
  wire p_1_out__30_n_134;
  wire p_1_out__30_n_135;
  wire p_1_out__30_n_136;
  wire p_1_out__30_n_137;
  wire p_1_out__30_n_138;
  wire p_1_out__30_n_139;
  wire p_1_out__30_n_140;
  wire p_1_out__30_n_141;
  wire p_1_out__30_n_142;
  wire p_1_out__30_n_143;
  wire p_1_out__30_n_144;
  wire p_1_out__30_n_145;
  wire p_1_out__30_n_146;
  wire p_1_out__30_n_147;
  wire p_1_out__30_n_148;
  wire p_1_out__30_n_149;
  wire p_1_out__30_n_150;
  wire p_1_out__30_n_151;
  wire p_1_out__30_n_152;
  wire p_1_out__30_n_153;
  wire p_1_out__3_n_106;
  wire p_1_out__3_n_107;
  wire p_1_out__3_n_108;
  wire p_1_out__3_n_109;
  wire p_1_out__3_n_110;
  wire p_1_out__3_n_111;
  wire p_1_out__3_n_112;
  wire p_1_out__3_n_113;
  wire p_1_out__3_n_114;
  wire p_1_out__3_n_115;
  wire p_1_out__3_n_116;
  wire p_1_out__3_n_117;
  wire p_1_out__3_n_118;
  wire p_1_out__3_n_119;
  wire p_1_out__3_n_120;
  wire p_1_out__3_n_121;
  wire p_1_out__3_n_122;
  wire p_1_out__3_n_123;
  wire p_1_out__3_n_124;
  wire p_1_out__3_n_125;
  wire p_1_out__3_n_126;
  wire p_1_out__3_n_127;
  wire p_1_out__3_n_128;
  wire p_1_out__3_n_129;
  wire p_1_out__3_n_130;
  wire p_1_out__3_n_131;
  wire p_1_out__3_n_132;
  wire p_1_out__3_n_133;
  wire p_1_out__3_n_134;
  wire p_1_out__3_n_135;
  wire p_1_out__3_n_136;
  wire p_1_out__3_n_137;
  wire p_1_out__3_n_138;
  wire p_1_out__3_n_139;
  wire p_1_out__3_n_140;
  wire p_1_out__3_n_141;
  wire p_1_out__3_n_142;
  wire p_1_out__3_n_143;
  wire p_1_out__3_n_144;
  wire p_1_out__3_n_145;
  wire p_1_out__3_n_146;
  wire p_1_out__3_n_147;
  wire p_1_out__3_n_148;
  wire p_1_out__3_n_149;
  wire p_1_out__3_n_150;
  wire p_1_out__3_n_151;
  wire p_1_out__3_n_152;
  wire p_1_out__3_n_153;
  wire p_1_out__4_n_106;
  wire p_1_out__4_n_107;
  wire p_1_out__4_n_108;
  wire p_1_out__4_n_109;
  wire p_1_out__4_n_110;
  wire p_1_out__4_n_111;
  wire p_1_out__4_n_112;
  wire p_1_out__4_n_113;
  wire p_1_out__4_n_114;
  wire p_1_out__4_n_115;
  wire p_1_out__4_n_116;
  wire p_1_out__4_n_117;
  wire p_1_out__4_n_118;
  wire p_1_out__4_n_119;
  wire p_1_out__4_n_120;
  wire p_1_out__4_n_121;
  wire p_1_out__4_n_122;
  wire p_1_out__4_n_123;
  wire p_1_out__4_n_124;
  wire p_1_out__4_n_125;
  wire p_1_out__4_n_126;
  wire p_1_out__4_n_127;
  wire p_1_out__4_n_128;
  wire p_1_out__4_n_129;
  wire p_1_out__4_n_130;
  wire p_1_out__4_n_131;
  wire p_1_out__4_n_132;
  wire p_1_out__4_n_133;
  wire p_1_out__4_n_134;
  wire p_1_out__4_n_135;
  wire p_1_out__4_n_136;
  wire p_1_out__4_n_137;
  wire p_1_out__4_n_138;
  wire p_1_out__4_n_139;
  wire p_1_out__4_n_140;
  wire p_1_out__4_n_141;
  wire p_1_out__4_n_142;
  wire p_1_out__4_n_143;
  wire p_1_out__4_n_144;
  wire p_1_out__4_n_145;
  wire p_1_out__4_n_146;
  wire p_1_out__4_n_147;
  wire p_1_out__4_n_148;
  wire p_1_out__4_n_149;
  wire p_1_out__4_n_150;
  wire p_1_out__4_n_151;
  wire p_1_out__4_n_152;
  wire p_1_out__4_n_153;
  wire p_1_out__5_n_106;
  wire p_1_out__5_n_107;
  wire p_1_out__5_n_108;
  wire p_1_out__5_n_109;
  wire p_1_out__5_n_110;
  wire p_1_out__5_n_111;
  wire p_1_out__5_n_112;
  wire p_1_out__5_n_113;
  wire p_1_out__5_n_114;
  wire p_1_out__5_n_115;
  wire p_1_out__5_n_116;
  wire p_1_out__5_n_117;
  wire p_1_out__5_n_118;
  wire p_1_out__5_n_119;
  wire p_1_out__5_n_120;
  wire p_1_out__5_n_121;
  wire p_1_out__5_n_122;
  wire p_1_out__5_n_123;
  wire p_1_out__5_n_124;
  wire p_1_out__5_n_125;
  wire p_1_out__5_n_126;
  wire p_1_out__5_n_127;
  wire p_1_out__5_n_128;
  wire p_1_out__5_n_129;
  wire p_1_out__5_n_130;
  wire p_1_out__5_n_131;
  wire p_1_out__5_n_132;
  wire p_1_out__5_n_133;
  wire p_1_out__5_n_134;
  wire p_1_out__5_n_135;
  wire p_1_out__5_n_136;
  wire p_1_out__5_n_137;
  wire p_1_out__5_n_138;
  wire p_1_out__5_n_139;
  wire p_1_out__5_n_140;
  wire p_1_out__5_n_141;
  wire p_1_out__5_n_142;
  wire p_1_out__5_n_143;
  wire p_1_out__5_n_144;
  wire p_1_out__5_n_145;
  wire p_1_out__5_n_146;
  wire p_1_out__5_n_147;
  wire p_1_out__5_n_148;
  wire p_1_out__5_n_149;
  wire p_1_out__5_n_150;
  wire p_1_out__5_n_151;
  wire p_1_out__5_n_152;
  wire p_1_out__5_n_153;
  wire p_1_out__6_n_106;
  wire p_1_out__6_n_107;
  wire p_1_out__6_n_108;
  wire p_1_out__6_n_109;
  wire p_1_out__6_n_110;
  wire p_1_out__6_n_111;
  wire p_1_out__6_n_112;
  wire p_1_out__6_n_113;
  wire p_1_out__6_n_114;
  wire p_1_out__6_n_115;
  wire p_1_out__6_n_116;
  wire p_1_out__6_n_117;
  wire p_1_out__6_n_118;
  wire p_1_out__6_n_119;
  wire p_1_out__6_n_120;
  wire p_1_out__6_n_121;
  wire p_1_out__6_n_122;
  wire p_1_out__6_n_123;
  wire p_1_out__6_n_124;
  wire p_1_out__6_n_125;
  wire p_1_out__6_n_126;
  wire p_1_out__6_n_127;
  wire p_1_out__6_n_128;
  wire p_1_out__6_n_129;
  wire p_1_out__6_n_130;
  wire p_1_out__6_n_131;
  wire p_1_out__6_n_132;
  wire p_1_out__6_n_133;
  wire p_1_out__6_n_134;
  wire p_1_out__6_n_135;
  wire p_1_out__6_n_136;
  wire p_1_out__6_n_137;
  wire p_1_out__6_n_138;
  wire p_1_out__6_n_139;
  wire p_1_out__6_n_140;
  wire p_1_out__6_n_141;
  wire p_1_out__6_n_142;
  wire p_1_out__6_n_143;
  wire p_1_out__6_n_144;
  wire p_1_out__6_n_145;
  wire p_1_out__6_n_146;
  wire p_1_out__6_n_147;
  wire p_1_out__6_n_148;
  wire p_1_out__6_n_149;
  wire p_1_out__6_n_150;
  wire p_1_out__6_n_151;
  wire p_1_out__6_n_152;
  wire p_1_out__6_n_153;
  wire p_1_out__7_n_106;
  wire p_1_out__7_n_107;
  wire p_1_out__7_n_108;
  wire p_1_out__7_n_109;
  wire p_1_out__7_n_110;
  wire p_1_out__7_n_111;
  wire p_1_out__7_n_112;
  wire p_1_out__7_n_113;
  wire p_1_out__7_n_114;
  wire p_1_out__7_n_115;
  wire p_1_out__7_n_116;
  wire p_1_out__7_n_117;
  wire p_1_out__7_n_118;
  wire p_1_out__7_n_119;
  wire p_1_out__7_n_120;
  wire p_1_out__7_n_121;
  wire p_1_out__7_n_122;
  wire p_1_out__7_n_123;
  wire p_1_out__7_n_124;
  wire p_1_out__7_n_125;
  wire p_1_out__7_n_126;
  wire p_1_out__7_n_127;
  wire p_1_out__7_n_128;
  wire p_1_out__7_n_129;
  wire p_1_out__7_n_130;
  wire p_1_out__7_n_131;
  wire p_1_out__7_n_132;
  wire p_1_out__7_n_133;
  wire p_1_out__7_n_134;
  wire p_1_out__7_n_135;
  wire p_1_out__7_n_136;
  wire p_1_out__7_n_137;
  wire p_1_out__7_n_138;
  wire p_1_out__7_n_139;
  wire p_1_out__7_n_140;
  wire p_1_out__7_n_141;
  wire p_1_out__7_n_142;
  wire p_1_out__7_n_143;
  wire p_1_out__7_n_144;
  wire p_1_out__7_n_145;
  wire p_1_out__7_n_146;
  wire p_1_out__7_n_147;
  wire p_1_out__7_n_148;
  wire p_1_out__7_n_149;
  wire p_1_out__7_n_150;
  wire p_1_out__7_n_151;
  wire p_1_out__7_n_152;
  wire p_1_out__7_n_153;
  wire p_1_out__8_n_106;
  wire p_1_out__8_n_107;
  wire p_1_out__8_n_108;
  wire p_1_out__8_n_109;
  wire p_1_out__8_n_110;
  wire p_1_out__8_n_111;
  wire p_1_out__8_n_112;
  wire p_1_out__8_n_113;
  wire p_1_out__8_n_114;
  wire p_1_out__8_n_115;
  wire p_1_out__8_n_116;
  wire p_1_out__8_n_117;
  wire p_1_out__8_n_118;
  wire p_1_out__8_n_119;
  wire p_1_out__8_n_120;
  wire p_1_out__8_n_121;
  wire p_1_out__8_n_122;
  wire p_1_out__8_n_123;
  wire p_1_out__8_n_124;
  wire p_1_out__8_n_125;
  wire p_1_out__8_n_126;
  wire p_1_out__8_n_127;
  wire p_1_out__8_n_128;
  wire p_1_out__8_n_129;
  wire p_1_out__8_n_130;
  wire p_1_out__8_n_131;
  wire p_1_out__8_n_132;
  wire p_1_out__8_n_133;
  wire p_1_out__8_n_134;
  wire p_1_out__8_n_135;
  wire p_1_out__8_n_136;
  wire p_1_out__8_n_137;
  wire p_1_out__8_n_138;
  wire p_1_out__8_n_139;
  wire p_1_out__8_n_140;
  wire p_1_out__8_n_141;
  wire p_1_out__8_n_142;
  wire p_1_out__8_n_143;
  wire p_1_out__8_n_144;
  wire p_1_out__8_n_145;
  wire p_1_out__8_n_146;
  wire p_1_out__8_n_147;
  wire p_1_out__8_n_148;
  wire p_1_out__8_n_149;
  wire p_1_out__8_n_150;
  wire p_1_out__8_n_151;
  wire p_1_out__8_n_152;
  wire p_1_out__8_n_153;
  wire p_1_out__9_n_106;
  wire p_1_out__9_n_107;
  wire p_1_out__9_n_108;
  wire p_1_out__9_n_109;
  wire p_1_out__9_n_110;
  wire p_1_out__9_n_111;
  wire p_1_out__9_n_112;
  wire p_1_out__9_n_113;
  wire p_1_out__9_n_114;
  wire p_1_out__9_n_115;
  wire p_1_out__9_n_116;
  wire p_1_out__9_n_117;
  wire p_1_out__9_n_118;
  wire p_1_out__9_n_119;
  wire p_1_out__9_n_120;
  wire p_1_out__9_n_121;
  wire p_1_out__9_n_122;
  wire p_1_out__9_n_123;
  wire p_1_out__9_n_124;
  wire p_1_out__9_n_125;
  wire p_1_out__9_n_126;
  wire p_1_out__9_n_127;
  wire p_1_out__9_n_128;
  wire p_1_out__9_n_129;
  wire p_1_out__9_n_130;
  wire p_1_out__9_n_131;
  wire p_1_out__9_n_132;
  wire p_1_out__9_n_133;
  wire p_1_out__9_n_134;
  wire p_1_out__9_n_135;
  wire p_1_out__9_n_136;
  wire p_1_out__9_n_137;
  wire p_1_out__9_n_138;
  wire p_1_out__9_n_139;
  wire p_1_out__9_n_140;
  wire p_1_out__9_n_141;
  wire p_1_out__9_n_142;
  wire p_1_out__9_n_143;
  wire p_1_out__9_n_144;
  wire p_1_out__9_n_145;
  wire p_1_out__9_n_146;
  wire p_1_out__9_n_147;
  wire p_1_out__9_n_148;
  wire p_1_out__9_n_149;
  wire p_1_out__9_n_150;
  wire p_1_out__9_n_151;
  wire p_1_out__9_n_152;
  wire p_1_out__9_n_153;
  wire p_1_out_n_106;
  wire p_1_out_n_107;
  wire p_1_out_n_108;
  wire p_1_out_n_109;
  wire p_1_out_n_110;
  wire p_1_out_n_111;
  wire p_1_out_n_112;
  wire p_1_out_n_113;
  wire p_1_out_n_114;
  wire p_1_out_n_115;
  wire p_1_out_n_116;
  wire p_1_out_n_117;
  wire p_1_out_n_118;
  wire p_1_out_n_119;
  wire p_1_out_n_120;
  wire p_1_out_n_121;
  wire p_1_out_n_122;
  wire p_1_out_n_123;
  wire p_1_out_n_124;
  wire p_1_out_n_125;
  wire p_1_out_n_126;
  wire p_1_out_n_127;
  wire p_1_out_n_128;
  wire p_1_out_n_129;
  wire p_1_out_n_130;
  wire p_1_out_n_131;
  wire p_1_out_n_132;
  wire p_1_out_n_133;
  wire p_1_out_n_134;
  wire p_1_out_n_135;
  wire p_1_out_n_136;
  wire p_1_out_n_137;
  wire p_1_out_n_138;
  wire p_1_out_n_139;
  wire p_1_out_n_140;
  wire p_1_out_n_141;
  wire p_1_out_n_142;
  wire p_1_out_n_143;
  wire p_1_out_n_144;
  wire p_1_out_n_145;
  wire p_1_out_n_146;
  wire p_1_out_n_147;
  wire p_1_out_n_148;
  wire p_1_out_n_149;
  wire p_1_out_n_150;
  wire p_1_out_n_151;
  wire p_1_out_n_152;
  wire p_1_out_n_153;
  wire [255:0]s00_axis_tdata;
  wire [31:0]s00_axis_tkeep;
  wire s00_axis_tlast;
  wire s00_axis_tready;
  wire s00_axis_tvalid;
  wire [3:0]sel0;
  wire [0:0]\slv_reg0_reg[30] ;
  wire state1;
  wire state1_carry__0_i_1_n_0;
  wire state1_carry__0_i_2_n_0;
  wire state1_carry__0_i_3_n_0;
  wire state1_carry__0_i_4_n_0;
  wire state1_carry__0_i_5_n_0;
  wire state1_carry__0_i_6_n_0;
  wire state1_carry__0_i_7_n_0;
  wire state1_carry__0_n_2;
  wire state1_carry__0_n_3;
  wire state1_carry__0_n_4;
  wire state1_carry__0_n_5;
  wire state1_carry__0_n_6;
  wire state1_carry__0_n_7;
  wire state1_carry_i_10_n_0;
  wire state1_carry_i_1_n_0;
  wire state1_carry_i_2_n_0;
  wire state1_carry_i_3_n_0;
  wire state1_carry_i_4_n_0;
  wire state1_carry_i_5_n_0;
  wire state1_carry_i_6_n_0;
  wire state1_carry_i_7_n_0;
  wire state1_carry_i_8_n_0;
  wire state1_carry_i_9_n_0;
  wire state1_carry_n_0;
  wire state1_carry_n_1;
  wire state1_carry_n_2;
  wire state1_carry_n_3;
  wire state1_carry_n_4;
  wire state1_carry_n_5;
  wire state1_carry_n_6;
  wire state1_carry_n_7;
  wire [11:0]\state1_inferred__0/i__carry_0 ;
  wire \state1_inferred__0/i__carry_n_5 ;
  wire \state1_inferred__0/i__carry_n_6 ;
  wire \state1_inferred__0/i__carry_n_7 ;
  wire [6:0]\state1_inferred__1/i__carry__0_0 ;
  wire \state1_inferred__1/i__carry__0_1 ;
  wire \state1_inferred__1/i__carry__0_n_0 ;
  wire \state1_inferred__1/i__carry__0_n_1 ;
  wire \state1_inferred__1/i__carry__0_n_2 ;
  wire \state1_inferred__1/i__carry__0_n_3 ;
  wire \state1_inferred__1/i__carry__0_n_4 ;
  wire \state1_inferred__1/i__carry__0_n_5 ;
  wire \state1_inferred__1/i__carry__0_n_6 ;
  wire \state1_inferred__1/i__carry__0_n_7 ;
  wire \state1_inferred__1/i__carry_n_0 ;
  wire \state1_inferred__1/i__carry_n_1 ;
  wire \state1_inferred__1/i__carry_n_2 ;
  wire \state1_inferred__1/i__carry_n_3 ;
  wire \state1_inferred__1/i__carry_n_4 ;
  wire \state1_inferred__1/i__carry_n_5 ;
  wire \state1_inferred__1/i__carry_n_6 ;
  wire \state1_inferred__1/i__carry_n_7 ;
  wire \state1_inferred__2/i__carry__0_n_2 ;
  wire \state1_inferred__2/i__carry__0_n_3 ;
  wire \state1_inferred__2/i__carry__0_n_4 ;
  wire \state1_inferred__2/i__carry__0_n_5 ;
  wire \state1_inferred__2/i__carry__0_n_6 ;
  wire \state1_inferred__2/i__carry__0_n_7 ;
  wire \state1_inferred__2/i__carry_n_0 ;
  wire \state1_inferred__2/i__carry_n_1 ;
  wire \state1_inferred__2/i__carry_n_2 ;
  wire \state1_inferred__2/i__carry_n_3 ;
  wire \state1_inferred__2/i__carry_n_4 ;
  wire \state1_inferred__2/i__carry_n_5 ;
  wire \state1_inferred__2/i__carry_n_6 ;
  wire \state1_inferred__2/i__carry_n_7 ;
  wire \state1_inferred__3/i__carry__0_n_0 ;
  wire \state1_inferred__3/i__carry__0_n_1 ;
  wire \state1_inferred__3/i__carry__0_n_2 ;
  wire \state1_inferred__3/i__carry__0_n_3 ;
  wire \state1_inferred__3/i__carry__0_n_4 ;
  wire \state1_inferred__3/i__carry__0_n_5 ;
  wire \state1_inferred__3/i__carry__0_n_6 ;
  wire \state1_inferred__3/i__carry__0_n_7 ;
  wire \state1_inferred__3/i__carry_n_0 ;
  wire \state1_inferred__3/i__carry_n_1 ;
  wire \state1_inferred__3/i__carry_n_2 ;
  wire \state1_inferred__3/i__carry_n_3 ;
  wire \state1_inferred__3/i__carry_n_4 ;
  wire \state1_inferred__3/i__carry_n_5 ;
  wire \state1_inferred__3/i__carry_n_6 ;
  wire \state1_inferred__3/i__carry_n_7 ;
  wire [7:0]\state1_inferred__4/i__carry__0_0 ;
  wire [29:0]\state1_inferred__4/i__carry__0_1 ;
  wire \state1_inferred__4/i__carry__0_n_1 ;
  wire \state1_inferred__4/i__carry__0_n_2 ;
  wire \state1_inferred__4/i__carry__0_n_3 ;
  wire \state1_inferred__4/i__carry__0_n_4 ;
  wire \state1_inferred__4/i__carry__0_n_5 ;
  wire \state1_inferred__4/i__carry__0_n_6 ;
  wire \state1_inferred__4/i__carry__0_n_7 ;
  wire \state1_inferred__4/i__carry_n_0 ;
  wire \state1_inferred__4/i__carry_n_1 ;
  wire \state1_inferred__4/i__carry_n_2 ;
  wire \state1_inferred__4/i__carry_n_3 ;
  wire \state1_inferred__4/i__carry_n_4 ;
  wire \state1_inferred__4/i__carry_n_5 ;
  wire \state1_inferred__4/i__carry_n_6 ;
  wire \state1_inferred__4/i__carry_n_7 ;
  wire [7:7]\NLW_EDMG_CEF_i_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_EDMG_TRN_i_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_GOLAY_i_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_PAYLOAD_i_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_STF_i_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:0]NLW_b1_N_TRN_i1_carry_O_UNCONNECTED;
  wire [7:7]NLW_b1_N_TRN_i1_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_b1_N_TRN_i1_carry__0_O_UNCONNECTED;
  wire NLW_p_1_out_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__0_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__0_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__1_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__1_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__1_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__10_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__10_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__10_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__10_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__10_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__11_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__11_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__11_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__11_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__11_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__11_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__11_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__11_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__11_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__11_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__11_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__12_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__12_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__12_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__12_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__12_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__12_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__12_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__12_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__12_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__12_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__12_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__13_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__13_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__13_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__13_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__13_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__13_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__13_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__13_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__13_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__13_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__13_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__14_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__14_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__14_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__14_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__14_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__14_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__14_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__14_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__14_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__14_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__14_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__15_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__15_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__15_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__15_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__15_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__15_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__15_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__15_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__15_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__15_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__15_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__16_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__16_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__16_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__16_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__16_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__16_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__16_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__16_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__16_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__16_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__16_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__17_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__17_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__17_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__17_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__17_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__17_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__17_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__17_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__17_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__17_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__17_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__18_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__18_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__18_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__18_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__18_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__18_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__18_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__18_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__18_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__18_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__18_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__19_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__19_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__19_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__19_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__19_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__19_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__19_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__19_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__19_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__19_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__19_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__2_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__2_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__2_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__20_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__20_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__20_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__20_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__20_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__20_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__20_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__20_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__20_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__20_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__20_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__21_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__21_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__21_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__21_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__21_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__21_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__21_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__21_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__21_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__21_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__21_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__22_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__22_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__22_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__22_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__22_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__22_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__22_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__22_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__22_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__22_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__22_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__23_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__23_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__23_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__23_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__23_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__23_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__23_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__23_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__23_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__23_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__23_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__24_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__24_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__24_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__24_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__24_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__24_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__24_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__24_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__24_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__24_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__24_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__25_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__25_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__25_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__25_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__25_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__25_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__25_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__25_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__25_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__25_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__25_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__26_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__26_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__26_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__26_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__26_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__26_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__26_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__26_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__26_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__26_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__26_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__27_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__27_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__27_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__27_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__27_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__27_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__27_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__27_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__27_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__27_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__27_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__28_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__28_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__28_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__28_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__28_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__28_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__28_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__28_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__28_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__28_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__28_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__29_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__29_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__29_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__29_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__29_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__29_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__29_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__29_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__29_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__29_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__29_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__3_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__3_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__3_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__3_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__30_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__30_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__30_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__30_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__30_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__30_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__30_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__30_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__30_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__30_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__30_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__4_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__4_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__4_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__4_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__4_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__5_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__5_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__5_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__5_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__5_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__5_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__5_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__5_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__5_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__5_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__5_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__6_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__6_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__6_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__6_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__6_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__6_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__6_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__6_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__6_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__6_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__6_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__7_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__7_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__7_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__7_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__7_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__7_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__7_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__7_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__7_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__7_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__7_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__8_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__8_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__8_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__8_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__8_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__8_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__8_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__8_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__8_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__8_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__8_XOROUT_UNCONNECTED;
  wire NLW_p_1_out__9_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_1_out__9_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_1_out__9_OVERFLOW_UNCONNECTED;
  wire NLW_p_1_out__9_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_1_out__9_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_1_out__9_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_1_out__9_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_1_out__9_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_1_out__9_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_1_out__9_P_UNCONNECTED;
  wire [7:0]NLW_p_1_out__9_XOROUT_UNCONNECTED;
  wire [7:0]NLW_state1_carry_O_UNCONNECTED;
  wire [7:7]NLW_state1_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_state1_carry__0_O_UNCONNECTED;
  wire [7:4]\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_state1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:0]\NLW_state1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [7:0]\NLW_state1_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [7:0]\NLW_state1_inferred__2/i__carry_O_UNCONNECTED ;
  wire [7:6]\NLW_state1_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_state1_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [7:0]\NLW_state1_inferred__3/i__carry_O_UNCONNECTED ;
  wire [7:0]\NLW_state1_inferred__3/i__carry__0_O_UNCONNECTED ;
  wire [7:0]\NLW_state1_inferred__4/i__carry_O_UNCONNECTED ;
  wire [7:0]\NLW_state1_inferred__4/i__carry__0_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0800)) 
    \EDMG_CEF_i[0]_i_1 
       (.I0(dac_aresetn),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(state1),
        .I3(m00_axis_tready),
        .O(\EDMG_CEF_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \EDMG_CEF_i[0]_i_10 
       (.I0(EDMG_CEF_i_reg[0]),
        .I1(\state1_inferred__3/i__carry__0_n_0 ),
        .O(\EDMG_CEF_i[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[0]_i_3 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[7]),
        .O(\EDMG_CEF_i[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[0]_i_4 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[6]),
        .O(\EDMG_CEF_i[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[0]_i_5 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[5]),
        .O(\EDMG_CEF_i[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[0]_i_6 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[4]),
        .O(\EDMG_CEF_i[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[0]_i_7 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[3]),
        .O(\EDMG_CEF_i[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[0]_i_8 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[2]),
        .O(\EDMG_CEF_i[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[0]_i_9 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[1]),
        .O(\EDMG_CEF_i[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[16]_i_2 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[23]),
        .O(\EDMG_CEF_i[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[16]_i_3 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[22]),
        .O(\EDMG_CEF_i[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[16]_i_4 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[21]),
        .O(\EDMG_CEF_i[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[16]_i_5 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[20]),
        .O(\EDMG_CEF_i[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[16]_i_6 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[19]),
        .O(\EDMG_CEF_i[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[16]_i_7 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[18]),
        .O(\EDMG_CEF_i[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[16]_i_8 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[17]),
        .O(\EDMG_CEF_i[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[16]_i_9 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[16]),
        .O(\EDMG_CEF_i[16]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[24]_i_2 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[31]),
        .O(\EDMG_CEF_i[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[24]_i_3 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[30]),
        .O(\EDMG_CEF_i[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[24]_i_4 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[29]),
        .O(\EDMG_CEF_i[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[24]_i_5 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[28]),
        .O(\EDMG_CEF_i[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[24]_i_6 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[27]),
        .O(\EDMG_CEF_i[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[24]_i_7 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[26]),
        .O(\EDMG_CEF_i[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[24]_i_8 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[25]),
        .O(\EDMG_CEF_i[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[24]_i_9 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[24]),
        .O(\EDMG_CEF_i[24]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[8]_i_2 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[15]),
        .O(\EDMG_CEF_i[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[8]_i_3 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[14]),
        .O(\EDMG_CEF_i[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[8]_i_4 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[13]),
        .O(\EDMG_CEF_i[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[8]_i_5 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[12]),
        .O(\EDMG_CEF_i[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[8]_i_6 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[11]),
        .O(\EDMG_CEF_i[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[8]_i_7 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[10]),
        .O(\EDMG_CEF_i[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[8]_i_8 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[9]),
        .O(\EDMG_CEF_i[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_CEF_i[8]_i_9 
       (.I0(\state1_inferred__3/i__carry__0_n_0 ),
        .I1(EDMG_CEF_i_reg[8]),
        .O(\EDMG_CEF_i[8]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[0] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[0]_i_2_n_15 ),
        .Q(EDMG_CEF_i_reg[0]),
        .R(1'b0));
  CARRY8 \EDMG_CEF_i_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\EDMG_CEF_i_reg[0]_i_2_n_0 ,\EDMG_CEF_i_reg[0]_i_2_n_1 ,\EDMG_CEF_i_reg[0]_i_2_n_2 ,\EDMG_CEF_i_reg[0]_i_2_n_3 ,\EDMG_CEF_i_reg[0]_i_2_n_4 ,\EDMG_CEF_i_reg[0]_i_2_n_5 ,\EDMG_CEF_i_reg[0]_i_2_n_6 ,\EDMG_CEF_i_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\state1_inferred__3/i__carry__0_n_0 }),
        .O({\EDMG_CEF_i_reg[0]_i_2_n_8 ,\EDMG_CEF_i_reg[0]_i_2_n_9 ,\EDMG_CEF_i_reg[0]_i_2_n_10 ,\EDMG_CEF_i_reg[0]_i_2_n_11 ,\EDMG_CEF_i_reg[0]_i_2_n_12 ,\EDMG_CEF_i_reg[0]_i_2_n_13 ,\EDMG_CEF_i_reg[0]_i_2_n_14 ,\EDMG_CEF_i_reg[0]_i_2_n_15 }),
        .S({\EDMG_CEF_i[0]_i_3_n_0 ,\EDMG_CEF_i[0]_i_4_n_0 ,\EDMG_CEF_i[0]_i_5_n_0 ,\EDMG_CEF_i[0]_i_6_n_0 ,\EDMG_CEF_i[0]_i_7_n_0 ,\EDMG_CEF_i[0]_i_8_n_0 ,\EDMG_CEF_i[0]_i_9_n_0 ,\EDMG_CEF_i[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[10] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[8]_i_1_n_13 ),
        .Q(EDMG_CEF_i_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[11] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[8]_i_1_n_12 ),
        .Q(EDMG_CEF_i_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[12] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[8]_i_1_n_11 ),
        .Q(EDMG_CEF_i_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[13] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[8]_i_1_n_10 ),
        .Q(EDMG_CEF_i_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[14] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[8]_i_1_n_9 ),
        .Q(EDMG_CEF_i_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[15] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[8]_i_1_n_8 ),
        .Q(EDMG_CEF_i_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[16] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[16]_i_1_n_15 ),
        .Q(EDMG_CEF_i_reg[16]),
        .R(1'b0));
  CARRY8 \EDMG_CEF_i_reg[16]_i_1 
       (.CI(\EDMG_CEF_i_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\EDMG_CEF_i_reg[16]_i_1_n_0 ,\EDMG_CEF_i_reg[16]_i_1_n_1 ,\EDMG_CEF_i_reg[16]_i_1_n_2 ,\EDMG_CEF_i_reg[16]_i_1_n_3 ,\EDMG_CEF_i_reg[16]_i_1_n_4 ,\EDMG_CEF_i_reg[16]_i_1_n_5 ,\EDMG_CEF_i_reg[16]_i_1_n_6 ,\EDMG_CEF_i_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\EDMG_CEF_i_reg[16]_i_1_n_8 ,\EDMG_CEF_i_reg[16]_i_1_n_9 ,\EDMG_CEF_i_reg[16]_i_1_n_10 ,\EDMG_CEF_i_reg[16]_i_1_n_11 ,\EDMG_CEF_i_reg[16]_i_1_n_12 ,\EDMG_CEF_i_reg[16]_i_1_n_13 ,\EDMG_CEF_i_reg[16]_i_1_n_14 ,\EDMG_CEF_i_reg[16]_i_1_n_15 }),
        .S({\EDMG_CEF_i[16]_i_2_n_0 ,\EDMG_CEF_i[16]_i_3_n_0 ,\EDMG_CEF_i[16]_i_4_n_0 ,\EDMG_CEF_i[16]_i_5_n_0 ,\EDMG_CEF_i[16]_i_6_n_0 ,\EDMG_CEF_i[16]_i_7_n_0 ,\EDMG_CEF_i[16]_i_8_n_0 ,\EDMG_CEF_i[16]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[17] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[16]_i_1_n_14 ),
        .Q(EDMG_CEF_i_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[18] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[16]_i_1_n_13 ),
        .Q(EDMG_CEF_i_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[19] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[16]_i_1_n_12 ),
        .Q(EDMG_CEF_i_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[1] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[0]_i_2_n_14 ),
        .Q(EDMG_CEF_i_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[20] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[16]_i_1_n_11 ),
        .Q(EDMG_CEF_i_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[21] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[16]_i_1_n_10 ),
        .Q(EDMG_CEF_i_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[22] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[16]_i_1_n_9 ),
        .Q(EDMG_CEF_i_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[23] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[16]_i_1_n_8 ),
        .Q(EDMG_CEF_i_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[24] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[24]_i_1_n_15 ),
        .Q(EDMG_CEF_i_reg[24]),
        .R(1'b0));
  CARRY8 \EDMG_CEF_i_reg[24]_i_1 
       (.CI(\EDMG_CEF_i_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_EDMG_CEF_i_reg[24]_i_1_CO_UNCONNECTED [7],\EDMG_CEF_i_reg[24]_i_1_n_1 ,\EDMG_CEF_i_reg[24]_i_1_n_2 ,\EDMG_CEF_i_reg[24]_i_1_n_3 ,\EDMG_CEF_i_reg[24]_i_1_n_4 ,\EDMG_CEF_i_reg[24]_i_1_n_5 ,\EDMG_CEF_i_reg[24]_i_1_n_6 ,\EDMG_CEF_i_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\EDMG_CEF_i_reg[24]_i_1_n_8 ,\EDMG_CEF_i_reg[24]_i_1_n_9 ,\EDMG_CEF_i_reg[24]_i_1_n_10 ,\EDMG_CEF_i_reg[24]_i_1_n_11 ,\EDMG_CEF_i_reg[24]_i_1_n_12 ,\EDMG_CEF_i_reg[24]_i_1_n_13 ,\EDMG_CEF_i_reg[24]_i_1_n_14 ,\EDMG_CEF_i_reg[24]_i_1_n_15 }),
        .S({\EDMG_CEF_i[24]_i_2_n_0 ,\EDMG_CEF_i[24]_i_3_n_0 ,\EDMG_CEF_i[24]_i_4_n_0 ,\EDMG_CEF_i[24]_i_5_n_0 ,\EDMG_CEF_i[24]_i_6_n_0 ,\EDMG_CEF_i[24]_i_7_n_0 ,\EDMG_CEF_i[24]_i_8_n_0 ,\EDMG_CEF_i[24]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[25] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[24]_i_1_n_14 ),
        .Q(EDMG_CEF_i_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[26] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[24]_i_1_n_13 ),
        .Q(EDMG_CEF_i_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[27] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[24]_i_1_n_12 ),
        .Q(EDMG_CEF_i_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[28] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[24]_i_1_n_11 ),
        .Q(EDMG_CEF_i_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[29] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[24]_i_1_n_10 ),
        .Q(EDMG_CEF_i_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[2] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[0]_i_2_n_13 ),
        .Q(EDMG_CEF_i_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[30] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[24]_i_1_n_9 ),
        .Q(EDMG_CEF_i_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[31] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[24]_i_1_n_8 ),
        .Q(EDMG_CEF_i_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[3] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[0]_i_2_n_12 ),
        .Q(EDMG_CEF_i_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[4] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[0]_i_2_n_11 ),
        .Q(EDMG_CEF_i_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[5] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[0]_i_2_n_10 ),
        .Q(EDMG_CEF_i_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[6] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[0]_i_2_n_9 ),
        .Q(EDMG_CEF_i_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[7] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[0]_i_2_n_8 ),
        .Q(EDMG_CEF_i_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[8] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[8]_i_1_n_15 ),
        .Q(EDMG_CEF_i_reg[8]),
        .R(1'b0));
  CARRY8 \EDMG_CEF_i_reg[8]_i_1 
       (.CI(\EDMG_CEF_i_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\EDMG_CEF_i_reg[8]_i_1_n_0 ,\EDMG_CEF_i_reg[8]_i_1_n_1 ,\EDMG_CEF_i_reg[8]_i_1_n_2 ,\EDMG_CEF_i_reg[8]_i_1_n_3 ,\EDMG_CEF_i_reg[8]_i_1_n_4 ,\EDMG_CEF_i_reg[8]_i_1_n_5 ,\EDMG_CEF_i_reg[8]_i_1_n_6 ,\EDMG_CEF_i_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\EDMG_CEF_i_reg[8]_i_1_n_8 ,\EDMG_CEF_i_reg[8]_i_1_n_9 ,\EDMG_CEF_i_reg[8]_i_1_n_10 ,\EDMG_CEF_i_reg[8]_i_1_n_11 ,\EDMG_CEF_i_reg[8]_i_1_n_12 ,\EDMG_CEF_i_reg[8]_i_1_n_13 ,\EDMG_CEF_i_reg[8]_i_1_n_14 ,\EDMG_CEF_i_reg[8]_i_1_n_15 }),
        .S({\EDMG_CEF_i[8]_i_2_n_0 ,\EDMG_CEF_i[8]_i_3_n_0 ,\EDMG_CEF_i[8]_i_4_n_0 ,\EDMG_CEF_i[8]_i_5_n_0 ,\EDMG_CEF_i[8]_i_6_n_0 ,\EDMG_CEF_i[8]_i_7_n_0 ,\EDMG_CEF_i[8]_i_8_n_0 ,\EDMG_CEF_i[8]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_CEF_i_reg[9] 
       (.C(dac_aclk),
        .CE(\EDMG_CEF_i[0]_i_1_n_0 ),
        .D(\EDMG_CEF_i_reg[8]_i_1_n_14 ),
        .Q(EDMG_CEF_i_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \EDMG_TRN_i[0]_i_1 
       (.I0(dac_aresetn),
        .I1(\FSM_onehot_state_reg_n_0_[4] ),
        .I2(CO),
        .I3(state1),
        .I4(m00_axis_tready),
        .O(\EDMG_TRN_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \EDMG_TRN_i[0]_i_10 
       (.I0(EDMG_TRN_i_reg[0]),
        .I1(b1_N_TRN_i1_carry__0_n_1),
        .O(\EDMG_TRN_i[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[0]_i_3 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[7]),
        .O(\EDMG_TRN_i[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[0]_i_4 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[6]),
        .O(\EDMG_TRN_i[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[0]_i_5 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[5]),
        .O(\EDMG_TRN_i[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[0]_i_6 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[4]),
        .O(\EDMG_TRN_i[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[0]_i_7 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[3]),
        .O(\EDMG_TRN_i[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[0]_i_8 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[2]),
        .O(\EDMG_TRN_i[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[0]_i_9 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[1]),
        .O(\EDMG_TRN_i[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[16]_i_2 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[23]),
        .O(\EDMG_TRN_i[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[16]_i_3 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[22]),
        .O(\EDMG_TRN_i[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[16]_i_4 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[21]),
        .O(\EDMG_TRN_i[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[16]_i_5 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[20]),
        .O(\EDMG_TRN_i[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[16]_i_6 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[19]),
        .O(\EDMG_TRN_i[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[16]_i_7 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[18]),
        .O(\EDMG_TRN_i[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[16]_i_8 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[17]),
        .O(\EDMG_TRN_i[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[16]_i_9 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[16]),
        .O(\EDMG_TRN_i[16]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[24]_i_2 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[31]),
        .O(\EDMG_TRN_i[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[24]_i_3 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[30]),
        .O(\EDMG_TRN_i[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[24]_i_4 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[29]),
        .O(\EDMG_TRN_i[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[24]_i_5 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[28]),
        .O(\EDMG_TRN_i[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[24]_i_6 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[27]),
        .O(\EDMG_TRN_i[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[24]_i_7 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[26]),
        .O(\EDMG_TRN_i[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[24]_i_8 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[25]),
        .O(\EDMG_TRN_i[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[24]_i_9 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[24]),
        .O(\EDMG_TRN_i[24]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[8]_i_2 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[15]),
        .O(\EDMG_TRN_i[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[8]_i_3 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[14]),
        .O(\EDMG_TRN_i[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[8]_i_4 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[13]),
        .O(\EDMG_TRN_i[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[8]_i_5 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[12]),
        .O(\EDMG_TRN_i[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[8]_i_6 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[11]),
        .O(\EDMG_TRN_i[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[8]_i_7 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[10]),
        .O(\EDMG_TRN_i[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[8]_i_8 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[9]),
        .O(\EDMG_TRN_i[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EDMG_TRN_i[8]_i_9 
       (.I0(b1_N_TRN_i1_carry__0_n_1),
        .I1(EDMG_TRN_i_reg[8]),
        .O(\EDMG_TRN_i[8]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[0] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[0]_i_2_n_15 ),
        .Q(EDMG_TRN_i_reg[0]),
        .R(1'b0));
  CARRY8 \EDMG_TRN_i_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\EDMG_TRN_i_reg[0]_i_2_n_0 ,\EDMG_TRN_i_reg[0]_i_2_n_1 ,\EDMG_TRN_i_reg[0]_i_2_n_2 ,\EDMG_TRN_i_reg[0]_i_2_n_3 ,\EDMG_TRN_i_reg[0]_i_2_n_4 ,\EDMG_TRN_i_reg[0]_i_2_n_5 ,\EDMG_TRN_i_reg[0]_i_2_n_6 ,\EDMG_TRN_i_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b1_N_TRN_i1_carry__0_n_1}),
        .O({\EDMG_TRN_i_reg[0]_i_2_n_8 ,\EDMG_TRN_i_reg[0]_i_2_n_9 ,\EDMG_TRN_i_reg[0]_i_2_n_10 ,\EDMG_TRN_i_reg[0]_i_2_n_11 ,\EDMG_TRN_i_reg[0]_i_2_n_12 ,\EDMG_TRN_i_reg[0]_i_2_n_13 ,\EDMG_TRN_i_reg[0]_i_2_n_14 ,\EDMG_TRN_i_reg[0]_i_2_n_15 }),
        .S({\EDMG_TRN_i[0]_i_3_n_0 ,\EDMG_TRN_i[0]_i_4_n_0 ,\EDMG_TRN_i[0]_i_5_n_0 ,\EDMG_TRN_i[0]_i_6_n_0 ,\EDMG_TRN_i[0]_i_7_n_0 ,\EDMG_TRN_i[0]_i_8_n_0 ,\EDMG_TRN_i[0]_i_9_n_0 ,\EDMG_TRN_i[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[10] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[8]_i_1_n_13 ),
        .Q(EDMG_TRN_i_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[11] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[8]_i_1_n_12 ),
        .Q(EDMG_TRN_i_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[12] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[8]_i_1_n_11 ),
        .Q(EDMG_TRN_i_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[13] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[8]_i_1_n_10 ),
        .Q(EDMG_TRN_i_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[14] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[8]_i_1_n_9 ),
        .Q(EDMG_TRN_i_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[15] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[8]_i_1_n_8 ),
        .Q(EDMG_TRN_i_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[16] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[16]_i_1_n_15 ),
        .Q(EDMG_TRN_i_reg[16]),
        .R(1'b0));
  CARRY8 \EDMG_TRN_i_reg[16]_i_1 
       (.CI(\EDMG_TRN_i_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\EDMG_TRN_i_reg[16]_i_1_n_0 ,\EDMG_TRN_i_reg[16]_i_1_n_1 ,\EDMG_TRN_i_reg[16]_i_1_n_2 ,\EDMG_TRN_i_reg[16]_i_1_n_3 ,\EDMG_TRN_i_reg[16]_i_1_n_4 ,\EDMG_TRN_i_reg[16]_i_1_n_5 ,\EDMG_TRN_i_reg[16]_i_1_n_6 ,\EDMG_TRN_i_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\EDMG_TRN_i_reg[16]_i_1_n_8 ,\EDMG_TRN_i_reg[16]_i_1_n_9 ,\EDMG_TRN_i_reg[16]_i_1_n_10 ,\EDMG_TRN_i_reg[16]_i_1_n_11 ,\EDMG_TRN_i_reg[16]_i_1_n_12 ,\EDMG_TRN_i_reg[16]_i_1_n_13 ,\EDMG_TRN_i_reg[16]_i_1_n_14 ,\EDMG_TRN_i_reg[16]_i_1_n_15 }),
        .S({\EDMG_TRN_i[16]_i_2_n_0 ,\EDMG_TRN_i[16]_i_3_n_0 ,\EDMG_TRN_i[16]_i_4_n_0 ,\EDMG_TRN_i[16]_i_5_n_0 ,\EDMG_TRN_i[16]_i_6_n_0 ,\EDMG_TRN_i[16]_i_7_n_0 ,\EDMG_TRN_i[16]_i_8_n_0 ,\EDMG_TRN_i[16]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[17] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[16]_i_1_n_14 ),
        .Q(EDMG_TRN_i_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[18] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[16]_i_1_n_13 ),
        .Q(EDMG_TRN_i_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[19] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[16]_i_1_n_12 ),
        .Q(EDMG_TRN_i_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[1] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[0]_i_2_n_14 ),
        .Q(EDMG_TRN_i_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[20] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[16]_i_1_n_11 ),
        .Q(EDMG_TRN_i_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[21] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[16]_i_1_n_10 ),
        .Q(EDMG_TRN_i_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[22] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[16]_i_1_n_9 ),
        .Q(EDMG_TRN_i_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[23] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[16]_i_1_n_8 ),
        .Q(EDMG_TRN_i_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[24] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[24]_i_1_n_15 ),
        .Q(EDMG_TRN_i_reg[24]),
        .R(1'b0));
  CARRY8 \EDMG_TRN_i_reg[24]_i_1 
       (.CI(\EDMG_TRN_i_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_EDMG_TRN_i_reg[24]_i_1_CO_UNCONNECTED [7],\EDMG_TRN_i_reg[24]_i_1_n_1 ,\EDMG_TRN_i_reg[24]_i_1_n_2 ,\EDMG_TRN_i_reg[24]_i_1_n_3 ,\EDMG_TRN_i_reg[24]_i_1_n_4 ,\EDMG_TRN_i_reg[24]_i_1_n_5 ,\EDMG_TRN_i_reg[24]_i_1_n_6 ,\EDMG_TRN_i_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\EDMG_TRN_i_reg[24]_i_1_n_8 ,\EDMG_TRN_i_reg[24]_i_1_n_9 ,\EDMG_TRN_i_reg[24]_i_1_n_10 ,\EDMG_TRN_i_reg[24]_i_1_n_11 ,\EDMG_TRN_i_reg[24]_i_1_n_12 ,\EDMG_TRN_i_reg[24]_i_1_n_13 ,\EDMG_TRN_i_reg[24]_i_1_n_14 ,\EDMG_TRN_i_reg[24]_i_1_n_15 }),
        .S({\EDMG_TRN_i[24]_i_2_n_0 ,\EDMG_TRN_i[24]_i_3_n_0 ,\EDMG_TRN_i[24]_i_4_n_0 ,\EDMG_TRN_i[24]_i_5_n_0 ,\EDMG_TRN_i[24]_i_6_n_0 ,\EDMG_TRN_i[24]_i_7_n_0 ,\EDMG_TRN_i[24]_i_8_n_0 ,\EDMG_TRN_i[24]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[25] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[24]_i_1_n_14 ),
        .Q(EDMG_TRN_i_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[26] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[24]_i_1_n_13 ),
        .Q(EDMG_TRN_i_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[27] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[24]_i_1_n_12 ),
        .Q(EDMG_TRN_i_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[28] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[24]_i_1_n_11 ),
        .Q(EDMG_TRN_i_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[29] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[24]_i_1_n_10 ),
        .Q(EDMG_TRN_i_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[2] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[0]_i_2_n_13 ),
        .Q(EDMG_TRN_i_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[30] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[24]_i_1_n_9 ),
        .Q(EDMG_TRN_i_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[31] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[24]_i_1_n_8 ),
        .Q(EDMG_TRN_i_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[3] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[0]_i_2_n_12 ),
        .Q(EDMG_TRN_i_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[4] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[0]_i_2_n_11 ),
        .Q(EDMG_TRN_i_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[5] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[0]_i_2_n_10 ),
        .Q(EDMG_TRN_i_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[6] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[0]_i_2_n_9 ),
        .Q(EDMG_TRN_i_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[7] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[0]_i_2_n_8 ),
        .Q(EDMG_TRN_i_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[8] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[8]_i_1_n_15 ),
        .Q(EDMG_TRN_i_reg[8]),
        .R(1'b0));
  CARRY8 \EDMG_TRN_i_reg[8]_i_1 
       (.CI(\EDMG_TRN_i_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\EDMG_TRN_i_reg[8]_i_1_n_0 ,\EDMG_TRN_i_reg[8]_i_1_n_1 ,\EDMG_TRN_i_reg[8]_i_1_n_2 ,\EDMG_TRN_i_reg[8]_i_1_n_3 ,\EDMG_TRN_i_reg[8]_i_1_n_4 ,\EDMG_TRN_i_reg[8]_i_1_n_5 ,\EDMG_TRN_i_reg[8]_i_1_n_6 ,\EDMG_TRN_i_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\EDMG_TRN_i_reg[8]_i_1_n_8 ,\EDMG_TRN_i_reg[8]_i_1_n_9 ,\EDMG_TRN_i_reg[8]_i_1_n_10 ,\EDMG_TRN_i_reg[8]_i_1_n_11 ,\EDMG_TRN_i_reg[8]_i_1_n_12 ,\EDMG_TRN_i_reg[8]_i_1_n_13 ,\EDMG_TRN_i_reg[8]_i_1_n_14 ,\EDMG_TRN_i_reg[8]_i_1_n_15 }),
        .S({\EDMG_TRN_i[8]_i_2_n_0 ,\EDMG_TRN_i[8]_i_3_n_0 ,\EDMG_TRN_i[8]_i_4_n_0 ,\EDMG_TRN_i[8]_i_5_n_0 ,\EDMG_TRN_i[8]_i_6_n_0 ,\EDMG_TRN_i[8]_i_7_n_0 ,\EDMG_TRN_i[8]_i_8_n_0 ,\EDMG_TRN_i[8]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \EDMG_TRN_i_reg[9] 
       (.C(dac_aclk),
        .CE(\EDMG_TRN_i[0]_i_1_n_0 ),
        .D(\EDMG_TRN_i_reg[8]_i_1_n_14 ),
        .Q(EDMG_TRN_i_reg[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SHAPING_FILTER FILTER_I
       (.A({FILTER_I_n_416,FILTER_I_n_417,FILTER_I_n_418,FILTER_I_n_419,FILTER_I_n_420,FILTER_I_n_421,FILTER_I_n_422,FILTER_I_n_423,FILTER_I_n_424,FILTER_I_n_425,FILTER_I_n_426,FILTER_I_n_427,FILTER_I_n_428,FILTER_I_n_429,FILTER_I_n_430,FILTER_I_n_431}),
        .D({\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[126] ,\b1_data_reg_n_0_[125] ,\b1_data_reg_n_0_[124] ,\b1_data_reg_n_0_[123] ,\b1_data_reg_n_0_[122] ,\b1_data_reg_n_0_[121] ,\b1_data_reg_n_0_[120] ,\b1_data_reg_n_0_[119] ,\b1_data_reg_n_0_[118] ,\b1_data_reg_n_0_[117] ,\b1_data_reg_n_0_[116] ,\b1_data_reg_n_0_[115] ,\b1_data_reg_n_0_[114] ,\b1_data_reg_n_0_[113] ,\b1_data_reg_n_0_[112] }),
        .\FSM_onehot_state_reg[1] (FILTER_I_n_816),
        .PCOUT({FILTER_I_n_368,FILTER_I_n_369,FILTER_I_n_370,FILTER_I_n_371,FILTER_I_n_372,FILTER_I_n_373,FILTER_I_n_374,FILTER_I_n_375,FILTER_I_n_376,FILTER_I_n_377,FILTER_I_n_378,FILTER_I_n_379,FILTER_I_n_380,FILTER_I_n_381,FILTER_I_n_382,FILTER_I_n_383,FILTER_I_n_384,FILTER_I_n_385,FILTER_I_n_386,FILTER_I_n_387,FILTER_I_n_388,FILTER_I_n_389,FILTER_I_n_390,FILTER_I_n_391,FILTER_I_n_392,FILTER_I_n_393,FILTER_I_n_394,FILTER_I_n_395,FILTER_I_n_396,FILTER_I_n_397,FILTER_I_n_398,FILTER_I_n_399,FILTER_I_n_400,FILTER_I_n_401,FILTER_I_n_402,FILTER_I_n_403,FILTER_I_n_404,FILTER_I_n_405,FILTER_I_n_406,FILTER_I_n_407,FILTER_I_n_408,FILTER_I_n_409,FILTER_I_n_410,FILTER_I_n_411,FILTER_I_n_412,FILTER_I_n_413,FILTER_I_n_414,FILTER_I_n_415}),
        .Q({FILTER_I_n_0,FILTER_I_n_1,FILTER_I_n_2,FILTER_I_n_3,FILTER_I_n_4,FILTER_I_n_5,FILTER_I_n_6,FILTER_I_n_7,FILTER_I_n_8,FILTER_I_n_9,FILTER_I_n_10,FILTER_I_n_11,FILTER_I_n_12,FILTER_I_n_13,FILTER_I_n_14,FILTER_I_n_15}),
        .\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 ({FILTER_I_n_304,FILTER_I_n_305,FILTER_I_n_306,FILTER_I_n_307,FILTER_I_n_308,FILTER_I_n_309,FILTER_I_n_310,FILTER_I_n_311,FILTER_I_n_312,FILTER_I_n_313,FILTER_I_n_314,FILTER_I_n_315,FILTER_I_n_316,FILTER_I_n_317,FILTER_I_n_318,FILTER_I_n_319}),
        .\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 ({\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[14] ,\b1_data_reg_n_0_[13] ,\b1_data_reg_n_0_[12] ,\b1_data_reg_n_0_[11] ,\b1_data_reg_n_0_[10] ,\b1_data_reg_n_0_[9] ,\b1_data_reg_n_0_[8] ,\b1_data_reg_n_0_[7] ,\b1_data_reg_n_0_[6] ,\b1_data_reg_n_0_[5] ,\b1_data_reg_n_0_[4] ,\b1_data_reg_n_0_[3] ,\b1_data_reg_n_0_[2] ,\b1_data_reg_n_0_[1] ,\b1_data_reg_n_0_[0] }),
        .\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 ({FILTER_I_n_320,FILTER_I_n_321,FILTER_I_n_322,FILTER_I_n_323,FILTER_I_n_324,FILTER_I_n_325,FILTER_I_n_326,FILTER_I_n_327,FILTER_I_n_328,FILTER_I_n_329,FILTER_I_n_330,FILTER_I_n_331,FILTER_I_n_332,FILTER_I_n_333,FILTER_I_n_334,FILTER_I_n_335}),
        .\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 ({\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[30] ,\b1_data_reg_n_0_[29] ,\b1_data_reg_n_0_[28] ,\b1_data_reg_n_0_[27] ,\b1_data_reg_n_0_[26] ,\b1_data_reg_n_0_[25] ,\b1_data_reg_n_0_[24] ,\b1_data_reg_n_0_[23] ,\b1_data_reg_n_0_[22] ,\b1_data_reg_n_0_[21] ,\b1_data_reg_n_0_[20] ,\b1_data_reg_n_0_[19] ,\b1_data_reg_n_0_[18] ,\b1_data_reg_n_0_[17] ,\b1_data_reg_n_0_[16] }),
        .\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 ({FILTER_I_n_336,FILTER_I_n_337,FILTER_I_n_338,FILTER_I_n_339,FILTER_I_n_340,FILTER_I_n_341,FILTER_I_n_342,FILTER_I_n_343,FILTER_I_n_344,FILTER_I_n_345,FILTER_I_n_346,FILTER_I_n_347,FILTER_I_n_348,FILTER_I_n_349,FILTER_I_n_350,FILTER_I_n_351}),
        .\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 ({FILTER_I_n_352,FILTER_I_n_353,FILTER_I_n_354,FILTER_I_n_355,FILTER_I_n_356,FILTER_I_n_357,FILTER_I_n_358,FILTER_I_n_359,FILTER_I_n_360,FILTER_I_n_361,FILTER_I_n_362,FILTER_I_n_363,FILTER_I_n_364,FILTER_I_n_365,FILTER_I_n_366,FILTER_I_n_367}),
        .\b0_PRE_FILT_SHAPE_r_reg[4][15]_0 (A),
        .\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 ({FILTER_I_n_272,FILTER_I_n_273,FILTER_I_n_274,FILTER_I_n_275,FILTER_I_n_276,FILTER_I_n_277,FILTER_I_n_278,FILTER_I_n_279,FILTER_I_n_280,FILTER_I_n_281,FILTER_I_n_282,FILTER_I_n_283,FILTER_I_n_284,FILTER_I_n_285,FILTER_I_n_286,FILTER_I_n_287}),
        .\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 ({FILTER_I_n_288,FILTER_I_n_289,FILTER_I_n_290,FILTER_I_n_291,FILTER_I_n_292,FILTER_I_n_293,FILTER_I_n_294,FILTER_I_n_295,FILTER_I_n_296,FILTER_I_n_297,FILTER_I_n_298,FILTER_I_n_299,FILTER_I_n_300,FILTER_I_n_301,FILTER_I_n_302,FILTER_I_n_303}),
        .b1_data(b1_data),
        .\b1_data_reg[28] (FILTER_Q_n_827),
        .\b1_data_reg[28]_0 (FILTER_Q_n_826),
        .\b1_data_reg[28]_1 (FILTER_Q_n_825),
        .\b1_data_reg[28]_2 (FILTER_Q_n_824),
        .\b1_data_reg[28]_3 ({\FSM_onehot_state_reg_n_0_[2] ,\FSM_onehot_state_reg_n_0_[1] }),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__0_0 (b0_n_232),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__10_0 (b0_n_242),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__11_0 (b0_n_243),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__12_0 (b0_n_244),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__13_0 (b0_n_245),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 (FILTER_Q_n_816),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_1 (b0_n_246),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 ({FILTER_I_n_432,FILTER_I_n_433,FILTER_I_n_434,FILTER_I_n_435,FILTER_I_n_436,FILTER_I_n_437,FILTER_I_n_438,FILTER_I_n_439,FILTER_I_n_440,FILTER_I_n_441,FILTER_I_n_442,FILTER_I_n_443,FILTER_I_n_444,FILTER_I_n_445,FILTER_I_n_446,FILTER_I_n_447}),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_1 (b0_n_231),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__1_0 (b0_n_233),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__2_0 (b0_n_234),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__3_0 (b0_n_235),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__4_0 (b0_n_236),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__5_0 (b0_n_237),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__6_0 (b0_n_238),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__7_0 (b0_n_239),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__8_0 (b0_n_240),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__9_0 (b0_n_241),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__0_0 (b0_n_21),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__10_0 (b0_n_226),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__11_0 (b0_n_227),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__12_0 (b0_n_228),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__13_0 (b0_n_229),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__14_0 (b0_n_230),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 ({FILTER_I_n_512,FILTER_I_n_513,FILTER_I_n_514,FILTER_I_n_515,FILTER_I_n_516,FILTER_I_n_517,FILTER_I_n_518,FILTER_I_n_519,FILTER_I_n_520,FILTER_I_n_521,FILTER_I_n_522,FILTER_I_n_523,FILTER_I_n_524,FILTER_I_n_525,FILTER_I_n_526,FILTER_I_n_527}),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_1 (b0_n_66),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__1_0 (b0_n_65),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__2_0 (b0_n_64),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__3_0 (b0_n_79),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__4_0 (b0_n_220),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__5_0 (b0_n_221),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__6_0 (b0_n_222),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__7_0 (b0_n_223),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__8_0 (b0_n_224),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__9_0 (b0_n_225),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__0_0 (b0_n_67),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__10_0 (b0_n_199),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__11_0 (b0_n_200),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__12_0 (b0_n_201),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__13_0 (b0_n_202),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__14_0 (b0_n_203),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15_0 (b0_n_24),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__1_0 (b0_n_23),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__2_0 (b0_n_22),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__3_0 (b0_n_80),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__4_0 (b0_n_193),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__5_0 (b0_n_194),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__6_0 (b0_n_195),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__7_0 (b0_n_196),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__8_0 (b0_n_197),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__9_0 (b0_n_198),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__0_0 (b0_n_178),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__10_0 (b0_n_188),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__11_0 (b0_n_189),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__12_0 (b0_n_190),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__13_0 (b0_n_191),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__14_0 (b0_n_192),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 ({FILTER_I_n_496,FILTER_I_n_497,FILTER_I_n_498,FILTER_I_n_499,FILTER_I_n_500,FILTER_I_n_501,FILTER_I_n_502,FILTER_I_n_503,FILTER_I_n_504,FILTER_I_n_505,FILTER_I_n_506,FILTER_I_n_507,FILTER_I_n_508,FILTER_I_n_509,FILTER_I_n_510,FILTER_I_n_511}),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_1 (b0_n_177),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__1_0 (b0_n_179),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__2_0 (b0_n_180),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__3_0 (b0_n_181),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__4_0 (b0_n_182),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__5_0 (b0_n_183),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__6_0 (b0_n_184),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__7_0 (b0_n_185),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__8_0 (b0_n_186),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__9_0 (b0_n_187),
        .dac_aclk(dac_aclk),
        .dac_aclk_0({FILTER_I_n_448,FILTER_I_n_449,FILTER_I_n_450,FILTER_I_n_451,FILTER_I_n_452,FILTER_I_n_453,FILTER_I_n_454,FILTER_I_n_455,FILTER_I_n_456,FILTER_I_n_457,FILTER_I_n_458,FILTER_I_n_459,FILTER_I_n_460,FILTER_I_n_461,FILTER_I_n_462,FILTER_I_n_463,FILTER_I_n_464,FILTER_I_n_465,FILTER_I_n_466,FILTER_I_n_467,FILTER_I_n_468,FILTER_I_n_469,FILTER_I_n_470,FILTER_I_n_471,FILTER_I_n_472,FILTER_I_n_473,FILTER_I_n_474,FILTER_I_n_475,FILTER_I_n_476,FILTER_I_n_477,FILTER_I_n_478,FILTER_I_n_479,FILTER_I_n_480,FILTER_I_n_481,FILTER_I_n_482,FILTER_I_n_483,FILTER_I_n_484,FILTER_I_n_485,FILTER_I_n_486,FILTER_I_n_487,FILTER_I_n_488,FILTER_I_n_489,FILTER_I_n_490,FILTER_I_n_491,FILTER_I_n_492,FILTER_I_n_493,FILTER_I_n_494,FILTER_I_n_495}),
        .dac_aclk_1({FILTER_I_n_528,FILTER_I_n_529,FILTER_I_n_530,FILTER_I_n_531,FILTER_I_n_532,FILTER_I_n_533,FILTER_I_n_534,FILTER_I_n_535,FILTER_I_n_536,FILTER_I_n_537,FILTER_I_n_538,FILTER_I_n_539,FILTER_I_n_540,FILTER_I_n_541,FILTER_I_n_542,FILTER_I_n_543,FILTER_I_n_544,FILTER_I_n_545,FILTER_I_n_546,FILTER_I_n_547,FILTER_I_n_548,FILTER_I_n_549,FILTER_I_n_550,FILTER_I_n_551,FILTER_I_n_552,FILTER_I_n_553,FILTER_I_n_554,FILTER_I_n_555,FILTER_I_n_556,FILTER_I_n_557,FILTER_I_n_558,FILTER_I_n_559,FILTER_I_n_560,FILTER_I_n_561,FILTER_I_n_562,FILTER_I_n_563,FILTER_I_n_564,FILTER_I_n_565,FILTER_I_n_566,FILTER_I_n_567,FILTER_I_n_568,FILTER_I_n_569,FILTER_I_n_570,FILTER_I_n_571,FILTER_I_n_572,FILTER_I_n_573,FILTER_I_n_574,FILTER_I_n_575}),
        .dac_aclk_2({FILTER_I_n_576,FILTER_I_n_577,FILTER_I_n_578,FILTER_I_n_579,FILTER_I_n_580,FILTER_I_n_581,FILTER_I_n_582,FILTER_I_n_583,FILTER_I_n_584,FILTER_I_n_585,FILTER_I_n_586,FILTER_I_n_587,FILTER_I_n_588,FILTER_I_n_589,FILTER_I_n_590,FILTER_I_n_591,FILTER_I_n_592,FILTER_I_n_593,FILTER_I_n_594,FILTER_I_n_595,FILTER_I_n_596,FILTER_I_n_597,FILTER_I_n_598,FILTER_I_n_599,FILTER_I_n_600,FILTER_I_n_601,FILTER_I_n_602,FILTER_I_n_603,FILTER_I_n_604,FILTER_I_n_605,FILTER_I_n_606,FILTER_I_n_607,FILTER_I_n_608,FILTER_I_n_609,FILTER_I_n_610,FILTER_I_n_611,FILTER_I_n_612,FILTER_I_n_613,FILTER_I_n_614,FILTER_I_n_615,FILTER_I_n_616,FILTER_I_n_617,FILTER_I_n_618,FILTER_I_n_619,FILTER_I_n_620,FILTER_I_n_621,FILTER_I_n_622,FILTER_I_n_623}),
        .dac_aclk_3({FILTER_I_n_624,FILTER_I_n_625,FILTER_I_n_626,FILTER_I_n_627,FILTER_I_n_628,FILTER_I_n_629,FILTER_I_n_630,FILTER_I_n_631,FILTER_I_n_632,FILTER_I_n_633,FILTER_I_n_634,FILTER_I_n_635,FILTER_I_n_636,FILTER_I_n_637,FILTER_I_n_638,FILTER_I_n_639,FILTER_I_n_640,FILTER_I_n_641,FILTER_I_n_642,FILTER_I_n_643,FILTER_I_n_644,FILTER_I_n_645,FILTER_I_n_646,FILTER_I_n_647,FILTER_I_n_648,FILTER_I_n_649,FILTER_I_n_650,FILTER_I_n_651,FILTER_I_n_652,FILTER_I_n_653,FILTER_I_n_654,FILTER_I_n_655,FILTER_I_n_656,FILTER_I_n_657,FILTER_I_n_658,FILTER_I_n_659,FILTER_I_n_660,FILTER_I_n_661,FILTER_I_n_662,FILTER_I_n_663,FILTER_I_n_664,FILTER_I_n_665,FILTER_I_n_666,FILTER_I_n_667,FILTER_I_n_668,FILTER_I_n_669,FILTER_I_n_670,FILTER_I_n_671}),
        .dac_aclk_4({FILTER_I_n_672,FILTER_I_n_673,FILTER_I_n_674,FILTER_I_n_675,FILTER_I_n_676,FILTER_I_n_677,FILTER_I_n_678,FILTER_I_n_679,FILTER_I_n_680,FILTER_I_n_681,FILTER_I_n_682,FILTER_I_n_683,FILTER_I_n_684,FILTER_I_n_685,FILTER_I_n_686,FILTER_I_n_687,FILTER_I_n_688,FILTER_I_n_689,FILTER_I_n_690,FILTER_I_n_691,FILTER_I_n_692,FILTER_I_n_693,FILTER_I_n_694,FILTER_I_n_695,FILTER_I_n_696,FILTER_I_n_697,FILTER_I_n_698,FILTER_I_n_699,FILTER_I_n_700,FILTER_I_n_701,FILTER_I_n_702,FILTER_I_n_703,FILTER_I_n_704,FILTER_I_n_705,FILTER_I_n_706,FILTER_I_n_707,FILTER_I_n_708,FILTER_I_n_709,FILTER_I_n_710,FILTER_I_n_711,FILTER_I_n_712,FILTER_I_n_713,FILTER_I_n_714,FILTER_I_n_715,FILTER_I_n_716,FILTER_I_n_717,FILTER_I_n_718,FILTER_I_n_719}),
        .dac_aclk_5({FILTER_I_n_720,FILTER_I_n_721,FILTER_I_n_722,FILTER_I_n_723,FILTER_I_n_724,FILTER_I_n_725,FILTER_I_n_726,FILTER_I_n_727,FILTER_I_n_728,FILTER_I_n_729,FILTER_I_n_730,FILTER_I_n_731,FILTER_I_n_732,FILTER_I_n_733,FILTER_I_n_734,FILTER_I_n_735,FILTER_I_n_736,FILTER_I_n_737,FILTER_I_n_738,FILTER_I_n_739,FILTER_I_n_740,FILTER_I_n_741,FILTER_I_n_742,FILTER_I_n_743,FILTER_I_n_744,FILTER_I_n_745,FILTER_I_n_746,FILTER_I_n_747,FILTER_I_n_748,FILTER_I_n_749,FILTER_I_n_750,FILTER_I_n_751,FILTER_I_n_752,FILTER_I_n_753,FILTER_I_n_754,FILTER_I_n_755,FILTER_I_n_756,FILTER_I_n_757,FILTER_I_n_758,FILTER_I_n_759,FILTER_I_n_760,FILTER_I_n_761,FILTER_I_n_762,FILTER_I_n_763,FILTER_I_n_764,FILTER_I_n_765,FILTER_I_n_766,FILTER_I_n_767}),
        .dac_aclk_6({FILTER_I_n_768,FILTER_I_n_769,FILTER_I_n_770,FILTER_I_n_771,FILTER_I_n_772,FILTER_I_n_773,FILTER_I_n_774,FILTER_I_n_775,FILTER_I_n_776,FILTER_I_n_777,FILTER_I_n_778,FILTER_I_n_779,FILTER_I_n_780,FILTER_I_n_781,FILTER_I_n_782,FILTER_I_n_783,FILTER_I_n_784,FILTER_I_n_785,FILTER_I_n_786,FILTER_I_n_787,FILTER_I_n_788,FILTER_I_n_789,FILTER_I_n_790,FILTER_I_n_791,FILTER_I_n_792,FILTER_I_n_793,FILTER_I_n_794,FILTER_I_n_795,FILTER_I_n_796,FILTER_I_n_797,FILTER_I_n_798,FILTER_I_n_799,FILTER_I_n_800,FILTER_I_n_801,FILTER_I_n_802,FILTER_I_n_803,FILTER_I_n_804,FILTER_I_n_805,FILTER_I_n_806,FILTER_I_n_807,FILTER_I_n_808,FILTER_I_n_809,FILTER_I_n_810,FILTER_I_n_811,FILTER_I_n_812,FILTER_I_n_813,FILTER_I_n_814,FILTER_I_n_815}),
        .m00_axis_tdata(m00_axis_tdata),
        .\m00_axis_tdata[127] ({p_1_out__6_n_106,p_1_out__6_n_107,p_1_out__6_n_108,p_1_out__6_n_109,p_1_out__6_n_110,p_1_out__6_n_111,p_1_out__6_n_112,p_1_out__6_n_113,p_1_out__6_n_114,p_1_out__6_n_115,p_1_out__6_n_116,p_1_out__6_n_117,p_1_out__6_n_118,p_1_out__6_n_119,p_1_out__6_n_120,p_1_out__6_n_121,p_1_out__6_n_122,p_1_out__6_n_123,p_1_out__6_n_124,p_1_out__6_n_125,p_1_out__6_n_126,p_1_out__6_n_127,p_1_out__6_n_128,p_1_out__6_n_129,p_1_out__6_n_130,p_1_out__6_n_131,p_1_out__6_n_132,p_1_out__6_n_133,p_1_out__6_n_134,p_1_out__6_n_135,p_1_out__6_n_136,p_1_out__6_n_137,p_1_out__6_n_138,p_1_out__6_n_139,p_1_out__6_n_140,p_1_out__6_n_141,p_1_out__6_n_142,p_1_out__6_n_143,p_1_out__6_n_144,p_1_out__6_n_145,p_1_out__6_n_146,p_1_out__6_n_147,p_1_out__6_n_148,p_1_out__6_n_149,p_1_out__6_n_150,p_1_out__6_n_151,p_1_out__6_n_152,p_1_out__6_n_153}),
        .\m00_axis_tdata[159] ({p_1_out__8_n_106,p_1_out__8_n_107,p_1_out__8_n_108,p_1_out__8_n_109,p_1_out__8_n_110,p_1_out__8_n_111,p_1_out__8_n_112,p_1_out__8_n_113,p_1_out__8_n_114,p_1_out__8_n_115,p_1_out__8_n_116,p_1_out__8_n_117,p_1_out__8_n_118,p_1_out__8_n_119,p_1_out__8_n_120,p_1_out__8_n_121,p_1_out__8_n_122,p_1_out__8_n_123,p_1_out__8_n_124,p_1_out__8_n_125,p_1_out__8_n_126,p_1_out__8_n_127,p_1_out__8_n_128,p_1_out__8_n_129,p_1_out__8_n_130,p_1_out__8_n_131,p_1_out__8_n_132,p_1_out__8_n_133,p_1_out__8_n_134,p_1_out__8_n_135,p_1_out__8_n_136,p_1_out__8_n_137,p_1_out__8_n_138,p_1_out__8_n_139,p_1_out__8_n_140,p_1_out__8_n_141,p_1_out__8_n_142,p_1_out__8_n_143,p_1_out__8_n_144,p_1_out__8_n_145,p_1_out__8_n_146,p_1_out__8_n_147,p_1_out__8_n_148,p_1_out__8_n_149,p_1_out__8_n_150,p_1_out__8_n_151,p_1_out__8_n_152,p_1_out__8_n_153}),
        .\m00_axis_tdata[191] ({p_1_out__10_n_106,p_1_out__10_n_107,p_1_out__10_n_108,p_1_out__10_n_109,p_1_out__10_n_110,p_1_out__10_n_111,p_1_out__10_n_112,p_1_out__10_n_113,p_1_out__10_n_114,p_1_out__10_n_115,p_1_out__10_n_116,p_1_out__10_n_117,p_1_out__10_n_118,p_1_out__10_n_119,p_1_out__10_n_120,p_1_out__10_n_121,p_1_out__10_n_122,p_1_out__10_n_123,p_1_out__10_n_124,p_1_out__10_n_125,p_1_out__10_n_126,p_1_out__10_n_127,p_1_out__10_n_128,p_1_out__10_n_129,p_1_out__10_n_130,p_1_out__10_n_131,p_1_out__10_n_132,p_1_out__10_n_133,p_1_out__10_n_134,p_1_out__10_n_135,p_1_out__10_n_136,p_1_out__10_n_137,p_1_out__10_n_138,p_1_out__10_n_139,p_1_out__10_n_140,p_1_out__10_n_141,p_1_out__10_n_142,p_1_out__10_n_143,p_1_out__10_n_144,p_1_out__10_n_145,p_1_out__10_n_146,p_1_out__10_n_147,p_1_out__10_n_148,p_1_out__10_n_149,p_1_out__10_n_150,p_1_out__10_n_151,p_1_out__10_n_152,p_1_out__10_n_153}),
        .\m00_axis_tdata[223] ({p_1_out__12_n_106,p_1_out__12_n_107,p_1_out__12_n_108,p_1_out__12_n_109,p_1_out__12_n_110,p_1_out__12_n_111,p_1_out__12_n_112,p_1_out__12_n_113,p_1_out__12_n_114,p_1_out__12_n_115,p_1_out__12_n_116,p_1_out__12_n_117,p_1_out__12_n_118,p_1_out__12_n_119,p_1_out__12_n_120,p_1_out__12_n_121,p_1_out__12_n_122,p_1_out__12_n_123,p_1_out__12_n_124,p_1_out__12_n_125,p_1_out__12_n_126,p_1_out__12_n_127,p_1_out__12_n_128,p_1_out__12_n_129,p_1_out__12_n_130,p_1_out__12_n_131,p_1_out__12_n_132,p_1_out__12_n_133,p_1_out__12_n_134,p_1_out__12_n_135,p_1_out__12_n_136,p_1_out__12_n_137,p_1_out__12_n_138,p_1_out__12_n_139,p_1_out__12_n_140,p_1_out__12_n_141,p_1_out__12_n_142,p_1_out__12_n_143,p_1_out__12_n_144,p_1_out__12_n_145,p_1_out__12_n_146,p_1_out__12_n_147,p_1_out__12_n_148,p_1_out__12_n_149,p_1_out__12_n_150,p_1_out__12_n_151,p_1_out__12_n_152,p_1_out__12_n_153}),
        .\m00_axis_tdata[255] ({p_1_out__14_n_106,p_1_out__14_n_107,p_1_out__14_n_108,p_1_out__14_n_109,p_1_out__14_n_110,p_1_out__14_n_111,p_1_out__14_n_112,p_1_out__14_n_113,p_1_out__14_n_114,p_1_out__14_n_115,p_1_out__14_n_116,p_1_out__14_n_117,p_1_out__14_n_118,p_1_out__14_n_119,p_1_out__14_n_120,p_1_out__14_n_121,p_1_out__14_n_122,p_1_out__14_n_123,p_1_out__14_n_124,p_1_out__14_n_125,p_1_out__14_n_126,p_1_out__14_n_127,p_1_out__14_n_128,p_1_out__14_n_129,p_1_out__14_n_130,p_1_out__14_n_131,p_1_out__14_n_132,p_1_out__14_n_133,p_1_out__14_n_134,p_1_out__14_n_135,p_1_out__14_n_136,p_1_out__14_n_137,p_1_out__14_n_138,p_1_out__14_n_139,p_1_out__14_n_140,p_1_out__14_n_141,p_1_out__14_n_142,p_1_out__14_n_143,p_1_out__14_n_144,p_1_out__14_n_145,p_1_out__14_n_146,p_1_out__14_n_147,p_1_out__14_n_148,p_1_out__14_n_149,p_1_out__14_n_150,p_1_out__14_n_151,p_1_out__14_n_152,p_1_out__14_n_153}),
        .\m00_axis_tdata[31] ({p_1_out__0_n_106,p_1_out__0_n_107,p_1_out__0_n_108,p_1_out__0_n_109,p_1_out__0_n_110,p_1_out__0_n_111,p_1_out__0_n_112,p_1_out__0_n_113,p_1_out__0_n_114,p_1_out__0_n_115,p_1_out__0_n_116,p_1_out__0_n_117,p_1_out__0_n_118,p_1_out__0_n_119,p_1_out__0_n_120,p_1_out__0_n_121,p_1_out__0_n_122,p_1_out__0_n_123,p_1_out__0_n_124,p_1_out__0_n_125,p_1_out__0_n_126,p_1_out__0_n_127,p_1_out__0_n_128,p_1_out__0_n_129,p_1_out__0_n_130,p_1_out__0_n_131,p_1_out__0_n_132,p_1_out__0_n_133,p_1_out__0_n_134,p_1_out__0_n_135,p_1_out__0_n_136,p_1_out__0_n_137,p_1_out__0_n_138,p_1_out__0_n_139,p_1_out__0_n_140,p_1_out__0_n_141,p_1_out__0_n_142,p_1_out__0_n_143,p_1_out__0_n_144,p_1_out__0_n_145,p_1_out__0_n_146,p_1_out__0_n_147,p_1_out__0_n_148,p_1_out__0_n_149,p_1_out__0_n_150,p_1_out__0_n_151,p_1_out__0_n_152,p_1_out__0_n_153}),
        .\m00_axis_tdata[63] ({p_1_out__2_n_106,p_1_out__2_n_107,p_1_out__2_n_108,p_1_out__2_n_109,p_1_out__2_n_110,p_1_out__2_n_111,p_1_out__2_n_112,p_1_out__2_n_113,p_1_out__2_n_114,p_1_out__2_n_115,p_1_out__2_n_116,p_1_out__2_n_117,p_1_out__2_n_118,p_1_out__2_n_119,p_1_out__2_n_120,p_1_out__2_n_121,p_1_out__2_n_122,p_1_out__2_n_123,p_1_out__2_n_124,p_1_out__2_n_125,p_1_out__2_n_126,p_1_out__2_n_127,p_1_out__2_n_128,p_1_out__2_n_129,p_1_out__2_n_130,p_1_out__2_n_131,p_1_out__2_n_132,p_1_out__2_n_133,p_1_out__2_n_134,p_1_out__2_n_135,p_1_out__2_n_136,p_1_out__2_n_137,p_1_out__2_n_138,p_1_out__2_n_139,p_1_out__2_n_140,p_1_out__2_n_141,p_1_out__2_n_142,p_1_out__2_n_143,p_1_out__2_n_144,p_1_out__2_n_145,p_1_out__2_n_146,p_1_out__2_n_147,p_1_out__2_n_148,p_1_out__2_n_149,p_1_out__2_n_150,p_1_out__2_n_151,p_1_out__2_n_152,p_1_out__2_n_153}),
        .\m00_axis_tdata[95] ({p_1_out__4_n_106,p_1_out__4_n_107,p_1_out__4_n_108,p_1_out__4_n_109,p_1_out__4_n_110,p_1_out__4_n_111,p_1_out__4_n_112,p_1_out__4_n_113,p_1_out__4_n_114,p_1_out__4_n_115,p_1_out__4_n_116,p_1_out__4_n_117,p_1_out__4_n_118,p_1_out__4_n_119,p_1_out__4_n_120,p_1_out__4_n_121,p_1_out__4_n_122,p_1_out__4_n_123,p_1_out__4_n_124,p_1_out__4_n_125,p_1_out__4_n_126,p_1_out__4_n_127,p_1_out__4_n_128,p_1_out__4_n_129,p_1_out__4_n_130,p_1_out__4_n_131,p_1_out__4_n_132,p_1_out__4_n_133,p_1_out__4_n_134,p_1_out__4_n_135,p_1_out__4_n_136,p_1_out__4_n_137,p_1_out__4_n_138,p_1_out__4_n_139,p_1_out__4_n_140,p_1_out__4_n_141,p_1_out__4_n_142,p_1_out__4_n_143,p_1_out__4_n_144,p_1_out__4_n_145,p_1_out__4_n_146,p_1_out__4_n_147,p_1_out__4_n_148,p_1_out__4_n_149,p_1_out__4_n_150,p_1_out__4_n_151,p_1_out__4_n_152,p_1_out__4_n_153}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SHAPING_FILTER_0 FILTER_Q
       (.A({FILTER_Q_n_416,FILTER_Q_n_417,FILTER_Q_n_418,FILTER_Q_n_419,FILTER_Q_n_420,FILTER_Q_n_421,FILTER_Q_n_422,FILTER_Q_n_423,FILTER_Q_n_424,FILTER_Q_n_425,FILTER_Q_n_426,FILTER_Q_n_427,FILTER_Q_n_428,FILTER_Q_n_429,FILTER_Q_n_430,FILTER_Q_n_431}),
        .CO(CO),
        .D({\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[206] ,\b1_data_reg_n_0_[205] ,\b1_data_reg_n_0_[204] ,\b1_data_reg_n_0_[203] ,\b1_data_reg_n_0_[202] ,\b1_data_reg_n_0_[201] ,\b1_data_reg_n_0_[200] ,\b1_data_reg_n_0_[199] ,\b1_data_reg_n_0_[198] ,\b1_data_reg_n_0_[197] ,\b1_data_reg_n_0_[196] ,\b1_data_reg_n_0_[195] ,\b1_data_reg_n_0_[194] ,\b1_data_reg_n_0_[193] ,\b1_data_reg_n_0_[192] }),
        .\FSM_onehot_state_reg[1] (FILTER_Q_n_818),
        .\FSM_onehot_state_reg[1]_0 (FILTER_Q_n_823),
        .PCOUT({FILTER_Q_n_368,FILTER_Q_n_369,FILTER_Q_n_370,FILTER_Q_n_371,FILTER_Q_n_372,FILTER_Q_n_373,FILTER_Q_n_374,FILTER_Q_n_375,FILTER_Q_n_376,FILTER_Q_n_377,FILTER_Q_n_378,FILTER_Q_n_379,FILTER_Q_n_380,FILTER_Q_n_381,FILTER_Q_n_382,FILTER_Q_n_383,FILTER_Q_n_384,FILTER_Q_n_385,FILTER_Q_n_386,FILTER_Q_n_387,FILTER_Q_n_388,FILTER_Q_n_389,FILTER_Q_n_390,FILTER_Q_n_391,FILTER_Q_n_392,FILTER_Q_n_393,FILTER_Q_n_394,FILTER_Q_n_395,FILTER_Q_n_396,FILTER_Q_n_397,FILTER_Q_n_398,FILTER_Q_n_399,FILTER_Q_n_400,FILTER_Q_n_401,FILTER_Q_n_402,FILTER_Q_n_403,FILTER_Q_n_404,FILTER_Q_n_405,FILTER_Q_n_406,FILTER_Q_n_407,FILTER_Q_n_408,FILTER_Q_n_409,FILTER_Q_n_410,FILTER_Q_n_411,FILTER_Q_n_412,FILTER_Q_n_413,FILTER_Q_n_414,FILTER_Q_n_415}),
        .Q({FILTER_Q_n_0,FILTER_Q_n_1,FILTER_Q_n_2,FILTER_Q_n_3,FILTER_Q_n_4,FILTER_Q_n_5,FILTER_Q_n_6,FILTER_Q_n_7,FILTER_Q_n_8,FILTER_Q_n_9,FILTER_Q_n_10,FILTER_Q_n_11,FILTER_Q_n_12,FILTER_Q_n_13,FILTER_Q_n_14,FILTER_Q_n_15}),
        .S({FILTER_Q_n_819,FILTER_Q_n_820,FILTER_Q_n_821,FILTER_Q_n_822}),
        .STF_i_reg(STF_i_reg),
        .STF_i_reg_12_sp_1(FILTER_Q_n_827),
        .STF_i_reg_19_sp_1(FILTER_Q_n_824),
        .STF_i_reg_27_sp_1(FILTER_Q_n_825),
        .STF_i_reg_2_sp_1(FILTER_Q_n_826),
        .\b0_PRE_FILT_SHAPE_r_reg[0][15]_0 ({FILTER_Q_n_304,FILTER_Q_n_305,FILTER_Q_n_306,FILTER_Q_n_307,FILTER_Q_n_308,FILTER_Q_n_309,FILTER_Q_n_310,FILTER_Q_n_311,FILTER_Q_n_312,FILTER_Q_n_313,FILTER_Q_n_314,FILTER_Q_n_315,FILTER_Q_n_316,FILTER_Q_n_317,FILTER_Q_n_318,FILTER_Q_n_319}),
        .\b0_PRE_FILT_SHAPE_r_reg[0][15]_1 ({\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[142] ,\b1_data_reg_n_0_[141] ,\b1_data_reg_n_0_[140] ,\b1_data_reg_n_0_[139] ,\b1_data_reg_n_0_[138] ,\b1_data_reg_n_0_[137] ,\b1_data_reg_n_0_[136] ,\b1_data_reg_n_0_[135] ,\b1_data_reg_n_0_[134] ,\b1_data_reg_n_0_[133] ,\b1_data_reg_n_0_[132] ,\b1_data_reg_n_0_[131] ,\b1_data_reg_n_0_[130] ,\b1_data_reg_n_0_[129] ,\b1_data_reg_n_0_[128] }),
        .\b0_PRE_FILT_SHAPE_r_reg[1][15]_0 ({FILTER_Q_n_320,FILTER_Q_n_321,FILTER_Q_n_322,FILTER_Q_n_323,FILTER_Q_n_324,FILTER_Q_n_325,FILTER_Q_n_326,FILTER_Q_n_327,FILTER_Q_n_328,FILTER_Q_n_329,FILTER_Q_n_330,FILTER_Q_n_331,FILTER_Q_n_332,FILTER_Q_n_333,FILTER_Q_n_334,FILTER_Q_n_335}),
        .\b0_PRE_FILT_SHAPE_r_reg[1][15]_1 ({\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[158] ,\b1_data_reg_n_0_[157] ,\b1_data_reg_n_0_[156] ,\b1_data_reg_n_0_[155] ,\b1_data_reg_n_0_[154] ,\b1_data_reg_n_0_[153] ,\b1_data_reg_n_0_[152] ,\b1_data_reg_n_0_[151] ,\b1_data_reg_n_0_[150] ,\b1_data_reg_n_0_[149] ,\b1_data_reg_n_0_[148] ,\b1_data_reg_n_0_[147] ,\b1_data_reg_n_0_[146] ,\b1_data_reg_n_0_[145] ,\b1_data_reg_n_0_[144] }),
        .\b0_PRE_FILT_SHAPE_r_reg[2][15]_0 ({FILTER_Q_n_336,FILTER_Q_n_337,FILTER_Q_n_338,FILTER_Q_n_339,FILTER_Q_n_340,FILTER_Q_n_341,FILTER_Q_n_342,FILTER_Q_n_343,FILTER_Q_n_344,FILTER_Q_n_345,FILTER_Q_n_346,FILTER_Q_n_347,FILTER_Q_n_348,FILTER_Q_n_349,FILTER_Q_n_350,FILTER_Q_n_351}),
        .\b0_PRE_FILT_SHAPE_r_reg[3][15]_0 ({FILTER_Q_n_352,FILTER_Q_n_353,FILTER_Q_n_354,FILTER_Q_n_355,FILTER_Q_n_356,FILTER_Q_n_357,FILTER_Q_n_358,FILTER_Q_n_359,FILTER_Q_n_360,FILTER_Q_n_361,FILTER_Q_n_362,FILTER_Q_n_363,FILTER_Q_n_364,FILTER_Q_n_365,FILTER_Q_n_366,FILTER_Q_n_367}),
        .\b0_PRE_FILT_SHAPE_r_reg[5][15]_0 ({FILTER_Q_n_272,FILTER_Q_n_273,FILTER_Q_n_274,FILTER_Q_n_275,FILTER_Q_n_276,FILTER_Q_n_277,FILTER_Q_n_278,FILTER_Q_n_279,FILTER_Q_n_280,FILTER_Q_n_281,FILTER_Q_n_282,FILTER_Q_n_283,FILTER_Q_n_284,FILTER_Q_n_285,FILTER_Q_n_286,FILTER_Q_n_287}),
        .\b0_PRE_FILT_SHAPE_r_reg[7][15]_0 ({FILTER_Q_n_288,FILTER_Q_n_289,FILTER_Q_n_290,FILTER_Q_n_291,FILTER_Q_n_292,FILTER_Q_n_293,FILTER_Q_n_294,FILTER_Q_n_295,FILTER_Q_n_296,FILTER_Q_n_297,FILTER_Q_n_298,FILTER_Q_n_299,FILTER_Q_n_300,FILTER_Q_n_301,FILTER_Q_n_302,FILTER_Q_n_303}),
        .\b0_PRE_FILT_SHAPE_r_reg[7][15]_1 ({\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[254] ,\b1_data_reg_n_0_[253] ,\b1_data_reg_n_0_[252] ,\b1_data_reg_n_0_[251] ,\b1_data_reg_n_0_[250] ,\b1_data_reg_n_0_[249] ,\b1_data_reg_n_0_[248] ,\b1_data_reg_n_0_[247] ,\b1_data_reg_n_0_[246] ,\b1_data_reg_n_0_[245] ,\b1_data_reg_n_0_[244] ,\b1_data_reg_n_0_[243] ,\b1_data_reg_n_0_[242] ,\b1_data_reg_n_0_[241] ,\b1_data_reg_n_0_[240] }),
        .b1_data(b1_data),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__0_0 (b0_n_58),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__10_0 (b0_n_145),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__11_0 (b0_n_146),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__12_0 (b0_n_147),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__13_0 (b0_n_148),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__14_0 (b0_n_149),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_0 ({FILTER_Q_n_432,FILTER_Q_n_433,FILTER_Q_n_434,FILTER_Q_n_435,FILTER_Q_n_436,FILTER_Q_n_437,FILTER_Q_n_438,FILTER_Q_n_439,FILTER_Q_n_440,FILTER_Q_n_441,FILTER_Q_n_442,FILTER_Q_n_443,FILTER_Q_n_444,FILTER_Q_n_445,FILTER_Q_n_446,FILTER_Q_n_447}),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__15_1 (b0_n_73),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__1_0 (b0_n_72),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__2_0 (b0_n_71),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__3_0 (b0_n_82),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__4_0 (b0_n_139),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__5_0 (b0_n_140),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__6_0 (b0_n_141),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__7_0 (b0_n_142),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__8_0 (b0_n_143),
        .\b3_OUTPUT_ADD_FG[0].b3_add_out1_reg[0]__9_0 (b0_n_144),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__0_0 (b0_n_124),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__10_0 (b0_n_134),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__11_0 (b0_n_135),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__12_0 (b0_n_136),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__13_0 (b0_n_137),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__14_0 (b0_n_138),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_0 ({FILTER_Q_n_512,FILTER_Q_n_513,FILTER_Q_n_514,FILTER_Q_n_515,FILTER_Q_n_516,FILTER_Q_n_517,FILTER_Q_n_518,FILTER_Q_n_519,FILTER_Q_n_520,FILTER_Q_n_521,FILTER_Q_n_522,FILTER_Q_n_523,FILTER_Q_n_524,FILTER_Q_n_525,FILTER_Q_n_526,FILTER_Q_n_527}),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__15_1 (b0_n_123),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__1_0 (b0_n_125),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__2_0 (b0_n_126),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__3_0 (b0_n_127),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__4_0 (b0_n_128),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__5_0 (b0_n_129),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__6_0 (b0_n_130),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__7_0 (b0_n_131),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__8_0 (b0_n_132),
        .\b3_OUTPUT_ADD_FG[1].b3_add_out1_reg[1]__9_0 (b0_n_133),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__0_0 (b0_n_97),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__10_0 (b0_n_107),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__11_0 (b0_n_108),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__12_0 (b0_n_109),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__13_0 (b0_n_110),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__14_0 (b0_n_111),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15_0 (b0_n_96),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__15_1 ({TIMER_i,\FSM_onehot_state_reg_n_0_[4] ,\FSM_onehot_state_reg_n_0_[3] ,\FSM_onehot_state_reg_n_0_[2] ,\FSM_onehot_state_reg_n_0_[1] ,\FSM_onehot_state_reg_n_0_[0] }),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__1_0 (b0_n_98),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__2_0 (b0_n_99),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__3_0 (b0_n_100),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__4_0 (b0_n_101),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__5_0 (b0_n_102),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__6_0 (b0_n_103),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__7_0 (b0_n_104),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__8_0 (b0_n_105),
        .\b3_OUTPUT_ADD_FG[3].b3_add_out1_reg[3]__9_0 (b0_n_106),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__0_0 (b0_n_62),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__10_0 (b0_n_91),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__11_0 (b0_n_92),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__12_0 (b0_n_93),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__13_0 (b0_n_94),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__14_0 (b0_n_95),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_0 ({FILTER_Q_n_496,FILTER_Q_n_497,FILTER_Q_n_498,FILTER_Q_n_499,FILTER_Q_n_500,FILTER_Q_n_501,FILTER_Q_n_502,FILTER_Q_n_503,FILTER_Q_n_504,FILTER_Q_n_505,FILTER_Q_n_506,FILTER_Q_n_507,FILTER_Q_n_508,FILTER_Q_n_509,FILTER_Q_n_510,FILTER_Q_n_511}),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__15_1 (b0_n_77),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__1_0 (b0_n_76),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__2_0 (b0_n_75),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__3_0 (b0_n_84),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__4_0 (b0_n_85),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__5_0 (b0_n_86),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__6_0 (b0_n_87),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__7_0 (b0_n_88),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__8_0 (b0_n_89),
        .\b3_OUTPUT_ADD_FG[4].b3_add_out1_reg[4]__9_0 (b0_n_90),
        .dac_aclk(dac_aclk),
        .dac_aclk_0({FILTER_Q_n_448,FILTER_Q_n_449,FILTER_Q_n_450,FILTER_Q_n_451,FILTER_Q_n_452,FILTER_Q_n_453,FILTER_Q_n_454,FILTER_Q_n_455,FILTER_Q_n_456,FILTER_Q_n_457,FILTER_Q_n_458,FILTER_Q_n_459,FILTER_Q_n_460,FILTER_Q_n_461,FILTER_Q_n_462,FILTER_Q_n_463,FILTER_Q_n_464,FILTER_Q_n_465,FILTER_Q_n_466,FILTER_Q_n_467,FILTER_Q_n_468,FILTER_Q_n_469,FILTER_Q_n_470,FILTER_Q_n_471,FILTER_Q_n_472,FILTER_Q_n_473,FILTER_Q_n_474,FILTER_Q_n_475,FILTER_Q_n_476,FILTER_Q_n_477,FILTER_Q_n_478,FILTER_Q_n_479,FILTER_Q_n_480,FILTER_Q_n_481,FILTER_Q_n_482,FILTER_Q_n_483,FILTER_Q_n_484,FILTER_Q_n_485,FILTER_Q_n_486,FILTER_Q_n_487,FILTER_Q_n_488,FILTER_Q_n_489,FILTER_Q_n_490,FILTER_Q_n_491,FILTER_Q_n_492,FILTER_Q_n_493,FILTER_Q_n_494,FILTER_Q_n_495}),
        .dac_aclk_1({FILTER_Q_n_528,FILTER_Q_n_529,FILTER_Q_n_530,FILTER_Q_n_531,FILTER_Q_n_532,FILTER_Q_n_533,FILTER_Q_n_534,FILTER_Q_n_535,FILTER_Q_n_536,FILTER_Q_n_537,FILTER_Q_n_538,FILTER_Q_n_539,FILTER_Q_n_540,FILTER_Q_n_541,FILTER_Q_n_542,FILTER_Q_n_543,FILTER_Q_n_544,FILTER_Q_n_545,FILTER_Q_n_546,FILTER_Q_n_547,FILTER_Q_n_548,FILTER_Q_n_549,FILTER_Q_n_550,FILTER_Q_n_551,FILTER_Q_n_552,FILTER_Q_n_553,FILTER_Q_n_554,FILTER_Q_n_555,FILTER_Q_n_556,FILTER_Q_n_557,FILTER_Q_n_558,FILTER_Q_n_559,FILTER_Q_n_560,FILTER_Q_n_561,FILTER_Q_n_562,FILTER_Q_n_563,FILTER_Q_n_564,FILTER_Q_n_565,FILTER_Q_n_566,FILTER_Q_n_567,FILTER_Q_n_568,FILTER_Q_n_569,FILTER_Q_n_570,FILTER_Q_n_571,FILTER_Q_n_572,FILTER_Q_n_573,FILTER_Q_n_574,FILTER_Q_n_575}),
        .dac_aclk_2({FILTER_Q_n_576,FILTER_Q_n_577,FILTER_Q_n_578,FILTER_Q_n_579,FILTER_Q_n_580,FILTER_Q_n_581,FILTER_Q_n_582,FILTER_Q_n_583,FILTER_Q_n_584,FILTER_Q_n_585,FILTER_Q_n_586,FILTER_Q_n_587,FILTER_Q_n_588,FILTER_Q_n_589,FILTER_Q_n_590,FILTER_Q_n_591,FILTER_Q_n_592,FILTER_Q_n_593,FILTER_Q_n_594,FILTER_Q_n_595,FILTER_Q_n_596,FILTER_Q_n_597,FILTER_Q_n_598,FILTER_Q_n_599,FILTER_Q_n_600,FILTER_Q_n_601,FILTER_Q_n_602,FILTER_Q_n_603,FILTER_Q_n_604,FILTER_Q_n_605,FILTER_Q_n_606,FILTER_Q_n_607,FILTER_Q_n_608,FILTER_Q_n_609,FILTER_Q_n_610,FILTER_Q_n_611,FILTER_Q_n_612,FILTER_Q_n_613,FILTER_Q_n_614,FILTER_Q_n_615,FILTER_Q_n_616,FILTER_Q_n_617,FILTER_Q_n_618,FILTER_Q_n_619,FILTER_Q_n_620,FILTER_Q_n_621,FILTER_Q_n_622,FILTER_Q_n_623}),
        .dac_aclk_3({FILTER_Q_n_624,FILTER_Q_n_625,FILTER_Q_n_626,FILTER_Q_n_627,FILTER_Q_n_628,FILTER_Q_n_629,FILTER_Q_n_630,FILTER_Q_n_631,FILTER_Q_n_632,FILTER_Q_n_633,FILTER_Q_n_634,FILTER_Q_n_635,FILTER_Q_n_636,FILTER_Q_n_637,FILTER_Q_n_638,FILTER_Q_n_639,FILTER_Q_n_640,FILTER_Q_n_641,FILTER_Q_n_642,FILTER_Q_n_643,FILTER_Q_n_644,FILTER_Q_n_645,FILTER_Q_n_646,FILTER_Q_n_647,FILTER_Q_n_648,FILTER_Q_n_649,FILTER_Q_n_650,FILTER_Q_n_651,FILTER_Q_n_652,FILTER_Q_n_653,FILTER_Q_n_654,FILTER_Q_n_655,FILTER_Q_n_656,FILTER_Q_n_657,FILTER_Q_n_658,FILTER_Q_n_659,FILTER_Q_n_660,FILTER_Q_n_661,FILTER_Q_n_662,FILTER_Q_n_663,FILTER_Q_n_664,FILTER_Q_n_665,FILTER_Q_n_666,FILTER_Q_n_667,FILTER_Q_n_668,FILTER_Q_n_669,FILTER_Q_n_670,FILTER_Q_n_671}),
        .dac_aclk_4({FILTER_Q_n_672,FILTER_Q_n_673,FILTER_Q_n_674,FILTER_Q_n_675,FILTER_Q_n_676,FILTER_Q_n_677,FILTER_Q_n_678,FILTER_Q_n_679,FILTER_Q_n_680,FILTER_Q_n_681,FILTER_Q_n_682,FILTER_Q_n_683,FILTER_Q_n_684,FILTER_Q_n_685,FILTER_Q_n_686,FILTER_Q_n_687,FILTER_Q_n_688,FILTER_Q_n_689,FILTER_Q_n_690,FILTER_Q_n_691,FILTER_Q_n_692,FILTER_Q_n_693,FILTER_Q_n_694,FILTER_Q_n_695,FILTER_Q_n_696,FILTER_Q_n_697,FILTER_Q_n_698,FILTER_Q_n_699,FILTER_Q_n_700,FILTER_Q_n_701,FILTER_Q_n_702,FILTER_Q_n_703,FILTER_Q_n_704,FILTER_Q_n_705,FILTER_Q_n_706,FILTER_Q_n_707,FILTER_Q_n_708,FILTER_Q_n_709,FILTER_Q_n_710,FILTER_Q_n_711,FILTER_Q_n_712,FILTER_Q_n_713,FILTER_Q_n_714,FILTER_Q_n_715,FILTER_Q_n_716,FILTER_Q_n_717,FILTER_Q_n_718,FILTER_Q_n_719}),
        .dac_aclk_5({FILTER_Q_n_720,FILTER_Q_n_721,FILTER_Q_n_722,FILTER_Q_n_723,FILTER_Q_n_724,FILTER_Q_n_725,FILTER_Q_n_726,FILTER_Q_n_727,FILTER_Q_n_728,FILTER_Q_n_729,FILTER_Q_n_730,FILTER_Q_n_731,FILTER_Q_n_732,FILTER_Q_n_733,FILTER_Q_n_734,FILTER_Q_n_735,FILTER_Q_n_736,FILTER_Q_n_737,FILTER_Q_n_738,FILTER_Q_n_739,FILTER_Q_n_740,FILTER_Q_n_741,FILTER_Q_n_742,FILTER_Q_n_743,FILTER_Q_n_744,FILTER_Q_n_745,FILTER_Q_n_746,FILTER_Q_n_747,FILTER_Q_n_748,FILTER_Q_n_749,FILTER_Q_n_750,FILTER_Q_n_751,FILTER_Q_n_752,FILTER_Q_n_753,FILTER_Q_n_754,FILTER_Q_n_755,FILTER_Q_n_756,FILTER_Q_n_757,FILTER_Q_n_758,FILTER_Q_n_759,FILTER_Q_n_760,FILTER_Q_n_761,FILTER_Q_n_762,FILTER_Q_n_763,FILTER_Q_n_764,FILTER_Q_n_765,FILTER_Q_n_766,FILTER_Q_n_767}),
        .dac_aclk_6({FILTER_Q_n_768,FILTER_Q_n_769,FILTER_Q_n_770,FILTER_Q_n_771,FILTER_Q_n_772,FILTER_Q_n_773,FILTER_Q_n_774,FILTER_Q_n_775,FILTER_Q_n_776,FILTER_Q_n_777,FILTER_Q_n_778,FILTER_Q_n_779,FILTER_Q_n_780,FILTER_Q_n_781,FILTER_Q_n_782,FILTER_Q_n_783,FILTER_Q_n_784,FILTER_Q_n_785,FILTER_Q_n_786,FILTER_Q_n_787,FILTER_Q_n_788,FILTER_Q_n_789,FILTER_Q_n_790,FILTER_Q_n_791,FILTER_Q_n_792,FILTER_Q_n_793,FILTER_Q_n_794,FILTER_Q_n_795,FILTER_Q_n_796,FILTER_Q_n_797,FILTER_Q_n_798,FILTER_Q_n_799,FILTER_Q_n_800,FILTER_Q_n_801,FILTER_Q_n_802,FILTER_Q_n_803,FILTER_Q_n_804,FILTER_Q_n_805,FILTER_Q_n_806,FILTER_Q_n_807,FILTER_Q_n_808,FILTER_Q_n_809,FILTER_Q_n_810,FILTER_Q_n_811,FILTER_Q_n_812,FILTER_Q_n_813,FILTER_Q_n_814,FILTER_Q_n_815}),
        .dac_aresetn(dac_aresetn),
        .dac_aresetn_0(FILTER_Q_n_816),
        .m01_axis_tdata(m01_axis_tdata),
        .\m01_axis_tdata[127] ({p_1_out__22_n_106,p_1_out__22_n_107,p_1_out__22_n_108,p_1_out__22_n_109,p_1_out__22_n_110,p_1_out__22_n_111,p_1_out__22_n_112,p_1_out__22_n_113,p_1_out__22_n_114,p_1_out__22_n_115,p_1_out__22_n_116,p_1_out__22_n_117,p_1_out__22_n_118,p_1_out__22_n_119,p_1_out__22_n_120,p_1_out__22_n_121,p_1_out__22_n_122,p_1_out__22_n_123,p_1_out__22_n_124,p_1_out__22_n_125,p_1_out__22_n_126,p_1_out__22_n_127,p_1_out__22_n_128,p_1_out__22_n_129,p_1_out__22_n_130,p_1_out__22_n_131,p_1_out__22_n_132,p_1_out__22_n_133,p_1_out__22_n_134,p_1_out__22_n_135,p_1_out__22_n_136,p_1_out__22_n_137,p_1_out__22_n_138,p_1_out__22_n_139,p_1_out__22_n_140,p_1_out__22_n_141,p_1_out__22_n_142,p_1_out__22_n_143,p_1_out__22_n_144,p_1_out__22_n_145,p_1_out__22_n_146,p_1_out__22_n_147,p_1_out__22_n_148,p_1_out__22_n_149,p_1_out__22_n_150,p_1_out__22_n_151,p_1_out__22_n_152,p_1_out__22_n_153}),
        .\m01_axis_tdata[159] ({p_1_out__24_n_106,p_1_out__24_n_107,p_1_out__24_n_108,p_1_out__24_n_109,p_1_out__24_n_110,p_1_out__24_n_111,p_1_out__24_n_112,p_1_out__24_n_113,p_1_out__24_n_114,p_1_out__24_n_115,p_1_out__24_n_116,p_1_out__24_n_117,p_1_out__24_n_118,p_1_out__24_n_119,p_1_out__24_n_120,p_1_out__24_n_121,p_1_out__24_n_122,p_1_out__24_n_123,p_1_out__24_n_124,p_1_out__24_n_125,p_1_out__24_n_126,p_1_out__24_n_127,p_1_out__24_n_128,p_1_out__24_n_129,p_1_out__24_n_130,p_1_out__24_n_131,p_1_out__24_n_132,p_1_out__24_n_133,p_1_out__24_n_134,p_1_out__24_n_135,p_1_out__24_n_136,p_1_out__24_n_137,p_1_out__24_n_138,p_1_out__24_n_139,p_1_out__24_n_140,p_1_out__24_n_141,p_1_out__24_n_142,p_1_out__24_n_143,p_1_out__24_n_144,p_1_out__24_n_145,p_1_out__24_n_146,p_1_out__24_n_147,p_1_out__24_n_148,p_1_out__24_n_149,p_1_out__24_n_150,p_1_out__24_n_151,p_1_out__24_n_152,p_1_out__24_n_153}),
        .\m01_axis_tdata[191] ({p_1_out__26_n_106,p_1_out__26_n_107,p_1_out__26_n_108,p_1_out__26_n_109,p_1_out__26_n_110,p_1_out__26_n_111,p_1_out__26_n_112,p_1_out__26_n_113,p_1_out__26_n_114,p_1_out__26_n_115,p_1_out__26_n_116,p_1_out__26_n_117,p_1_out__26_n_118,p_1_out__26_n_119,p_1_out__26_n_120,p_1_out__26_n_121,p_1_out__26_n_122,p_1_out__26_n_123,p_1_out__26_n_124,p_1_out__26_n_125,p_1_out__26_n_126,p_1_out__26_n_127,p_1_out__26_n_128,p_1_out__26_n_129,p_1_out__26_n_130,p_1_out__26_n_131,p_1_out__26_n_132,p_1_out__26_n_133,p_1_out__26_n_134,p_1_out__26_n_135,p_1_out__26_n_136,p_1_out__26_n_137,p_1_out__26_n_138,p_1_out__26_n_139,p_1_out__26_n_140,p_1_out__26_n_141,p_1_out__26_n_142,p_1_out__26_n_143,p_1_out__26_n_144,p_1_out__26_n_145,p_1_out__26_n_146,p_1_out__26_n_147,p_1_out__26_n_148,p_1_out__26_n_149,p_1_out__26_n_150,p_1_out__26_n_151,p_1_out__26_n_152,p_1_out__26_n_153}),
        .\m01_axis_tdata[223] ({p_1_out__28_n_106,p_1_out__28_n_107,p_1_out__28_n_108,p_1_out__28_n_109,p_1_out__28_n_110,p_1_out__28_n_111,p_1_out__28_n_112,p_1_out__28_n_113,p_1_out__28_n_114,p_1_out__28_n_115,p_1_out__28_n_116,p_1_out__28_n_117,p_1_out__28_n_118,p_1_out__28_n_119,p_1_out__28_n_120,p_1_out__28_n_121,p_1_out__28_n_122,p_1_out__28_n_123,p_1_out__28_n_124,p_1_out__28_n_125,p_1_out__28_n_126,p_1_out__28_n_127,p_1_out__28_n_128,p_1_out__28_n_129,p_1_out__28_n_130,p_1_out__28_n_131,p_1_out__28_n_132,p_1_out__28_n_133,p_1_out__28_n_134,p_1_out__28_n_135,p_1_out__28_n_136,p_1_out__28_n_137,p_1_out__28_n_138,p_1_out__28_n_139,p_1_out__28_n_140,p_1_out__28_n_141,p_1_out__28_n_142,p_1_out__28_n_143,p_1_out__28_n_144,p_1_out__28_n_145,p_1_out__28_n_146,p_1_out__28_n_147,p_1_out__28_n_148,p_1_out__28_n_149,p_1_out__28_n_150,p_1_out__28_n_151,p_1_out__28_n_152,p_1_out__28_n_153}),
        .\m01_axis_tdata[255] ({p_1_out__30_n_106,p_1_out__30_n_107,p_1_out__30_n_108,p_1_out__30_n_109,p_1_out__30_n_110,p_1_out__30_n_111,p_1_out__30_n_112,p_1_out__30_n_113,p_1_out__30_n_114,p_1_out__30_n_115,p_1_out__30_n_116,p_1_out__30_n_117,p_1_out__30_n_118,p_1_out__30_n_119,p_1_out__30_n_120,p_1_out__30_n_121,p_1_out__30_n_122,p_1_out__30_n_123,p_1_out__30_n_124,p_1_out__30_n_125,p_1_out__30_n_126,p_1_out__30_n_127,p_1_out__30_n_128,p_1_out__30_n_129,p_1_out__30_n_130,p_1_out__30_n_131,p_1_out__30_n_132,p_1_out__30_n_133,p_1_out__30_n_134,p_1_out__30_n_135,p_1_out__30_n_136,p_1_out__30_n_137,p_1_out__30_n_138,p_1_out__30_n_139,p_1_out__30_n_140,p_1_out__30_n_141,p_1_out__30_n_142,p_1_out__30_n_143,p_1_out__30_n_144,p_1_out__30_n_145,p_1_out__30_n_146,p_1_out__30_n_147,p_1_out__30_n_148,p_1_out__30_n_149,p_1_out__30_n_150,p_1_out__30_n_151,p_1_out__30_n_152,p_1_out__30_n_153}),
        .\m01_axis_tdata[31] ({p_1_out__16_n_106,p_1_out__16_n_107,p_1_out__16_n_108,p_1_out__16_n_109,p_1_out__16_n_110,p_1_out__16_n_111,p_1_out__16_n_112,p_1_out__16_n_113,p_1_out__16_n_114,p_1_out__16_n_115,p_1_out__16_n_116,p_1_out__16_n_117,p_1_out__16_n_118,p_1_out__16_n_119,p_1_out__16_n_120,p_1_out__16_n_121,p_1_out__16_n_122,p_1_out__16_n_123,p_1_out__16_n_124,p_1_out__16_n_125,p_1_out__16_n_126,p_1_out__16_n_127,p_1_out__16_n_128,p_1_out__16_n_129,p_1_out__16_n_130,p_1_out__16_n_131,p_1_out__16_n_132,p_1_out__16_n_133,p_1_out__16_n_134,p_1_out__16_n_135,p_1_out__16_n_136,p_1_out__16_n_137,p_1_out__16_n_138,p_1_out__16_n_139,p_1_out__16_n_140,p_1_out__16_n_141,p_1_out__16_n_142,p_1_out__16_n_143,p_1_out__16_n_144,p_1_out__16_n_145,p_1_out__16_n_146,p_1_out__16_n_147,p_1_out__16_n_148,p_1_out__16_n_149,p_1_out__16_n_150,p_1_out__16_n_151,p_1_out__16_n_152,p_1_out__16_n_153}),
        .\m01_axis_tdata[63] ({p_1_out__18_n_106,p_1_out__18_n_107,p_1_out__18_n_108,p_1_out__18_n_109,p_1_out__18_n_110,p_1_out__18_n_111,p_1_out__18_n_112,p_1_out__18_n_113,p_1_out__18_n_114,p_1_out__18_n_115,p_1_out__18_n_116,p_1_out__18_n_117,p_1_out__18_n_118,p_1_out__18_n_119,p_1_out__18_n_120,p_1_out__18_n_121,p_1_out__18_n_122,p_1_out__18_n_123,p_1_out__18_n_124,p_1_out__18_n_125,p_1_out__18_n_126,p_1_out__18_n_127,p_1_out__18_n_128,p_1_out__18_n_129,p_1_out__18_n_130,p_1_out__18_n_131,p_1_out__18_n_132,p_1_out__18_n_133,p_1_out__18_n_134,p_1_out__18_n_135,p_1_out__18_n_136,p_1_out__18_n_137,p_1_out__18_n_138,p_1_out__18_n_139,p_1_out__18_n_140,p_1_out__18_n_141,p_1_out__18_n_142,p_1_out__18_n_143,p_1_out__18_n_144,p_1_out__18_n_145,p_1_out__18_n_146,p_1_out__18_n_147,p_1_out__18_n_148,p_1_out__18_n_149,p_1_out__18_n_150,p_1_out__18_n_151,p_1_out__18_n_152,p_1_out__18_n_153}),
        .\m01_axis_tdata[95] ({p_1_out__20_n_106,p_1_out__20_n_107,p_1_out__20_n_108,p_1_out__20_n_109,p_1_out__20_n_110,p_1_out__20_n_111,p_1_out__20_n_112,p_1_out__20_n_113,p_1_out__20_n_114,p_1_out__20_n_115,p_1_out__20_n_116,p_1_out__20_n_117,p_1_out__20_n_118,p_1_out__20_n_119,p_1_out__20_n_120,p_1_out__20_n_121,p_1_out__20_n_122,p_1_out__20_n_123,p_1_out__20_n_124,p_1_out__20_n_125,p_1_out__20_n_126,p_1_out__20_n_127,p_1_out__20_n_128,p_1_out__20_n_129,p_1_out__20_n_130,p_1_out__20_n_131,p_1_out__20_n_132,p_1_out__20_n_133,p_1_out__20_n_134,p_1_out__20_n_135,p_1_out__20_n_136,p_1_out__20_n_137,p_1_out__20_n_138,p_1_out__20_n_139,p_1_out__20_n_140,p_1_out__20_n_141,p_1_out__20_n_142,p_1_out__20_n_143,p_1_out__20_n_144,p_1_out__20_n_145,p_1_out__20_n_146,p_1_out__20_n_147,p_1_out__20_n_148,p_1_out__20_n_149,p_1_out__20_n_150,p_1_out__20_n_151,p_1_out__20_n_152,p_1_out__20_n_153}),
        .\state1_inferred__0/i__carry (\b1_N_TRN_i_reg[7]_0 ),
        .\state1_inferred__0/i__carry_0 (\state1_inferred__0/i__carry_0 [11:4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF444)) 
    \FSM_onehot_state[5]_i_2 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(\state1_inferred__0/i__carry_0 [1]),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_state[5]_i_3_n_0 ),
        .I5(\FSM_onehot_state[5]_i_4_n_0 ),
        .O(\FSM_onehot_state[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200020)) 
    \FSM_onehot_state[5]_i_3 
       (.I0(m00_axis_tready),
        .I1(state1),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(\state1_inferred__2/i__carry__0_n_2 ),
        .I4(\slv_reg0_reg[30] ),
        .I5(TIMER_i),
        .O(\FSM_onehot_state[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444F44444)) 
    \FSM_onehot_state[5]_i_4 
       (.I0(CO),
        .I1(\FSM_onehot_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(state1),
        .I4(m00_axis_tready),
        .I5(\state1_inferred__3/i__carry__0_n_0 ),
        .O(\FSM_onehot_state[5]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "st1_idle:000001,st2_send_stf:000010,st3_send_edmg_cef:000100,st4_send_payload:001000,st5_send_edmg_trn:010000,st6_timer:100000," *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(dac_aclk),
        .CE(\FSM_onehot_state[5]_i_2_n_0 ),
        .D(TIMER_i),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(FILTER_Q_n_816));
  (* FSM_ENCODED_STATES = "st1_idle:000001,st2_send_stf:000010,st3_send_edmg_cef:000100,st4_send_payload:001000,st5_send_edmg_trn:010000,st6_timer:100000," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(dac_aclk),
        .CE(\FSM_onehot_state[5]_i_2_n_0 ),
        .D(\FSM_onehot_state_reg_n_0_[0] ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(FILTER_Q_n_816));
  (* FSM_ENCODED_STATES = "st1_idle:000001,st2_send_stf:000010,st3_send_edmg_cef:000100,st4_send_payload:001000,st5_send_edmg_trn:010000,st6_timer:100000," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(dac_aclk),
        .CE(\FSM_onehot_state[5]_i_2_n_0 ),
        .D(\FSM_onehot_state_reg_n_0_[1] ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(FILTER_Q_n_816));
  (* FSM_ENCODED_STATES = "st1_idle:000001,st2_send_stf:000010,st3_send_edmg_cef:000100,st4_send_payload:001000,st5_send_edmg_trn:010000,st6_timer:100000," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(dac_aclk),
        .CE(\FSM_onehot_state[5]_i_2_n_0 ),
        .D(\FSM_onehot_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(FILTER_Q_n_816));
  (* FSM_ENCODED_STATES = "st1_idle:000001,st2_send_stf:000010,st3_send_edmg_cef:000100,st4_send_payload:001000,st5_send_edmg_trn:010000,st6_timer:100000," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(dac_aclk),
        .CE(\FSM_onehot_state[5]_i_2_n_0 ),
        .D(\FSM_onehot_state_reg_n_0_[3] ),
        .Q(\FSM_onehot_state_reg_n_0_[4] ),
        .R(FILTER_Q_n_816));
  (* FSM_ENCODED_STATES = "st1_idle:000001,st2_send_stf:000010,st3_send_edmg_cef:000100,st4_send_payload:001000,st5_send_edmg_trn:010000,st6_timer:100000," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[5] 
       (.C(dac_aclk),
        .CE(\FSM_onehot_state[5]_i_2_n_0 ),
        .D(\FSM_onehot_state_reg_n_0_[4] ),
        .Q(TIMER_i),
        .R(FILTER_Q_n_816));
  LUT6 #(
    .INIT(64'hAA00A800A800A800)) 
    \GOLAY_i[0]_i_1 
       (.I0(dac_aresetn),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(m00_axis_tready),
        .I4(CO),
        .I5(\FSM_onehot_state_reg_n_0_[4] ),
        .O(\GOLAY_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \GOLAY_i[0]_i_10 
       (.I0(sel0[0]),
        .I1(state1),
        .O(\GOLAY_i[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[0]_i_3 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[7] ),
        .O(\GOLAY_i[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[0]_i_4 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[6] ),
        .O(\GOLAY_i[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[0]_i_5 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[5] ),
        .O(\GOLAY_i[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[0]_i_6 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[4] ),
        .O(\GOLAY_i[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[0]_i_7 
       (.I0(state1),
        .I1(sel0[3]),
        .O(\GOLAY_i[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[0]_i_8 
       (.I0(state1),
        .I1(sel0[2]),
        .O(\GOLAY_i[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[0]_i_9 
       (.I0(state1),
        .I1(sel0[1]),
        .O(\GOLAY_i[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[16]_i_2 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[23] ),
        .O(\GOLAY_i[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[16]_i_3 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[22] ),
        .O(\GOLAY_i[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[16]_i_4 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[21] ),
        .O(\GOLAY_i[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[16]_i_5 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[20] ),
        .O(\GOLAY_i[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[16]_i_6 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[19] ),
        .O(\GOLAY_i[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[16]_i_7 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[18] ),
        .O(\GOLAY_i[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[16]_i_8 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[17] ),
        .O(\GOLAY_i[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[16]_i_9 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[16] ),
        .O(\GOLAY_i[16]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[24]_i_2 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[31] ),
        .O(\GOLAY_i[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[24]_i_3 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[30] ),
        .O(\GOLAY_i[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[24]_i_4 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[29] ),
        .O(\GOLAY_i[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[24]_i_5 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[28] ),
        .O(\GOLAY_i[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[24]_i_6 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[27] ),
        .O(\GOLAY_i[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[24]_i_7 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[26] ),
        .O(\GOLAY_i[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[24]_i_8 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[25] ),
        .O(\GOLAY_i[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[24]_i_9 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[24] ),
        .O(\GOLAY_i[24]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[8]_i_2 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[15] ),
        .O(\GOLAY_i[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[8]_i_3 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[14] ),
        .O(\GOLAY_i[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[8]_i_4 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[13] ),
        .O(\GOLAY_i[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[8]_i_5 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[12] ),
        .O(\GOLAY_i[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[8]_i_6 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[11] ),
        .O(\GOLAY_i[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[8]_i_7 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[10] ),
        .O(\GOLAY_i[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[8]_i_8 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[9] ),
        .O(\GOLAY_i[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GOLAY_i[8]_i_9 
       (.I0(state1),
        .I1(\GOLAY_i_reg_n_0_[8] ),
        .O(\GOLAY_i[8]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[0] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[0]_i_2_n_15 ),
        .Q(sel0[0]),
        .R(1'b0));
  CARRY8 \GOLAY_i_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\GOLAY_i_reg[0]_i_2_n_0 ,\GOLAY_i_reg[0]_i_2_n_1 ,\GOLAY_i_reg[0]_i_2_n_2 ,\GOLAY_i_reg[0]_i_2_n_3 ,\GOLAY_i_reg[0]_i_2_n_4 ,\GOLAY_i_reg[0]_i_2_n_5 ,\GOLAY_i_reg[0]_i_2_n_6 ,\GOLAY_i_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,state1}),
        .O({\GOLAY_i_reg[0]_i_2_n_8 ,\GOLAY_i_reg[0]_i_2_n_9 ,\GOLAY_i_reg[0]_i_2_n_10 ,\GOLAY_i_reg[0]_i_2_n_11 ,\GOLAY_i_reg[0]_i_2_n_12 ,\GOLAY_i_reg[0]_i_2_n_13 ,\GOLAY_i_reg[0]_i_2_n_14 ,\GOLAY_i_reg[0]_i_2_n_15 }),
        .S({\GOLAY_i[0]_i_3_n_0 ,\GOLAY_i[0]_i_4_n_0 ,\GOLAY_i[0]_i_5_n_0 ,\GOLAY_i[0]_i_6_n_0 ,\GOLAY_i[0]_i_7_n_0 ,\GOLAY_i[0]_i_8_n_0 ,\GOLAY_i[0]_i_9_n_0 ,\GOLAY_i[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[10] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[8]_i_1_n_13 ),
        .Q(\GOLAY_i_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[11] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[8]_i_1_n_12 ),
        .Q(\GOLAY_i_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[12] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[8]_i_1_n_11 ),
        .Q(\GOLAY_i_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[13] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[8]_i_1_n_10 ),
        .Q(\GOLAY_i_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[14] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[8]_i_1_n_9 ),
        .Q(\GOLAY_i_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[15] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[8]_i_1_n_8 ),
        .Q(\GOLAY_i_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[16] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[16]_i_1_n_15 ),
        .Q(\GOLAY_i_reg_n_0_[16] ),
        .R(1'b0));
  CARRY8 \GOLAY_i_reg[16]_i_1 
       (.CI(\GOLAY_i_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\GOLAY_i_reg[16]_i_1_n_0 ,\GOLAY_i_reg[16]_i_1_n_1 ,\GOLAY_i_reg[16]_i_1_n_2 ,\GOLAY_i_reg[16]_i_1_n_3 ,\GOLAY_i_reg[16]_i_1_n_4 ,\GOLAY_i_reg[16]_i_1_n_5 ,\GOLAY_i_reg[16]_i_1_n_6 ,\GOLAY_i_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\GOLAY_i_reg[16]_i_1_n_8 ,\GOLAY_i_reg[16]_i_1_n_9 ,\GOLAY_i_reg[16]_i_1_n_10 ,\GOLAY_i_reg[16]_i_1_n_11 ,\GOLAY_i_reg[16]_i_1_n_12 ,\GOLAY_i_reg[16]_i_1_n_13 ,\GOLAY_i_reg[16]_i_1_n_14 ,\GOLAY_i_reg[16]_i_1_n_15 }),
        .S({\GOLAY_i[16]_i_2_n_0 ,\GOLAY_i[16]_i_3_n_0 ,\GOLAY_i[16]_i_4_n_0 ,\GOLAY_i[16]_i_5_n_0 ,\GOLAY_i[16]_i_6_n_0 ,\GOLAY_i[16]_i_7_n_0 ,\GOLAY_i[16]_i_8_n_0 ,\GOLAY_i[16]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[17] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[16]_i_1_n_14 ),
        .Q(\GOLAY_i_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[18] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[16]_i_1_n_13 ),
        .Q(\GOLAY_i_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[19] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[16]_i_1_n_12 ),
        .Q(\GOLAY_i_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[1] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[0]_i_2_n_14 ),
        .Q(sel0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[20] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[16]_i_1_n_11 ),
        .Q(\GOLAY_i_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[21] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[16]_i_1_n_10 ),
        .Q(\GOLAY_i_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[22] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[16]_i_1_n_9 ),
        .Q(\GOLAY_i_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[23] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[16]_i_1_n_8 ),
        .Q(\GOLAY_i_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[24] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[24]_i_1_n_15 ),
        .Q(\GOLAY_i_reg_n_0_[24] ),
        .R(1'b0));
  CARRY8 \GOLAY_i_reg[24]_i_1 
       (.CI(\GOLAY_i_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_GOLAY_i_reg[24]_i_1_CO_UNCONNECTED [7],\GOLAY_i_reg[24]_i_1_n_1 ,\GOLAY_i_reg[24]_i_1_n_2 ,\GOLAY_i_reg[24]_i_1_n_3 ,\GOLAY_i_reg[24]_i_1_n_4 ,\GOLAY_i_reg[24]_i_1_n_5 ,\GOLAY_i_reg[24]_i_1_n_6 ,\GOLAY_i_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\GOLAY_i_reg[24]_i_1_n_8 ,\GOLAY_i_reg[24]_i_1_n_9 ,\GOLAY_i_reg[24]_i_1_n_10 ,\GOLAY_i_reg[24]_i_1_n_11 ,\GOLAY_i_reg[24]_i_1_n_12 ,\GOLAY_i_reg[24]_i_1_n_13 ,\GOLAY_i_reg[24]_i_1_n_14 ,\GOLAY_i_reg[24]_i_1_n_15 }),
        .S({\GOLAY_i[24]_i_2_n_0 ,\GOLAY_i[24]_i_3_n_0 ,\GOLAY_i[24]_i_4_n_0 ,\GOLAY_i[24]_i_5_n_0 ,\GOLAY_i[24]_i_6_n_0 ,\GOLAY_i[24]_i_7_n_0 ,\GOLAY_i[24]_i_8_n_0 ,\GOLAY_i[24]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[25] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[24]_i_1_n_14 ),
        .Q(\GOLAY_i_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[26] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[24]_i_1_n_13 ),
        .Q(\GOLAY_i_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[27] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[24]_i_1_n_12 ),
        .Q(\GOLAY_i_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[28] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[24]_i_1_n_11 ),
        .Q(\GOLAY_i_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[29] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[24]_i_1_n_10 ),
        .Q(\GOLAY_i_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[2] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[0]_i_2_n_13 ),
        .Q(sel0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[30] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[24]_i_1_n_9 ),
        .Q(\GOLAY_i_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[31] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[24]_i_1_n_8 ),
        .Q(\GOLAY_i_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[3] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[0]_i_2_n_12 ),
        .Q(sel0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[4] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[0]_i_2_n_11 ),
        .Q(\GOLAY_i_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[5] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[0]_i_2_n_10 ),
        .Q(\GOLAY_i_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[6] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[0]_i_2_n_9 ),
        .Q(\GOLAY_i_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[7] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[0]_i_2_n_8 ),
        .Q(\GOLAY_i_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[8] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[8]_i_1_n_15 ),
        .Q(\GOLAY_i_reg_n_0_[8] ),
        .R(1'b0));
  CARRY8 \GOLAY_i_reg[8]_i_1 
       (.CI(\GOLAY_i_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\GOLAY_i_reg[8]_i_1_n_0 ,\GOLAY_i_reg[8]_i_1_n_1 ,\GOLAY_i_reg[8]_i_1_n_2 ,\GOLAY_i_reg[8]_i_1_n_3 ,\GOLAY_i_reg[8]_i_1_n_4 ,\GOLAY_i_reg[8]_i_1_n_5 ,\GOLAY_i_reg[8]_i_1_n_6 ,\GOLAY_i_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\GOLAY_i_reg[8]_i_1_n_8 ,\GOLAY_i_reg[8]_i_1_n_9 ,\GOLAY_i_reg[8]_i_1_n_10 ,\GOLAY_i_reg[8]_i_1_n_11 ,\GOLAY_i_reg[8]_i_1_n_12 ,\GOLAY_i_reg[8]_i_1_n_13 ,\GOLAY_i_reg[8]_i_1_n_14 ,\GOLAY_i_reg[8]_i_1_n_15 }),
        .S({\GOLAY_i[8]_i_2_n_0 ,\GOLAY_i[8]_i_3_n_0 ,\GOLAY_i[8]_i_4_n_0 ,\GOLAY_i[8]_i_5_n_0 ,\GOLAY_i[8]_i_6_n_0 ,\GOLAY_i[8]_i_7_n_0 ,\GOLAY_i[8]_i_8_n_0 ,\GOLAY_i[8]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GOLAY_i_reg[9] 
       (.C(dac_aclk),
        .CE(\GOLAY_i[0]_i_1_n_0 ),
        .D(\GOLAY_i_reg[8]_i_1_n_14 ),
        .Q(\GOLAY_i_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h4)) 
    \PAYLOAD_i[0]_i_10 
       (.I0(PAYLOAD_i_reg[0]),
        .I1(\state1_inferred__1/i__carry__0_n_0 ),
        .O(\PAYLOAD_i[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[0]_i_3 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(\PAYLOAD_i_reg[15]_0 [5]),
        .O(\PAYLOAD_i[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[0]_i_4 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(\PAYLOAD_i_reg[15]_0 [4]),
        .O(\PAYLOAD_i[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[0]_i_5 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(\PAYLOAD_i_reg[15]_0 [3]),
        .O(\PAYLOAD_i[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[0]_i_6 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(\PAYLOAD_i_reg[15]_0 [2]),
        .O(\PAYLOAD_i[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[0]_i_7 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(\PAYLOAD_i_reg[15]_0 [1]),
        .O(\PAYLOAD_i[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[0]_i_8 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(\PAYLOAD_i_reg[15]_0 [0]),
        .O(\PAYLOAD_i[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[0]_i_9 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(PAYLOAD_i_reg[1]),
        .O(\PAYLOAD_i[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[16]_i_2 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(PAYLOAD_i_reg[23]),
        .O(\PAYLOAD_i[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[16]_i_3 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(PAYLOAD_i_reg[22]),
        .O(\PAYLOAD_i[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[16]_i_4 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(PAYLOAD_i_reg[21]),
        .O(\PAYLOAD_i[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[16]_i_5 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(PAYLOAD_i_reg[20]),
        .O(\PAYLOAD_i[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[16]_i_6 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(PAYLOAD_i_reg[19]),
        .O(\PAYLOAD_i[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[16]_i_7 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(PAYLOAD_i_reg[18]),
        .O(\PAYLOAD_i[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[16]_i_8 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(PAYLOAD_i_reg[17]),
        .O(\PAYLOAD_i[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[16]_i_9 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(PAYLOAD_i_reg[16]),
        .O(\PAYLOAD_i[16]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[24]_i_2 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(PAYLOAD_i_reg[31]),
        .O(\PAYLOAD_i[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[24]_i_3 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(PAYLOAD_i_reg[30]),
        .O(\PAYLOAD_i[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[24]_i_4 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(PAYLOAD_i_reg[29]),
        .O(\PAYLOAD_i[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[24]_i_5 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(PAYLOAD_i_reg[28]),
        .O(\PAYLOAD_i[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[24]_i_6 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(PAYLOAD_i_reg[27]),
        .O(\PAYLOAD_i[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[24]_i_7 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(PAYLOAD_i_reg[26]),
        .O(\PAYLOAD_i[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[24]_i_8 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(PAYLOAD_i_reg[25]),
        .O(\PAYLOAD_i[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[24]_i_9 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(PAYLOAD_i_reg[24]),
        .O(\PAYLOAD_i[24]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[8]_i_2 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(\PAYLOAD_i_reg[15]_0 [13]),
        .O(\PAYLOAD_i[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[8]_i_3 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(\PAYLOAD_i_reg[15]_0 [12]),
        .O(\PAYLOAD_i[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[8]_i_4 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(\PAYLOAD_i_reg[15]_0 [11]),
        .O(\PAYLOAD_i[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[8]_i_5 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(\PAYLOAD_i_reg[15]_0 [10]),
        .O(\PAYLOAD_i[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[8]_i_6 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(\PAYLOAD_i_reg[15]_0 [9]),
        .O(\PAYLOAD_i[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[8]_i_7 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(\PAYLOAD_i_reg[15]_0 [8]),
        .O(\PAYLOAD_i[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[8]_i_8 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(\PAYLOAD_i_reg[15]_0 [7]),
        .O(\PAYLOAD_i[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PAYLOAD_i[8]_i_9 
       (.I0(\state1_inferred__1/i__carry__0_n_0 ),
        .I1(\PAYLOAD_i_reg[15]_0 [6]),
        .O(\PAYLOAD_i[8]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[0] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[0]_i_2_n_15 ),
        .Q(PAYLOAD_i_reg[0]),
        .R(1'b0));
  CARRY8 \PAYLOAD_i_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\PAYLOAD_i_reg[0]_i_2_n_0 ,\PAYLOAD_i_reg[0]_i_2_n_1 ,\PAYLOAD_i_reg[0]_i_2_n_2 ,\PAYLOAD_i_reg[0]_i_2_n_3 ,\PAYLOAD_i_reg[0]_i_2_n_4 ,\PAYLOAD_i_reg[0]_i_2_n_5 ,\PAYLOAD_i_reg[0]_i_2_n_6 ,\PAYLOAD_i_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\state1_inferred__1/i__carry__0_n_0 }),
        .O({\PAYLOAD_i_reg[0]_i_2_n_8 ,\PAYLOAD_i_reg[0]_i_2_n_9 ,\PAYLOAD_i_reg[0]_i_2_n_10 ,\PAYLOAD_i_reg[0]_i_2_n_11 ,\PAYLOAD_i_reg[0]_i_2_n_12 ,\PAYLOAD_i_reg[0]_i_2_n_13 ,\PAYLOAD_i_reg[0]_i_2_n_14 ,\PAYLOAD_i_reg[0]_i_2_n_15 }),
        .S({\PAYLOAD_i[0]_i_3_n_0 ,\PAYLOAD_i[0]_i_4_n_0 ,\PAYLOAD_i[0]_i_5_n_0 ,\PAYLOAD_i[0]_i_6_n_0 ,\PAYLOAD_i[0]_i_7_n_0 ,\PAYLOAD_i[0]_i_8_n_0 ,\PAYLOAD_i[0]_i_9_n_0 ,\PAYLOAD_i[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[10] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[8]_i_1_n_13 ),
        .Q(\PAYLOAD_i_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[11] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[8]_i_1_n_12 ),
        .Q(\PAYLOAD_i_reg[15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[12] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[8]_i_1_n_11 ),
        .Q(\PAYLOAD_i_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[13] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[8]_i_1_n_10 ),
        .Q(\PAYLOAD_i_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[14] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[8]_i_1_n_9 ),
        .Q(\PAYLOAD_i_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[15] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[8]_i_1_n_8 ),
        .Q(\PAYLOAD_i_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[16] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[16]_i_1_n_15 ),
        .Q(PAYLOAD_i_reg[16]),
        .R(1'b0));
  CARRY8 \PAYLOAD_i_reg[16]_i_1 
       (.CI(\PAYLOAD_i_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\PAYLOAD_i_reg[16]_i_1_n_0 ,\PAYLOAD_i_reg[16]_i_1_n_1 ,\PAYLOAD_i_reg[16]_i_1_n_2 ,\PAYLOAD_i_reg[16]_i_1_n_3 ,\PAYLOAD_i_reg[16]_i_1_n_4 ,\PAYLOAD_i_reg[16]_i_1_n_5 ,\PAYLOAD_i_reg[16]_i_1_n_6 ,\PAYLOAD_i_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\PAYLOAD_i_reg[16]_i_1_n_8 ,\PAYLOAD_i_reg[16]_i_1_n_9 ,\PAYLOAD_i_reg[16]_i_1_n_10 ,\PAYLOAD_i_reg[16]_i_1_n_11 ,\PAYLOAD_i_reg[16]_i_1_n_12 ,\PAYLOAD_i_reg[16]_i_1_n_13 ,\PAYLOAD_i_reg[16]_i_1_n_14 ,\PAYLOAD_i_reg[16]_i_1_n_15 }),
        .S({\PAYLOAD_i[16]_i_2_n_0 ,\PAYLOAD_i[16]_i_3_n_0 ,\PAYLOAD_i[16]_i_4_n_0 ,\PAYLOAD_i[16]_i_5_n_0 ,\PAYLOAD_i[16]_i_6_n_0 ,\PAYLOAD_i[16]_i_7_n_0 ,\PAYLOAD_i[16]_i_8_n_0 ,\PAYLOAD_i[16]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[17] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[16]_i_1_n_14 ),
        .Q(PAYLOAD_i_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[18] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[16]_i_1_n_13 ),
        .Q(PAYLOAD_i_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[19] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[16]_i_1_n_12 ),
        .Q(PAYLOAD_i_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[1] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[0]_i_2_n_14 ),
        .Q(PAYLOAD_i_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[20] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[16]_i_1_n_11 ),
        .Q(PAYLOAD_i_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[21] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[16]_i_1_n_10 ),
        .Q(PAYLOAD_i_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[22] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[16]_i_1_n_9 ),
        .Q(PAYLOAD_i_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[23] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[16]_i_1_n_8 ),
        .Q(PAYLOAD_i_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[24] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[24]_i_1_n_15 ),
        .Q(PAYLOAD_i_reg[24]),
        .R(1'b0));
  CARRY8 \PAYLOAD_i_reg[24]_i_1 
       (.CI(\PAYLOAD_i_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_PAYLOAD_i_reg[24]_i_1_CO_UNCONNECTED [7],\PAYLOAD_i_reg[24]_i_1_n_1 ,\PAYLOAD_i_reg[24]_i_1_n_2 ,\PAYLOAD_i_reg[24]_i_1_n_3 ,\PAYLOAD_i_reg[24]_i_1_n_4 ,\PAYLOAD_i_reg[24]_i_1_n_5 ,\PAYLOAD_i_reg[24]_i_1_n_6 ,\PAYLOAD_i_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\PAYLOAD_i_reg[24]_i_1_n_8 ,\PAYLOAD_i_reg[24]_i_1_n_9 ,\PAYLOAD_i_reg[24]_i_1_n_10 ,\PAYLOAD_i_reg[24]_i_1_n_11 ,\PAYLOAD_i_reg[24]_i_1_n_12 ,\PAYLOAD_i_reg[24]_i_1_n_13 ,\PAYLOAD_i_reg[24]_i_1_n_14 ,\PAYLOAD_i_reg[24]_i_1_n_15 }),
        .S({\PAYLOAD_i[24]_i_2_n_0 ,\PAYLOAD_i[24]_i_3_n_0 ,\PAYLOAD_i[24]_i_4_n_0 ,\PAYLOAD_i[24]_i_5_n_0 ,\PAYLOAD_i[24]_i_6_n_0 ,\PAYLOAD_i[24]_i_7_n_0 ,\PAYLOAD_i[24]_i_8_n_0 ,\PAYLOAD_i[24]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[25] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[24]_i_1_n_14 ),
        .Q(PAYLOAD_i_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[26] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[24]_i_1_n_13 ),
        .Q(PAYLOAD_i_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[27] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[24]_i_1_n_12 ),
        .Q(PAYLOAD_i_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[28] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[24]_i_1_n_11 ),
        .Q(PAYLOAD_i_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[29] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[24]_i_1_n_10 ),
        .Q(PAYLOAD_i_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[2] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[0]_i_2_n_13 ),
        .Q(\PAYLOAD_i_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[30] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[24]_i_1_n_9 ),
        .Q(PAYLOAD_i_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[31] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[24]_i_1_n_8 ),
        .Q(PAYLOAD_i_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[3] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[0]_i_2_n_12 ),
        .Q(\PAYLOAD_i_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[4] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[0]_i_2_n_11 ),
        .Q(\PAYLOAD_i_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[5] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[0]_i_2_n_10 ),
        .Q(\PAYLOAD_i_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[6] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[0]_i_2_n_9 ),
        .Q(\PAYLOAD_i_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[7] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[0]_i_2_n_8 ),
        .Q(\PAYLOAD_i_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[8] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[8]_i_1_n_15 ),
        .Q(\PAYLOAD_i_reg[15]_0 [6]),
        .R(1'b0));
  CARRY8 \PAYLOAD_i_reg[8]_i_1 
       (.CI(\PAYLOAD_i_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\PAYLOAD_i_reg[8]_i_1_n_0 ,\PAYLOAD_i_reg[8]_i_1_n_1 ,\PAYLOAD_i_reg[8]_i_1_n_2 ,\PAYLOAD_i_reg[8]_i_1_n_3 ,\PAYLOAD_i_reg[8]_i_1_n_4 ,\PAYLOAD_i_reg[8]_i_1_n_5 ,\PAYLOAD_i_reg[8]_i_1_n_6 ,\PAYLOAD_i_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\PAYLOAD_i_reg[8]_i_1_n_8 ,\PAYLOAD_i_reg[8]_i_1_n_9 ,\PAYLOAD_i_reg[8]_i_1_n_10 ,\PAYLOAD_i_reg[8]_i_1_n_11 ,\PAYLOAD_i_reg[8]_i_1_n_12 ,\PAYLOAD_i_reg[8]_i_1_n_13 ,\PAYLOAD_i_reg[8]_i_1_n_14 ,\PAYLOAD_i_reg[8]_i_1_n_15 }),
        .S({\PAYLOAD_i[8]_i_2_n_0 ,\PAYLOAD_i[8]_i_3_n_0 ,\PAYLOAD_i[8]_i_4_n_0 ,\PAYLOAD_i[8]_i_5_n_0 ,\PAYLOAD_i[8]_i_6_n_0 ,\PAYLOAD_i[8]_i_7_n_0 ,\PAYLOAD_i[8]_i_8_n_0 ,\PAYLOAD_i[8]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PAYLOAD_i_reg[9] 
       (.C(dac_aclk),
        .CE(b0_n_1),
        .D(\PAYLOAD_i_reg[8]_i_1_n_14 ),
        .Q(\PAYLOAD_i_reg[15]_0 [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \STF_i[0]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(state1),
        .I2(m00_axis_tready),
        .O(STF_i));
  LUT2 #(
    .INIT(4'h4)) 
    \STF_i[0]_i_10 
       (.I0(STF_i_reg[0]),
        .I1(\state1_inferred__2/i__carry__0_n_2 ),
        .O(\STF_i[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[0]_i_3 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[7]),
        .O(\STF_i[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[0]_i_4 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[6]),
        .O(\STF_i[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[0]_i_5 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[5]),
        .O(\STF_i[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[0]_i_6 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[4]),
        .O(\STF_i[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[0]_i_7 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[3]),
        .O(\STF_i[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[0]_i_8 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[2]),
        .O(\STF_i[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[0]_i_9 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[1]),
        .O(\STF_i[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[16]_i_2 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[23]),
        .O(\STF_i[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[16]_i_3 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[22]),
        .O(\STF_i[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[16]_i_4 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[21]),
        .O(\STF_i[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[16]_i_5 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[20]),
        .O(\STF_i[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[16]_i_6 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[19]),
        .O(\STF_i[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[16]_i_7 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[18]),
        .O(\STF_i[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[16]_i_8 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[17]),
        .O(\STF_i[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[16]_i_9 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[16]),
        .O(\STF_i[16]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[24]_i_2 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[31]),
        .O(\STF_i[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[24]_i_3 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[30]),
        .O(\STF_i[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[24]_i_4 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[29]),
        .O(\STF_i[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[24]_i_5 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[28]),
        .O(\STF_i[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[24]_i_6 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[27]),
        .O(\STF_i[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[24]_i_7 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[26]),
        .O(\STF_i[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[24]_i_8 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[25]),
        .O(\STF_i[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[24]_i_9 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[24]),
        .O(\STF_i[24]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[8]_i_2 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[15]),
        .O(\STF_i[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[8]_i_3 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[14]),
        .O(\STF_i[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[8]_i_4 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[13]),
        .O(\STF_i[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[8]_i_5 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[12]),
        .O(\STF_i[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[8]_i_6 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[11]),
        .O(\STF_i[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[8]_i_7 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[10]),
        .O(\STF_i[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[8]_i_8 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[9]),
        .O(\STF_i[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \STF_i[8]_i_9 
       (.I0(\state1_inferred__2/i__carry__0_n_2 ),
        .I1(STF_i_reg[8]),
        .O(\STF_i[8]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[0] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[0]_i_2_n_15 ),
        .Q(STF_i_reg[0]),
        .R(FILTER_Q_n_816));
  CARRY8 \STF_i_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\STF_i_reg[0]_i_2_n_0 ,\STF_i_reg[0]_i_2_n_1 ,\STF_i_reg[0]_i_2_n_2 ,\STF_i_reg[0]_i_2_n_3 ,\STF_i_reg[0]_i_2_n_4 ,\STF_i_reg[0]_i_2_n_5 ,\STF_i_reg[0]_i_2_n_6 ,\STF_i_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\state1_inferred__2/i__carry__0_n_2 }),
        .O({\STF_i_reg[0]_i_2_n_8 ,\STF_i_reg[0]_i_2_n_9 ,\STF_i_reg[0]_i_2_n_10 ,\STF_i_reg[0]_i_2_n_11 ,\STF_i_reg[0]_i_2_n_12 ,\STF_i_reg[0]_i_2_n_13 ,\STF_i_reg[0]_i_2_n_14 ,\STF_i_reg[0]_i_2_n_15 }),
        .S({\STF_i[0]_i_3_n_0 ,\STF_i[0]_i_4_n_0 ,\STF_i[0]_i_5_n_0 ,\STF_i[0]_i_6_n_0 ,\STF_i[0]_i_7_n_0 ,\STF_i[0]_i_8_n_0 ,\STF_i[0]_i_9_n_0 ,\STF_i[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[10] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[8]_i_1_n_13 ),
        .Q(STF_i_reg[10]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[11] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[8]_i_1_n_12 ),
        .Q(STF_i_reg[11]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[12] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[8]_i_1_n_11 ),
        .Q(STF_i_reg[12]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[13] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[8]_i_1_n_10 ),
        .Q(STF_i_reg[13]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[14] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[8]_i_1_n_9 ),
        .Q(STF_i_reg[14]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[15] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[8]_i_1_n_8 ),
        .Q(STF_i_reg[15]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[16] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[16]_i_1_n_15 ),
        .Q(STF_i_reg[16]),
        .R(FILTER_Q_n_816));
  CARRY8 \STF_i_reg[16]_i_1 
       (.CI(\STF_i_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\STF_i_reg[16]_i_1_n_0 ,\STF_i_reg[16]_i_1_n_1 ,\STF_i_reg[16]_i_1_n_2 ,\STF_i_reg[16]_i_1_n_3 ,\STF_i_reg[16]_i_1_n_4 ,\STF_i_reg[16]_i_1_n_5 ,\STF_i_reg[16]_i_1_n_6 ,\STF_i_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\STF_i_reg[16]_i_1_n_8 ,\STF_i_reg[16]_i_1_n_9 ,\STF_i_reg[16]_i_1_n_10 ,\STF_i_reg[16]_i_1_n_11 ,\STF_i_reg[16]_i_1_n_12 ,\STF_i_reg[16]_i_1_n_13 ,\STF_i_reg[16]_i_1_n_14 ,\STF_i_reg[16]_i_1_n_15 }),
        .S({\STF_i[16]_i_2_n_0 ,\STF_i[16]_i_3_n_0 ,\STF_i[16]_i_4_n_0 ,\STF_i[16]_i_5_n_0 ,\STF_i[16]_i_6_n_0 ,\STF_i[16]_i_7_n_0 ,\STF_i[16]_i_8_n_0 ,\STF_i[16]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[17] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[16]_i_1_n_14 ),
        .Q(STF_i_reg[17]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[18] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[16]_i_1_n_13 ),
        .Q(STF_i_reg[18]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[19] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[16]_i_1_n_12 ),
        .Q(STF_i_reg[19]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[1] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[0]_i_2_n_14 ),
        .Q(STF_i_reg[1]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[20] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[16]_i_1_n_11 ),
        .Q(STF_i_reg[20]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[21] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[16]_i_1_n_10 ),
        .Q(STF_i_reg[21]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[22] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[16]_i_1_n_9 ),
        .Q(STF_i_reg[22]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[23] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[16]_i_1_n_8 ),
        .Q(STF_i_reg[23]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[24] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[24]_i_1_n_15 ),
        .Q(STF_i_reg[24]),
        .R(FILTER_Q_n_816));
  CARRY8 \STF_i_reg[24]_i_1 
       (.CI(\STF_i_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_STF_i_reg[24]_i_1_CO_UNCONNECTED [7],\STF_i_reg[24]_i_1_n_1 ,\STF_i_reg[24]_i_1_n_2 ,\STF_i_reg[24]_i_1_n_3 ,\STF_i_reg[24]_i_1_n_4 ,\STF_i_reg[24]_i_1_n_5 ,\STF_i_reg[24]_i_1_n_6 ,\STF_i_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\STF_i_reg[24]_i_1_n_8 ,\STF_i_reg[24]_i_1_n_9 ,\STF_i_reg[24]_i_1_n_10 ,\STF_i_reg[24]_i_1_n_11 ,\STF_i_reg[24]_i_1_n_12 ,\STF_i_reg[24]_i_1_n_13 ,\STF_i_reg[24]_i_1_n_14 ,\STF_i_reg[24]_i_1_n_15 }),
        .S({\STF_i[24]_i_2_n_0 ,\STF_i[24]_i_3_n_0 ,\STF_i[24]_i_4_n_0 ,\STF_i[24]_i_5_n_0 ,\STF_i[24]_i_6_n_0 ,\STF_i[24]_i_7_n_0 ,\STF_i[24]_i_8_n_0 ,\STF_i[24]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[25] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[24]_i_1_n_14 ),
        .Q(STF_i_reg[25]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[26] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[24]_i_1_n_13 ),
        .Q(STF_i_reg[26]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[27] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[24]_i_1_n_12 ),
        .Q(STF_i_reg[27]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[28] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[24]_i_1_n_11 ),
        .Q(STF_i_reg[28]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[29] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[24]_i_1_n_10 ),
        .Q(STF_i_reg[29]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[2] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[0]_i_2_n_13 ),
        .Q(STF_i_reg[2]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[30] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[24]_i_1_n_9 ),
        .Q(STF_i_reg[30]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[31] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[24]_i_1_n_8 ),
        .Q(STF_i_reg[31]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[3] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[0]_i_2_n_12 ),
        .Q(STF_i_reg[3]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[4] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[0]_i_2_n_11 ),
        .Q(STF_i_reg[4]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[5] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[0]_i_2_n_10 ),
        .Q(STF_i_reg[5]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[6] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[0]_i_2_n_9 ),
        .Q(STF_i_reg[6]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[7] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[0]_i_2_n_8 ),
        .Q(STF_i_reg[7]),
        .R(FILTER_Q_n_816));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[8] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[8]_i_1_n_15 ),
        .Q(STF_i_reg[8]),
        .R(FILTER_Q_n_816));
  CARRY8 \STF_i_reg[8]_i_1 
       (.CI(\STF_i_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\STF_i_reg[8]_i_1_n_0 ,\STF_i_reg[8]_i_1_n_1 ,\STF_i_reg[8]_i_1_n_2 ,\STF_i_reg[8]_i_1_n_3 ,\STF_i_reg[8]_i_1_n_4 ,\STF_i_reg[8]_i_1_n_5 ,\STF_i_reg[8]_i_1_n_6 ,\STF_i_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\STF_i_reg[8]_i_1_n_8 ,\STF_i_reg[8]_i_1_n_9 ,\STF_i_reg[8]_i_1_n_10 ,\STF_i_reg[8]_i_1_n_11 ,\STF_i_reg[8]_i_1_n_12 ,\STF_i_reg[8]_i_1_n_13 ,\STF_i_reg[8]_i_1_n_14 ,\STF_i_reg[8]_i_1_n_15 }),
        .S({\STF_i[8]_i_2_n_0 ,\STF_i[8]_i_3_n_0 ,\STF_i[8]_i_4_n_0 ,\STF_i[8]_i_5_n_0 ,\STF_i[8]_i_6_n_0 ,\STF_i[8]_i_7_n_0 ,\STF_i[8]_i_8_n_0 ,\STF_i[8]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \STF_i_reg[9] 
       (.C(dac_aclk),
        .CE(STF_i),
        .D(\STF_i_reg[8]_i_1_n_14 ),
        .Q(STF_i_reg[9]),
        .R(FILTER_Q_n_816));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[0]_i_1 
       (.I0(dac_aresetn),
        .I1(TIMER_i),
        .O(\TIMER_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \TIMER_i[0]_i_10 
       (.I0(TIMER_i_reg[0]),
        .I1(\slv_reg0_reg[30] ),
        .O(\TIMER_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[0] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(O[0]),
        .Q(TIMER_i_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[10] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[15]_0 [2]),
        .Q(TIMER_i_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[11] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[15]_0 [3]),
        .Q(TIMER_i_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[12] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[15]_0 [4]),
        .Q(TIMER_i_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[13] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[15]_0 [5]),
        .Q(TIMER_i_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[14] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[15]_0 [6]),
        .Q(TIMER_i_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[15] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[15]_0 [7]),
        .Q(TIMER_i_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[16] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[23]_0 [0]),
        .Q(TIMER_i_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[17] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[23]_0 [1]),
        .Q(TIMER_i_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[18] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[23]_0 [2]),
        .Q(TIMER_i_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[19] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[23]_0 [3]),
        .Q(TIMER_i_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[1] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(O[1]),
        .Q(TIMER_i_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[20] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[23]_0 [4]),
        .Q(TIMER_i_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[21] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[23]_0 [5]),
        .Q(TIMER_i_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[22] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[23]_0 [6]),
        .Q(TIMER_i_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[23] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[23]_0 [7]),
        .Q(TIMER_i_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[24] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[31]_0 [0]),
        .Q(TIMER_i_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[25] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[31]_0 [1]),
        .Q(TIMER_i_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[26] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[31]_0 [2]),
        .Q(TIMER_i_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[27] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[31]_0 [3]),
        .Q(TIMER_i_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[28] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[31]_0 [4]),
        .Q(TIMER_i_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[29] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[31]_0 [5]),
        .Q(TIMER_i_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[2] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(O[2]),
        .Q(TIMER_i_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[30] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[31]_0 [6]),
        .Q(TIMER_i_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[31] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[31]_0 [7]),
        .Q(TIMER_i_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[3] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(O[3]),
        .Q(TIMER_i_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[4] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(O[4]),
        .Q(TIMER_i_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[5] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(O[5]),
        .Q(TIMER_i_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[6] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(O[6]),
        .Q(TIMER_i_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[7] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(O[7]),
        .Q(TIMER_i_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[8] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[15]_0 [0]),
        .Q(TIMER_i_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_i_reg[9] 
       (.C(dac_aclk),
        .CE(\TIMER_i[0]_i_1_n_0 ),
        .D(\TIMER_i_reg[15]_0 [1]),
        .Q(TIMER_i_reg[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DATA_MEM_AP b0
       (.CO(\state1_inferred__1/i__carry__0_n_0 ),
        .D({b0_n_26,b0_n_27,b0_n_28,b0_n_29,b0_n_30,b0_n_31,b0_n_32,b0_n_33,b0_n_34,b0_n_35,b0_n_36,b0_n_37,b0_n_38,b0_n_39,b0_n_40,b0_n_41,b0_n_42,b0_n_43,b0_n_44,b0_n_45,b0_n_46,b0_n_47,b0_n_48,b0_n_49,b0_n_50,b0_n_51,b0_n_52,b0_n_53,b0_n_54,b0_n_55,b0_n_56,b0_n_57}),
        .\FSM_onehot_state_reg[3] (b0_n_2),
        .\FSM_onehot_state_reg[3]_0 (b0_n_3),
        .\FSM_onehot_state_reg[3]_1 (b0_n_4),
        .\FSM_onehot_state_reg[3]_10 (b0_n_13),
        .\FSM_onehot_state_reg[3]_100 (b0_n_150),
        .\FSM_onehot_state_reg[3]_101 (b0_n_151),
        .\FSM_onehot_state_reg[3]_102 (b0_n_152),
        .\FSM_onehot_state_reg[3]_103 (b0_n_153),
        .\FSM_onehot_state_reg[3]_104 (b0_n_154),
        .\FSM_onehot_state_reg[3]_105 (b0_n_155),
        .\FSM_onehot_state_reg[3]_106 (b0_n_156),
        .\FSM_onehot_state_reg[3]_107 (b0_n_157),
        .\FSM_onehot_state_reg[3]_108 (b0_n_158),
        .\FSM_onehot_state_reg[3]_109 (b0_n_159),
        .\FSM_onehot_state_reg[3]_11 (b0_n_14),
        .\FSM_onehot_state_reg[3]_110 (b0_n_160),
        .\FSM_onehot_state_reg[3]_111 (b0_n_161),
        .\FSM_onehot_state_reg[3]_112 (b0_n_162),
        .\FSM_onehot_state_reg[3]_113 (b0_n_163),
        .\FSM_onehot_state_reg[3]_114 (b0_n_164),
        .\FSM_onehot_state_reg[3]_115 (b0_n_165),
        .\FSM_onehot_state_reg[3]_116 (b0_n_166),
        .\FSM_onehot_state_reg[3]_117 (b0_n_167),
        .\FSM_onehot_state_reg[3]_118 (b0_n_168),
        .\FSM_onehot_state_reg[3]_119 (b0_n_169),
        .\FSM_onehot_state_reg[3]_12 (b0_n_15),
        .\FSM_onehot_state_reg[3]_120 (b0_n_170),
        .\FSM_onehot_state_reg[3]_121 (b0_n_171),
        .\FSM_onehot_state_reg[3]_122 (b0_n_172),
        .\FSM_onehot_state_reg[3]_123 (b0_n_173),
        .\FSM_onehot_state_reg[3]_124 (b0_n_174),
        .\FSM_onehot_state_reg[3]_125 (b0_n_175),
        .\FSM_onehot_state_reg[3]_126 (b0_n_176),
        .\FSM_onehot_state_reg[3]_127 (b0_n_177),
        .\FSM_onehot_state_reg[3]_128 (b0_n_178),
        .\FSM_onehot_state_reg[3]_129 (b0_n_179),
        .\FSM_onehot_state_reg[3]_13 (b0_n_16),
        .\FSM_onehot_state_reg[3]_130 (b0_n_180),
        .\FSM_onehot_state_reg[3]_131 (b0_n_181),
        .\FSM_onehot_state_reg[3]_132 (b0_n_182),
        .\FSM_onehot_state_reg[3]_133 (b0_n_183),
        .\FSM_onehot_state_reg[3]_134 (b0_n_184),
        .\FSM_onehot_state_reg[3]_135 (b0_n_185),
        .\FSM_onehot_state_reg[3]_136 (b0_n_186),
        .\FSM_onehot_state_reg[3]_137 (b0_n_187),
        .\FSM_onehot_state_reg[3]_138 (b0_n_188),
        .\FSM_onehot_state_reg[3]_139 (b0_n_189),
        .\FSM_onehot_state_reg[3]_14 (b0_n_17),
        .\FSM_onehot_state_reg[3]_140 (b0_n_190),
        .\FSM_onehot_state_reg[3]_141 (b0_n_191),
        .\FSM_onehot_state_reg[3]_142 (b0_n_192),
        .\FSM_onehot_state_reg[3]_143 (b0_n_193),
        .\FSM_onehot_state_reg[3]_144 (b0_n_194),
        .\FSM_onehot_state_reg[3]_145 (b0_n_195),
        .\FSM_onehot_state_reg[3]_146 (b0_n_196),
        .\FSM_onehot_state_reg[3]_147 (b0_n_197),
        .\FSM_onehot_state_reg[3]_148 (b0_n_198),
        .\FSM_onehot_state_reg[3]_149 (b0_n_199),
        .\FSM_onehot_state_reg[3]_15 (b0_n_18),
        .\FSM_onehot_state_reg[3]_150 (b0_n_200),
        .\FSM_onehot_state_reg[3]_151 (b0_n_201),
        .\FSM_onehot_state_reg[3]_152 (b0_n_202),
        .\FSM_onehot_state_reg[3]_153 (b0_n_203),
        .\FSM_onehot_state_reg[3]_154 (b0_n_204),
        .\FSM_onehot_state_reg[3]_155 (b0_n_205),
        .\FSM_onehot_state_reg[3]_156 (b0_n_206),
        .\FSM_onehot_state_reg[3]_157 (b0_n_207),
        .\FSM_onehot_state_reg[3]_158 (b0_n_208),
        .\FSM_onehot_state_reg[3]_159 (b0_n_209),
        .\FSM_onehot_state_reg[3]_16 (b0_n_19),
        .\FSM_onehot_state_reg[3]_160 (b0_n_210),
        .\FSM_onehot_state_reg[3]_161 (b0_n_211),
        .\FSM_onehot_state_reg[3]_162 (b0_n_212),
        .\FSM_onehot_state_reg[3]_163 (b0_n_213),
        .\FSM_onehot_state_reg[3]_164 (b0_n_214),
        .\FSM_onehot_state_reg[3]_165 (b0_n_215),
        .\FSM_onehot_state_reg[3]_166 (b0_n_216),
        .\FSM_onehot_state_reg[3]_167 (b0_n_217),
        .\FSM_onehot_state_reg[3]_168 (b0_n_218),
        .\FSM_onehot_state_reg[3]_169 (b0_n_219),
        .\FSM_onehot_state_reg[3]_17 (b0_n_20),
        .\FSM_onehot_state_reg[3]_170 (b0_n_220),
        .\FSM_onehot_state_reg[3]_171 (b0_n_221),
        .\FSM_onehot_state_reg[3]_172 (b0_n_222),
        .\FSM_onehot_state_reg[3]_173 (b0_n_223),
        .\FSM_onehot_state_reg[3]_174 (b0_n_224),
        .\FSM_onehot_state_reg[3]_175 (b0_n_225),
        .\FSM_onehot_state_reg[3]_176 (b0_n_226),
        .\FSM_onehot_state_reg[3]_177 (b0_n_227),
        .\FSM_onehot_state_reg[3]_178 (b0_n_228),
        .\FSM_onehot_state_reg[3]_179 (b0_n_229),
        .\FSM_onehot_state_reg[3]_18 (b0_n_21),
        .\FSM_onehot_state_reg[3]_180 (b0_n_230),
        .\FSM_onehot_state_reg[3]_181 (b0_n_231),
        .\FSM_onehot_state_reg[3]_182 (b0_n_232),
        .\FSM_onehot_state_reg[3]_183 (b0_n_233),
        .\FSM_onehot_state_reg[3]_184 (b0_n_234),
        .\FSM_onehot_state_reg[3]_185 (b0_n_235),
        .\FSM_onehot_state_reg[3]_186 (b0_n_236),
        .\FSM_onehot_state_reg[3]_187 (b0_n_237),
        .\FSM_onehot_state_reg[3]_188 (b0_n_238),
        .\FSM_onehot_state_reg[3]_189 (b0_n_239),
        .\FSM_onehot_state_reg[3]_19 (b0_n_22),
        .\FSM_onehot_state_reg[3]_190 (b0_n_240),
        .\FSM_onehot_state_reg[3]_191 (b0_n_241),
        .\FSM_onehot_state_reg[3]_192 (b0_n_242),
        .\FSM_onehot_state_reg[3]_193 (b0_n_243),
        .\FSM_onehot_state_reg[3]_194 (b0_n_244),
        .\FSM_onehot_state_reg[3]_195 (b0_n_245),
        .\FSM_onehot_state_reg[3]_196 (b0_n_246),
        .\FSM_onehot_state_reg[3]_197 (b0_n_247),
        .\FSM_onehot_state_reg[3]_198 (b0_n_248),
        .\FSM_onehot_state_reg[3]_199 (b0_n_249),
        .\FSM_onehot_state_reg[3]_2 (b0_n_5),
        .\FSM_onehot_state_reg[3]_20 (b0_n_23),
        .\FSM_onehot_state_reg[3]_200 (b0_n_250),
        .\FSM_onehot_state_reg[3]_201 (b0_n_251),
        .\FSM_onehot_state_reg[3]_202 (b0_n_252),
        .\FSM_onehot_state_reg[3]_203 (b0_n_253),
        .\FSM_onehot_state_reg[3]_204 (b0_n_254),
        .\FSM_onehot_state_reg[3]_205 (b0_n_255),
        .\FSM_onehot_state_reg[3]_206 (b0_n_256),
        .\FSM_onehot_state_reg[3]_207 (b0_n_257),
        .\FSM_onehot_state_reg[3]_21 (b0_n_24),
        .\FSM_onehot_state_reg[3]_22 (b0_n_25),
        .\FSM_onehot_state_reg[3]_23 (b0_n_58),
        .\FSM_onehot_state_reg[3]_24 (b0_n_59),
        .\FSM_onehot_state_reg[3]_25 (b0_n_60),
        .\FSM_onehot_state_reg[3]_26 (b0_n_61),
        .\FSM_onehot_state_reg[3]_27 (b0_n_62),
        .\FSM_onehot_state_reg[3]_28 (b0_n_78),
        .\FSM_onehot_state_reg[3]_29 (b0_n_79),
        .\FSM_onehot_state_reg[3]_3 (b0_n_6),
        .\FSM_onehot_state_reg[3]_30 (b0_n_80),
        .\FSM_onehot_state_reg[3]_31 (b0_n_81),
        .\FSM_onehot_state_reg[3]_32 (b0_n_82),
        .\FSM_onehot_state_reg[3]_33 (b0_n_83),
        .\FSM_onehot_state_reg[3]_34 (b0_n_84),
        .\FSM_onehot_state_reg[3]_35 (b0_n_85),
        .\FSM_onehot_state_reg[3]_36 (b0_n_86),
        .\FSM_onehot_state_reg[3]_37 (b0_n_87),
        .\FSM_onehot_state_reg[3]_38 (b0_n_88),
        .\FSM_onehot_state_reg[3]_39 (b0_n_89),
        .\FSM_onehot_state_reg[3]_4 (b0_n_7),
        .\FSM_onehot_state_reg[3]_40 (b0_n_90),
        .\FSM_onehot_state_reg[3]_41 (b0_n_91),
        .\FSM_onehot_state_reg[3]_42 (b0_n_92),
        .\FSM_onehot_state_reg[3]_43 (b0_n_93),
        .\FSM_onehot_state_reg[3]_44 (b0_n_94),
        .\FSM_onehot_state_reg[3]_45 (b0_n_95),
        .\FSM_onehot_state_reg[3]_46 (b0_n_96),
        .\FSM_onehot_state_reg[3]_47 (b0_n_97),
        .\FSM_onehot_state_reg[3]_48 (b0_n_98),
        .\FSM_onehot_state_reg[3]_49 (b0_n_99),
        .\FSM_onehot_state_reg[3]_5 (b0_n_8),
        .\FSM_onehot_state_reg[3]_50 (b0_n_100),
        .\FSM_onehot_state_reg[3]_51 (b0_n_101),
        .\FSM_onehot_state_reg[3]_52 (b0_n_102),
        .\FSM_onehot_state_reg[3]_53 (b0_n_103),
        .\FSM_onehot_state_reg[3]_54 (b0_n_104),
        .\FSM_onehot_state_reg[3]_55 (b0_n_105),
        .\FSM_onehot_state_reg[3]_56 (b0_n_106),
        .\FSM_onehot_state_reg[3]_57 (b0_n_107),
        .\FSM_onehot_state_reg[3]_58 (b0_n_108),
        .\FSM_onehot_state_reg[3]_59 (b0_n_109),
        .\FSM_onehot_state_reg[3]_6 (b0_n_9),
        .\FSM_onehot_state_reg[3]_60 (b0_n_110),
        .\FSM_onehot_state_reg[3]_61 (b0_n_111),
        .\FSM_onehot_state_reg[3]_62 (b0_n_112),
        .\FSM_onehot_state_reg[3]_63 (b0_n_113),
        .\FSM_onehot_state_reg[3]_64 (b0_n_114),
        .\FSM_onehot_state_reg[3]_65 (b0_n_115),
        .\FSM_onehot_state_reg[3]_66 (b0_n_116),
        .\FSM_onehot_state_reg[3]_67 (b0_n_117),
        .\FSM_onehot_state_reg[3]_68 (b0_n_118),
        .\FSM_onehot_state_reg[3]_69 (b0_n_119),
        .\FSM_onehot_state_reg[3]_7 (b0_n_10),
        .\FSM_onehot_state_reg[3]_70 (b0_n_120),
        .\FSM_onehot_state_reg[3]_71 (b0_n_121),
        .\FSM_onehot_state_reg[3]_72 (b0_n_122),
        .\FSM_onehot_state_reg[3]_73 (b0_n_123),
        .\FSM_onehot_state_reg[3]_74 (b0_n_124),
        .\FSM_onehot_state_reg[3]_75 (b0_n_125),
        .\FSM_onehot_state_reg[3]_76 (b0_n_126),
        .\FSM_onehot_state_reg[3]_77 (b0_n_127),
        .\FSM_onehot_state_reg[3]_78 (b0_n_128),
        .\FSM_onehot_state_reg[3]_79 (b0_n_129),
        .\FSM_onehot_state_reg[3]_8 (b0_n_11),
        .\FSM_onehot_state_reg[3]_80 (b0_n_130),
        .\FSM_onehot_state_reg[3]_81 (b0_n_131),
        .\FSM_onehot_state_reg[3]_82 (b0_n_132),
        .\FSM_onehot_state_reg[3]_83 (b0_n_133),
        .\FSM_onehot_state_reg[3]_84 (b0_n_134),
        .\FSM_onehot_state_reg[3]_85 (b0_n_135),
        .\FSM_onehot_state_reg[3]_86 (b0_n_136),
        .\FSM_onehot_state_reg[3]_87 (b0_n_137),
        .\FSM_onehot_state_reg[3]_88 (b0_n_138),
        .\FSM_onehot_state_reg[3]_89 (b0_n_139),
        .\FSM_onehot_state_reg[3]_9 (b0_n_12),
        .\FSM_onehot_state_reg[3]_90 (b0_n_140),
        .\FSM_onehot_state_reg[3]_91 (b0_n_141),
        .\FSM_onehot_state_reg[3]_92 (b0_n_142),
        .\FSM_onehot_state_reg[3]_93 (b0_n_143),
        .\FSM_onehot_state_reg[3]_94 (b0_n_144),
        .\FSM_onehot_state_reg[3]_95 (b0_n_145),
        .\FSM_onehot_state_reg[3]_96 (b0_n_146),
        .\FSM_onehot_state_reg[3]_97 (b0_n_147),
        .\FSM_onehot_state_reg[3]_98 (b0_n_148),
        .\FSM_onehot_state_reg[3]_99 (b0_n_149),
        .Q({\FSM_onehot_state_reg_n_0_[4] ,\FSM_onehot_state_reg_n_0_[3] ,\FSM_onehot_state_reg_n_0_[2] ,\FSM_onehot_state_reg_n_0_[1] }),
        .aclk(aclk),
        .aresetn(aresetn),
        .\b1_data_reg[28] (FILTER_I_n_816),
        .\b1_data_reg[30] (FILTER_Q_n_823),
        .dac_aclk(dac_aclk),
        .dac_aresetn(dac_aresetn),
        .dac_aresetn_0(b0_n_1),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124] (b0_n_68),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125] (b0_n_69),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127] (b0_n_70),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][172] (b0_n_71),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][173] (b0_n_72),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][175] (b0_n_73),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][206] (b0_n_74),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][236] (b0_n_75),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][237] (b0_n_76),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][239] (b0_n_77),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] (b0_n_63),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60] (b0_n_64),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61] (b0_n_65),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63] (b0_n_66),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] (\state1_inferred__0/i__carry_0 [0]),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94] (b0_n_67),
        .m00_axis_tready(m00_axis_tready),
        .m_axis_tready(b0_ready_reg_n_0),
        .s00_axis_tdata(s00_axis_tdata),
        .s00_axis_tkeep(s00_axis_tkeep),
        .s00_axis_tlast(s00_axis_tlast),
        .s00_axis_tready(s00_axis_tready),
        .s00_axis_tvalid(s00_axis_tvalid));
  LUT6 #(
    .INIT(64'hEECCAFFFEECCA000)) 
    b0_ready_i_1
       (.I0(m00_axis_tready),
        .I1(\state1_inferred__1/i__carry__0_n_0 ),
        .I2(b0_ready_i_2_n_0),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(b0_ready_reg_n_0),
        .O(b0_ready_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    b0_ready_i_2
       (.I0(state1),
        .I1(m00_axis_tready),
        .I2(\state1_inferred__3/i__carry__0_n_0 ),
        .O(b0_ready_i_2_n_0));
  FDRE b0_ready_reg
       (.C(dac_aclk),
        .CE(1'b1),
        .D(b0_ready_i_1_n_0),
        .Q(b0_ready_reg_n_0),
        .R(FILTER_Q_n_816));
  CARRY8 b1_N_TRN_i1_carry
       (.CI(b1_N_TRN_i1_carry_i_1_n_0),
        .CI_TOP(1'b0),
        .CO({b1_N_TRN_i1_carry_n_0,b1_N_TRN_i1_carry_n_1,b1_N_TRN_i1_carry_n_2,b1_N_TRN_i1_carry_n_3,b1_N_TRN_i1_carry_n_4,b1_N_TRN_i1_carry_n_5,b1_N_TRN_i1_carry_n_6,b1_N_TRN_i1_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b1_N_TRN_i1_carry_i_2_n_0}),
        .O(NLW_b1_N_TRN_i1_carry_O_UNCONNECTED[7:0]),
        .S({b1_N_TRN_i1_carry_i_3_n_0,b1_N_TRN_i1_carry_i_4_n_0,b1_N_TRN_i1_carry_i_5_n_0,b1_N_TRN_i1_carry_i_6_n_0,b1_N_TRN_i1_carry_i_7_n_0,b1_N_TRN_i1_carry_i_8_n_0,b1_N_TRN_i1_carry_i_9_n_0,b1_N_TRN_i1_carry_i_10_n_0}));
  CARRY8 b1_N_TRN_i1_carry__0
       (.CI(b1_N_TRN_i1_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_b1_N_TRN_i1_carry__0_CO_UNCONNECTED[7],b1_N_TRN_i1_carry__0_n_1,b1_N_TRN_i1_carry__0_n_2,b1_N_TRN_i1_carry__0_n_3,b1_N_TRN_i1_carry__0_n_4,b1_N_TRN_i1_carry__0_n_5,b1_N_TRN_i1_carry__0_n_6,b1_N_TRN_i1_carry__0_n_7}),
        .DI({1'b0,EDMG_TRN_i_reg[31],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_b1_N_TRN_i1_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,b1_N_TRN_i1_carry__0_i_1_n_0,b1_N_TRN_i1_carry__0_i_2_n_0,b1_N_TRN_i1_carry__0_i_3_n_0,b1_N_TRN_i1_carry__0_i_4_n_0,b1_N_TRN_i1_carry__0_i_5_n_0,b1_N_TRN_i1_carry__0_i_6_n_0,b1_N_TRN_i1_carry__0_i_7_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    b1_N_TRN_i1_carry__0_i_1
       (.I0(EDMG_TRN_i_reg[31]),
        .I1(EDMG_TRN_i_reg[30]),
        .O(b1_N_TRN_i1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    b1_N_TRN_i1_carry__0_i_2
       (.I0(EDMG_TRN_i_reg[29]),
        .I1(EDMG_TRN_i_reg[28]),
        .O(b1_N_TRN_i1_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    b1_N_TRN_i1_carry__0_i_3
       (.I0(EDMG_TRN_i_reg[27]),
        .I1(EDMG_TRN_i_reg[26]),
        .O(b1_N_TRN_i1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    b1_N_TRN_i1_carry__0_i_4
       (.I0(EDMG_TRN_i_reg[25]),
        .I1(EDMG_TRN_i_reg[24]),
        .O(b1_N_TRN_i1_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    b1_N_TRN_i1_carry__0_i_5
       (.I0(EDMG_TRN_i_reg[23]),
        .I1(EDMG_TRN_i_reg[22]),
        .O(b1_N_TRN_i1_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    b1_N_TRN_i1_carry__0_i_6
       (.I0(EDMG_TRN_i_reg[21]),
        .I1(EDMG_TRN_i_reg[20]),
        .O(b1_N_TRN_i1_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    b1_N_TRN_i1_carry__0_i_7
       (.I0(EDMG_TRN_i_reg[19]),
        .I1(EDMG_TRN_i_reg[18]),
        .O(b1_N_TRN_i1_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    b1_N_TRN_i1_carry_i_1
       (.I0(EDMG_TRN_i_reg[0]),
        .I1(EDMG_TRN_i_reg[1]),
        .O(b1_N_TRN_i1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    b1_N_TRN_i1_carry_i_10
       (.I0(EDMG_TRN_i_reg[3]),
        .I1(EDMG_TRN_i_reg[2]),
        .O(b1_N_TRN_i1_carry_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    b1_N_TRN_i1_carry_i_2
       (.I0(EDMG_TRN_i_reg[3]),
        .O(b1_N_TRN_i1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    b1_N_TRN_i1_carry_i_3
       (.I0(EDMG_TRN_i_reg[17]),
        .I1(EDMG_TRN_i_reg[16]),
        .O(b1_N_TRN_i1_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    b1_N_TRN_i1_carry_i_4
       (.I0(EDMG_TRN_i_reg[15]),
        .I1(EDMG_TRN_i_reg[14]),
        .O(b1_N_TRN_i1_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    b1_N_TRN_i1_carry_i_5
       (.I0(EDMG_TRN_i_reg[13]),
        .I1(EDMG_TRN_i_reg[12]),
        .O(b1_N_TRN_i1_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    b1_N_TRN_i1_carry_i_6
       (.I0(EDMG_TRN_i_reg[11]),
        .I1(EDMG_TRN_i_reg[10]),
        .O(b1_N_TRN_i1_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    b1_N_TRN_i1_carry_i_7
       (.I0(EDMG_TRN_i_reg[9]),
        .I1(EDMG_TRN_i_reg[8]),
        .O(b1_N_TRN_i1_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    b1_N_TRN_i1_carry_i_8
       (.I0(EDMG_TRN_i_reg[7]),
        .I1(EDMG_TRN_i_reg[6]),
        .O(b1_N_TRN_i1_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    b1_N_TRN_i1_carry_i_9
       (.I0(EDMG_TRN_i_reg[5]),
        .I1(EDMG_TRN_i_reg[4]),
        .O(b1_N_TRN_i1_carry_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \b1_N_TRN_i[1]_i_1 
       (.I0(\b1_N_TRN_i_reg[7]_0 [0]),
        .I1(CO),
        .I2(\b1_N_TRN_i_reg[7]_0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \b1_N_TRN_i[2]_i_1 
       (.I0(\b1_N_TRN_i_reg[7]_0 [1]),
        .I1(\b1_N_TRN_i_reg[7]_0 [0]),
        .I2(CO),
        .I3(\b1_N_TRN_i_reg[7]_0 [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \b1_N_TRN_i[3]_i_1 
       (.I0(\b1_N_TRN_i_reg[7]_0 [2]),
        .I1(\b1_N_TRN_i_reg[7]_0 [0]),
        .I2(\b1_N_TRN_i_reg[7]_0 [1]),
        .I3(CO),
        .I4(\b1_N_TRN_i_reg[7]_0 [3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \b1_N_TRN_i[4]_i_1 
       (.I0(\b1_N_TRN_i_reg[7]_0 [3]),
        .I1(\b1_N_TRN_i_reg[7]_0 [1]),
        .I2(\b1_N_TRN_i_reg[7]_0 [0]),
        .I3(\b1_N_TRN_i_reg[7]_0 [2]),
        .I4(CO),
        .I5(\b1_N_TRN_i_reg[7]_0 [4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \b1_N_TRN_i[5]_i_1 
       (.I0(\b1_N_TRN_i[5]_i_2_n_0 ),
        .I1(CO),
        .I2(\b1_N_TRN_i_reg[7]_0 [5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \b1_N_TRN_i[5]_i_2 
       (.I0(\b1_N_TRN_i_reg[7]_0 [4]),
        .I1(\b1_N_TRN_i_reg[7]_0 [2]),
        .I2(\b1_N_TRN_i_reg[7]_0 [0]),
        .I3(\b1_N_TRN_i_reg[7]_0 [1]),
        .I4(\b1_N_TRN_i_reg[7]_0 [3]),
        .O(\b1_N_TRN_i[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \b1_N_TRN_i[6]_i_1 
       (.I0(\b1_N_TRN_i[7]_i_3_n_0 ),
        .I1(CO),
        .I2(\b1_N_TRN_i_reg[7]_0 [6]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'h02FF0000)) 
    \b1_N_TRN_i[7]_i_1 
       (.I0(m00_axis_tready),
        .I1(state1),
        .I2(b1_N_TRN_i1_carry__0_n_1),
        .I3(CO),
        .I4(\FSM_onehot_state_reg_n_0_[4] ),
        .O(b1_N_TRN_i));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \b1_N_TRN_i[7]_i_2 
       (.I0(\b1_N_TRN_i_reg[7]_0 [6]),
        .I1(\b1_N_TRN_i[7]_i_3_n_0 ),
        .I2(CO),
        .I3(\b1_N_TRN_i_reg[7]_0 [7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \b1_N_TRN_i[7]_i_3 
       (.I0(\b1_N_TRN_i_reg[7]_0 [5]),
        .I1(\b1_N_TRN_i_reg[7]_0 [3]),
        .I2(\b1_N_TRN_i_reg[7]_0 [1]),
        .I3(\b1_N_TRN_i_reg[7]_0 [0]),
        .I4(\b1_N_TRN_i_reg[7]_0 [2]),
        .I5(\b1_N_TRN_i_reg[7]_0 [4]),
        .O(\b1_N_TRN_i[7]_i_3_n_0 ));
  FDRE \b1_N_TRN_i_reg[0] 
       (.C(dac_aclk),
        .CE(b1_N_TRN_i),
        .D(D),
        .Q(\b1_N_TRN_i_reg[7]_0 [0]),
        .R(FILTER_Q_n_816));
  FDRE \b1_N_TRN_i_reg[1] 
       (.C(dac_aclk),
        .CE(b1_N_TRN_i),
        .D(p_0_in[1]),
        .Q(\b1_N_TRN_i_reg[7]_0 [1]),
        .R(FILTER_Q_n_816));
  FDRE \b1_N_TRN_i_reg[2] 
       (.C(dac_aclk),
        .CE(b1_N_TRN_i),
        .D(p_0_in[2]),
        .Q(\b1_N_TRN_i_reg[7]_0 [2]),
        .R(FILTER_Q_n_816));
  FDRE \b1_N_TRN_i_reg[3] 
       (.C(dac_aclk),
        .CE(b1_N_TRN_i),
        .D(p_0_in[3]),
        .Q(\b1_N_TRN_i_reg[7]_0 [3]),
        .R(FILTER_Q_n_816));
  FDRE \b1_N_TRN_i_reg[4] 
       (.C(dac_aclk),
        .CE(b1_N_TRN_i),
        .D(p_0_in[4]),
        .Q(\b1_N_TRN_i_reg[7]_0 [4]),
        .R(FILTER_Q_n_816));
  FDRE \b1_N_TRN_i_reg[5] 
       (.C(dac_aclk),
        .CE(b1_N_TRN_i),
        .D(p_0_in[5]),
        .Q(\b1_N_TRN_i_reg[7]_0 [5]),
        .R(FILTER_Q_n_816));
  FDRE \b1_N_TRN_i_reg[6] 
       (.C(dac_aclk),
        .CE(b1_N_TRN_i),
        .D(p_0_in[6]),
        .Q(\b1_N_TRN_i_reg[7]_0 [6]),
        .R(FILTER_Q_n_816));
  FDRE \b1_N_TRN_i_reg[7] 
       (.C(dac_aclk),
        .CE(b1_N_TRN_i),
        .D(p_0_in[7]),
        .Q(\b1_N_TRN_i_reg[7]_0 [7]),
        .R(FILTER_Q_n_816));
  LUT5 #(
    .INIT(32'hAFFFA200)) 
    b1_SEND_TRN_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\state1_inferred__1/i__carry__0_n_0 ),
        .I2(\FSM_onehot_state_reg_n_0_[4] ),
        .I3(dac_aresetn),
        .I4(Q[1]),
        .O(b1_SEND_TRN_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    b1_SEND_TRN_reg
       (.C(dac_aclk),
        .CE(1'b1),
        .D(b1_SEND_TRN_i_1_n_0),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \b1_data_reg[0] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_57),
        .Q(\b1_data_reg_n_0_[0] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[10] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_47),
        .Q(\b1_data_reg_n_0_[10] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[112] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_176),
        .Q(\b1_data_reg_n_0_[112] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[113] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_175),
        .Q(\b1_data_reg_n_0_[113] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[114] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_174),
        .Q(\b1_data_reg_n_0_[114] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[115] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_173),
        .Q(\b1_data_reg_n_0_[115] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[116] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_172),
        .Q(\b1_data_reg_n_0_[116] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[117] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_171),
        .Q(\b1_data_reg_n_0_[117] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[118] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_170),
        .Q(\b1_data_reg_n_0_[118] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[119] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_169),
        .Q(\b1_data_reg_n_0_[119] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[11] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_46),
        .Q(\b1_data_reg_n_0_[11] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[120] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_168),
        .Q(\b1_data_reg_n_0_[120] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[121] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_167),
        .Q(\b1_data_reg_n_0_[121] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[122] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_166),
        .Q(\b1_data_reg_n_0_[122] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[123] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_81),
        .Q(\b1_data_reg_n_0_[123] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[124] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_68),
        .Q(\b1_data_reg_n_0_[124] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[125] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_69),
        .Q(\b1_data_reg_n_0_[125] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[126] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_25),
        .Q(\b1_data_reg_n_0_[126] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[127] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_70),
        .Q(\b1_data_reg_n_0_[127] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[128] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_41),
        .Q(\b1_data_reg_n_0_[128] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[129] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_40),
        .Q(\b1_data_reg_n_0_[129] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[12] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_45),
        .Q(\b1_data_reg_n_0_[12] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[130] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_39),
        .Q(\b1_data_reg_n_0_[130] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[131] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_38),
        .Q(\b1_data_reg_n_0_[131] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[132] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_37),
        .Q(\b1_data_reg_n_0_[132] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[133] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_36),
        .Q(\b1_data_reg_n_0_[133] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[134] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_35),
        .Q(\b1_data_reg_n_0_[134] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[135] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_34),
        .Q(\b1_data_reg_n_0_[135] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[136] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_33),
        .Q(\b1_data_reg_n_0_[136] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[137] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_32),
        .Q(\b1_data_reg_n_0_[137] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[138] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_31),
        .Q(\b1_data_reg_n_0_[138] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[139] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_30),
        .Q(\b1_data_reg_n_0_[139] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[13] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_44),
        .Q(\b1_data_reg_n_0_[13] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[140] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_29),
        .Q(\b1_data_reg_n_0_[140] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[141] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_28),
        .Q(\b1_data_reg_n_0_[141] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[142] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_27),
        .Q(\b1_data_reg_n_0_[142] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[143] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_26),
        .Q(\b1_data_reg_n_0_[143] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[144] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_165),
        .Q(\b1_data_reg_n_0_[144] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[145] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_164),
        .Q(\b1_data_reg_n_0_[145] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[146] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_163),
        .Q(\b1_data_reg_n_0_[146] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[147] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_162),
        .Q(\b1_data_reg_n_0_[147] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[148] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_161),
        .Q(\b1_data_reg_n_0_[148] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[149] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_160),
        .Q(\b1_data_reg_n_0_[149] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[14] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_43),
        .Q(\b1_data_reg_n_0_[14] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[150] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_159),
        .Q(\b1_data_reg_n_0_[150] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[151] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_158),
        .Q(\b1_data_reg_n_0_[151] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[152] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_157),
        .Q(\b1_data_reg_n_0_[152] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[153] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_156),
        .Q(\b1_data_reg_n_0_[153] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[154] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_155),
        .Q(\b1_data_reg_n_0_[154] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[155] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_154),
        .Q(\b1_data_reg_n_0_[155] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[156] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_153),
        .Q(\b1_data_reg_n_0_[156] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[157] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_152),
        .Q(\b1_data_reg_n_0_[157] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[158] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_151),
        .Q(\b1_data_reg_n_0_[158] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[159] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_150),
        .Q(\b1_data_reg_n_0_[159] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[15] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_42),
        .Q(\b1_data_reg_n_0_[15] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[16] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_257),
        .Q(\b1_data_reg_n_0_[16] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[17] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_256),
        .Q(\b1_data_reg_n_0_[17] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[18] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_255),
        .Q(\b1_data_reg_n_0_[18] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[192] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_122),
        .Q(\b1_data_reg_n_0_[192] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[193] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_121),
        .Q(\b1_data_reg_n_0_[193] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[194] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_120),
        .Q(\b1_data_reg_n_0_[194] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[195] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_119),
        .Q(\b1_data_reg_n_0_[195] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[196] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_118),
        .Q(\b1_data_reg_n_0_[196] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[197] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_117),
        .Q(\b1_data_reg_n_0_[197] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[198] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_116),
        .Q(\b1_data_reg_n_0_[198] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[199] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_115),
        .Q(\b1_data_reg_n_0_[199] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[19] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_254),
        .Q(\b1_data_reg_n_0_[19] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[1] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_56),
        .Q(\b1_data_reg_n_0_[1] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[200] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_114),
        .Q(\b1_data_reg_n_0_[200] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[201] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_113),
        .Q(\b1_data_reg_n_0_[201] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[202] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_112),
        .Q(\b1_data_reg_n_0_[202] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[203] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_83),
        .Q(\b1_data_reg_n_0_[203] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[204] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_59),
        .Q(\b1_data_reg_n_0_[204] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[205] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_60),
        .Q(\b1_data_reg_n_0_[205] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[206] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_74),
        .Q(\b1_data_reg_n_0_[206] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[207] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_61),
        .Q(\b1_data_reg_n_0_[207] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[20] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_253),
        .Q(\b1_data_reg_n_0_[20] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[21] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_252),
        .Q(\b1_data_reg_n_0_[21] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[22] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_251),
        .Q(\b1_data_reg_n_0_[22] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[23] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_250),
        .Q(\b1_data_reg_n_0_[23] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[240] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_17),
        .Q(\b1_data_reg_n_0_[240] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[241] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_16),
        .Q(\b1_data_reg_n_0_[241] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[242] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_15),
        .Q(\b1_data_reg_n_0_[242] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[243] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_14),
        .Q(\b1_data_reg_n_0_[243] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[244] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_13),
        .Q(\b1_data_reg_n_0_[244] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[245] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_12),
        .Q(\b1_data_reg_n_0_[245] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[246] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_11),
        .Q(\b1_data_reg_n_0_[246] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[247] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_10),
        .Q(\b1_data_reg_n_0_[247] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[248] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_9),
        .Q(\b1_data_reg_n_0_[248] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[249] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_8),
        .Q(\b1_data_reg_n_0_[249] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[24] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_249),
        .Q(\b1_data_reg_n_0_[24] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[250] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_7),
        .Q(\b1_data_reg_n_0_[250] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[251] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_6),
        .Q(\b1_data_reg_n_0_[251] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[252] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_5),
        .Q(\b1_data_reg_n_0_[252] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[253] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_4),
        .Q(\b1_data_reg_n_0_[253] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[254] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_3),
        .Q(\b1_data_reg_n_0_[254] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[255] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_2),
        .Q(\b1_data_reg_n_0_[255] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[25] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_248),
        .Q(\b1_data_reg_n_0_[25] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[26] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_247),
        .Q(\b1_data_reg_n_0_[26] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[27] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_78),
        .Q(\b1_data_reg_n_0_[27] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[28] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_18),
        .Q(\b1_data_reg_n_0_[28] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[29] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_19),
        .Q(\b1_data_reg_n_0_[29] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[2] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_55),
        .Q(\b1_data_reg_n_0_[2] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[30] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_63),
        .Q(\b1_data_reg_n_0_[30] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[31] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_20),
        .Q(\b1_data_reg_n_0_[31] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[3] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_54),
        .Q(\b1_data_reg_n_0_[3] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[4] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_53),
        .Q(\b1_data_reg_n_0_[4] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[5] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_52),
        .Q(\b1_data_reg_n_0_[5] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[64] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_219),
        .Q(A[0]),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[65] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_218),
        .Q(A[1]),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[66] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_217),
        .Q(A[2]),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[67] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_216),
        .Q(A[3]),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[68] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_215),
        .Q(A[4]),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[69] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_214),
        .Q(A[5]),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[6] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_51),
        .Q(\b1_data_reg_n_0_[6] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[70] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_213),
        .Q(A[6]),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[71] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_212),
        .Q(A[7]),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[72] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_211),
        .Q(A[8]),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[73] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_210),
        .Q(A[9]),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[74] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_209),
        .Q(A[10]),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[75] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_208),
        .Q(A[11]),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[76] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_207),
        .Q(A[12]),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[77] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_206),
        .Q(A[13]),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[78] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_205),
        .Q(A[14]),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[79] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_204),
        .Q(A[15]),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[7] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_50),
        .Q(\b1_data_reg_n_0_[7] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[8] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_49),
        .Q(\b1_data_reg_n_0_[8] ),
        .R(FILTER_Q_n_816));
  FDRE \b1_data_reg[9] 
       (.C(dac_aclk),
        .CE(b1_data),
        .D(b0_n_48),
        .Q(\b1_data_reg_n_0_[9] ),
        .R(FILTER_Q_n_816));
  LUT6 #(
    .INIT(64'hFEFEFCFFFEFEFCFC)) 
    b1_valid_i_1
       (.I0(CO),
        .I1(b1_valid_i_2_n_0),
        .I2(FILTER_Q_n_818),
        .I3(TIMER_i),
        .I4(\FSM_onehot_state_reg_n_0_[4] ),
        .I5(Q[0]),
        .O(b1_valid_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    b1_valid_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\state1_inferred__1/i__carry__0_n_0 ),
        .O(b1_valid_i_2_n_0));
  FDRE b1_valid_reg
       (.C(dac_aclk),
        .CE(1'b1),
        .D(b1_valid_i_1_n_0),
        .Q(Q[0]),
        .R(FILTER_Q_n_816));
  LUT3 #(
    .INIT(8'h8A)) 
    i__carry__0_i_1
       (.I0(PAYLOAD_i_reg[31]),
        .I1(\state1_inferred__1/i__carry__0_1 ),
        .I2(PAYLOAD_i_reg[30]),
        .O(i__carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h24)) 
    i__carry__0_i_10
       (.I0(PAYLOAD_i_reg[29]),
        .I1(\state1_inferred__1/i__carry__0_1 ),
        .I2(PAYLOAD_i_reg[28]),
        .O(i__carry__0_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_10__0
       (.I0(TIMER_i_reg[29]),
        .I1(\state1_inferred__4/i__carry__0_1 [29]),
        .I2(\state1_inferred__4/i__carry__0_1 [28]),
        .I3(TIMER_i_reg[28]),
        .O(i__carry__0_i_10__0_n_0));
  LUT3 #(
    .INIT(8'h24)) 
    i__carry__0_i_11
       (.I0(PAYLOAD_i_reg[27]),
        .I1(\state1_inferred__1/i__carry__0_1 ),
        .I2(PAYLOAD_i_reg[26]),
        .O(i__carry__0_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_11__0
       (.I0(TIMER_i_reg[27]),
        .I1(\state1_inferred__4/i__carry__0_1 [27]),
        .I2(\state1_inferred__4/i__carry__0_1 [26]),
        .I3(TIMER_i_reg[26]),
        .O(i__carry__0_i_11__0_n_0));
  LUT3 #(
    .INIT(8'h24)) 
    i__carry__0_i_12
       (.I0(PAYLOAD_i_reg[25]),
        .I1(\state1_inferred__1/i__carry__0_1 ),
        .I2(PAYLOAD_i_reg[24]),
        .O(i__carry__0_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_12__0
       (.I0(TIMER_i_reg[25]),
        .I1(\state1_inferred__4/i__carry__0_1 [25]),
        .I2(\state1_inferred__4/i__carry__0_1 [24]),
        .I3(TIMER_i_reg[24]),
        .O(i__carry__0_i_12__0_n_0));
  LUT3 #(
    .INIT(8'h24)) 
    i__carry__0_i_13
       (.I0(PAYLOAD_i_reg[23]),
        .I1(\state1_inferred__1/i__carry__0_1 ),
        .I2(PAYLOAD_i_reg[22]),
        .O(i__carry__0_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_13__0
       (.I0(TIMER_i_reg[23]),
        .I1(\state1_inferred__4/i__carry__0_1 [23]),
        .I2(\state1_inferred__4/i__carry__0_1 [22]),
        .I3(TIMER_i_reg[22]),
        .O(i__carry__0_i_13__0_n_0));
  LUT3 #(
    .INIT(8'h24)) 
    i__carry__0_i_14
       (.I0(PAYLOAD_i_reg[21]),
        .I1(\state1_inferred__1/i__carry__0_1 ),
        .I2(PAYLOAD_i_reg[20]),
        .O(i__carry__0_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_14__0
       (.I0(TIMER_i_reg[21]),
        .I1(\state1_inferred__4/i__carry__0_1 [21]),
        .I2(\state1_inferred__4/i__carry__0_1 [20]),
        .I3(TIMER_i_reg[20]),
        .O(i__carry__0_i_14__0_n_0));
  LUT3 #(
    .INIT(8'h24)) 
    i__carry__0_i_15
       (.I0(PAYLOAD_i_reg[19]),
        .I1(\state1_inferred__1/i__carry__0_1 ),
        .I2(PAYLOAD_i_reg[18]),
        .O(i__carry__0_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_15__0
       (.I0(TIMER_i_reg[19]),
        .I1(\state1_inferred__4/i__carry__0_1 [19]),
        .I2(\state1_inferred__4/i__carry__0_1 [18]),
        .I3(TIMER_i_reg[18]),
        .O(i__carry__0_i_15__0_n_0));
  LUT3 #(
    .INIT(8'h24)) 
    i__carry__0_i_16
       (.I0(PAYLOAD_i_reg[17]),
        .I1(\state1_inferred__1/i__carry__0_1 ),
        .I2(PAYLOAD_i_reg[16]),
        .O(i__carry__0_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_16__0
       (.I0(TIMER_i_reg[17]),
        .I1(\state1_inferred__4/i__carry__0_1 [17]),
        .I2(\state1_inferred__4/i__carry__0_1 [16]),
        .I3(TIMER_i_reg[16]),
        .O(i__carry__0_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_1__0
       (.I0(EDMG_CEF_i_reg[31]),
        .I1(EDMG_CEF_i_reg[30]),
        .O(i__carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_1__2
       (.I0(STF_i_reg[31]),
        .I1(STF_i_reg[30]),
        .O(i__carry__0_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h13)) 
    i__carry__0_i_2
       (.I0(PAYLOAD_i_reg[28]),
        .I1(\state1_inferred__1/i__carry__0_1 ),
        .I2(PAYLOAD_i_reg[29]),
        .O(i__carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_2__0
       (.I0(EDMG_CEF_i_reg[29]),
        .I1(EDMG_CEF_i_reg[28]),
        .O(i__carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_2__2
       (.I0(STF_i_reg[28]),
        .I1(STF_i_reg[29]),
        .O(i__carry__0_i_2__2_n_0));
  LUT3 #(
    .INIT(8'h13)) 
    i__carry__0_i_3
       (.I0(PAYLOAD_i_reg[26]),
        .I1(\state1_inferred__1/i__carry__0_1 ),
        .I2(PAYLOAD_i_reg[27]),
        .O(i__carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_3__0
       (.I0(EDMG_CEF_i_reg[27]),
        .I1(EDMG_CEF_i_reg[26]),
        .O(i__carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_3__2
       (.I0(STF_i_reg[26]),
        .I1(STF_i_reg[27]),
        .O(i__carry__0_i_3__2_n_0));
  LUT3 #(
    .INIT(8'h13)) 
    i__carry__0_i_4
       (.I0(PAYLOAD_i_reg[24]),
        .I1(\state1_inferred__1/i__carry__0_1 ),
        .I2(PAYLOAD_i_reg[25]),
        .O(i__carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_4__0
       (.I0(EDMG_CEF_i_reg[25]),
        .I1(EDMG_CEF_i_reg[24]),
        .O(i__carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_4__2
       (.I0(STF_i_reg[24]),
        .I1(STF_i_reg[25]),
        .O(i__carry__0_i_4__2_n_0));
  LUT3 #(
    .INIT(8'h13)) 
    i__carry__0_i_5
       (.I0(PAYLOAD_i_reg[22]),
        .I1(\state1_inferred__1/i__carry__0_1 ),
        .I2(PAYLOAD_i_reg[23]),
        .O(i__carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_5__0
       (.I0(EDMG_CEF_i_reg[23]),
        .I1(EDMG_CEF_i_reg[22]),
        .O(i__carry__0_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_5__2
       (.I0(STF_i_reg[22]),
        .I1(STF_i_reg[23]),
        .O(i__carry__0_i_5__2_n_0));
  LUT3 #(
    .INIT(8'h13)) 
    i__carry__0_i_6
       (.I0(PAYLOAD_i_reg[20]),
        .I1(\state1_inferred__1/i__carry__0_1 ),
        .I2(PAYLOAD_i_reg[21]),
        .O(i__carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_6__0
       (.I0(EDMG_CEF_i_reg[21]),
        .I1(EDMG_CEF_i_reg[20]),
        .O(i__carry__0_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_6__2
       (.I0(STF_i_reg[20]),
        .I1(STF_i_reg[21]),
        .O(i__carry__0_i_6__2_n_0));
  LUT3 #(
    .INIT(8'h13)) 
    i__carry__0_i_7
       (.I0(PAYLOAD_i_reg[18]),
        .I1(\state1_inferred__1/i__carry__0_1 ),
        .I2(PAYLOAD_i_reg[19]),
        .O(i__carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_7__0
       (.I0(EDMG_CEF_i_reg[19]),
        .I1(EDMG_CEF_i_reg[18]),
        .O(i__carry__0_i_7__0_n_0));
  LUT3 #(
    .INIT(8'h13)) 
    i__carry__0_i_8
       (.I0(PAYLOAD_i_reg[16]),
        .I1(\state1_inferred__1/i__carry__0_1 ),
        .I2(PAYLOAD_i_reg[17]),
        .O(i__carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_8__0
       (.I0(EDMG_CEF_i_reg[17]),
        .I1(EDMG_CEF_i_reg[16]),
        .O(i__carry__0_i_8__0_n_0));
  LUT3 #(
    .INIT(8'h24)) 
    i__carry__0_i_9
       (.I0(PAYLOAD_i_reg[31]),
        .I1(\state1_inferred__1/i__carry__0_1 ),
        .I2(PAYLOAD_i_reg[30]),
        .O(i__carry__0_i_9_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_10__0
       (.I0(EDMG_CEF_i_reg[0]),
        .I1(EDMG_CEF_i_reg[1]),
        .O(i__carry_i_10__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__1
       (.I0(TIMER_i_reg[13]),
        .I1(\state1_inferred__4/i__carry__0_1 [13]),
        .I2(\state1_inferred__4/i__carry__0_1 [12]),
        .I3(TIMER_i_reg[12]),
        .O(i__carry_i_10__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__0
       (.I0(TIMER_i_reg[11]),
        .I1(\state1_inferred__4/i__carry__0_1 [11]),
        .I2(\state1_inferred__4/i__carry__0_1 [10]),
        .I3(TIMER_i_reg[10]),
        .O(i__carry_i_11__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__0
       (.I0(TIMER_i_reg[9]),
        .I1(\state1_inferred__4/i__carry__0_1 [9]),
        .I2(\state1_inferred__4/i__carry__0_1 [8]),
        .I3(TIMER_i_reg[8]),
        .O(i__carry_i_12__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__0
       (.I0(TIMER_i_reg[7]),
        .I1(\state1_inferred__4/i__carry__0_1 [7]),
        .I2(\state1_inferred__4/i__carry__0_1 [6]),
        .I3(TIMER_i_reg[6]),
        .O(i__carry_i_13__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__0
       (.I0(TIMER_i_reg[5]),
        .I1(\state1_inferred__4/i__carry__0_1 [5]),
        .I2(\state1_inferred__4/i__carry__0_1 [4]),
        .I3(TIMER_i_reg[4]),
        .O(i__carry_i_14__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15__0
       (.I0(TIMER_i_reg[3]),
        .I1(\state1_inferred__4/i__carry__0_1 [3]),
        .I2(\state1_inferred__4/i__carry__0_1 [2]),
        .I3(TIMER_i_reg[2]),
        .O(i__carry_i_15__0_n_0));
  LUT4 #(
    .INIT(16'h0690)) 
    i__carry_i_16
       (.I0(PAYLOAD_i_reg[1]),
        .I1(\state1_inferred__0/i__carry_0 [3]),
        .I2(\state1_inferred__0/i__carry_0 [2]),
        .I3(PAYLOAD_i_reg[0]),
        .O(i__carry_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_16__0
       (.I0(TIMER_i_reg[1]),
        .I1(\state1_inferred__4/i__carry__0_1 [1]),
        .I2(\state1_inferred__4/i__carry__0_1 [0]),
        .I3(TIMER_i_reg[0]),
        .O(i__carry_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_1__1
       (.I0(STF_i_reg[5]),
        .I1(STF_i_reg[4]),
        .O(i__carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_1__2
       (.I0(EDMG_CEF_i_reg[5]),
        .I1(EDMG_CEF_i_reg[4]),
        .O(i__carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_2__1
       (.I0(EDMG_CEF_i_reg[1]),
        .I1(EDMG_CEF_i_reg[0]),
        .O(i__carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_2__3
       (.I0(STF_i_reg[18]),
        .I1(STF_i_reg[19]),
        .O(i__carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_3__1
       (.I0(EDMG_CEF_i_reg[15]),
        .I1(EDMG_CEF_i_reg[14]),
        .O(i__carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_3__3
       (.I0(STF_i_reg[16]),
        .I1(STF_i_reg[17]),
        .O(i__carry_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_4__1
       (.I0(STF_i_reg[15]),
        .I1(STF_i_reg[14]),
        .O(i__carry_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_4__2
       (.I0(EDMG_CEF_i_reg[13]),
        .I1(EDMG_CEF_i_reg[12]),
        .O(i__carry_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_5__1
       (.I0(STF_i_reg[13]),
        .I1(STF_i_reg[12]),
        .O(i__carry_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_5__2
       (.I0(EDMG_CEF_i_reg[11]),
        .I1(EDMG_CEF_i_reg[10]),
        .O(i__carry_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__1
       (.I0(STF_i_reg[11]),
        .I1(STF_i_reg[10]),
        .O(i__carry_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__2
       (.I0(EDMG_CEF_i_reg[9]),
        .I1(EDMG_CEF_i_reg[8]),
        .O(i__carry_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__1
       (.I0(STF_i_reg[9]),
        .I1(STF_i_reg[8]),
        .O(i__carry_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__2
       (.I0(EDMG_CEF_i_reg[7]),
        .I1(EDMG_CEF_i_reg[6]),
        .O(i__carry_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h3107)) 
    i__carry_i_8__0
       (.I0(PAYLOAD_i_reg[0]),
        .I1(PAYLOAD_i_reg[1]),
        .I2(\state1_inferred__0/i__carry_0 [2]),
        .I3(\state1_inferred__0/i__carry_0 [3]),
        .O(i__carry_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_8__1
       (.I0(STF_i_reg[7]),
        .I1(STF_i_reg[6]),
        .O(i__carry_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_8__2
       (.I0(EDMG_CEF_i_reg[4]),
        .I1(EDMG_CEF_i_reg[5]),
        .O(i__carry_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_9__0
       (.I0(EDMG_CEF_i_reg[3]),
        .I1(EDMG_CEF_i_reg[2]),
        .O(i__carry_i_9__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__1
       (.I0(TIMER_i_reg[15]),
        .I1(\state1_inferred__4/i__carry__0_1 [15]),
        .I2(\state1_inferred__4/i__carry__0_1 [14]),
        .I3(TIMER_i_reg[14]),
        .O(i__carry_i_9__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_9__2
       (.I0(STF_i_reg[4]),
        .I1(STF_i_reg[5]),
        .O(i__carry_i_9__2_n_0));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out
       (.A({\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[30] ,\b1_data_reg_n_0_[29] ,\b1_data_reg_n_0_[28] ,\b1_data_reg_n_0_[27] ,\b1_data_reg_n_0_[26] ,\b1_data_reg_n_0_[25] ,\b1_data_reg_n_0_[24] ,\b1_data_reg_n_0_[23] ,\b1_data_reg_n_0_[22] ,\b1_data_reg_n_0_[21] ,\b1_data_reg_n_0_[20] ,\b1_data_reg_n_0_[19] ,\b1_data_reg_n_0_[18] ,\b1_data_reg_n_0_[17] ,\b1_data_reg_n_0_[16] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_I_n_304,FILTER_I_n_304,FILTER_I_n_304,FILTER_I_n_304,FILTER_I_n_304,FILTER_I_n_304,FILTER_I_n_304,FILTER_I_n_304,FILTER_I_n_304,FILTER_I_n_304,FILTER_I_n_304,FILTER_I_n_304,FILTER_I_n_305,FILTER_I_n_306,FILTER_I_n_307,FILTER_I_n_308,FILTER_I_n_309,FILTER_I_n_310,FILTER_I_n_311,FILTER_I_n_312,FILTER_I_n_313,FILTER_I_n_314,FILTER_I_n_315,FILTER_I_n_316,FILTER_I_n_317,FILTER_I_n_318,FILTER_I_n_319}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out_PATTERNDETECT_UNCONNECTED),
        .PCIN({FILTER_I_n_368,FILTER_I_n_369,FILTER_I_n_370,FILTER_I_n_371,FILTER_I_n_372,FILTER_I_n_373,FILTER_I_n_374,FILTER_I_n_375,FILTER_I_n_376,FILTER_I_n_377,FILTER_I_n_378,FILTER_I_n_379,FILTER_I_n_380,FILTER_I_n_381,FILTER_I_n_382,FILTER_I_n_383,FILTER_I_n_384,FILTER_I_n_385,FILTER_I_n_386,FILTER_I_n_387,FILTER_I_n_388,FILTER_I_n_389,FILTER_I_n_390,FILTER_I_n_391,FILTER_I_n_392,FILTER_I_n_393,FILTER_I_n_394,FILTER_I_n_395,FILTER_I_n_396,FILTER_I_n_397,FILTER_I_n_398,FILTER_I_n_399,FILTER_I_n_400,FILTER_I_n_401,FILTER_I_n_402,FILTER_I_n_403,FILTER_I_n_404,FILTER_I_n_405,FILTER_I_n_406,FILTER_I_n_407,FILTER_I_n_408,FILTER_I_n_409,FILTER_I_n_410,FILTER_I_n_411,FILTER_I_n_412,FILTER_I_n_413,FILTER_I_n_414,FILTER_I_n_415}),
        .PCOUT({p_1_out_n_106,p_1_out_n_107,p_1_out_n_108,p_1_out_n_109,p_1_out_n_110,p_1_out_n_111,p_1_out_n_112,p_1_out_n_113,p_1_out_n_114,p_1_out_n_115,p_1_out_n_116,p_1_out_n_117,p_1_out_n_118,p_1_out_n_119,p_1_out_n_120,p_1_out_n_121,p_1_out_n_122,p_1_out_n_123,p_1_out_n_124,p_1_out_n_125,p_1_out_n_126,p_1_out_n_127,p_1_out_n_128,p_1_out_n_129,p_1_out_n_130,p_1_out_n_131,p_1_out_n_132,p_1_out_n_133,p_1_out_n_134,p_1_out_n_135,p_1_out_n_136,p_1_out_n_137,p_1_out_n_138,p_1_out_n_139,p_1_out_n_140,p_1_out_n_141,p_1_out_n_142,p_1_out_n_143,p_1_out_n_144,p_1_out_n_145,p_1_out_n_146,p_1_out_n_147,p_1_out_n_148,p_1_out_n_149,p_1_out_n_150,p_1_out_n_151,p_1_out_n_152,p_1_out_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__0
       (.A({FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_513,FILTER_I_n_514,FILTER_I_n_515,FILTER_I_n_516,FILTER_I_n_517,FILTER_I_n_518,FILTER_I_n_519,FILTER_I_n_520,FILTER_I_n_521,FILTER_I_n_522,FILTER_I_n_523,FILTER_I_n_524,FILTER_I_n_525,FILTER_I_n_526,FILTER_I_n_527}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_497,FILTER_I_n_498,FILTER_I_n_499,FILTER_I_n_500,FILTER_I_n_501,FILTER_I_n_502,FILTER_I_n_503,FILTER_I_n_504,FILTER_I_n_505,FILTER_I_n_506,FILTER_I_n_507,FILTER_I_n_508,FILTER_I_n_509,FILTER_I_n_510,FILTER_I_n_511}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__0_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_1_out_n_106,p_1_out_n_107,p_1_out_n_108,p_1_out_n_109,p_1_out_n_110,p_1_out_n_111,p_1_out_n_112,p_1_out_n_113,p_1_out_n_114,p_1_out_n_115,p_1_out_n_116,p_1_out_n_117,p_1_out_n_118,p_1_out_n_119,p_1_out_n_120,p_1_out_n_121,p_1_out_n_122,p_1_out_n_123,p_1_out_n_124,p_1_out_n_125,p_1_out_n_126,p_1_out_n_127,p_1_out_n_128,p_1_out_n_129,p_1_out_n_130,p_1_out_n_131,p_1_out_n_132,p_1_out_n_133,p_1_out_n_134,p_1_out_n_135,p_1_out_n_136,p_1_out_n_137,p_1_out_n_138,p_1_out_n_139,p_1_out_n_140,p_1_out_n_141,p_1_out_n_142,p_1_out_n_143,p_1_out_n_144,p_1_out_n_145,p_1_out_n_146,p_1_out_n_147,p_1_out_n_148,p_1_out_n_149,p_1_out_n_150,p_1_out_n_151,p_1_out_n_152,p_1_out_n_153}),
        .PCOUT({p_1_out__0_n_106,p_1_out__0_n_107,p_1_out__0_n_108,p_1_out__0_n_109,p_1_out__0_n_110,p_1_out__0_n_111,p_1_out__0_n_112,p_1_out__0_n_113,p_1_out__0_n_114,p_1_out__0_n_115,p_1_out__0_n_116,p_1_out__0_n_117,p_1_out__0_n_118,p_1_out__0_n_119,p_1_out__0_n_120,p_1_out__0_n_121,p_1_out__0_n_122,p_1_out__0_n_123,p_1_out__0_n_124,p_1_out__0_n_125,p_1_out__0_n_126,p_1_out__0_n_127,p_1_out__0_n_128,p_1_out__0_n_129,p_1_out__0_n_130,p_1_out__0_n_131,p_1_out__0_n_132,p_1_out__0_n_133,p_1_out__0_n_134,p_1_out__0_n_135,p_1_out__0_n_136,p_1_out__0_n_137,p_1_out__0_n_138,p_1_out__0_n_139,p_1_out__0_n_140,p_1_out__0_n_141,p_1_out__0_n_142,p_1_out__0_n_143,p_1_out__0_n_144,p_1_out__0_n_145,p_1_out__0_n_146,p_1_out__0_n_147,p_1_out__0_n_148,p_1_out__0_n_149,p_1_out__0_n_150,p_1_out__0_n_151,p_1_out__0_n_152,p_1_out__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__0_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__1
       (.A({FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_433,FILTER_I_n_434,FILTER_I_n_435,FILTER_I_n_436,FILTER_I_n_437,FILTER_I_n_438,FILTER_I_n_439,FILTER_I_n_440,FILTER_I_n_441,FILTER_I_n_442,FILTER_I_n_443,FILTER_I_n_444,FILTER_I_n_445,FILTER_I_n_446,FILTER_I_n_447}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_I_n_320,FILTER_I_n_320,FILTER_I_n_320,FILTER_I_n_320,FILTER_I_n_320,FILTER_I_n_320,FILTER_I_n_320,FILTER_I_n_320,FILTER_I_n_320,FILTER_I_n_320,FILTER_I_n_320,FILTER_I_n_320,FILTER_I_n_321,FILTER_I_n_322,FILTER_I_n_323,FILTER_I_n_324,FILTER_I_n_325,FILTER_I_n_326,FILTER_I_n_327,FILTER_I_n_328,FILTER_I_n_329,FILTER_I_n_330,FILTER_I_n_331,FILTER_I_n_332,FILTER_I_n_333,FILTER_I_n_334,FILTER_I_n_335}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__1_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({FILTER_I_n_448,FILTER_I_n_449,FILTER_I_n_450,FILTER_I_n_451,FILTER_I_n_452,FILTER_I_n_453,FILTER_I_n_454,FILTER_I_n_455,FILTER_I_n_456,FILTER_I_n_457,FILTER_I_n_458,FILTER_I_n_459,FILTER_I_n_460,FILTER_I_n_461,FILTER_I_n_462,FILTER_I_n_463,FILTER_I_n_464,FILTER_I_n_465,FILTER_I_n_466,FILTER_I_n_467,FILTER_I_n_468,FILTER_I_n_469,FILTER_I_n_470,FILTER_I_n_471,FILTER_I_n_472,FILTER_I_n_473,FILTER_I_n_474,FILTER_I_n_475,FILTER_I_n_476,FILTER_I_n_477,FILTER_I_n_478,FILTER_I_n_479,FILTER_I_n_480,FILTER_I_n_481,FILTER_I_n_482,FILTER_I_n_483,FILTER_I_n_484,FILTER_I_n_485,FILTER_I_n_486,FILTER_I_n_487,FILTER_I_n_488,FILTER_I_n_489,FILTER_I_n_490,FILTER_I_n_491,FILTER_I_n_492,FILTER_I_n_493,FILTER_I_n_494,FILTER_I_n_495}),
        .PCOUT({p_1_out__1_n_106,p_1_out__1_n_107,p_1_out__1_n_108,p_1_out__1_n_109,p_1_out__1_n_110,p_1_out__1_n_111,p_1_out__1_n_112,p_1_out__1_n_113,p_1_out__1_n_114,p_1_out__1_n_115,p_1_out__1_n_116,p_1_out__1_n_117,p_1_out__1_n_118,p_1_out__1_n_119,p_1_out__1_n_120,p_1_out__1_n_121,p_1_out__1_n_122,p_1_out__1_n_123,p_1_out__1_n_124,p_1_out__1_n_125,p_1_out__1_n_126,p_1_out__1_n_127,p_1_out__1_n_128,p_1_out__1_n_129,p_1_out__1_n_130,p_1_out__1_n_131,p_1_out__1_n_132,p_1_out__1_n_133,p_1_out__1_n_134,p_1_out__1_n_135,p_1_out__1_n_136,p_1_out__1_n_137,p_1_out__1_n_138,p_1_out__1_n_139,p_1_out__1_n_140,p_1_out__1_n_141,p_1_out__1_n_142,p_1_out__1_n_143,p_1_out__1_n_144,p_1_out__1_n_145,p_1_out__1_n_146,p_1_out__1_n_147,p_1_out__1_n_148,p_1_out__1_n_149,p_1_out__1_n_150,p_1_out__1_n_151,p_1_out__1_n_152,p_1_out__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__1_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__10
       (.A({\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[14] ,\b1_data_reg_n_0_[13] ,\b1_data_reg_n_0_[12] ,\b1_data_reg_n_0_[11] ,\b1_data_reg_n_0_[10] ,\b1_data_reg_n_0_[9] ,\b1_data_reg_n_0_[8] ,\b1_data_reg_n_0_[7] ,\b1_data_reg_n_0_[6] ,\b1_data_reg_n_0_[5] ,\b1_data_reg_n_0_[4] ,\b1_data_reg_n_0_[3] ,\b1_data_reg_n_0_[2] ,\b1_data_reg_n_0_[1] ,\b1_data_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_I_n_352,FILTER_I_n_352,FILTER_I_n_352,FILTER_I_n_352,FILTER_I_n_352,FILTER_I_n_352,FILTER_I_n_352,FILTER_I_n_352,FILTER_I_n_352,FILTER_I_n_352,FILTER_I_n_352,FILTER_I_n_352,FILTER_I_n_353,FILTER_I_n_354,FILTER_I_n_355,FILTER_I_n_356,FILTER_I_n_357,FILTER_I_n_358,FILTER_I_n_359,FILTER_I_n_360,FILTER_I_n_361,FILTER_I_n_362,FILTER_I_n_363,FILTER_I_n_364,FILTER_I_n_365,FILTER_I_n_366,FILTER_I_n_367}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__10_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__10_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__10_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_1_out__9_n_106,p_1_out__9_n_107,p_1_out__9_n_108,p_1_out__9_n_109,p_1_out__9_n_110,p_1_out__9_n_111,p_1_out__9_n_112,p_1_out__9_n_113,p_1_out__9_n_114,p_1_out__9_n_115,p_1_out__9_n_116,p_1_out__9_n_117,p_1_out__9_n_118,p_1_out__9_n_119,p_1_out__9_n_120,p_1_out__9_n_121,p_1_out__9_n_122,p_1_out__9_n_123,p_1_out__9_n_124,p_1_out__9_n_125,p_1_out__9_n_126,p_1_out__9_n_127,p_1_out__9_n_128,p_1_out__9_n_129,p_1_out__9_n_130,p_1_out__9_n_131,p_1_out__9_n_132,p_1_out__9_n_133,p_1_out__9_n_134,p_1_out__9_n_135,p_1_out__9_n_136,p_1_out__9_n_137,p_1_out__9_n_138,p_1_out__9_n_139,p_1_out__9_n_140,p_1_out__9_n_141,p_1_out__9_n_142,p_1_out__9_n_143,p_1_out__9_n_144,p_1_out__9_n_145,p_1_out__9_n_146,p_1_out__9_n_147,p_1_out__9_n_148,p_1_out__9_n_149,p_1_out__9_n_150,p_1_out__9_n_151,p_1_out__9_n_152,p_1_out__9_n_153}),
        .PCOUT({p_1_out__10_n_106,p_1_out__10_n_107,p_1_out__10_n_108,p_1_out__10_n_109,p_1_out__10_n_110,p_1_out__10_n_111,p_1_out__10_n_112,p_1_out__10_n_113,p_1_out__10_n_114,p_1_out__10_n_115,p_1_out__10_n_116,p_1_out__10_n_117,p_1_out__10_n_118,p_1_out__10_n_119,p_1_out__10_n_120,p_1_out__10_n_121,p_1_out__10_n_122,p_1_out__10_n_123,p_1_out__10_n_124,p_1_out__10_n_125,p_1_out__10_n_126,p_1_out__10_n_127,p_1_out__10_n_128,p_1_out__10_n_129,p_1_out__10_n_130,p_1_out__10_n_131,p_1_out__10_n_132,p_1_out__10_n_133,p_1_out__10_n_134,p_1_out__10_n_135,p_1_out__10_n_136,p_1_out__10_n_137,p_1_out__10_n_138,p_1_out__10_n_139,p_1_out__10_n_140,p_1_out__10_n_141,p_1_out__10_n_142,p_1_out__10_n_143,p_1_out__10_n_144,p_1_out__10_n_145,p_1_out__10_n_146,p_1_out__10_n_147,p_1_out__10_n_148,p_1_out__10_n_149,p_1_out__10_n_150,p_1_out__10_n_151,p_1_out__10_n_152,p_1_out__10_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__10_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__10_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__11
       (.A({FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_497,FILTER_I_n_498,FILTER_I_n_499,FILTER_I_n_500,FILTER_I_n_501,FILTER_I_n_502,FILTER_I_n_503,FILTER_I_n_504,FILTER_I_n_505,FILTER_I_n_506,FILTER_I_n_507,FILTER_I_n_508,FILTER_I_n_509,FILTER_I_n_510,FILTER_I_n_511}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__11_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__11_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__11_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__11_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[126] ,\b1_data_reg_n_0_[125] ,\b1_data_reg_n_0_[124] ,\b1_data_reg_n_0_[123] ,\b1_data_reg_n_0_[122] ,\b1_data_reg_n_0_[121] ,\b1_data_reg_n_0_[120] ,\b1_data_reg_n_0_[119] ,\b1_data_reg_n_0_[118] ,\b1_data_reg_n_0_[117] ,\b1_data_reg_n_0_[116] ,\b1_data_reg_n_0_[115] ,\b1_data_reg_n_0_[114] ,\b1_data_reg_n_0_[113] ,\b1_data_reg_n_0_[112] }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__11_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__11_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__11_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__11_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__11_PATTERNDETECT_UNCONNECTED),
        .PCIN({FILTER_I_n_720,FILTER_I_n_721,FILTER_I_n_722,FILTER_I_n_723,FILTER_I_n_724,FILTER_I_n_725,FILTER_I_n_726,FILTER_I_n_727,FILTER_I_n_728,FILTER_I_n_729,FILTER_I_n_730,FILTER_I_n_731,FILTER_I_n_732,FILTER_I_n_733,FILTER_I_n_734,FILTER_I_n_735,FILTER_I_n_736,FILTER_I_n_737,FILTER_I_n_738,FILTER_I_n_739,FILTER_I_n_740,FILTER_I_n_741,FILTER_I_n_742,FILTER_I_n_743,FILTER_I_n_744,FILTER_I_n_745,FILTER_I_n_746,FILTER_I_n_747,FILTER_I_n_748,FILTER_I_n_749,FILTER_I_n_750,FILTER_I_n_751,FILTER_I_n_752,FILTER_I_n_753,FILTER_I_n_754,FILTER_I_n_755,FILTER_I_n_756,FILTER_I_n_757,FILTER_I_n_758,FILTER_I_n_759,FILTER_I_n_760,FILTER_I_n_761,FILTER_I_n_762,FILTER_I_n_763,FILTER_I_n_764,FILTER_I_n_765,FILTER_I_n_766,FILTER_I_n_767}),
        .PCOUT({p_1_out__11_n_106,p_1_out__11_n_107,p_1_out__11_n_108,p_1_out__11_n_109,p_1_out__11_n_110,p_1_out__11_n_111,p_1_out__11_n_112,p_1_out__11_n_113,p_1_out__11_n_114,p_1_out__11_n_115,p_1_out__11_n_116,p_1_out__11_n_117,p_1_out__11_n_118,p_1_out__11_n_119,p_1_out__11_n_120,p_1_out__11_n_121,p_1_out__11_n_122,p_1_out__11_n_123,p_1_out__11_n_124,p_1_out__11_n_125,p_1_out__11_n_126,p_1_out__11_n_127,p_1_out__11_n_128,p_1_out__11_n_129,p_1_out__11_n_130,p_1_out__11_n_131,p_1_out__11_n_132,p_1_out__11_n_133,p_1_out__11_n_134,p_1_out__11_n_135,p_1_out__11_n_136,p_1_out__11_n_137,p_1_out__11_n_138,p_1_out__11_n_139,p_1_out__11_n_140,p_1_out__11_n_141,p_1_out__11_n_142,p_1_out__11_n_143,p_1_out__11_n_144,p_1_out__11_n_145,p_1_out__11_n_146,p_1_out__11_n_147,p_1_out__11_n_148,p_1_out__11_n_149,p_1_out__11_n_150,p_1_out__11_n_151,p_1_out__11_n_152,p_1_out__11_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__11_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__11_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__12
       (.A({\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[31] ,\b1_data_reg_n_0_[30] ,\b1_data_reg_n_0_[29] ,\b1_data_reg_n_0_[28] ,\b1_data_reg_n_0_[27] ,\b1_data_reg_n_0_[26] ,\b1_data_reg_n_0_[25] ,\b1_data_reg_n_0_[24] ,\b1_data_reg_n_0_[23] ,\b1_data_reg_n_0_[22] ,\b1_data_reg_n_0_[21] ,\b1_data_reg_n_0_[20] ,\b1_data_reg_n_0_[19] ,\b1_data_reg_n_0_[18] ,\b1_data_reg_n_0_[17] ,\b1_data_reg_n_0_[16] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__12_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__12_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__12_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__12_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_I_n_0,FILTER_I_n_0,FILTER_I_n_0,FILTER_I_n_0,FILTER_I_n_0,FILTER_I_n_0,FILTER_I_n_0,FILTER_I_n_0,FILTER_I_n_0,FILTER_I_n_0,FILTER_I_n_0,FILTER_I_n_0,FILTER_I_n_1,FILTER_I_n_2,FILTER_I_n_3,FILTER_I_n_4,FILTER_I_n_5,FILTER_I_n_6,FILTER_I_n_7,FILTER_I_n_8,FILTER_I_n_9,FILTER_I_n_10,FILTER_I_n_11,FILTER_I_n_12,FILTER_I_n_13,FILTER_I_n_14,FILTER_I_n_15}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__12_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__12_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__12_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__12_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__12_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_1_out__11_n_106,p_1_out__11_n_107,p_1_out__11_n_108,p_1_out__11_n_109,p_1_out__11_n_110,p_1_out__11_n_111,p_1_out__11_n_112,p_1_out__11_n_113,p_1_out__11_n_114,p_1_out__11_n_115,p_1_out__11_n_116,p_1_out__11_n_117,p_1_out__11_n_118,p_1_out__11_n_119,p_1_out__11_n_120,p_1_out__11_n_121,p_1_out__11_n_122,p_1_out__11_n_123,p_1_out__11_n_124,p_1_out__11_n_125,p_1_out__11_n_126,p_1_out__11_n_127,p_1_out__11_n_128,p_1_out__11_n_129,p_1_out__11_n_130,p_1_out__11_n_131,p_1_out__11_n_132,p_1_out__11_n_133,p_1_out__11_n_134,p_1_out__11_n_135,p_1_out__11_n_136,p_1_out__11_n_137,p_1_out__11_n_138,p_1_out__11_n_139,p_1_out__11_n_140,p_1_out__11_n_141,p_1_out__11_n_142,p_1_out__11_n_143,p_1_out__11_n_144,p_1_out__11_n_145,p_1_out__11_n_146,p_1_out__11_n_147,p_1_out__11_n_148,p_1_out__11_n_149,p_1_out__11_n_150,p_1_out__11_n_151,p_1_out__11_n_152,p_1_out__11_n_153}),
        .PCOUT({p_1_out__12_n_106,p_1_out__12_n_107,p_1_out__12_n_108,p_1_out__12_n_109,p_1_out__12_n_110,p_1_out__12_n_111,p_1_out__12_n_112,p_1_out__12_n_113,p_1_out__12_n_114,p_1_out__12_n_115,p_1_out__12_n_116,p_1_out__12_n_117,p_1_out__12_n_118,p_1_out__12_n_119,p_1_out__12_n_120,p_1_out__12_n_121,p_1_out__12_n_122,p_1_out__12_n_123,p_1_out__12_n_124,p_1_out__12_n_125,p_1_out__12_n_126,p_1_out__12_n_127,p_1_out__12_n_128,p_1_out__12_n_129,p_1_out__12_n_130,p_1_out__12_n_131,p_1_out__12_n_132,p_1_out__12_n_133,p_1_out__12_n_134,p_1_out__12_n_135,p_1_out__12_n_136,p_1_out__12_n_137,p_1_out__12_n_138,p_1_out__12_n_139,p_1_out__12_n_140,p_1_out__12_n_141,p_1_out__12_n_142,p_1_out__12_n_143,p_1_out__12_n_144,p_1_out__12_n_145,p_1_out__12_n_146,p_1_out__12_n_147,p_1_out__12_n_148,p_1_out__12_n_149,p_1_out__12_n_150,p_1_out__12_n_151,p_1_out__12_n_152,p_1_out__12_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__12_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__12_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__13
       (.A({\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[14] ,\b1_data_reg_n_0_[13] ,\b1_data_reg_n_0_[12] ,\b1_data_reg_n_0_[11] ,\b1_data_reg_n_0_[10] ,\b1_data_reg_n_0_[9] ,\b1_data_reg_n_0_[8] ,\b1_data_reg_n_0_[7] ,\b1_data_reg_n_0_[6] ,\b1_data_reg_n_0_[5] ,\b1_data_reg_n_0_[4] ,\b1_data_reg_n_0_[3] ,\b1_data_reg_n_0_[2] ,\b1_data_reg_n_0_[1] ,\b1_data_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__13_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__13_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__13_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__13_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_I_n_288,FILTER_I_n_288,FILTER_I_n_288,FILTER_I_n_288,FILTER_I_n_288,FILTER_I_n_288,FILTER_I_n_288,FILTER_I_n_288,FILTER_I_n_288,FILTER_I_n_288,FILTER_I_n_288,FILTER_I_n_288,FILTER_I_n_289,FILTER_I_n_290,FILTER_I_n_291,FILTER_I_n_292,FILTER_I_n_293,FILTER_I_n_294,FILTER_I_n_295,FILTER_I_n_296,FILTER_I_n_297,FILTER_I_n_298,FILTER_I_n_299,FILTER_I_n_300,FILTER_I_n_301,FILTER_I_n_302,FILTER_I_n_303}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__13_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__13_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__13_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__13_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__13_PATTERNDETECT_UNCONNECTED),
        .PCIN({FILTER_I_n_768,FILTER_I_n_769,FILTER_I_n_770,FILTER_I_n_771,FILTER_I_n_772,FILTER_I_n_773,FILTER_I_n_774,FILTER_I_n_775,FILTER_I_n_776,FILTER_I_n_777,FILTER_I_n_778,FILTER_I_n_779,FILTER_I_n_780,FILTER_I_n_781,FILTER_I_n_782,FILTER_I_n_783,FILTER_I_n_784,FILTER_I_n_785,FILTER_I_n_786,FILTER_I_n_787,FILTER_I_n_788,FILTER_I_n_789,FILTER_I_n_790,FILTER_I_n_791,FILTER_I_n_792,FILTER_I_n_793,FILTER_I_n_794,FILTER_I_n_795,FILTER_I_n_796,FILTER_I_n_797,FILTER_I_n_798,FILTER_I_n_799,FILTER_I_n_800,FILTER_I_n_801,FILTER_I_n_802,FILTER_I_n_803,FILTER_I_n_804,FILTER_I_n_805,FILTER_I_n_806,FILTER_I_n_807,FILTER_I_n_808,FILTER_I_n_809,FILTER_I_n_810,FILTER_I_n_811,FILTER_I_n_812,FILTER_I_n_813,FILTER_I_n_814,FILTER_I_n_815}),
        .PCOUT({p_1_out__13_n_106,p_1_out__13_n_107,p_1_out__13_n_108,p_1_out__13_n_109,p_1_out__13_n_110,p_1_out__13_n_111,p_1_out__13_n_112,p_1_out__13_n_113,p_1_out__13_n_114,p_1_out__13_n_115,p_1_out__13_n_116,p_1_out__13_n_117,p_1_out__13_n_118,p_1_out__13_n_119,p_1_out__13_n_120,p_1_out__13_n_121,p_1_out__13_n_122,p_1_out__13_n_123,p_1_out__13_n_124,p_1_out__13_n_125,p_1_out__13_n_126,p_1_out__13_n_127,p_1_out__13_n_128,p_1_out__13_n_129,p_1_out__13_n_130,p_1_out__13_n_131,p_1_out__13_n_132,p_1_out__13_n_133,p_1_out__13_n_134,p_1_out__13_n_135,p_1_out__13_n_136,p_1_out__13_n_137,p_1_out__13_n_138,p_1_out__13_n_139,p_1_out__13_n_140,p_1_out__13_n_141,p_1_out__13_n_142,p_1_out__13_n_143,p_1_out__13_n_144,p_1_out__13_n_145,p_1_out__13_n_146,p_1_out__13_n_147,p_1_out__13_n_148,p_1_out__13_n_149,p_1_out__13_n_150,p_1_out__13_n_151,p_1_out__13_n_152,p_1_out__13_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__13_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__13_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__14
       (.A({FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_417,FILTER_I_n_418,FILTER_I_n_419,FILTER_I_n_420,FILTER_I_n_421,FILTER_I_n_422,FILTER_I_n_423,FILTER_I_n_424,FILTER_I_n_425,FILTER_I_n_426,FILTER_I_n_427,FILTER_I_n_428,FILTER_I_n_429,FILTER_I_n_430,FILTER_I_n_431}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__14_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__14_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__14_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__14_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_I_n_336,FILTER_I_n_336,FILTER_I_n_336,FILTER_I_n_336,FILTER_I_n_336,FILTER_I_n_336,FILTER_I_n_336,FILTER_I_n_336,FILTER_I_n_336,FILTER_I_n_336,FILTER_I_n_336,FILTER_I_n_336,FILTER_I_n_337,FILTER_I_n_338,FILTER_I_n_339,FILTER_I_n_340,FILTER_I_n_341,FILTER_I_n_342,FILTER_I_n_343,FILTER_I_n_344,FILTER_I_n_345,FILTER_I_n_346,FILTER_I_n_347,FILTER_I_n_348,FILTER_I_n_349,FILTER_I_n_350,FILTER_I_n_351}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__14_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__14_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__14_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__14_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__14_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_1_out__13_n_106,p_1_out__13_n_107,p_1_out__13_n_108,p_1_out__13_n_109,p_1_out__13_n_110,p_1_out__13_n_111,p_1_out__13_n_112,p_1_out__13_n_113,p_1_out__13_n_114,p_1_out__13_n_115,p_1_out__13_n_116,p_1_out__13_n_117,p_1_out__13_n_118,p_1_out__13_n_119,p_1_out__13_n_120,p_1_out__13_n_121,p_1_out__13_n_122,p_1_out__13_n_123,p_1_out__13_n_124,p_1_out__13_n_125,p_1_out__13_n_126,p_1_out__13_n_127,p_1_out__13_n_128,p_1_out__13_n_129,p_1_out__13_n_130,p_1_out__13_n_131,p_1_out__13_n_132,p_1_out__13_n_133,p_1_out__13_n_134,p_1_out__13_n_135,p_1_out__13_n_136,p_1_out__13_n_137,p_1_out__13_n_138,p_1_out__13_n_139,p_1_out__13_n_140,p_1_out__13_n_141,p_1_out__13_n_142,p_1_out__13_n_143,p_1_out__13_n_144,p_1_out__13_n_145,p_1_out__13_n_146,p_1_out__13_n_147,p_1_out__13_n_148,p_1_out__13_n_149,p_1_out__13_n_150,p_1_out__13_n_151,p_1_out__13_n_152,p_1_out__13_n_153}),
        .PCOUT({p_1_out__14_n_106,p_1_out__14_n_107,p_1_out__14_n_108,p_1_out__14_n_109,p_1_out__14_n_110,p_1_out__14_n_111,p_1_out__14_n_112,p_1_out__14_n_113,p_1_out__14_n_114,p_1_out__14_n_115,p_1_out__14_n_116,p_1_out__14_n_117,p_1_out__14_n_118,p_1_out__14_n_119,p_1_out__14_n_120,p_1_out__14_n_121,p_1_out__14_n_122,p_1_out__14_n_123,p_1_out__14_n_124,p_1_out__14_n_125,p_1_out__14_n_126,p_1_out__14_n_127,p_1_out__14_n_128,p_1_out__14_n_129,p_1_out__14_n_130,p_1_out__14_n_131,p_1_out__14_n_132,p_1_out__14_n_133,p_1_out__14_n_134,p_1_out__14_n_135,p_1_out__14_n_136,p_1_out__14_n_137,p_1_out__14_n_138,p_1_out__14_n_139,p_1_out__14_n_140,p_1_out__14_n_141,p_1_out__14_n_142,p_1_out__14_n_143,p_1_out__14_n_144,p_1_out__14_n_145,p_1_out__14_n_146,p_1_out__14_n_147,p_1_out__14_n_148,p_1_out__14_n_149,p_1_out__14_n_150,p_1_out__14_n_151,p_1_out__14_n_152,p_1_out__14_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__14_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__14_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__15
       (.A({\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[158] ,\b1_data_reg_n_0_[157] ,\b1_data_reg_n_0_[156] ,\b1_data_reg_n_0_[155] ,\b1_data_reg_n_0_[154] ,\b1_data_reg_n_0_[153] ,\b1_data_reg_n_0_[152] ,\b1_data_reg_n_0_[151] ,\b1_data_reg_n_0_[150] ,\b1_data_reg_n_0_[149] ,\b1_data_reg_n_0_[148] ,\b1_data_reg_n_0_[147] ,\b1_data_reg_n_0_[146] ,\b1_data_reg_n_0_[145] ,\b1_data_reg_n_0_[144] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__15_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__15_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__15_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__15_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_Q_n_304,FILTER_Q_n_304,FILTER_Q_n_304,FILTER_Q_n_304,FILTER_Q_n_304,FILTER_Q_n_304,FILTER_Q_n_304,FILTER_Q_n_304,FILTER_Q_n_304,FILTER_Q_n_304,FILTER_Q_n_304,FILTER_Q_n_304,FILTER_Q_n_305,FILTER_Q_n_306,FILTER_Q_n_307,FILTER_Q_n_308,FILTER_Q_n_309,FILTER_Q_n_310,FILTER_Q_n_311,FILTER_Q_n_312,FILTER_Q_n_313,FILTER_Q_n_314,FILTER_Q_n_315,FILTER_Q_n_316,FILTER_Q_n_317,FILTER_Q_n_318,FILTER_Q_n_319}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__15_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__15_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__15_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__15_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__15_PATTERNDETECT_UNCONNECTED),
        .PCIN({FILTER_Q_n_368,FILTER_Q_n_369,FILTER_Q_n_370,FILTER_Q_n_371,FILTER_Q_n_372,FILTER_Q_n_373,FILTER_Q_n_374,FILTER_Q_n_375,FILTER_Q_n_376,FILTER_Q_n_377,FILTER_Q_n_378,FILTER_Q_n_379,FILTER_Q_n_380,FILTER_Q_n_381,FILTER_Q_n_382,FILTER_Q_n_383,FILTER_Q_n_384,FILTER_Q_n_385,FILTER_Q_n_386,FILTER_Q_n_387,FILTER_Q_n_388,FILTER_Q_n_389,FILTER_Q_n_390,FILTER_Q_n_391,FILTER_Q_n_392,FILTER_Q_n_393,FILTER_Q_n_394,FILTER_Q_n_395,FILTER_Q_n_396,FILTER_Q_n_397,FILTER_Q_n_398,FILTER_Q_n_399,FILTER_Q_n_400,FILTER_Q_n_401,FILTER_Q_n_402,FILTER_Q_n_403,FILTER_Q_n_404,FILTER_Q_n_405,FILTER_Q_n_406,FILTER_Q_n_407,FILTER_Q_n_408,FILTER_Q_n_409,FILTER_Q_n_410,FILTER_Q_n_411,FILTER_Q_n_412,FILTER_Q_n_413,FILTER_Q_n_414,FILTER_Q_n_415}),
        .PCOUT({p_1_out__15_n_106,p_1_out__15_n_107,p_1_out__15_n_108,p_1_out__15_n_109,p_1_out__15_n_110,p_1_out__15_n_111,p_1_out__15_n_112,p_1_out__15_n_113,p_1_out__15_n_114,p_1_out__15_n_115,p_1_out__15_n_116,p_1_out__15_n_117,p_1_out__15_n_118,p_1_out__15_n_119,p_1_out__15_n_120,p_1_out__15_n_121,p_1_out__15_n_122,p_1_out__15_n_123,p_1_out__15_n_124,p_1_out__15_n_125,p_1_out__15_n_126,p_1_out__15_n_127,p_1_out__15_n_128,p_1_out__15_n_129,p_1_out__15_n_130,p_1_out__15_n_131,p_1_out__15_n_132,p_1_out__15_n_133,p_1_out__15_n_134,p_1_out__15_n_135,p_1_out__15_n_136,p_1_out__15_n_137,p_1_out__15_n_138,p_1_out__15_n_139,p_1_out__15_n_140,p_1_out__15_n_141,p_1_out__15_n_142,p_1_out__15_n_143,p_1_out__15_n_144,p_1_out__15_n_145,p_1_out__15_n_146,p_1_out__15_n_147,p_1_out__15_n_148,p_1_out__15_n_149,p_1_out__15_n_150,p_1_out__15_n_151,p_1_out__15_n_152,p_1_out__15_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__15_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__15_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__16
       (.A({FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_513,FILTER_Q_n_514,FILTER_Q_n_515,FILTER_Q_n_516,FILTER_Q_n_517,FILTER_Q_n_518,FILTER_Q_n_519,FILTER_Q_n_520,FILTER_Q_n_521,FILTER_Q_n_522,FILTER_Q_n_523,FILTER_Q_n_524,FILTER_Q_n_525,FILTER_Q_n_526,FILTER_Q_n_527}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__16_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__16_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__16_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__16_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_497,FILTER_Q_n_498,FILTER_Q_n_499,FILTER_Q_n_500,FILTER_Q_n_501,FILTER_Q_n_502,FILTER_Q_n_503,FILTER_Q_n_504,FILTER_Q_n_505,FILTER_Q_n_506,FILTER_Q_n_507,FILTER_Q_n_508,FILTER_Q_n_509,FILTER_Q_n_510,FILTER_Q_n_511}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__16_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__16_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__16_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__16_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__16_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_1_out__15_n_106,p_1_out__15_n_107,p_1_out__15_n_108,p_1_out__15_n_109,p_1_out__15_n_110,p_1_out__15_n_111,p_1_out__15_n_112,p_1_out__15_n_113,p_1_out__15_n_114,p_1_out__15_n_115,p_1_out__15_n_116,p_1_out__15_n_117,p_1_out__15_n_118,p_1_out__15_n_119,p_1_out__15_n_120,p_1_out__15_n_121,p_1_out__15_n_122,p_1_out__15_n_123,p_1_out__15_n_124,p_1_out__15_n_125,p_1_out__15_n_126,p_1_out__15_n_127,p_1_out__15_n_128,p_1_out__15_n_129,p_1_out__15_n_130,p_1_out__15_n_131,p_1_out__15_n_132,p_1_out__15_n_133,p_1_out__15_n_134,p_1_out__15_n_135,p_1_out__15_n_136,p_1_out__15_n_137,p_1_out__15_n_138,p_1_out__15_n_139,p_1_out__15_n_140,p_1_out__15_n_141,p_1_out__15_n_142,p_1_out__15_n_143,p_1_out__15_n_144,p_1_out__15_n_145,p_1_out__15_n_146,p_1_out__15_n_147,p_1_out__15_n_148,p_1_out__15_n_149,p_1_out__15_n_150,p_1_out__15_n_151,p_1_out__15_n_152,p_1_out__15_n_153}),
        .PCOUT({p_1_out__16_n_106,p_1_out__16_n_107,p_1_out__16_n_108,p_1_out__16_n_109,p_1_out__16_n_110,p_1_out__16_n_111,p_1_out__16_n_112,p_1_out__16_n_113,p_1_out__16_n_114,p_1_out__16_n_115,p_1_out__16_n_116,p_1_out__16_n_117,p_1_out__16_n_118,p_1_out__16_n_119,p_1_out__16_n_120,p_1_out__16_n_121,p_1_out__16_n_122,p_1_out__16_n_123,p_1_out__16_n_124,p_1_out__16_n_125,p_1_out__16_n_126,p_1_out__16_n_127,p_1_out__16_n_128,p_1_out__16_n_129,p_1_out__16_n_130,p_1_out__16_n_131,p_1_out__16_n_132,p_1_out__16_n_133,p_1_out__16_n_134,p_1_out__16_n_135,p_1_out__16_n_136,p_1_out__16_n_137,p_1_out__16_n_138,p_1_out__16_n_139,p_1_out__16_n_140,p_1_out__16_n_141,p_1_out__16_n_142,p_1_out__16_n_143,p_1_out__16_n_144,p_1_out__16_n_145,p_1_out__16_n_146,p_1_out__16_n_147,p_1_out__16_n_148,p_1_out__16_n_149,p_1_out__16_n_150,p_1_out__16_n_151,p_1_out__16_n_152,p_1_out__16_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__16_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__16_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__17
       (.A({FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_433,FILTER_Q_n_434,FILTER_Q_n_435,FILTER_Q_n_436,FILTER_Q_n_437,FILTER_Q_n_438,FILTER_Q_n_439,FILTER_Q_n_440,FILTER_Q_n_441,FILTER_Q_n_442,FILTER_Q_n_443,FILTER_Q_n_444,FILTER_Q_n_445,FILTER_Q_n_446,FILTER_Q_n_447}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__17_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__17_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__17_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__17_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_Q_n_320,FILTER_Q_n_320,FILTER_Q_n_320,FILTER_Q_n_320,FILTER_Q_n_320,FILTER_Q_n_320,FILTER_Q_n_320,FILTER_Q_n_320,FILTER_Q_n_320,FILTER_Q_n_320,FILTER_Q_n_320,FILTER_Q_n_320,FILTER_Q_n_321,FILTER_Q_n_322,FILTER_Q_n_323,FILTER_Q_n_324,FILTER_Q_n_325,FILTER_Q_n_326,FILTER_Q_n_327,FILTER_Q_n_328,FILTER_Q_n_329,FILTER_Q_n_330,FILTER_Q_n_331,FILTER_Q_n_332,FILTER_Q_n_333,FILTER_Q_n_334,FILTER_Q_n_335}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__17_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__17_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__17_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__17_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__17_PATTERNDETECT_UNCONNECTED),
        .PCIN({FILTER_Q_n_448,FILTER_Q_n_449,FILTER_Q_n_450,FILTER_Q_n_451,FILTER_Q_n_452,FILTER_Q_n_453,FILTER_Q_n_454,FILTER_Q_n_455,FILTER_Q_n_456,FILTER_Q_n_457,FILTER_Q_n_458,FILTER_Q_n_459,FILTER_Q_n_460,FILTER_Q_n_461,FILTER_Q_n_462,FILTER_Q_n_463,FILTER_Q_n_464,FILTER_Q_n_465,FILTER_Q_n_466,FILTER_Q_n_467,FILTER_Q_n_468,FILTER_Q_n_469,FILTER_Q_n_470,FILTER_Q_n_471,FILTER_Q_n_472,FILTER_Q_n_473,FILTER_Q_n_474,FILTER_Q_n_475,FILTER_Q_n_476,FILTER_Q_n_477,FILTER_Q_n_478,FILTER_Q_n_479,FILTER_Q_n_480,FILTER_Q_n_481,FILTER_Q_n_482,FILTER_Q_n_483,FILTER_Q_n_484,FILTER_Q_n_485,FILTER_Q_n_486,FILTER_Q_n_487,FILTER_Q_n_488,FILTER_Q_n_489,FILTER_Q_n_490,FILTER_Q_n_491,FILTER_Q_n_492,FILTER_Q_n_493,FILTER_Q_n_494,FILTER_Q_n_495}),
        .PCOUT({p_1_out__17_n_106,p_1_out__17_n_107,p_1_out__17_n_108,p_1_out__17_n_109,p_1_out__17_n_110,p_1_out__17_n_111,p_1_out__17_n_112,p_1_out__17_n_113,p_1_out__17_n_114,p_1_out__17_n_115,p_1_out__17_n_116,p_1_out__17_n_117,p_1_out__17_n_118,p_1_out__17_n_119,p_1_out__17_n_120,p_1_out__17_n_121,p_1_out__17_n_122,p_1_out__17_n_123,p_1_out__17_n_124,p_1_out__17_n_125,p_1_out__17_n_126,p_1_out__17_n_127,p_1_out__17_n_128,p_1_out__17_n_129,p_1_out__17_n_130,p_1_out__17_n_131,p_1_out__17_n_132,p_1_out__17_n_133,p_1_out__17_n_134,p_1_out__17_n_135,p_1_out__17_n_136,p_1_out__17_n_137,p_1_out__17_n_138,p_1_out__17_n_139,p_1_out__17_n_140,p_1_out__17_n_141,p_1_out__17_n_142,p_1_out__17_n_143,p_1_out__17_n_144,p_1_out__17_n_145,p_1_out__17_n_146,p_1_out__17_n_147,p_1_out__17_n_148,p_1_out__17_n_149,p_1_out__17_n_150,p_1_out__17_n_151,p_1_out__17_n_152,p_1_out__17_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__17_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__17_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__18
       (.A({\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[206] ,\b1_data_reg_n_0_[205] ,\b1_data_reg_n_0_[204] ,\b1_data_reg_n_0_[203] ,\b1_data_reg_n_0_[202] ,\b1_data_reg_n_0_[201] ,\b1_data_reg_n_0_[200] ,\b1_data_reg_n_0_[199] ,\b1_data_reg_n_0_[198] ,\b1_data_reg_n_0_[197] ,\b1_data_reg_n_0_[196] ,\b1_data_reg_n_0_[195] ,\b1_data_reg_n_0_[194] ,\b1_data_reg_n_0_[193] ,\b1_data_reg_n_0_[192] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__18_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__18_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__18_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__18_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[254] ,\b1_data_reg_n_0_[253] ,\b1_data_reg_n_0_[252] ,\b1_data_reg_n_0_[251] ,\b1_data_reg_n_0_[250] ,\b1_data_reg_n_0_[249] ,\b1_data_reg_n_0_[248] ,\b1_data_reg_n_0_[247] ,\b1_data_reg_n_0_[246] ,\b1_data_reg_n_0_[245] ,\b1_data_reg_n_0_[244] ,\b1_data_reg_n_0_[243] ,\b1_data_reg_n_0_[242] ,\b1_data_reg_n_0_[241] ,\b1_data_reg_n_0_[240] }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__18_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__18_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__18_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__18_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__18_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_1_out__17_n_106,p_1_out__17_n_107,p_1_out__17_n_108,p_1_out__17_n_109,p_1_out__17_n_110,p_1_out__17_n_111,p_1_out__17_n_112,p_1_out__17_n_113,p_1_out__17_n_114,p_1_out__17_n_115,p_1_out__17_n_116,p_1_out__17_n_117,p_1_out__17_n_118,p_1_out__17_n_119,p_1_out__17_n_120,p_1_out__17_n_121,p_1_out__17_n_122,p_1_out__17_n_123,p_1_out__17_n_124,p_1_out__17_n_125,p_1_out__17_n_126,p_1_out__17_n_127,p_1_out__17_n_128,p_1_out__17_n_129,p_1_out__17_n_130,p_1_out__17_n_131,p_1_out__17_n_132,p_1_out__17_n_133,p_1_out__17_n_134,p_1_out__17_n_135,p_1_out__17_n_136,p_1_out__17_n_137,p_1_out__17_n_138,p_1_out__17_n_139,p_1_out__17_n_140,p_1_out__17_n_141,p_1_out__17_n_142,p_1_out__17_n_143,p_1_out__17_n_144,p_1_out__17_n_145,p_1_out__17_n_146,p_1_out__17_n_147,p_1_out__17_n_148,p_1_out__17_n_149,p_1_out__17_n_150,p_1_out__17_n_151,p_1_out__17_n_152,p_1_out__17_n_153}),
        .PCOUT({p_1_out__18_n_106,p_1_out__18_n_107,p_1_out__18_n_108,p_1_out__18_n_109,p_1_out__18_n_110,p_1_out__18_n_111,p_1_out__18_n_112,p_1_out__18_n_113,p_1_out__18_n_114,p_1_out__18_n_115,p_1_out__18_n_116,p_1_out__18_n_117,p_1_out__18_n_118,p_1_out__18_n_119,p_1_out__18_n_120,p_1_out__18_n_121,p_1_out__18_n_122,p_1_out__18_n_123,p_1_out__18_n_124,p_1_out__18_n_125,p_1_out__18_n_126,p_1_out__18_n_127,p_1_out__18_n_128,p_1_out__18_n_129,p_1_out__18_n_130,p_1_out__18_n_131,p_1_out__18_n_132,p_1_out__18_n_133,p_1_out__18_n_134,p_1_out__18_n_135,p_1_out__18_n_136,p_1_out__18_n_137,p_1_out__18_n_138,p_1_out__18_n_139,p_1_out__18_n_140,p_1_out__18_n_141,p_1_out__18_n_142,p_1_out__18_n_143,p_1_out__18_n_144,p_1_out__18_n_145,p_1_out__18_n_146,p_1_out__18_n_147,p_1_out__18_n_148,p_1_out__18_n_149,p_1_out__18_n_150,p_1_out__18_n_151,p_1_out__18_n_152,p_1_out__18_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__18_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__18_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__19
       (.A({FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_513,FILTER_Q_n_514,FILTER_Q_n_515,FILTER_Q_n_516,FILTER_Q_n_517,FILTER_Q_n_518,FILTER_Q_n_519,FILTER_Q_n_520,FILTER_Q_n_521,FILTER_Q_n_522,FILTER_Q_n_523,FILTER_Q_n_524,FILTER_Q_n_525,FILTER_Q_n_526,FILTER_Q_n_527}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__19_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__19_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__19_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__19_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_Q_n_336,FILTER_Q_n_336,FILTER_Q_n_336,FILTER_Q_n_336,FILTER_Q_n_336,FILTER_Q_n_336,FILTER_Q_n_336,FILTER_Q_n_336,FILTER_Q_n_336,FILTER_Q_n_336,FILTER_Q_n_336,FILTER_Q_n_336,FILTER_Q_n_337,FILTER_Q_n_338,FILTER_Q_n_339,FILTER_Q_n_340,FILTER_Q_n_341,FILTER_Q_n_342,FILTER_Q_n_343,FILTER_Q_n_344,FILTER_Q_n_345,FILTER_Q_n_346,FILTER_Q_n_347,FILTER_Q_n_348,FILTER_Q_n_349,FILTER_Q_n_350,FILTER_Q_n_351}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__19_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__19_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__19_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__19_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__19_PATTERNDETECT_UNCONNECTED),
        .PCIN({FILTER_Q_n_528,FILTER_Q_n_529,FILTER_Q_n_530,FILTER_Q_n_531,FILTER_Q_n_532,FILTER_Q_n_533,FILTER_Q_n_534,FILTER_Q_n_535,FILTER_Q_n_536,FILTER_Q_n_537,FILTER_Q_n_538,FILTER_Q_n_539,FILTER_Q_n_540,FILTER_Q_n_541,FILTER_Q_n_542,FILTER_Q_n_543,FILTER_Q_n_544,FILTER_Q_n_545,FILTER_Q_n_546,FILTER_Q_n_547,FILTER_Q_n_548,FILTER_Q_n_549,FILTER_Q_n_550,FILTER_Q_n_551,FILTER_Q_n_552,FILTER_Q_n_553,FILTER_Q_n_554,FILTER_Q_n_555,FILTER_Q_n_556,FILTER_Q_n_557,FILTER_Q_n_558,FILTER_Q_n_559,FILTER_Q_n_560,FILTER_Q_n_561,FILTER_Q_n_562,FILTER_Q_n_563,FILTER_Q_n_564,FILTER_Q_n_565,FILTER_Q_n_566,FILTER_Q_n_567,FILTER_Q_n_568,FILTER_Q_n_569,FILTER_Q_n_570,FILTER_Q_n_571,FILTER_Q_n_572,FILTER_Q_n_573,FILTER_Q_n_574,FILTER_Q_n_575}),
        .PCOUT({p_1_out__19_n_106,p_1_out__19_n_107,p_1_out__19_n_108,p_1_out__19_n_109,p_1_out__19_n_110,p_1_out__19_n_111,p_1_out__19_n_112,p_1_out__19_n_113,p_1_out__19_n_114,p_1_out__19_n_115,p_1_out__19_n_116,p_1_out__19_n_117,p_1_out__19_n_118,p_1_out__19_n_119,p_1_out__19_n_120,p_1_out__19_n_121,p_1_out__19_n_122,p_1_out__19_n_123,p_1_out__19_n_124,p_1_out__19_n_125,p_1_out__19_n_126,p_1_out__19_n_127,p_1_out__19_n_128,p_1_out__19_n_129,p_1_out__19_n_130,p_1_out__19_n_131,p_1_out__19_n_132,p_1_out__19_n_133,p_1_out__19_n_134,p_1_out__19_n_135,p_1_out__19_n_136,p_1_out__19_n_137,p_1_out__19_n_138,p_1_out__19_n_139,p_1_out__19_n_140,p_1_out__19_n_141,p_1_out__19_n_142,p_1_out__19_n_143,p_1_out__19_n_144,p_1_out__19_n_145,p_1_out__19_n_146,p_1_out__19_n_147,p_1_out__19_n_148,p_1_out__19_n_149,p_1_out__19_n_150,p_1_out__19_n_151,p_1_out__19_n_152,p_1_out__19_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__19_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__19_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__2
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[126] ,\b1_data_reg_n_0_[125] ,\b1_data_reg_n_0_[124] ,\b1_data_reg_n_0_[123] ,\b1_data_reg_n_0_[122] ,\b1_data_reg_n_0_[121] ,\b1_data_reg_n_0_[120] ,\b1_data_reg_n_0_[119] ,\b1_data_reg_n_0_[118] ,\b1_data_reg_n_0_[117] ,\b1_data_reg_n_0_[116] ,\b1_data_reg_n_0_[115] ,\b1_data_reg_n_0_[114] ,\b1_data_reg_n_0_[113] ,\b1_data_reg_n_0_[112] }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__2_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__2_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_1_out__1_n_106,p_1_out__1_n_107,p_1_out__1_n_108,p_1_out__1_n_109,p_1_out__1_n_110,p_1_out__1_n_111,p_1_out__1_n_112,p_1_out__1_n_113,p_1_out__1_n_114,p_1_out__1_n_115,p_1_out__1_n_116,p_1_out__1_n_117,p_1_out__1_n_118,p_1_out__1_n_119,p_1_out__1_n_120,p_1_out__1_n_121,p_1_out__1_n_122,p_1_out__1_n_123,p_1_out__1_n_124,p_1_out__1_n_125,p_1_out__1_n_126,p_1_out__1_n_127,p_1_out__1_n_128,p_1_out__1_n_129,p_1_out__1_n_130,p_1_out__1_n_131,p_1_out__1_n_132,p_1_out__1_n_133,p_1_out__1_n_134,p_1_out__1_n_135,p_1_out__1_n_136,p_1_out__1_n_137,p_1_out__1_n_138,p_1_out__1_n_139,p_1_out__1_n_140,p_1_out__1_n_141,p_1_out__1_n_142,p_1_out__1_n_143,p_1_out__1_n_144,p_1_out__1_n_145,p_1_out__1_n_146,p_1_out__1_n_147,p_1_out__1_n_148,p_1_out__1_n_149,p_1_out__1_n_150,p_1_out__1_n_151,p_1_out__1_n_152,p_1_out__1_n_153}),
        .PCOUT({p_1_out__2_n_106,p_1_out__2_n_107,p_1_out__2_n_108,p_1_out__2_n_109,p_1_out__2_n_110,p_1_out__2_n_111,p_1_out__2_n_112,p_1_out__2_n_113,p_1_out__2_n_114,p_1_out__2_n_115,p_1_out__2_n_116,p_1_out__2_n_117,p_1_out__2_n_118,p_1_out__2_n_119,p_1_out__2_n_120,p_1_out__2_n_121,p_1_out__2_n_122,p_1_out__2_n_123,p_1_out__2_n_124,p_1_out__2_n_125,p_1_out__2_n_126,p_1_out__2_n_127,p_1_out__2_n_128,p_1_out__2_n_129,p_1_out__2_n_130,p_1_out__2_n_131,p_1_out__2_n_132,p_1_out__2_n_133,p_1_out__2_n_134,p_1_out__2_n_135,p_1_out__2_n_136,p_1_out__2_n_137,p_1_out__2_n_138,p_1_out__2_n_139,p_1_out__2_n_140,p_1_out__2_n_141,p_1_out__2_n_142,p_1_out__2_n_143,p_1_out__2_n_144,p_1_out__2_n_145,p_1_out__2_n_146,p_1_out__2_n_147,p_1_out__2_n_148,p_1_out__2_n_149,p_1_out__2_n_150,p_1_out__2_n_151,p_1_out__2_n_152,p_1_out__2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__2_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__20
       (.A({\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[142] ,\b1_data_reg_n_0_[141] ,\b1_data_reg_n_0_[140] ,\b1_data_reg_n_0_[139] ,\b1_data_reg_n_0_[138] ,\b1_data_reg_n_0_[137] ,\b1_data_reg_n_0_[136] ,\b1_data_reg_n_0_[135] ,\b1_data_reg_n_0_[134] ,\b1_data_reg_n_0_[133] ,\b1_data_reg_n_0_[132] ,\b1_data_reg_n_0_[131] ,\b1_data_reg_n_0_[130] ,\b1_data_reg_n_0_[129] ,\b1_data_reg_n_0_[128] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__20_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__20_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__20_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__20_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_417,FILTER_Q_n_418,FILTER_Q_n_419,FILTER_Q_n_420,FILTER_Q_n_421,FILTER_Q_n_422,FILTER_Q_n_423,FILTER_Q_n_424,FILTER_Q_n_425,FILTER_Q_n_426,FILTER_Q_n_427,FILTER_Q_n_428,FILTER_Q_n_429,FILTER_Q_n_430,FILTER_Q_n_431}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__20_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__20_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__20_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__20_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__20_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_1_out__19_n_106,p_1_out__19_n_107,p_1_out__19_n_108,p_1_out__19_n_109,p_1_out__19_n_110,p_1_out__19_n_111,p_1_out__19_n_112,p_1_out__19_n_113,p_1_out__19_n_114,p_1_out__19_n_115,p_1_out__19_n_116,p_1_out__19_n_117,p_1_out__19_n_118,p_1_out__19_n_119,p_1_out__19_n_120,p_1_out__19_n_121,p_1_out__19_n_122,p_1_out__19_n_123,p_1_out__19_n_124,p_1_out__19_n_125,p_1_out__19_n_126,p_1_out__19_n_127,p_1_out__19_n_128,p_1_out__19_n_129,p_1_out__19_n_130,p_1_out__19_n_131,p_1_out__19_n_132,p_1_out__19_n_133,p_1_out__19_n_134,p_1_out__19_n_135,p_1_out__19_n_136,p_1_out__19_n_137,p_1_out__19_n_138,p_1_out__19_n_139,p_1_out__19_n_140,p_1_out__19_n_141,p_1_out__19_n_142,p_1_out__19_n_143,p_1_out__19_n_144,p_1_out__19_n_145,p_1_out__19_n_146,p_1_out__19_n_147,p_1_out__19_n_148,p_1_out__19_n_149,p_1_out__19_n_150,p_1_out__19_n_151,p_1_out__19_n_152,p_1_out__19_n_153}),
        .PCOUT({p_1_out__20_n_106,p_1_out__20_n_107,p_1_out__20_n_108,p_1_out__20_n_109,p_1_out__20_n_110,p_1_out__20_n_111,p_1_out__20_n_112,p_1_out__20_n_113,p_1_out__20_n_114,p_1_out__20_n_115,p_1_out__20_n_116,p_1_out__20_n_117,p_1_out__20_n_118,p_1_out__20_n_119,p_1_out__20_n_120,p_1_out__20_n_121,p_1_out__20_n_122,p_1_out__20_n_123,p_1_out__20_n_124,p_1_out__20_n_125,p_1_out__20_n_126,p_1_out__20_n_127,p_1_out__20_n_128,p_1_out__20_n_129,p_1_out__20_n_130,p_1_out__20_n_131,p_1_out__20_n_132,p_1_out__20_n_133,p_1_out__20_n_134,p_1_out__20_n_135,p_1_out__20_n_136,p_1_out__20_n_137,p_1_out__20_n_138,p_1_out__20_n_139,p_1_out__20_n_140,p_1_out__20_n_141,p_1_out__20_n_142,p_1_out__20_n_143,p_1_out__20_n_144,p_1_out__20_n_145,p_1_out__20_n_146,p_1_out__20_n_147,p_1_out__20_n_148,p_1_out__20_n_149,p_1_out__20_n_150,p_1_out__20_n_151,p_1_out__20_n_152,p_1_out__20_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__20_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__20_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__21
       (.A({FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_512,FILTER_Q_n_513,FILTER_Q_n_514,FILTER_Q_n_515,FILTER_Q_n_516,FILTER_Q_n_517,FILTER_Q_n_518,FILTER_Q_n_519,FILTER_Q_n_520,FILTER_Q_n_521,FILTER_Q_n_522,FILTER_Q_n_523,FILTER_Q_n_524,FILTER_Q_n_525,FILTER_Q_n_526,FILTER_Q_n_527}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__21_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__21_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__21_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__21_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[207] ,\b1_data_reg_n_0_[206] ,\b1_data_reg_n_0_[205] ,\b1_data_reg_n_0_[204] ,\b1_data_reg_n_0_[203] ,\b1_data_reg_n_0_[202] ,\b1_data_reg_n_0_[201] ,\b1_data_reg_n_0_[200] ,\b1_data_reg_n_0_[199] ,\b1_data_reg_n_0_[198] ,\b1_data_reg_n_0_[197] ,\b1_data_reg_n_0_[196] ,\b1_data_reg_n_0_[195] ,\b1_data_reg_n_0_[194] ,\b1_data_reg_n_0_[193] ,\b1_data_reg_n_0_[192] }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__21_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__21_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__21_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__21_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__21_PATTERNDETECT_UNCONNECTED),
        .PCIN({FILTER_Q_n_576,FILTER_Q_n_577,FILTER_Q_n_578,FILTER_Q_n_579,FILTER_Q_n_580,FILTER_Q_n_581,FILTER_Q_n_582,FILTER_Q_n_583,FILTER_Q_n_584,FILTER_Q_n_585,FILTER_Q_n_586,FILTER_Q_n_587,FILTER_Q_n_588,FILTER_Q_n_589,FILTER_Q_n_590,FILTER_Q_n_591,FILTER_Q_n_592,FILTER_Q_n_593,FILTER_Q_n_594,FILTER_Q_n_595,FILTER_Q_n_596,FILTER_Q_n_597,FILTER_Q_n_598,FILTER_Q_n_599,FILTER_Q_n_600,FILTER_Q_n_601,FILTER_Q_n_602,FILTER_Q_n_603,FILTER_Q_n_604,FILTER_Q_n_605,FILTER_Q_n_606,FILTER_Q_n_607,FILTER_Q_n_608,FILTER_Q_n_609,FILTER_Q_n_610,FILTER_Q_n_611,FILTER_Q_n_612,FILTER_Q_n_613,FILTER_Q_n_614,FILTER_Q_n_615,FILTER_Q_n_616,FILTER_Q_n_617,FILTER_Q_n_618,FILTER_Q_n_619,FILTER_Q_n_620,FILTER_Q_n_621,FILTER_Q_n_622,FILTER_Q_n_623}),
        .PCOUT({p_1_out__21_n_106,p_1_out__21_n_107,p_1_out__21_n_108,p_1_out__21_n_109,p_1_out__21_n_110,p_1_out__21_n_111,p_1_out__21_n_112,p_1_out__21_n_113,p_1_out__21_n_114,p_1_out__21_n_115,p_1_out__21_n_116,p_1_out__21_n_117,p_1_out__21_n_118,p_1_out__21_n_119,p_1_out__21_n_120,p_1_out__21_n_121,p_1_out__21_n_122,p_1_out__21_n_123,p_1_out__21_n_124,p_1_out__21_n_125,p_1_out__21_n_126,p_1_out__21_n_127,p_1_out__21_n_128,p_1_out__21_n_129,p_1_out__21_n_130,p_1_out__21_n_131,p_1_out__21_n_132,p_1_out__21_n_133,p_1_out__21_n_134,p_1_out__21_n_135,p_1_out__21_n_136,p_1_out__21_n_137,p_1_out__21_n_138,p_1_out__21_n_139,p_1_out__21_n_140,p_1_out__21_n_141,p_1_out__21_n_142,p_1_out__21_n_143,p_1_out__21_n_144,p_1_out__21_n_145,p_1_out__21_n_146,p_1_out__21_n_147,p_1_out__21_n_148,p_1_out__21_n_149,p_1_out__21_n_150,p_1_out__21_n_151,p_1_out__21_n_152,p_1_out__21_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__21_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__21_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__22
       (.A({FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_497,FILTER_Q_n_498,FILTER_Q_n_499,FILTER_Q_n_500,FILTER_Q_n_501,FILTER_Q_n_502,FILTER_Q_n_503,FILTER_Q_n_504,FILTER_Q_n_505,FILTER_Q_n_506,FILTER_Q_n_507,FILTER_Q_n_508,FILTER_Q_n_509,FILTER_Q_n_510,FILTER_Q_n_511}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__22_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__22_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__22_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__22_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_Q_n_320,FILTER_Q_n_320,FILTER_Q_n_320,FILTER_Q_n_320,FILTER_Q_n_320,FILTER_Q_n_320,FILTER_Q_n_320,FILTER_Q_n_320,FILTER_Q_n_320,FILTER_Q_n_320,FILTER_Q_n_320,FILTER_Q_n_320,FILTER_Q_n_321,FILTER_Q_n_322,FILTER_Q_n_323,FILTER_Q_n_324,FILTER_Q_n_325,FILTER_Q_n_326,FILTER_Q_n_327,FILTER_Q_n_328,FILTER_Q_n_329,FILTER_Q_n_330,FILTER_Q_n_331,FILTER_Q_n_332,FILTER_Q_n_333,FILTER_Q_n_334,FILTER_Q_n_335}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__22_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__22_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__22_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__22_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__22_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_1_out__21_n_106,p_1_out__21_n_107,p_1_out__21_n_108,p_1_out__21_n_109,p_1_out__21_n_110,p_1_out__21_n_111,p_1_out__21_n_112,p_1_out__21_n_113,p_1_out__21_n_114,p_1_out__21_n_115,p_1_out__21_n_116,p_1_out__21_n_117,p_1_out__21_n_118,p_1_out__21_n_119,p_1_out__21_n_120,p_1_out__21_n_121,p_1_out__21_n_122,p_1_out__21_n_123,p_1_out__21_n_124,p_1_out__21_n_125,p_1_out__21_n_126,p_1_out__21_n_127,p_1_out__21_n_128,p_1_out__21_n_129,p_1_out__21_n_130,p_1_out__21_n_131,p_1_out__21_n_132,p_1_out__21_n_133,p_1_out__21_n_134,p_1_out__21_n_135,p_1_out__21_n_136,p_1_out__21_n_137,p_1_out__21_n_138,p_1_out__21_n_139,p_1_out__21_n_140,p_1_out__21_n_141,p_1_out__21_n_142,p_1_out__21_n_143,p_1_out__21_n_144,p_1_out__21_n_145,p_1_out__21_n_146,p_1_out__21_n_147,p_1_out__21_n_148,p_1_out__21_n_149,p_1_out__21_n_150,p_1_out__21_n_151,p_1_out__21_n_152,p_1_out__21_n_153}),
        .PCOUT({p_1_out__22_n_106,p_1_out__22_n_107,p_1_out__22_n_108,p_1_out__22_n_109,p_1_out__22_n_110,p_1_out__22_n_111,p_1_out__22_n_112,p_1_out__22_n_113,p_1_out__22_n_114,p_1_out__22_n_115,p_1_out__22_n_116,p_1_out__22_n_117,p_1_out__22_n_118,p_1_out__22_n_119,p_1_out__22_n_120,p_1_out__22_n_121,p_1_out__22_n_122,p_1_out__22_n_123,p_1_out__22_n_124,p_1_out__22_n_125,p_1_out__22_n_126,p_1_out__22_n_127,p_1_out__22_n_128,p_1_out__22_n_129,p_1_out__22_n_130,p_1_out__22_n_131,p_1_out__22_n_132,p_1_out__22_n_133,p_1_out__22_n_134,p_1_out__22_n_135,p_1_out__22_n_136,p_1_out__22_n_137,p_1_out__22_n_138,p_1_out__22_n_139,p_1_out__22_n_140,p_1_out__22_n_141,p_1_out__22_n_142,p_1_out__22_n_143,p_1_out__22_n_144,p_1_out__22_n_145,p_1_out__22_n_146,p_1_out__22_n_147,p_1_out__22_n_148,p_1_out__22_n_149,p_1_out__22_n_150,p_1_out__22_n_151,p_1_out__22_n_152,p_1_out__22_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__22_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__22_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__23
       (.A({FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_417,FILTER_Q_n_418,FILTER_Q_n_419,FILTER_Q_n_420,FILTER_Q_n_421,FILTER_Q_n_422,FILTER_Q_n_423,FILTER_Q_n_424,FILTER_Q_n_425,FILTER_Q_n_426,FILTER_Q_n_427,FILTER_Q_n_428,FILTER_Q_n_429,FILTER_Q_n_430,FILTER_Q_n_431}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__23_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__23_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__23_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__23_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_Q_n_0,FILTER_Q_n_0,FILTER_Q_n_0,FILTER_Q_n_0,FILTER_Q_n_0,FILTER_Q_n_0,FILTER_Q_n_0,FILTER_Q_n_0,FILTER_Q_n_0,FILTER_Q_n_0,FILTER_Q_n_0,FILTER_Q_n_0,FILTER_Q_n_1,FILTER_Q_n_2,FILTER_Q_n_3,FILTER_Q_n_4,FILTER_Q_n_5,FILTER_Q_n_6,FILTER_Q_n_7,FILTER_Q_n_8,FILTER_Q_n_9,FILTER_Q_n_10,FILTER_Q_n_11,FILTER_Q_n_12,FILTER_Q_n_13,FILTER_Q_n_14,FILTER_Q_n_15}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__23_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__23_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__23_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__23_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__23_PATTERNDETECT_UNCONNECTED),
        .PCIN({FILTER_Q_n_624,FILTER_Q_n_625,FILTER_Q_n_626,FILTER_Q_n_627,FILTER_Q_n_628,FILTER_Q_n_629,FILTER_Q_n_630,FILTER_Q_n_631,FILTER_Q_n_632,FILTER_Q_n_633,FILTER_Q_n_634,FILTER_Q_n_635,FILTER_Q_n_636,FILTER_Q_n_637,FILTER_Q_n_638,FILTER_Q_n_639,FILTER_Q_n_640,FILTER_Q_n_641,FILTER_Q_n_642,FILTER_Q_n_643,FILTER_Q_n_644,FILTER_Q_n_645,FILTER_Q_n_646,FILTER_Q_n_647,FILTER_Q_n_648,FILTER_Q_n_649,FILTER_Q_n_650,FILTER_Q_n_651,FILTER_Q_n_652,FILTER_Q_n_653,FILTER_Q_n_654,FILTER_Q_n_655,FILTER_Q_n_656,FILTER_Q_n_657,FILTER_Q_n_658,FILTER_Q_n_659,FILTER_Q_n_660,FILTER_Q_n_661,FILTER_Q_n_662,FILTER_Q_n_663,FILTER_Q_n_664,FILTER_Q_n_665,FILTER_Q_n_666,FILTER_Q_n_667,FILTER_Q_n_668,FILTER_Q_n_669,FILTER_Q_n_670,FILTER_Q_n_671}),
        .PCOUT({p_1_out__23_n_106,p_1_out__23_n_107,p_1_out__23_n_108,p_1_out__23_n_109,p_1_out__23_n_110,p_1_out__23_n_111,p_1_out__23_n_112,p_1_out__23_n_113,p_1_out__23_n_114,p_1_out__23_n_115,p_1_out__23_n_116,p_1_out__23_n_117,p_1_out__23_n_118,p_1_out__23_n_119,p_1_out__23_n_120,p_1_out__23_n_121,p_1_out__23_n_122,p_1_out__23_n_123,p_1_out__23_n_124,p_1_out__23_n_125,p_1_out__23_n_126,p_1_out__23_n_127,p_1_out__23_n_128,p_1_out__23_n_129,p_1_out__23_n_130,p_1_out__23_n_131,p_1_out__23_n_132,p_1_out__23_n_133,p_1_out__23_n_134,p_1_out__23_n_135,p_1_out__23_n_136,p_1_out__23_n_137,p_1_out__23_n_138,p_1_out__23_n_139,p_1_out__23_n_140,p_1_out__23_n_141,p_1_out__23_n_142,p_1_out__23_n_143,p_1_out__23_n_144,p_1_out__23_n_145,p_1_out__23_n_146,p_1_out__23_n_147,p_1_out__23_n_148,p_1_out__23_n_149,p_1_out__23_n_150,p_1_out__23_n_151,p_1_out__23_n_152,p_1_out__23_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__23_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__23_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__24
       (.A({FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_432,FILTER_Q_n_433,FILTER_Q_n_434,FILTER_Q_n_435,FILTER_Q_n_436,FILTER_Q_n_437,FILTER_Q_n_438,FILTER_Q_n_439,FILTER_Q_n_440,FILTER_Q_n_441,FILTER_Q_n_442,FILTER_Q_n_443,FILTER_Q_n_444,FILTER_Q_n_445,FILTER_Q_n_446,FILTER_Q_n_447}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__24_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__24_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__24_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__24_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[254] ,\b1_data_reg_n_0_[253] ,\b1_data_reg_n_0_[252] ,\b1_data_reg_n_0_[251] ,\b1_data_reg_n_0_[250] ,\b1_data_reg_n_0_[249] ,\b1_data_reg_n_0_[248] ,\b1_data_reg_n_0_[247] ,\b1_data_reg_n_0_[246] ,\b1_data_reg_n_0_[245] ,\b1_data_reg_n_0_[244] ,\b1_data_reg_n_0_[243] ,\b1_data_reg_n_0_[242] ,\b1_data_reg_n_0_[241] ,\b1_data_reg_n_0_[240] }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__24_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__24_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__24_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__24_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__24_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_1_out__23_n_106,p_1_out__23_n_107,p_1_out__23_n_108,p_1_out__23_n_109,p_1_out__23_n_110,p_1_out__23_n_111,p_1_out__23_n_112,p_1_out__23_n_113,p_1_out__23_n_114,p_1_out__23_n_115,p_1_out__23_n_116,p_1_out__23_n_117,p_1_out__23_n_118,p_1_out__23_n_119,p_1_out__23_n_120,p_1_out__23_n_121,p_1_out__23_n_122,p_1_out__23_n_123,p_1_out__23_n_124,p_1_out__23_n_125,p_1_out__23_n_126,p_1_out__23_n_127,p_1_out__23_n_128,p_1_out__23_n_129,p_1_out__23_n_130,p_1_out__23_n_131,p_1_out__23_n_132,p_1_out__23_n_133,p_1_out__23_n_134,p_1_out__23_n_135,p_1_out__23_n_136,p_1_out__23_n_137,p_1_out__23_n_138,p_1_out__23_n_139,p_1_out__23_n_140,p_1_out__23_n_141,p_1_out__23_n_142,p_1_out__23_n_143,p_1_out__23_n_144,p_1_out__23_n_145,p_1_out__23_n_146,p_1_out__23_n_147,p_1_out__23_n_148,p_1_out__23_n_149,p_1_out__23_n_150,p_1_out__23_n_151,p_1_out__23_n_152,p_1_out__23_n_153}),
        .PCOUT({p_1_out__24_n_106,p_1_out__24_n_107,p_1_out__24_n_108,p_1_out__24_n_109,p_1_out__24_n_110,p_1_out__24_n_111,p_1_out__24_n_112,p_1_out__24_n_113,p_1_out__24_n_114,p_1_out__24_n_115,p_1_out__24_n_116,p_1_out__24_n_117,p_1_out__24_n_118,p_1_out__24_n_119,p_1_out__24_n_120,p_1_out__24_n_121,p_1_out__24_n_122,p_1_out__24_n_123,p_1_out__24_n_124,p_1_out__24_n_125,p_1_out__24_n_126,p_1_out__24_n_127,p_1_out__24_n_128,p_1_out__24_n_129,p_1_out__24_n_130,p_1_out__24_n_131,p_1_out__24_n_132,p_1_out__24_n_133,p_1_out__24_n_134,p_1_out__24_n_135,p_1_out__24_n_136,p_1_out__24_n_137,p_1_out__24_n_138,p_1_out__24_n_139,p_1_out__24_n_140,p_1_out__24_n_141,p_1_out__24_n_142,p_1_out__24_n_143,p_1_out__24_n_144,p_1_out__24_n_145,p_1_out__24_n_146,p_1_out__24_n_147,p_1_out__24_n_148,p_1_out__24_n_149,p_1_out__24_n_150,p_1_out__24_n_151,p_1_out__24_n_152,p_1_out__24_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__24_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__24_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__25
       (.A({FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_497,FILTER_Q_n_498,FILTER_Q_n_499,FILTER_Q_n_500,FILTER_Q_n_501,FILTER_Q_n_502,FILTER_Q_n_503,FILTER_Q_n_504,FILTER_Q_n_505,FILTER_Q_n_506,FILTER_Q_n_507,FILTER_Q_n_508,FILTER_Q_n_509,FILTER_Q_n_510,FILTER_Q_n_511}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__25_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__25_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__25_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__25_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_Q_n_272,FILTER_Q_n_272,FILTER_Q_n_272,FILTER_Q_n_272,FILTER_Q_n_272,FILTER_Q_n_272,FILTER_Q_n_272,FILTER_Q_n_272,FILTER_Q_n_272,FILTER_Q_n_272,FILTER_Q_n_272,FILTER_Q_n_272,FILTER_Q_n_273,FILTER_Q_n_274,FILTER_Q_n_275,FILTER_Q_n_276,FILTER_Q_n_277,FILTER_Q_n_278,FILTER_Q_n_279,FILTER_Q_n_280,FILTER_Q_n_281,FILTER_Q_n_282,FILTER_Q_n_283,FILTER_Q_n_284,FILTER_Q_n_285,FILTER_Q_n_286,FILTER_Q_n_287}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__25_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__25_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__25_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__25_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__25_PATTERNDETECT_UNCONNECTED),
        .PCIN({FILTER_Q_n_672,FILTER_Q_n_673,FILTER_Q_n_674,FILTER_Q_n_675,FILTER_Q_n_676,FILTER_Q_n_677,FILTER_Q_n_678,FILTER_Q_n_679,FILTER_Q_n_680,FILTER_Q_n_681,FILTER_Q_n_682,FILTER_Q_n_683,FILTER_Q_n_684,FILTER_Q_n_685,FILTER_Q_n_686,FILTER_Q_n_687,FILTER_Q_n_688,FILTER_Q_n_689,FILTER_Q_n_690,FILTER_Q_n_691,FILTER_Q_n_692,FILTER_Q_n_693,FILTER_Q_n_694,FILTER_Q_n_695,FILTER_Q_n_696,FILTER_Q_n_697,FILTER_Q_n_698,FILTER_Q_n_699,FILTER_Q_n_700,FILTER_Q_n_701,FILTER_Q_n_702,FILTER_Q_n_703,FILTER_Q_n_704,FILTER_Q_n_705,FILTER_Q_n_706,FILTER_Q_n_707,FILTER_Q_n_708,FILTER_Q_n_709,FILTER_Q_n_710,FILTER_Q_n_711,FILTER_Q_n_712,FILTER_Q_n_713,FILTER_Q_n_714,FILTER_Q_n_715,FILTER_Q_n_716,FILTER_Q_n_717,FILTER_Q_n_718,FILTER_Q_n_719}),
        .PCOUT({p_1_out__25_n_106,p_1_out__25_n_107,p_1_out__25_n_108,p_1_out__25_n_109,p_1_out__25_n_110,p_1_out__25_n_111,p_1_out__25_n_112,p_1_out__25_n_113,p_1_out__25_n_114,p_1_out__25_n_115,p_1_out__25_n_116,p_1_out__25_n_117,p_1_out__25_n_118,p_1_out__25_n_119,p_1_out__25_n_120,p_1_out__25_n_121,p_1_out__25_n_122,p_1_out__25_n_123,p_1_out__25_n_124,p_1_out__25_n_125,p_1_out__25_n_126,p_1_out__25_n_127,p_1_out__25_n_128,p_1_out__25_n_129,p_1_out__25_n_130,p_1_out__25_n_131,p_1_out__25_n_132,p_1_out__25_n_133,p_1_out__25_n_134,p_1_out__25_n_135,p_1_out__25_n_136,p_1_out__25_n_137,p_1_out__25_n_138,p_1_out__25_n_139,p_1_out__25_n_140,p_1_out__25_n_141,p_1_out__25_n_142,p_1_out__25_n_143,p_1_out__25_n_144,p_1_out__25_n_145,p_1_out__25_n_146,p_1_out__25_n_147,p_1_out__25_n_148,p_1_out__25_n_149,p_1_out__25_n_150,p_1_out__25_n_151,p_1_out__25_n_152,p_1_out__25_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__25_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__25_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__26
       (.A({\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[142] ,\b1_data_reg_n_0_[141] ,\b1_data_reg_n_0_[140] ,\b1_data_reg_n_0_[139] ,\b1_data_reg_n_0_[138] ,\b1_data_reg_n_0_[137] ,\b1_data_reg_n_0_[136] ,\b1_data_reg_n_0_[135] ,\b1_data_reg_n_0_[134] ,\b1_data_reg_n_0_[133] ,\b1_data_reg_n_0_[132] ,\b1_data_reg_n_0_[131] ,\b1_data_reg_n_0_[130] ,\b1_data_reg_n_0_[129] ,\b1_data_reg_n_0_[128] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__26_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__26_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__26_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__26_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_Q_n_352,FILTER_Q_n_352,FILTER_Q_n_352,FILTER_Q_n_352,FILTER_Q_n_352,FILTER_Q_n_352,FILTER_Q_n_352,FILTER_Q_n_352,FILTER_Q_n_352,FILTER_Q_n_352,FILTER_Q_n_352,FILTER_Q_n_352,FILTER_Q_n_353,FILTER_Q_n_354,FILTER_Q_n_355,FILTER_Q_n_356,FILTER_Q_n_357,FILTER_Q_n_358,FILTER_Q_n_359,FILTER_Q_n_360,FILTER_Q_n_361,FILTER_Q_n_362,FILTER_Q_n_363,FILTER_Q_n_364,FILTER_Q_n_365,FILTER_Q_n_366,FILTER_Q_n_367}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__26_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__26_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__26_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__26_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__26_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_1_out__25_n_106,p_1_out__25_n_107,p_1_out__25_n_108,p_1_out__25_n_109,p_1_out__25_n_110,p_1_out__25_n_111,p_1_out__25_n_112,p_1_out__25_n_113,p_1_out__25_n_114,p_1_out__25_n_115,p_1_out__25_n_116,p_1_out__25_n_117,p_1_out__25_n_118,p_1_out__25_n_119,p_1_out__25_n_120,p_1_out__25_n_121,p_1_out__25_n_122,p_1_out__25_n_123,p_1_out__25_n_124,p_1_out__25_n_125,p_1_out__25_n_126,p_1_out__25_n_127,p_1_out__25_n_128,p_1_out__25_n_129,p_1_out__25_n_130,p_1_out__25_n_131,p_1_out__25_n_132,p_1_out__25_n_133,p_1_out__25_n_134,p_1_out__25_n_135,p_1_out__25_n_136,p_1_out__25_n_137,p_1_out__25_n_138,p_1_out__25_n_139,p_1_out__25_n_140,p_1_out__25_n_141,p_1_out__25_n_142,p_1_out__25_n_143,p_1_out__25_n_144,p_1_out__25_n_145,p_1_out__25_n_146,p_1_out__25_n_147,p_1_out__25_n_148,p_1_out__25_n_149,p_1_out__25_n_150,p_1_out__25_n_151,p_1_out__25_n_152,p_1_out__25_n_153}),
        .PCOUT({p_1_out__26_n_106,p_1_out__26_n_107,p_1_out__26_n_108,p_1_out__26_n_109,p_1_out__26_n_110,p_1_out__26_n_111,p_1_out__26_n_112,p_1_out__26_n_113,p_1_out__26_n_114,p_1_out__26_n_115,p_1_out__26_n_116,p_1_out__26_n_117,p_1_out__26_n_118,p_1_out__26_n_119,p_1_out__26_n_120,p_1_out__26_n_121,p_1_out__26_n_122,p_1_out__26_n_123,p_1_out__26_n_124,p_1_out__26_n_125,p_1_out__26_n_126,p_1_out__26_n_127,p_1_out__26_n_128,p_1_out__26_n_129,p_1_out__26_n_130,p_1_out__26_n_131,p_1_out__26_n_132,p_1_out__26_n_133,p_1_out__26_n_134,p_1_out__26_n_135,p_1_out__26_n_136,p_1_out__26_n_137,p_1_out__26_n_138,p_1_out__26_n_139,p_1_out__26_n_140,p_1_out__26_n_141,p_1_out__26_n_142,p_1_out__26_n_143,p_1_out__26_n_144,p_1_out__26_n_145,p_1_out__26_n_146,p_1_out__26_n_147,p_1_out__26_n_148,p_1_out__26_n_149,p_1_out__26_n_150,p_1_out__26_n_151,p_1_out__26_n_152,p_1_out__26_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__26_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__26_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__27
       (.A({FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_496,FILTER_Q_n_497,FILTER_Q_n_498,FILTER_Q_n_499,FILTER_Q_n_500,FILTER_Q_n_501,FILTER_Q_n_502,FILTER_Q_n_503,FILTER_Q_n_504,FILTER_Q_n_505,FILTER_Q_n_506,FILTER_Q_n_507,FILTER_Q_n_508,FILTER_Q_n_509,FILTER_Q_n_510,FILTER_Q_n_511}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__27_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__27_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__27_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__27_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[255] ,\b1_data_reg_n_0_[254] ,\b1_data_reg_n_0_[253] ,\b1_data_reg_n_0_[252] ,\b1_data_reg_n_0_[251] ,\b1_data_reg_n_0_[250] ,\b1_data_reg_n_0_[249] ,\b1_data_reg_n_0_[248] ,\b1_data_reg_n_0_[247] ,\b1_data_reg_n_0_[246] ,\b1_data_reg_n_0_[245] ,\b1_data_reg_n_0_[244] ,\b1_data_reg_n_0_[243] ,\b1_data_reg_n_0_[242] ,\b1_data_reg_n_0_[241] ,\b1_data_reg_n_0_[240] }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__27_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__27_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__27_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__27_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__27_PATTERNDETECT_UNCONNECTED),
        .PCIN({FILTER_Q_n_720,FILTER_Q_n_721,FILTER_Q_n_722,FILTER_Q_n_723,FILTER_Q_n_724,FILTER_Q_n_725,FILTER_Q_n_726,FILTER_Q_n_727,FILTER_Q_n_728,FILTER_Q_n_729,FILTER_Q_n_730,FILTER_Q_n_731,FILTER_Q_n_732,FILTER_Q_n_733,FILTER_Q_n_734,FILTER_Q_n_735,FILTER_Q_n_736,FILTER_Q_n_737,FILTER_Q_n_738,FILTER_Q_n_739,FILTER_Q_n_740,FILTER_Q_n_741,FILTER_Q_n_742,FILTER_Q_n_743,FILTER_Q_n_744,FILTER_Q_n_745,FILTER_Q_n_746,FILTER_Q_n_747,FILTER_Q_n_748,FILTER_Q_n_749,FILTER_Q_n_750,FILTER_Q_n_751,FILTER_Q_n_752,FILTER_Q_n_753,FILTER_Q_n_754,FILTER_Q_n_755,FILTER_Q_n_756,FILTER_Q_n_757,FILTER_Q_n_758,FILTER_Q_n_759,FILTER_Q_n_760,FILTER_Q_n_761,FILTER_Q_n_762,FILTER_Q_n_763,FILTER_Q_n_764,FILTER_Q_n_765,FILTER_Q_n_766,FILTER_Q_n_767}),
        .PCOUT({p_1_out__27_n_106,p_1_out__27_n_107,p_1_out__27_n_108,p_1_out__27_n_109,p_1_out__27_n_110,p_1_out__27_n_111,p_1_out__27_n_112,p_1_out__27_n_113,p_1_out__27_n_114,p_1_out__27_n_115,p_1_out__27_n_116,p_1_out__27_n_117,p_1_out__27_n_118,p_1_out__27_n_119,p_1_out__27_n_120,p_1_out__27_n_121,p_1_out__27_n_122,p_1_out__27_n_123,p_1_out__27_n_124,p_1_out__27_n_125,p_1_out__27_n_126,p_1_out__27_n_127,p_1_out__27_n_128,p_1_out__27_n_129,p_1_out__27_n_130,p_1_out__27_n_131,p_1_out__27_n_132,p_1_out__27_n_133,p_1_out__27_n_134,p_1_out__27_n_135,p_1_out__27_n_136,p_1_out__27_n_137,p_1_out__27_n_138,p_1_out__27_n_139,p_1_out__27_n_140,p_1_out__27_n_141,p_1_out__27_n_142,p_1_out__27_n_143,p_1_out__27_n_144,p_1_out__27_n_145,p_1_out__27_n_146,p_1_out__27_n_147,p_1_out__27_n_148,p_1_out__27_n_149,p_1_out__27_n_150,p_1_out__27_n_151,p_1_out__27_n_152,p_1_out__27_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__27_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__27_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__28
       (.A({\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[159] ,\b1_data_reg_n_0_[158] ,\b1_data_reg_n_0_[157] ,\b1_data_reg_n_0_[156] ,\b1_data_reg_n_0_[155] ,\b1_data_reg_n_0_[154] ,\b1_data_reg_n_0_[153] ,\b1_data_reg_n_0_[152] ,\b1_data_reg_n_0_[151] ,\b1_data_reg_n_0_[150] ,\b1_data_reg_n_0_[149] ,\b1_data_reg_n_0_[148] ,\b1_data_reg_n_0_[147] ,\b1_data_reg_n_0_[146] ,\b1_data_reg_n_0_[145] ,\b1_data_reg_n_0_[144] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__28_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__28_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__28_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__28_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_Q_n_0,FILTER_Q_n_0,FILTER_Q_n_0,FILTER_Q_n_0,FILTER_Q_n_0,FILTER_Q_n_0,FILTER_Q_n_0,FILTER_Q_n_0,FILTER_Q_n_0,FILTER_Q_n_0,FILTER_Q_n_0,FILTER_Q_n_0,FILTER_Q_n_1,FILTER_Q_n_2,FILTER_Q_n_3,FILTER_Q_n_4,FILTER_Q_n_5,FILTER_Q_n_6,FILTER_Q_n_7,FILTER_Q_n_8,FILTER_Q_n_9,FILTER_Q_n_10,FILTER_Q_n_11,FILTER_Q_n_12,FILTER_Q_n_13,FILTER_Q_n_14,FILTER_Q_n_15}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__28_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__28_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__28_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__28_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__28_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_1_out__27_n_106,p_1_out__27_n_107,p_1_out__27_n_108,p_1_out__27_n_109,p_1_out__27_n_110,p_1_out__27_n_111,p_1_out__27_n_112,p_1_out__27_n_113,p_1_out__27_n_114,p_1_out__27_n_115,p_1_out__27_n_116,p_1_out__27_n_117,p_1_out__27_n_118,p_1_out__27_n_119,p_1_out__27_n_120,p_1_out__27_n_121,p_1_out__27_n_122,p_1_out__27_n_123,p_1_out__27_n_124,p_1_out__27_n_125,p_1_out__27_n_126,p_1_out__27_n_127,p_1_out__27_n_128,p_1_out__27_n_129,p_1_out__27_n_130,p_1_out__27_n_131,p_1_out__27_n_132,p_1_out__27_n_133,p_1_out__27_n_134,p_1_out__27_n_135,p_1_out__27_n_136,p_1_out__27_n_137,p_1_out__27_n_138,p_1_out__27_n_139,p_1_out__27_n_140,p_1_out__27_n_141,p_1_out__27_n_142,p_1_out__27_n_143,p_1_out__27_n_144,p_1_out__27_n_145,p_1_out__27_n_146,p_1_out__27_n_147,p_1_out__27_n_148,p_1_out__27_n_149,p_1_out__27_n_150,p_1_out__27_n_151,p_1_out__27_n_152,p_1_out__27_n_153}),
        .PCOUT({p_1_out__28_n_106,p_1_out__28_n_107,p_1_out__28_n_108,p_1_out__28_n_109,p_1_out__28_n_110,p_1_out__28_n_111,p_1_out__28_n_112,p_1_out__28_n_113,p_1_out__28_n_114,p_1_out__28_n_115,p_1_out__28_n_116,p_1_out__28_n_117,p_1_out__28_n_118,p_1_out__28_n_119,p_1_out__28_n_120,p_1_out__28_n_121,p_1_out__28_n_122,p_1_out__28_n_123,p_1_out__28_n_124,p_1_out__28_n_125,p_1_out__28_n_126,p_1_out__28_n_127,p_1_out__28_n_128,p_1_out__28_n_129,p_1_out__28_n_130,p_1_out__28_n_131,p_1_out__28_n_132,p_1_out__28_n_133,p_1_out__28_n_134,p_1_out__28_n_135,p_1_out__28_n_136,p_1_out__28_n_137,p_1_out__28_n_138,p_1_out__28_n_139,p_1_out__28_n_140,p_1_out__28_n_141,p_1_out__28_n_142,p_1_out__28_n_143,p_1_out__28_n_144,p_1_out__28_n_145,p_1_out__28_n_146,p_1_out__28_n_147,p_1_out__28_n_148,p_1_out__28_n_149,p_1_out__28_n_150,p_1_out__28_n_151,p_1_out__28_n_152,p_1_out__28_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__28_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__28_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__29
       (.A({\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[143] ,\b1_data_reg_n_0_[142] ,\b1_data_reg_n_0_[141] ,\b1_data_reg_n_0_[140] ,\b1_data_reg_n_0_[139] ,\b1_data_reg_n_0_[138] ,\b1_data_reg_n_0_[137] ,\b1_data_reg_n_0_[136] ,\b1_data_reg_n_0_[135] ,\b1_data_reg_n_0_[134] ,\b1_data_reg_n_0_[133] ,\b1_data_reg_n_0_[132] ,\b1_data_reg_n_0_[131] ,\b1_data_reg_n_0_[130] ,\b1_data_reg_n_0_[129] ,\b1_data_reg_n_0_[128] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__29_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__29_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__29_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__29_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_Q_n_288,FILTER_Q_n_288,FILTER_Q_n_288,FILTER_Q_n_288,FILTER_Q_n_288,FILTER_Q_n_288,FILTER_Q_n_288,FILTER_Q_n_288,FILTER_Q_n_288,FILTER_Q_n_288,FILTER_Q_n_288,FILTER_Q_n_288,FILTER_Q_n_289,FILTER_Q_n_290,FILTER_Q_n_291,FILTER_Q_n_292,FILTER_Q_n_293,FILTER_Q_n_294,FILTER_Q_n_295,FILTER_Q_n_296,FILTER_Q_n_297,FILTER_Q_n_298,FILTER_Q_n_299,FILTER_Q_n_300,FILTER_Q_n_301,FILTER_Q_n_302,FILTER_Q_n_303}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__29_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__29_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__29_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__29_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__29_PATTERNDETECT_UNCONNECTED),
        .PCIN({FILTER_Q_n_768,FILTER_Q_n_769,FILTER_Q_n_770,FILTER_Q_n_771,FILTER_Q_n_772,FILTER_Q_n_773,FILTER_Q_n_774,FILTER_Q_n_775,FILTER_Q_n_776,FILTER_Q_n_777,FILTER_Q_n_778,FILTER_Q_n_779,FILTER_Q_n_780,FILTER_Q_n_781,FILTER_Q_n_782,FILTER_Q_n_783,FILTER_Q_n_784,FILTER_Q_n_785,FILTER_Q_n_786,FILTER_Q_n_787,FILTER_Q_n_788,FILTER_Q_n_789,FILTER_Q_n_790,FILTER_Q_n_791,FILTER_Q_n_792,FILTER_Q_n_793,FILTER_Q_n_794,FILTER_Q_n_795,FILTER_Q_n_796,FILTER_Q_n_797,FILTER_Q_n_798,FILTER_Q_n_799,FILTER_Q_n_800,FILTER_Q_n_801,FILTER_Q_n_802,FILTER_Q_n_803,FILTER_Q_n_804,FILTER_Q_n_805,FILTER_Q_n_806,FILTER_Q_n_807,FILTER_Q_n_808,FILTER_Q_n_809,FILTER_Q_n_810,FILTER_Q_n_811,FILTER_Q_n_812,FILTER_Q_n_813,FILTER_Q_n_814,FILTER_Q_n_815}),
        .PCOUT({p_1_out__29_n_106,p_1_out__29_n_107,p_1_out__29_n_108,p_1_out__29_n_109,p_1_out__29_n_110,p_1_out__29_n_111,p_1_out__29_n_112,p_1_out__29_n_113,p_1_out__29_n_114,p_1_out__29_n_115,p_1_out__29_n_116,p_1_out__29_n_117,p_1_out__29_n_118,p_1_out__29_n_119,p_1_out__29_n_120,p_1_out__29_n_121,p_1_out__29_n_122,p_1_out__29_n_123,p_1_out__29_n_124,p_1_out__29_n_125,p_1_out__29_n_126,p_1_out__29_n_127,p_1_out__29_n_128,p_1_out__29_n_129,p_1_out__29_n_130,p_1_out__29_n_131,p_1_out__29_n_132,p_1_out__29_n_133,p_1_out__29_n_134,p_1_out__29_n_135,p_1_out__29_n_136,p_1_out__29_n_137,p_1_out__29_n_138,p_1_out__29_n_139,p_1_out__29_n_140,p_1_out__29_n_141,p_1_out__29_n_142,p_1_out__29_n_143,p_1_out__29_n_144,p_1_out__29_n_145,p_1_out__29_n_146,p_1_out__29_n_147,p_1_out__29_n_148,p_1_out__29_n_149,p_1_out__29_n_150,p_1_out__29_n_151,p_1_out__29_n_152,p_1_out__29_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__29_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__29_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__3
       (.A({FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_513,FILTER_I_n_514,FILTER_I_n_515,FILTER_I_n_516,FILTER_I_n_517,FILTER_I_n_518,FILTER_I_n_519,FILTER_I_n_520,FILTER_I_n_521,FILTER_I_n_522,FILTER_I_n_523,FILTER_I_n_524,FILTER_I_n_525,FILTER_I_n_526,FILTER_I_n_527}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_I_n_336,FILTER_I_n_336,FILTER_I_n_336,FILTER_I_n_336,FILTER_I_n_336,FILTER_I_n_336,FILTER_I_n_336,FILTER_I_n_336,FILTER_I_n_336,FILTER_I_n_336,FILTER_I_n_336,FILTER_I_n_336,FILTER_I_n_337,FILTER_I_n_338,FILTER_I_n_339,FILTER_I_n_340,FILTER_I_n_341,FILTER_I_n_342,FILTER_I_n_343,FILTER_I_n_344,FILTER_I_n_345,FILTER_I_n_346,FILTER_I_n_347,FILTER_I_n_348,FILTER_I_n_349,FILTER_I_n_350,FILTER_I_n_351}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__3_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__3_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({FILTER_I_n_528,FILTER_I_n_529,FILTER_I_n_530,FILTER_I_n_531,FILTER_I_n_532,FILTER_I_n_533,FILTER_I_n_534,FILTER_I_n_535,FILTER_I_n_536,FILTER_I_n_537,FILTER_I_n_538,FILTER_I_n_539,FILTER_I_n_540,FILTER_I_n_541,FILTER_I_n_542,FILTER_I_n_543,FILTER_I_n_544,FILTER_I_n_545,FILTER_I_n_546,FILTER_I_n_547,FILTER_I_n_548,FILTER_I_n_549,FILTER_I_n_550,FILTER_I_n_551,FILTER_I_n_552,FILTER_I_n_553,FILTER_I_n_554,FILTER_I_n_555,FILTER_I_n_556,FILTER_I_n_557,FILTER_I_n_558,FILTER_I_n_559,FILTER_I_n_560,FILTER_I_n_561,FILTER_I_n_562,FILTER_I_n_563,FILTER_I_n_564,FILTER_I_n_565,FILTER_I_n_566,FILTER_I_n_567,FILTER_I_n_568,FILTER_I_n_569,FILTER_I_n_570,FILTER_I_n_571,FILTER_I_n_572,FILTER_I_n_573,FILTER_I_n_574,FILTER_I_n_575}),
        .PCOUT({p_1_out__3_n_106,p_1_out__3_n_107,p_1_out__3_n_108,p_1_out__3_n_109,p_1_out__3_n_110,p_1_out__3_n_111,p_1_out__3_n_112,p_1_out__3_n_113,p_1_out__3_n_114,p_1_out__3_n_115,p_1_out__3_n_116,p_1_out__3_n_117,p_1_out__3_n_118,p_1_out__3_n_119,p_1_out__3_n_120,p_1_out__3_n_121,p_1_out__3_n_122,p_1_out__3_n_123,p_1_out__3_n_124,p_1_out__3_n_125,p_1_out__3_n_126,p_1_out__3_n_127,p_1_out__3_n_128,p_1_out__3_n_129,p_1_out__3_n_130,p_1_out__3_n_131,p_1_out__3_n_132,p_1_out__3_n_133,p_1_out__3_n_134,p_1_out__3_n_135,p_1_out__3_n_136,p_1_out__3_n_137,p_1_out__3_n_138,p_1_out__3_n_139,p_1_out__3_n_140,p_1_out__3_n_141,p_1_out__3_n_142,p_1_out__3_n_143,p_1_out__3_n_144,p_1_out__3_n_145,p_1_out__3_n_146,p_1_out__3_n_147,p_1_out__3_n_148,p_1_out__3_n_149,p_1_out__3_n_150,p_1_out__3_n_151,p_1_out__3_n_152,p_1_out__3_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__3_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__3_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__30
       (.A({FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_416,FILTER_Q_n_417,FILTER_Q_n_418,FILTER_Q_n_419,FILTER_Q_n_420,FILTER_Q_n_421,FILTER_Q_n_422,FILTER_Q_n_423,FILTER_Q_n_424,FILTER_Q_n_425,FILTER_Q_n_426,FILTER_Q_n_427,FILTER_Q_n_428,FILTER_Q_n_429,FILTER_Q_n_430,FILTER_Q_n_431}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__30_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__30_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__30_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__30_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_Q_n_336,FILTER_Q_n_336,FILTER_Q_n_336,FILTER_Q_n_336,FILTER_Q_n_336,FILTER_Q_n_336,FILTER_Q_n_336,FILTER_Q_n_336,FILTER_Q_n_336,FILTER_Q_n_336,FILTER_Q_n_336,FILTER_Q_n_336,FILTER_Q_n_337,FILTER_Q_n_338,FILTER_Q_n_339,FILTER_Q_n_340,FILTER_Q_n_341,FILTER_Q_n_342,FILTER_Q_n_343,FILTER_Q_n_344,FILTER_Q_n_345,FILTER_Q_n_346,FILTER_Q_n_347,FILTER_Q_n_348,FILTER_Q_n_349,FILTER_Q_n_350,FILTER_Q_n_351}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__30_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__30_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__30_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__30_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__30_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_1_out__29_n_106,p_1_out__29_n_107,p_1_out__29_n_108,p_1_out__29_n_109,p_1_out__29_n_110,p_1_out__29_n_111,p_1_out__29_n_112,p_1_out__29_n_113,p_1_out__29_n_114,p_1_out__29_n_115,p_1_out__29_n_116,p_1_out__29_n_117,p_1_out__29_n_118,p_1_out__29_n_119,p_1_out__29_n_120,p_1_out__29_n_121,p_1_out__29_n_122,p_1_out__29_n_123,p_1_out__29_n_124,p_1_out__29_n_125,p_1_out__29_n_126,p_1_out__29_n_127,p_1_out__29_n_128,p_1_out__29_n_129,p_1_out__29_n_130,p_1_out__29_n_131,p_1_out__29_n_132,p_1_out__29_n_133,p_1_out__29_n_134,p_1_out__29_n_135,p_1_out__29_n_136,p_1_out__29_n_137,p_1_out__29_n_138,p_1_out__29_n_139,p_1_out__29_n_140,p_1_out__29_n_141,p_1_out__29_n_142,p_1_out__29_n_143,p_1_out__29_n_144,p_1_out__29_n_145,p_1_out__29_n_146,p_1_out__29_n_147,p_1_out__29_n_148,p_1_out__29_n_149,p_1_out__29_n_150,p_1_out__29_n_151,p_1_out__29_n_152,p_1_out__29_n_153}),
        .PCOUT({p_1_out__30_n_106,p_1_out__30_n_107,p_1_out__30_n_108,p_1_out__30_n_109,p_1_out__30_n_110,p_1_out__30_n_111,p_1_out__30_n_112,p_1_out__30_n_113,p_1_out__30_n_114,p_1_out__30_n_115,p_1_out__30_n_116,p_1_out__30_n_117,p_1_out__30_n_118,p_1_out__30_n_119,p_1_out__30_n_120,p_1_out__30_n_121,p_1_out__30_n_122,p_1_out__30_n_123,p_1_out__30_n_124,p_1_out__30_n_125,p_1_out__30_n_126,p_1_out__30_n_127,p_1_out__30_n_128,p_1_out__30_n_129,p_1_out__30_n_130,p_1_out__30_n_131,p_1_out__30_n_132,p_1_out__30_n_133,p_1_out__30_n_134,p_1_out__30_n_135,p_1_out__30_n_136,p_1_out__30_n_137,p_1_out__30_n_138,p_1_out__30_n_139,p_1_out__30_n_140,p_1_out__30_n_141,p_1_out__30_n_142,p_1_out__30_n_143,p_1_out__30_n_144,p_1_out__30_n_145,p_1_out__30_n_146,p_1_out__30_n_147,p_1_out__30_n_148,p_1_out__30_n_149,p_1_out__30_n_150,p_1_out__30_n_151,p_1_out__30_n_152,p_1_out__30_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__30_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__30_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__4
       (.A({\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[15] ,\b1_data_reg_n_0_[14] ,\b1_data_reg_n_0_[13] ,\b1_data_reg_n_0_[12] ,\b1_data_reg_n_0_[11] ,\b1_data_reg_n_0_[10] ,\b1_data_reg_n_0_[9] ,\b1_data_reg_n_0_[8] ,\b1_data_reg_n_0_[7] ,\b1_data_reg_n_0_[6] ,\b1_data_reg_n_0_[5] ,\b1_data_reg_n_0_[4] ,\b1_data_reg_n_0_[3] ,\b1_data_reg_n_0_[2] ,\b1_data_reg_n_0_[1] ,\b1_data_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_417,FILTER_I_n_418,FILTER_I_n_419,FILTER_I_n_420,FILTER_I_n_421,FILTER_I_n_422,FILTER_I_n_423,FILTER_I_n_424,FILTER_I_n_425,FILTER_I_n_426,FILTER_I_n_427,FILTER_I_n_428,FILTER_I_n_429,FILTER_I_n_430,FILTER_I_n_431}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__4_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__4_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__4_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_1_out__3_n_106,p_1_out__3_n_107,p_1_out__3_n_108,p_1_out__3_n_109,p_1_out__3_n_110,p_1_out__3_n_111,p_1_out__3_n_112,p_1_out__3_n_113,p_1_out__3_n_114,p_1_out__3_n_115,p_1_out__3_n_116,p_1_out__3_n_117,p_1_out__3_n_118,p_1_out__3_n_119,p_1_out__3_n_120,p_1_out__3_n_121,p_1_out__3_n_122,p_1_out__3_n_123,p_1_out__3_n_124,p_1_out__3_n_125,p_1_out__3_n_126,p_1_out__3_n_127,p_1_out__3_n_128,p_1_out__3_n_129,p_1_out__3_n_130,p_1_out__3_n_131,p_1_out__3_n_132,p_1_out__3_n_133,p_1_out__3_n_134,p_1_out__3_n_135,p_1_out__3_n_136,p_1_out__3_n_137,p_1_out__3_n_138,p_1_out__3_n_139,p_1_out__3_n_140,p_1_out__3_n_141,p_1_out__3_n_142,p_1_out__3_n_143,p_1_out__3_n_144,p_1_out__3_n_145,p_1_out__3_n_146,p_1_out__3_n_147,p_1_out__3_n_148,p_1_out__3_n_149,p_1_out__3_n_150,p_1_out__3_n_151,p_1_out__3_n_152,p_1_out__3_n_153}),
        .PCOUT({p_1_out__4_n_106,p_1_out__4_n_107,p_1_out__4_n_108,p_1_out__4_n_109,p_1_out__4_n_110,p_1_out__4_n_111,p_1_out__4_n_112,p_1_out__4_n_113,p_1_out__4_n_114,p_1_out__4_n_115,p_1_out__4_n_116,p_1_out__4_n_117,p_1_out__4_n_118,p_1_out__4_n_119,p_1_out__4_n_120,p_1_out__4_n_121,p_1_out__4_n_122,p_1_out__4_n_123,p_1_out__4_n_124,p_1_out__4_n_125,p_1_out__4_n_126,p_1_out__4_n_127,p_1_out__4_n_128,p_1_out__4_n_129,p_1_out__4_n_130,p_1_out__4_n_131,p_1_out__4_n_132,p_1_out__4_n_133,p_1_out__4_n_134,p_1_out__4_n_135,p_1_out__4_n_136,p_1_out__4_n_137,p_1_out__4_n_138,p_1_out__4_n_139,p_1_out__4_n_140,p_1_out__4_n_141,p_1_out__4_n_142,p_1_out__4_n_143,p_1_out__4_n_144,p_1_out__4_n_145,p_1_out__4_n_146,p_1_out__4_n_147,p_1_out__4_n_148,p_1_out__4_n_149,p_1_out__4_n_150,p_1_out__4_n_151,p_1_out__4_n_152,p_1_out__4_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__4_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__4_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__5
       (.A({FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_512,FILTER_I_n_513,FILTER_I_n_514,FILTER_I_n_515,FILTER_I_n_516,FILTER_I_n_517,FILTER_I_n_518,FILTER_I_n_519,FILTER_I_n_520,FILTER_I_n_521,FILTER_I_n_522,FILTER_I_n_523,FILTER_I_n_524,FILTER_I_n_525,FILTER_I_n_526,FILTER_I_n_527}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__5_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__5_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__5_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__5_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__5_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__5_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__5_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__5_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__5_PATTERNDETECT_UNCONNECTED),
        .PCIN({FILTER_I_n_576,FILTER_I_n_577,FILTER_I_n_578,FILTER_I_n_579,FILTER_I_n_580,FILTER_I_n_581,FILTER_I_n_582,FILTER_I_n_583,FILTER_I_n_584,FILTER_I_n_585,FILTER_I_n_586,FILTER_I_n_587,FILTER_I_n_588,FILTER_I_n_589,FILTER_I_n_590,FILTER_I_n_591,FILTER_I_n_592,FILTER_I_n_593,FILTER_I_n_594,FILTER_I_n_595,FILTER_I_n_596,FILTER_I_n_597,FILTER_I_n_598,FILTER_I_n_599,FILTER_I_n_600,FILTER_I_n_601,FILTER_I_n_602,FILTER_I_n_603,FILTER_I_n_604,FILTER_I_n_605,FILTER_I_n_606,FILTER_I_n_607,FILTER_I_n_608,FILTER_I_n_609,FILTER_I_n_610,FILTER_I_n_611,FILTER_I_n_612,FILTER_I_n_613,FILTER_I_n_614,FILTER_I_n_615,FILTER_I_n_616,FILTER_I_n_617,FILTER_I_n_618,FILTER_I_n_619,FILTER_I_n_620,FILTER_I_n_621,FILTER_I_n_622,FILTER_I_n_623}),
        .PCOUT({p_1_out__5_n_106,p_1_out__5_n_107,p_1_out__5_n_108,p_1_out__5_n_109,p_1_out__5_n_110,p_1_out__5_n_111,p_1_out__5_n_112,p_1_out__5_n_113,p_1_out__5_n_114,p_1_out__5_n_115,p_1_out__5_n_116,p_1_out__5_n_117,p_1_out__5_n_118,p_1_out__5_n_119,p_1_out__5_n_120,p_1_out__5_n_121,p_1_out__5_n_122,p_1_out__5_n_123,p_1_out__5_n_124,p_1_out__5_n_125,p_1_out__5_n_126,p_1_out__5_n_127,p_1_out__5_n_128,p_1_out__5_n_129,p_1_out__5_n_130,p_1_out__5_n_131,p_1_out__5_n_132,p_1_out__5_n_133,p_1_out__5_n_134,p_1_out__5_n_135,p_1_out__5_n_136,p_1_out__5_n_137,p_1_out__5_n_138,p_1_out__5_n_139,p_1_out__5_n_140,p_1_out__5_n_141,p_1_out__5_n_142,p_1_out__5_n_143,p_1_out__5_n_144,p_1_out__5_n_145,p_1_out__5_n_146,p_1_out__5_n_147,p_1_out__5_n_148,p_1_out__5_n_149,p_1_out__5_n_150,p_1_out__5_n_151,p_1_out__5_n_152,p_1_out__5_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__5_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__5_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__6
       (.A({FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_497,FILTER_I_n_498,FILTER_I_n_499,FILTER_I_n_500,FILTER_I_n_501,FILTER_I_n_502,FILTER_I_n_503,FILTER_I_n_504,FILTER_I_n_505,FILTER_I_n_506,FILTER_I_n_507,FILTER_I_n_508,FILTER_I_n_509,FILTER_I_n_510,FILTER_I_n_511}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__6_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__6_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__6_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__6_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_I_n_320,FILTER_I_n_320,FILTER_I_n_320,FILTER_I_n_320,FILTER_I_n_320,FILTER_I_n_320,FILTER_I_n_320,FILTER_I_n_320,FILTER_I_n_320,FILTER_I_n_320,FILTER_I_n_320,FILTER_I_n_320,FILTER_I_n_321,FILTER_I_n_322,FILTER_I_n_323,FILTER_I_n_324,FILTER_I_n_325,FILTER_I_n_326,FILTER_I_n_327,FILTER_I_n_328,FILTER_I_n_329,FILTER_I_n_330,FILTER_I_n_331,FILTER_I_n_332,FILTER_I_n_333,FILTER_I_n_334,FILTER_I_n_335}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__6_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__6_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__6_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__6_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__6_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_1_out__5_n_106,p_1_out__5_n_107,p_1_out__5_n_108,p_1_out__5_n_109,p_1_out__5_n_110,p_1_out__5_n_111,p_1_out__5_n_112,p_1_out__5_n_113,p_1_out__5_n_114,p_1_out__5_n_115,p_1_out__5_n_116,p_1_out__5_n_117,p_1_out__5_n_118,p_1_out__5_n_119,p_1_out__5_n_120,p_1_out__5_n_121,p_1_out__5_n_122,p_1_out__5_n_123,p_1_out__5_n_124,p_1_out__5_n_125,p_1_out__5_n_126,p_1_out__5_n_127,p_1_out__5_n_128,p_1_out__5_n_129,p_1_out__5_n_130,p_1_out__5_n_131,p_1_out__5_n_132,p_1_out__5_n_133,p_1_out__5_n_134,p_1_out__5_n_135,p_1_out__5_n_136,p_1_out__5_n_137,p_1_out__5_n_138,p_1_out__5_n_139,p_1_out__5_n_140,p_1_out__5_n_141,p_1_out__5_n_142,p_1_out__5_n_143,p_1_out__5_n_144,p_1_out__5_n_145,p_1_out__5_n_146,p_1_out__5_n_147,p_1_out__5_n_148,p_1_out__5_n_149,p_1_out__5_n_150,p_1_out__5_n_151,p_1_out__5_n_152,p_1_out__5_n_153}),
        .PCOUT({p_1_out__6_n_106,p_1_out__6_n_107,p_1_out__6_n_108,p_1_out__6_n_109,p_1_out__6_n_110,p_1_out__6_n_111,p_1_out__6_n_112,p_1_out__6_n_113,p_1_out__6_n_114,p_1_out__6_n_115,p_1_out__6_n_116,p_1_out__6_n_117,p_1_out__6_n_118,p_1_out__6_n_119,p_1_out__6_n_120,p_1_out__6_n_121,p_1_out__6_n_122,p_1_out__6_n_123,p_1_out__6_n_124,p_1_out__6_n_125,p_1_out__6_n_126,p_1_out__6_n_127,p_1_out__6_n_128,p_1_out__6_n_129,p_1_out__6_n_130,p_1_out__6_n_131,p_1_out__6_n_132,p_1_out__6_n_133,p_1_out__6_n_134,p_1_out__6_n_135,p_1_out__6_n_136,p_1_out__6_n_137,p_1_out__6_n_138,p_1_out__6_n_139,p_1_out__6_n_140,p_1_out__6_n_141,p_1_out__6_n_142,p_1_out__6_n_143,p_1_out__6_n_144,p_1_out__6_n_145,p_1_out__6_n_146,p_1_out__6_n_147,p_1_out__6_n_148,p_1_out__6_n_149,p_1_out__6_n_150,p_1_out__6_n_151,p_1_out__6_n_152,p_1_out__6_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__6_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__6_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__7
       (.A({FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_416,FILTER_I_n_417,FILTER_I_n_418,FILTER_I_n_419,FILTER_I_n_420,FILTER_I_n_421,FILTER_I_n_422,FILTER_I_n_423,FILTER_I_n_424,FILTER_I_n_425,FILTER_I_n_426,FILTER_I_n_427,FILTER_I_n_428,FILTER_I_n_429,FILTER_I_n_430,FILTER_I_n_431}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__7_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__7_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__7_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__7_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_I_n_0,FILTER_I_n_0,FILTER_I_n_0,FILTER_I_n_0,FILTER_I_n_0,FILTER_I_n_0,FILTER_I_n_0,FILTER_I_n_0,FILTER_I_n_0,FILTER_I_n_0,FILTER_I_n_0,FILTER_I_n_0,FILTER_I_n_1,FILTER_I_n_2,FILTER_I_n_3,FILTER_I_n_4,FILTER_I_n_5,FILTER_I_n_6,FILTER_I_n_7,FILTER_I_n_8,FILTER_I_n_9,FILTER_I_n_10,FILTER_I_n_11,FILTER_I_n_12,FILTER_I_n_13,FILTER_I_n_14,FILTER_I_n_15}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__7_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__7_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__7_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__7_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__7_PATTERNDETECT_UNCONNECTED),
        .PCIN({FILTER_I_n_624,FILTER_I_n_625,FILTER_I_n_626,FILTER_I_n_627,FILTER_I_n_628,FILTER_I_n_629,FILTER_I_n_630,FILTER_I_n_631,FILTER_I_n_632,FILTER_I_n_633,FILTER_I_n_634,FILTER_I_n_635,FILTER_I_n_636,FILTER_I_n_637,FILTER_I_n_638,FILTER_I_n_639,FILTER_I_n_640,FILTER_I_n_641,FILTER_I_n_642,FILTER_I_n_643,FILTER_I_n_644,FILTER_I_n_645,FILTER_I_n_646,FILTER_I_n_647,FILTER_I_n_648,FILTER_I_n_649,FILTER_I_n_650,FILTER_I_n_651,FILTER_I_n_652,FILTER_I_n_653,FILTER_I_n_654,FILTER_I_n_655,FILTER_I_n_656,FILTER_I_n_657,FILTER_I_n_658,FILTER_I_n_659,FILTER_I_n_660,FILTER_I_n_661,FILTER_I_n_662,FILTER_I_n_663,FILTER_I_n_664,FILTER_I_n_665,FILTER_I_n_666,FILTER_I_n_667,FILTER_I_n_668,FILTER_I_n_669,FILTER_I_n_670,FILTER_I_n_671}),
        .PCOUT({p_1_out__7_n_106,p_1_out__7_n_107,p_1_out__7_n_108,p_1_out__7_n_109,p_1_out__7_n_110,p_1_out__7_n_111,p_1_out__7_n_112,p_1_out__7_n_113,p_1_out__7_n_114,p_1_out__7_n_115,p_1_out__7_n_116,p_1_out__7_n_117,p_1_out__7_n_118,p_1_out__7_n_119,p_1_out__7_n_120,p_1_out__7_n_121,p_1_out__7_n_122,p_1_out__7_n_123,p_1_out__7_n_124,p_1_out__7_n_125,p_1_out__7_n_126,p_1_out__7_n_127,p_1_out__7_n_128,p_1_out__7_n_129,p_1_out__7_n_130,p_1_out__7_n_131,p_1_out__7_n_132,p_1_out__7_n_133,p_1_out__7_n_134,p_1_out__7_n_135,p_1_out__7_n_136,p_1_out__7_n_137,p_1_out__7_n_138,p_1_out__7_n_139,p_1_out__7_n_140,p_1_out__7_n_141,p_1_out__7_n_142,p_1_out__7_n_143,p_1_out__7_n_144,p_1_out__7_n_145,p_1_out__7_n_146,p_1_out__7_n_147,p_1_out__7_n_148,p_1_out__7_n_149,p_1_out__7_n_150,p_1_out__7_n_151,p_1_out__7_n_152,p_1_out__7_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__7_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__7_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__8
       (.A({FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_432,FILTER_I_n_433,FILTER_I_n_434,FILTER_I_n_435,FILTER_I_n_436,FILTER_I_n_437,FILTER_I_n_438,FILTER_I_n_439,FILTER_I_n_440,FILTER_I_n_441,FILTER_I_n_442,FILTER_I_n_443,FILTER_I_n_444,FILTER_I_n_445,FILTER_I_n_446,FILTER_I_n_447}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__8_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__8_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__8_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__8_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[127] ,\b1_data_reg_n_0_[126] ,\b1_data_reg_n_0_[125] ,\b1_data_reg_n_0_[124] ,\b1_data_reg_n_0_[123] ,\b1_data_reg_n_0_[122] ,\b1_data_reg_n_0_[121] ,\b1_data_reg_n_0_[120] ,\b1_data_reg_n_0_[119] ,\b1_data_reg_n_0_[118] ,\b1_data_reg_n_0_[117] ,\b1_data_reg_n_0_[116] ,\b1_data_reg_n_0_[115] ,\b1_data_reg_n_0_[114] ,\b1_data_reg_n_0_[113] ,\b1_data_reg_n_0_[112] }),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__8_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__8_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__8_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__8_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__8_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_1_out__7_n_106,p_1_out__7_n_107,p_1_out__7_n_108,p_1_out__7_n_109,p_1_out__7_n_110,p_1_out__7_n_111,p_1_out__7_n_112,p_1_out__7_n_113,p_1_out__7_n_114,p_1_out__7_n_115,p_1_out__7_n_116,p_1_out__7_n_117,p_1_out__7_n_118,p_1_out__7_n_119,p_1_out__7_n_120,p_1_out__7_n_121,p_1_out__7_n_122,p_1_out__7_n_123,p_1_out__7_n_124,p_1_out__7_n_125,p_1_out__7_n_126,p_1_out__7_n_127,p_1_out__7_n_128,p_1_out__7_n_129,p_1_out__7_n_130,p_1_out__7_n_131,p_1_out__7_n_132,p_1_out__7_n_133,p_1_out__7_n_134,p_1_out__7_n_135,p_1_out__7_n_136,p_1_out__7_n_137,p_1_out__7_n_138,p_1_out__7_n_139,p_1_out__7_n_140,p_1_out__7_n_141,p_1_out__7_n_142,p_1_out__7_n_143,p_1_out__7_n_144,p_1_out__7_n_145,p_1_out__7_n_146,p_1_out__7_n_147,p_1_out__7_n_148,p_1_out__7_n_149,p_1_out__7_n_150,p_1_out__7_n_151,p_1_out__7_n_152,p_1_out__7_n_153}),
        .PCOUT({p_1_out__8_n_106,p_1_out__8_n_107,p_1_out__8_n_108,p_1_out__8_n_109,p_1_out__8_n_110,p_1_out__8_n_111,p_1_out__8_n_112,p_1_out__8_n_113,p_1_out__8_n_114,p_1_out__8_n_115,p_1_out__8_n_116,p_1_out__8_n_117,p_1_out__8_n_118,p_1_out__8_n_119,p_1_out__8_n_120,p_1_out__8_n_121,p_1_out__8_n_122,p_1_out__8_n_123,p_1_out__8_n_124,p_1_out__8_n_125,p_1_out__8_n_126,p_1_out__8_n_127,p_1_out__8_n_128,p_1_out__8_n_129,p_1_out__8_n_130,p_1_out__8_n_131,p_1_out__8_n_132,p_1_out__8_n_133,p_1_out__8_n_134,p_1_out__8_n_135,p_1_out__8_n_136,p_1_out__8_n_137,p_1_out__8_n_138,p_1_out__8_n_139,p_1_out__8_n_140,p_1_out__8_n_141,p_1_out__8_n_142,p_1_out__8_n_143,p_1_out__8_n_144,p_1_out__8_n_145,p_1_out__8_n_146,p_1_out__8_n_147,p_1_out__8_n_148,p_1_out__8_n_149,p_1_out__8_n_150,p_1_out__8_n_151,p_1_out__8_n_152,p_1_out__8_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__8_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__8_XOROUT_UNCONNECTED[7:0]));
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_1_out__9
       (.A({FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_496,FILTER_I_n_497,FILTER_I_n_498,FILTER_I_n_499,FILTER_I_n_500,FILTER_I_n_501,FILTER_I_n_502,FILTER_I_n_503,FILTER_I_n_504,FILTER_I_n_505,FILTER_I_n_506,FILTER_I_n_507,FILTER_I_n_508,FILTER_I_n_509,FILTER_I_n_510,FILTER_I_n_511}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_1_out__9_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_1_out__9_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_1_out__9_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_1_out__9_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(dac_aclk),
        .D({FILTER_I_n_272,FILTER_I_n_272,FILTER_I_n_272,FILTER_I_n_272,FILTER_I_n_272,FILTER_I_n_272,FILTER_I_n_272,FILTER_I_n_272,FILTER_I_n_272,FILTER_I_n_272,FILTER_I_n_272,FILTER_I_n_272,FILTER_I_n_273,FILTER_I_n_274,FILTER_I_n_275,FILTER_I_n_276,FILTER_I_n_277,FILTER_I_n_278,FILTER_I_n_279,FILTER_I_n_280,FILTER_I_n_281,FILTER_I_n_282,FILTER_I_n_283,FILTER_I_n_284,FILTER_I_n_285,FILTER_I_n_286,FILTER_I_n_287}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_1_out__9_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_1_out__9_OVERFLOW_UNCONNECTED),
        .P(NLW_p_1_out__9_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_1_out__9_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_1_out__9_PATTERNDETECT_UNCONNECTED),
        .PCIN({FILTER_I_n_672,FILTER_I_n_673,FILTER_I_n_674,FILTER_I_n_675,FILTER_I_n_676,FILTER_I_n_677,FILTER_I_n_678,FILTER_I_n_679,FILTER_I_n_680,FILTER_I_n_681,FILTER_I_n_682,FILTER_I_n_683,FILTER_I_n_684,FILTER_I_n_685,FILTER_I_n_686,FILTER_I_n_687,FILTER_I_n_688,FILTER_I_n_689,FILTER_I_n_690,FILTER_I_n_691,FILTER_I_n_692,FILTER_I_n_693,FILTER_I_n_694,FILTER_I_n_695,FILTER_I_n_696,FILTER_I_n_697,FILTER_I_n_698,FILTER_I_n_699,FILTER_I_n_700,FILTER_I_n_701,FILTER_I_n_702,FILTER_I_n_703,FILTER_I_n_704,FILTER_I_n_705,FILTER_I_n_706,FILTER_I_n_707,FILTER_I_n_708,FILTER_I_n_709,FILTER_I_n_710,FILTER_I_n_711,FILTER_I_n_712,FILTER_I_n_713,FILTER_I_n_714,FILTER_I_n_715,FILTER_I_n_716,FILTER_I_n_717,FILTER_I_n_718,FILTER_I_n_719}),
        .PCOUT({p_1_out__9_n_106,p_1_out__9_n_107,p_1_out__9_n_108,p_1_out__9_n_109,p_1_out__9_n_110,p_1_out__9_n_111,p_1_out__9_n_112,p_1_out__9_n_113,p_1_out__9_n_114,p_1_out__9_n_115,p_1_out__9_n_116,p_1_out__9_n_117,p_1_out__9_n_118,p_1_out__9_n_119,p_1_out__9_n_120,p_1_out__9_n_121,p_1_out__9_n_122,p_1_out__9_n_123,p_1_out__9_n_124,p_1_out__9_n_125,p_1_out__9_n_126,p_1_out__9_n_127,p_1_out__9_n_128,p_1_out__9_n_129,p_1_out__9_n_130,p_1_out__9_n_131,p_1_out__9_n_132,p_1_out__9_n_133,p_1_out__9_n_134,p_1_out__9_n_135,p_1_out__9_n_136,p_1_out__9_n_137,p_1_out__9_n_138,p_1_out__9_n_139,p_1_out__9_n_140,p_1_out__9_n_141,p_1_out__9_n_142,p_1_out__9_n_143,p_1_out__9_n_144,p_1_out__9_n_145,p_1_out__9_n_146,p_1_out__9_n_147,p_1_out__9_n_148,p_1_out__9_n_149,p_1_out__9_n_150,p_1_out__9_n_151,p_1_out__9_n_152,p_1_out__9_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_1_out__9_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_1_out__9_XOROUT_UNCONNECTED[7:0]));
  CARRY8 state1_carry
       (.CI(state1_carry_i_1_n_0),
        .CI_TOP(1'b0),
        .CO({state1_carry_n_0,state1_carry_n_1,state1_carry_n_2,state1_carry_n_3,state1_carry_n_4,state1_carry_n_5,state1_carry_n_6,state1_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,state1_carry_i_2_n_0}),
        .O(NLW_state1_carry_O_UNCONNECTED[7:0]),
        .S({state1_carry_i_3_n_0,state1_carry_i_4_n_0,state1_carry_i_5_n_0,state1_carry_i_6_n_0,state1_carry_i_7_n_0,state1_carry_i_8_n_0,state1_carry_i_9_n_0,state1_carry_i_10_n_0}));
  CARRY8 state1_carry__0
       (.CI(state1_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_state1_carry__0_CO_UNCONNECTED[7],state1,state1_carry__0_n_2,state1_carry__0_n_3,state1_carry__0_n_4,state1_carry__0_n_5,state1_carry__0_n_6,state1_carry__0_n_7}),
        .DI({1'b0,\GOLAY_i_reg_n_0_[31] ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state1_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,state1_carry__0_i_1_n_0,state1_carry__0_i_2_n_0,state1_carry__0_i_3_n_0,state1_carry__0_i_4_n_0,state1_carry__0_i_5_n_0,state1_carry__0_i_6_n_0,state1_carry__0_i_7_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    state1_carry__0_i_1
       (.I0(\GOLAY_i_reg_n_0_[31] ),
        .I1(\GOLAY_i_reg_n_0_[30] ),
        .O(state1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    state1_carry__0_i_2
       (.I0(\GOLAY_i_reg_n_0_[29] ),
        .I1(\GOLAY_i_reg_n_0_[28] ),
        .O(state1_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    state1_carry__0_i_3
       (.I0(\GOLAY_i_reg_n_0_[27] ),
        .I1(\GOLAY_i_reg_n_0_[26] ),
        .O(state1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    state1_carry__0_i_4
       (.I0(\GOLAY_i_reg_n_0_[25] ),
        .I1(\GOLAY_i_reg_n_0_[24] ),
        .O(state1_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    state1_carry__0_i_5
       (.I0(\GOLAY_i_reg_n_0_[23] ),
        .I1(\GOLAY_i_reg_n_0_[22] ),
        .O(state1_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    state1_carry__0_i_6
       (.I0(\GOLAY_i_reg_n_0_[21] ),
        .I1(\GOLAY_i_reg_n_0_[20] ),
        .O(state1_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    state1_carry__0_i_7
       (.I0(\GOLAY_i_reg_n_0_[19] ),
        .I1(\GOLAY_i_reg_n_0_[18] ),
        .O(state1_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    state1_carry_i_1
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .O(state1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    state1_carry_i_10
       (.I0(sel0[2]),
        .I1(sel0[3]),
        .O(state1_carry_i_10_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    state1_carry_i_2
       (.I0(sel0[3]),
        .I1(sel0[2]),
        .O(state1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    state1_carry_i_3
       (.I0(\GOLAY_i_reg_n_0_[17] ),
        .I1(\GOLAY_i_reg_n_0_[16] ),
        .O(state1_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    state1_carry_i_4
       (.I0(\GOLAY_i_reg_n_0_[15] ),
        .I1(\GOLAY_i_reg_n_0_[14] ),
        .O(state1_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    state1_carry_i_5
       (.I0(\GOLAY_i_reg_n_0_[13] ),
        .I1(\GOLAY_i_reg_n_0_[12] ),
        .O(state1_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    state1_carry_i_6
       (.I0(\GOLAY_i_reg_n_0_[11] ),
        .I1(\GOLAY_i_reg_n_0_[10] ),
        .O(state1_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    state1_carry_i_7
       (.I0(\GOLAY_i_reg_n_0_[9] ),
        .I1(\GOLAY_i_reg_n_0_[8] ),
        .O(state1_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    state1_carry_i_8
       (.I0(\GOLAY_i_reg_n_0_[7] ),
        .I1(\GOLAY_i_reg_n_0_[6] ),
        .O(state1_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    state1_carry_i_9
       (.I0(\GOLAY_i_reg_n_0_[5] ),
        .I1(\GOLAY_i_reg_n_0_[4] ),
        .O(state1_carry_i_9_n_0));
  CARRY8 \state1_inferred__0/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_state1_inferred__0/i__carry_CO_UNCONNECTED [7:4],CO,\state1_inferred__0/i__carry_n_5 ,\state1_inferred__0/i__carry_n_6 ,\state1_inferred__0/i__carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,DI}),
        .O(\NLW_state1_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,FILTER_Q_n_819,FILTER_Q_n_820,FILTER_Q_n_821,FILTER_Q_n_822}));
  CARRY8 \state1_inferred__1/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\state1_inferred__1/i__carry_n_0 ,\state1_inferred__1/i__carry_n_1 ,\state1_inferred__1/i__carry_n_2 ,\state1_inferred__1/i__carry_n_3 ,\state1_inferred__1/i__carry_n_4 ,\state1_inferred__1/i__carry_n_5 ,\state1_inferred__1/i__carry_n_6 ,\state1_inferred__1/i__carry_n_7 }),
        .DI({\state1_inferred__1/i__carry__0_0 ,i__carry_i_8__0_n_0}),
        .O(\NLW_state1_inferred__1/i__carry_O_UNCONNECTED [7:0]),
        .S({S,i__carry_i_16_n_0}));
  CARRY8 \state1_inferred__1/i__carry__0 
       (.CI(\state1_inferred__1/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\state1_inferred__1/i__carry__0_n_0 ,\state1_inferred__1/i__carry__0_n_1 ,\state1_inferred__1/i__carry__0_n_2 ,\state1_inferred__1/i__carry__0_n_3 ,\state1_inferred__1/i__carry__0_n_4 ,\state1_inferred__1/i__carry__0_n_5 ,\state1_inferred__1/i__carry__0_n_6 ,\state1_inferred__1/i__carry__0_n_7 }),
        .DI({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0,i__carry__0_i_5_n_0,i__carry__0_i_6_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8_n_0}),
        .O(\NLW_state1_inferred__1/i__carry__0_O_UNCONNECTED [7:0]),
        .S({i__carry__0_i_9_n_0,i__carry__0_i_10_n_0,i__carry__0_i_11_n_0,i__carry__0_i_12_n_0,i__carry__0_i_13_n_0,i__carry__0_i_14_n_0,i__carry__0_i_15_n_0,i__carry__0_i_16_n_0}));
  CARRY8 \state1_inferred__2/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\state1_inferred__2/i__carry_n_0 ,\state1_inferred__2/i__carry_n_1 ,\state1_inferred__2/i__carry_n_2 ,\state1_inferred__2/i__carry_n_3 ,\state1_inferred__2/i__carry_n_4 ,\state1_inferred__2/i__carry_n_5 ,\state1_inferred__2/i__carry_n_6 ,\state1_inferred__2/i__carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry_i_1__1_n_0}),
        .O(\NLW_state1_inferred__2/i__carry_O_UNCONNECTED [7:0]),
        .S({i__carry_i_2__3_n_0,i__carry_i_3__3_n_0,i__carry_i_4__1_n_0,i__carry_i_5__1_n_0,i__carry_i_6__1_n_0,i__carry_i_7__1_n_0,i__carry_i_8__1_n_0,i__carry_i_9__2_n_0}));
  CARRY8 \state1_inferred__2/i__carry__0 
       (.CI(\state1_inferred__2/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_state1_inferred__2/i__carry__0_CO_UNCONNECTED [7:6],\state1_inferred__2/i__carry__0_n_2 ,\state1_inferred__2/i__carry__0_n_3 ,\state1_inferred__2/i__carry__0_n_4 ,\state1_inferred__2/i__carry__0_n_5 ,\state1_inferred__2/i__carry__0_n_6 ,\state1_inferred__2/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,STF_i_reg[31],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__2/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,i__carry__0_i_1__2_n_0,i__carry__0_i_2__2_n_0,i__carry__0_i_3__2_n_0,i__carry__0_i_4__2_n_0,i__carry__0_i_5__2_n_0,i__carry__0_i_6__2_n_0}));
  CARRY8 \state1_inferred__3/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\state1_inferred__3/i__carry_n_0 ,\state1_inferred__3/i__carry_n_1 ,\state1_inferred__3/i__carry_n_2 ,\state1_inferred__3/i__carry_n_3 ,\state1_inferred__3/i__carry_n_4 ,\state1_inferred__3/i__carry_n_5 ,\state1_inferred__3/i__carry_n_6 ,\state1_inferred__3/i__carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,i__carry_i_1__2_n_0,1'b0,i__carry_i_2__1_n_0}),
        .O(\NLW_state1_inferred__3/i__carry_O_UNCONNECTED [7:0]),
        .S({i__carry_i_3__1_n_0,i__carry_i_4__2_n_0,i__carry_i_5__2_n_0,i__carry_i_6__2_n_0,i__carry_i_7__2_n_0,i__carry_i_8__2_n_0,i__carry_i_9__0_n_0,i__carry_i_10__0_n_0}));
  CARRY8 \state1_inferred__3/i__carry__0 
       (.CI(\state1_inferred__3/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\state1_inferred__3/i__carry__0_n_0 ,\state1_inferred__3/i__carry__0_n_1 ,\state1_inferred__3/i__carry__0_n_2 ,\state1_inferred__3/i__carry__0_n_3 ,\state1_inferred__3/i__carry__0_n_4 ,\state1_inferred__3/i__carry__0_n_5 ,\state1_inferred__3/i__carry__0_n_6 ,\state1_inferred__3/i__carry__0_n_7 }),
        .DI({EDMG_CEF_i_reg[31],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__3/i__carry__0_O_UNCONNECTED [7:0]),
        .S({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0,i__carry__0_i_5__0_n_0,i__carry__0_i_6__0_n_0,i__carry__0_i_7__0_n_0,i__carry__0_i_8__0_n_0}));
  CARRY8 \state1_inferred__4/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\state1_inferred__4/i__carry_n_0 ,\state1_inferred__4/i__carry_n_1 ,\state1_inferred__4/i__carry_n_2 ,\state1_inferred__4/i__carry_n_3 ,\state1_inferred__4/i__carry_n_4 ,\state1_inferred__4/i__carry_n_5 ,\state1_inferred__4/i__carry_n_6 ,\state1_inferred__4/i__carry_n_7 }),
        .DI(\state1_inferred__4/i__carry__0_0 ),
        .O(\NLW_state1_inferred__4/i__carry_O_UNCONNECTED [7:0]),
        .S({i__carry_i_9__1_n_0,i__carry_i_10__1_n_0,i__carry_i_11__0_n_0,i__carry_i_12__0_n_0,i__carry_i_13__0_n_0,i__carry_i_14__0_n_0,i__carry_i_15__0_n_0,i__carry_i_16__0_n_0}));
  CARRY8 \state1_inferred__4/i__carry__0 
       (.CI(\state1_inferred__4/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\slv_reg0_reg[30] ,\state1_inferred__4/i__carry__0_n_1 ,\state1_inferred__4/i__carry__0_n_2 ,\state1_inferred__4/i__carry__0_n_3 ,\state1_inferred__4/i__carry__0_n_4 ,\state1_inferred__4/i__carry__0_n_5 ,\state1_inferred__4/i__carry__0_n_6 ,\state1_inferred__4/i__carry__0_n_7 }),
        .DI(\TIMER_i_reg[7]_0 ),
        .O(\NLW_state1_inferred__4/i__carry__0_O_UNCONNECTED [7:0]),
        .S({\TIMER_i_reg[7]_1 ,i__carry__0_i_10__0_n_0,i__carry__0_i_11__0_n_0,i__carry__0_i_12__0_n_0,i__carry__0_i_13__0_n_0,i__carry__0_i_14__0_n_0,i__carry__0_i_15__0_n_0,i__carry__0_i_16__0_n_0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TX_Block_AP_v1_0
   (m00_axis_tdata,
    m01_axis_tdata,
    s00_axi_awready,
    s00_axi_wready,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axis_tready,
    s00_axi_bvalid,
    dac_aclk,
    aclk,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_wstrb,
    s00_axi_arvalid,
    aresetn,
    s00_axis_tvalid,
    s00_axis_tdata,
    s00_axis_tkeep,
    s00_axis_tlast,
    dac_aresetn,
    m00_axis_tready,
    s00_axi_bready,
    s00_axi_rready);
  output [255:0]m00_axis_tdata;
  output [255:0]m01_axis_tdata;
  output s00_axi_awready;
  output s00_axi_wready;
  output s00_axi_arready;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axis_tready;
  output s00_axi_bvalid;
  input dac_aclk;
  input aclk;
  input [1:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_arvalid;
  input aresetn;
  input s00_axis_tvalid;
  input [255:0]s00_axis_tdata;
  input [31:0]s00_axis_tkeep;
  input s00_axis_tlast;
  input dac_aresetn;
  input m00_axis_tready;
  input s00_axi_bready;
  input s00_axi_rready;

  wire [15:2]PAYLOAD_i_reg;
  wire [31:0]TIMER_i_reg;
  wire TX_BLOCK_AP_v2I_inst_n_559;
  wire TX_BLOCK_AP_v2I_inst_n_560;
  wire TX_BLOCK_AP_v2I_inst_n_569;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_100;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_101;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_102;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_103;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_104;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_105;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_106;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_107;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_108;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_109;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_110;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_111;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_112;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_113;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_114;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_115;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_116;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_117;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_118;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_22;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_23;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_24;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_25;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_26;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_27;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_28;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_29;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_30;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_31;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_32;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_33;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_34;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_35;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_36;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_37;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_38;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_39;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_40;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_41;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_42;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_43;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_44;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_6;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_7;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_75;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_76;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_77;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_78;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_79;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_8;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_80;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_81;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_82;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_83;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_84;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_85;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_86;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_87;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_88;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_89;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_9;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_90;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_91;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_92;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_93;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_94;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_95;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_96;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_97;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_98;
  wire TX_Block_AP_v1_0_S00_AXI_inst_n_99;
  wire aclk;
  wire aresetn;
  wire [7:0]b1_N_TRN_i_reg;
  wire [27:0]control_r;
  wire dac_aclk;
  wire dac_aresetn;
  wire [29:0]idle_time_r;
  wire [255:0]m00_axis_tdata;
  wire m00_axis_tready;
  wire [255:0]m01_axis_tdata;
  wire [0:0]p_0_in;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [255:0]s00_axis_tdata;
  wire [31:0]s00_axis_tkeep;
  wire s00_axis_tlast;
  wire s00_axis_tready;
  wire s00_axis_tvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TX_BLOCK_AP_v2 TX_BLOCK_AP_v2I_inst
       (.CO(TX_BLOCK_AP_v2I_inst_n_559),
        .D(p_0_in),
        .DI({TX_Block_AP_v1_0_S00_AXI_inst_n_6,TX_Block_AP_v1_0_S00_AXI_inst_n_7,TX_Block_AP_v1_0_S00_AXI_inst_n_8,TX_Block_AP_v1_0_S00_AXI_inst_n_9}),
        .O({TX_Block_AP_v1_0_S00_AXI_inst_n_84,TX_Block_AP_v1_0_S00_AXI_inst_n_85,TX_Block_AP_v1_0_S00_AXI_inst_n_86,TX_Block_AP_v1_0_S00_AXI_inst_n_87,TX_Block_AP_v1_0_S00_AXI_inst_n_88,TX_Block_AP_v1_0_S00_AXI_inst_n_89,TX_Block_AP_v1_0_S00_AXI_inst_n_90,TX_Block_AP_v1_0_S00_AXI_inst_n_91}),
        .\PAYLOAD_i_reg[15]_0 (PAYLOAD_i_reg),
        .Q(control_r[27:26]),
        .S({TX_Block_AP_v1_0_S00_AXI_inst_n_22,TX_Block_AP_v1_0_S00_AXI_inst_n_23,TX_Block_AP_v1_0_S00_AXI_inst_n_24,TX_Block_AP_v1_0_S00_AXI_inst_n_25,TX_Block_AP_v1_0_S00_AXI_inst_n_26,TX_Block_AP_v1_0_S00_AXI_inst_n_27,TX_Block_AP_v1_0_S00_AXI_inst_n_28}),
        .TIMER_i_reg(TIMER_i_reg),
        .\TIMER_i_reg[0]_0 (TX_BLOCK_AP_v2I_inst_n_569),
        .\TIMER_i_reg[15]_0 ({TX_Block_AP_v1_0_S00_AXI_inst_n_92,TX_Block_AP_v1_0_S00_AXI_inst_n_93,TX_Block_AP_v1_0_S00_AXI_inst_n_94,TX_Block_AP_v1_0_S00_AXI_inst_n_95,TX_Block_AP_v1_0_S00_AXI_inst_n_96,TX_Block_AP_v1_0_S00_AXI_inst_n_97,TX_Block_AP_v1_0_S00_AXI_inst_n_98,TX_Block_AP_v1_0_S00_AXI_inst_n_99}),
        .\TIMER_i_reg[23]_0 ({TX_Block_AP_v1_0_S00_AXI_inst_n_100,TX_Block_AP_v1_0_S00_AXI_inst_n_101,TX_Block_AP_v1_0_S00_AXI_inst_n_102,TX_Block_AP_v1_0_S00_AXI_inst_n_103,TX_Block_AP_v1_0_S00_AXI_inst_n_104,TX_Block_AP_v1_0_S00_AXI_inst_n_105,TX_Block_AP_v1_0_S00_AXI_inst_n_106,TX_Block_AP_v1_0_S00_AXI_inst_n_107}),
        .\TIMER_i_reg[31]_0 ({TX_Block_AP_v1_0_S00_AXI_inst_n_108,TX_Block_AP_v1_0_S00_AXI_inst_n_109,TX_Block_AP_v1_0_S00_AXI_inst_n_110,TX_Block_AP_v1_0_S00_AXI_inst_n_111,TX_Block_AP_v1_0_S00_AXI_inst_n_112,TX_Block_AP_v1_0_S00_AXI_inst_n_113,TX_Block_AP_v1_0_S00_AXI_inst_n_114,TX_Block_AP_v1_0_S00_AXI_inst_n_115}),
        .\TIMER_i_reg[7]_0 ({TX_Block_AP_v1_0_S00_AXI_inst_n_75,TX_Block_AP_v1_0_S00_AXI_inst_n_76,TX_Block_AP_v1_0_S00_AXI_inst_n_77,TX_Block_AP_v1_0_S00_AXI_inst_n_78,TX_Block_AP_v1_0_S00_AXI_inst_n_79,TX_Block_AP_v1_0_S00_AXI_inst_n_80,TX_Block_AP_v1_0_S00_AXI_inst_n_81,TX_Block_AP_v1_0_S00_AXI_inst_n_82}),
        .\TIMER_i_reg[7]_1 (TX_Block_AP_v1_0_S00_AXI_inst_n_83),
        .aclk(aclk),
        .aresetn(aresetn),
        .\b1_N_TRN_i_reg[7]_0 (b1_N_TRN_i_reg),
        .dac_aclk(dac_aclk),
        .dac_aresetn(dac_aresetn),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] (TX_Block_AP_v1_0_S00_AXI_inst_n_116),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] (TX_Block_AP_v1_0_S00_AXI_inst_n_117),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] (TX_Block_AP_v1_0_S00_AXI_inst_n_118),
        .m00_axis_tdata(m00_axis_tdata),
        .m00_axis_tready(m00_axis_tready),
        .m01_axis_tdata(m01_axis_tdata),
        .s00_axis_tdata(s00_axis_tdata),
        .s00_axis_tkeep(s00_axis_tkeep),
        .s00_axis_tlast(s00_axis_tlast),
        .s00_axis_tready(s00_axis_tready),
        .s00_axis_tvalid(s00_axis_tvalid),
        .\slv_reg0_reg[30] (TX_BLOCK_AP_v2I_inst_n_560),
        .\state1_inferred__0/i__carry_0 ({control_r[25:18],control_r[3:0]}),
        .\state1_inferred__1/i__carry__0_0 ({TX_Block_AP_v1_0_S00_AXI_inst_n_29,TX_Block_AP_v1_0_S00_AXI_inst_n_30,TX_Block_AP_v1_0_S00_AXI_inst_n_31,TX_Block_AP_v1_0_S00_AXI_inst_n_32,TX_Block_AP_v1_0_S00_AXI_inst_n_33,TX_Block_AP_v1_0_S00_AXI_inst_n_34,TX_Block_AP_v1_0_S00_AXI_inst_n_35}),
        .\state1_inferred__1/i__carry__0_1 (TX_Block_AP_v1_0_S00_AXI_inst_n_36),
        .\state1_inferred__4/i__carry__0_0 ({TX_Block_AP_v1_0_S00_AXI_inst_n_37,TX_Block_AP_v1_0_S00_AXI_inst_n_38,TX_Block_AP_v1_0_S00_AXI_inst_n_39,TX_Block_AP_v1_0_S00_AXI_inst_n_40,TX_Block_AP_v1_0_S00_AXI_inst_n_41,TX_Block_AP_v1_0_S00_AXI_inst_n_42,TX_Block_AP_v1_0_S00_AXI_inst_n_43,TX_Block_AP_v1_0_S00_AXI_inst_n_44}),
        .\state1_inferred__4/i__carry__0_1 (idle_time_r));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TX_Block_AP_v1_0_S00_AXI TX_Block_AP_v1_0_S00_AXI_inst
       (.B1(control_r[27:26]),
        .CO(TX_BLOCK_AP_v2I_inst_n_559),
        .D(p_0_in),
        .DI({TX_Block_AP_v1_0_S00_AXI_inst_n_6,TX_Block_AP_v1_0_S00_AXI_inst_n_7,TX_Block_AP_v1_0_S00_AXI_inst_n_8,TX_Block_AP_v1_0_S00_AXI_inst_n_9}),
        .O({TX_Block_AP_v1_0_S00_AXI_inst_n_84,TX_Block_AP_v1_0_S00_AXI_inst_n_85,TX_Block_AP_v1_0_S00_AXI_inst_n_86,TX_Block_AP_v1_0_S00_AXI_inst_n_87,TX_Block_AP_v1_0_S00_AXI_inst_n_88,TX_Block_AP_v1_0_S00_AXI_inst_n_89,TX_Block_AP_v1_0_S00_AXI_inst_n_90,TX_Block_AP_v1_0_S00_AXI_inst_n_91}),
        .\PAYLOAD_i_reg[14] ({TX_Block_AP_v1_0_S00_AXI_inst_n_29,TX_Block_AP_v1_0_S00_AXI_inst_n_30,TX_Block_AP_v1_0_S00_AXI_inst_n_31,TX_Block_AP_v1_0_S00_AXI_inst_n_32,TX_Block_AP_v1_0_S00_AXI_inst_n_33,TX_Block_AP_v1_0_S00_AXI_inst_n_34,TX_Block_AP_v1_0_S00_AXI_inst_n_35}),
        .Q({control_r[25:18],control_r[3:0]}),
        .S({TX_Block_AP_v1_0_S00_AXI_inst_n_22,TX_Block_AP_v1_0_S00_AXI_inst_n_23,TX_Block_AP_v1_0_S00_AXI_inst_n_24,TX_Block_AP_v1_0_S00_AXI_inst_n_25,TX_Block_AP_v1_0_S00_AXI_inst_n_26,TX_Block_AP_v1_0_S00_AXI_inst_n_27,TX_Block_AP_v1_0_S00_AXI_inst_n_28}),
        .TIMER_i_reg(TIMER_i_reg),
        .\TIMER_i_reg[15] ({TX_Block_AP_v1_0_S00_AXI_inst_n_92,TX_Block_AP_v1_0_S00_AXI_inst_n_93,TX_Block_AP_v1_0_S00_AXI_inst_n_94,TX_Block_AP_v1_0_S00_AXI_inst_n_95,TX_Block_AP_v1_0_S00_AXI_inst_n_96,TX_Block_AP_v1_0_S00_AXI_inst_n_97,TX_Block_AP_v1_0_S00_AXI_inst_n_98,TX_Block_AP_v1_0_S00_AXI_inst_n_99}),
        .\TIMER_i_reg[23] ({TX_Block_AP_v1_0_S00_AXI_inst_n_100,TX_Block_AP_v1_0_S00_AXI_inst_n_101,TX_Block_AP_v1_0_S00_AXI_inst_n_102,TX_Block_AP_v1_0_S00_AXI_inst_n_103,TX_Block_AP_v1_0_S00_AXI_inst_n_104,TX_Block_AP_v1_0_S00_AXI_inst_n_105,TX_Block_AP_v1_0_S00_AXI_inst_n_106,TX_Block_AP_v1_0_S00_AXI_inst_n_107}),
        .\TIMER_i_reg[31] ({TX_Block_AP_v1_0_S00_AXI_inst_n_108,TX_Block_AP_v1_0_S00_AXI_inst_n_109,TX_Block_AP_v1_0_S00_AXI_inst_n_110,TX_Block_AP_v1_0_S00_AXI_inst_n_111,TX_Block_AP_v1_0_S00_AXI_inst_n_112,TX_Block_AP_v1_0_S00_AXI_inst_n_113,TX_Block_AP_v1_0_S00_AXI_inst_n_114,TX_Block_AP_v1_0_S00_AXI_inst_n_115}),
        .\TIMER_i_reg[7] (TX_BLOCK_AP_v2I_inst_n_560),
        .\TIMER_i_reg[7]_0 (TX_BLOCK_AP_v2I_inst_n_569),
        .aclk(aclk),
        .aresetn(aresetn),
        .axi_arready_reg_0(s00_axi_arready),
        .axi_awready_reg_0(s00_axi_awready),
        .axi_wready_reg_0(s00_axi_wready),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .\slv_reg0_reg[14]_0 ({TX_Block_AP_v1_0_S00_AXI_inst_n_37,TX_Block_AP_v1_0_S00_AXI_inst_n_38,TX_Block_AP_v1_0_S00_AXI_inst_n_39,TX_Block_AP_v1_0_S00_AXI_inst_n_40,TX_Block_AP_v1_0_S00_AXI_inst_n_41,TX_Block_AP_v1_0_S00_AXI_inst_n_42,TX_Block_AP_v1_0_S00_AXI_inst_n_43,TX_Block_AP_v1_0_S00_AXI_inst_n_44}),
        .\slv_reg0_reg[29]_0 (idle_time_r),
        .\slv_reg0_reg[30]_0 ({TX_Block_AP_v1_0_S00_AXI_inst_n_75,TX_Block_AP_v1_0_S00_AXI_inst_n_76,TX_Block_AP_v1_0_S00_AXI_inst_n_77,TX_Block_AP_v1_0_S00_AXI_inst_n_78,TX_Block_AP_v1_0_S00_AXI_inst_n_79,TX_Block_AP_v1_0_S00_AXI_inst_n_80,TX_Block_AP_v1_0_S00_AXI_inst_n_81,TX_Block_AP_v1_0_S00_AXI_inst_n_82}),
        .\slv_reg0_reg[31]_0 (TX_Block_AP_v1_0_S00_AXI_inst_n_83),
        .\slv_reg1_reg[0]_rep_0 (TX_Block_AP_v1_0_S00_AXI_inst_n_116),
        .\slv_reg1_reg[0]_rep__0_0 (TX_Block_AP_v1_0_S00_AXI_inst_n_117),
        .\slv_reg1_reg[0]_rep__1_0 (TX_Block_AP_v1_0_S00_AXI_inst_n_118),
        .\slv_reg1_reg[16]_0 (TX_Block_AP_v1_0_S00_AXI_inst_n_36),
        .\state1_inferred__0/i__carry (b1_N_TRN_i_reg),
        .\state1_inferred__1/i__carry (PAYLOAD_i_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TX_Block_AP_v1_0_S00_AXI
   (axi_awready_reg_0,
    axi_wready_reg_0,
    axi_arready_reg_0,
    s00_axi_bvalid,
    s00_axi_rvalid,
    D,
    DI,
    Q,
    S,
    \PAYLOAD_i_reg[14] ,
    \slv_reg1_reg[16]_0 ,
    \slv_reg0_reg[14]_0 ,
    \slv_reg0_reg[29]_0 ,
    \slv_reg0_reg[30]_0 ,
    \slv_reg0_reg[31]_0 ,
    O,
    \TIMER_i_reg[15] ,
    \TIMER_i_reg[23] ,
    \TIMER_i_reg[31] ,
    \slv_reg1_reg[0]_rep_0 ,
    \slv_reg1_reg[0]_rep__0_0 ,
    \slv_reg1_reg[0]_rep__1_0 ,
    s00_axi_rdata,
    B1,
    aclk,
    CO,
    \state1_inferred__0/i__carry ,
    \state1_inferred__1/i__carry ,
    \TIMER_i_reg[7] ,
    TIMER_i_reg,
    \TIMER_i_reg[7]_0 ,
    aresetn,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_bready,
    s00_axi_arvalid,
    s00_axi_rready,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_wstrb);
  output axi_awready_reg_0;
  output axi_wready_reg_0;
  output axi_arready_reg_0;
  output s00_axi_bvalid;
  output s00_axi_rvalid;
  output [0:0]D;
  output [3:0]DI;
  output [11:0]Q;
  output [6:0]S;
  output [6:0]\PAYLOAD_i_reg[14] ;
  output \slv_reg1_reg[16]_0 ;
  output [7:0]\slv_reg0_reg[14]_0 ;
  output [29:0]\slv_reg0_reg[29]_0 ;
  output [7:0]\slv_reg0_reg[30]_0 ;
  output [0:0]\slv_reg0_reg[31]_0 ;
  output [7:0]O;
  output [7:0]\TIMER_i_reg[15] ;
  output [7:0]\TIMER_i_reg[23] ;
  output [7:0]\TIMER_i_reg[31] ;
  output \slv_reg1_reg[0]_rep_0 ;
  output \slv_reg1_reg[0]_rep__0_0 ;
  output \slv_reg1_reg[0]_rep__1_0 ;
  output [31:0]s00_axi_rdata;
  inout [1:0]B1;
  input aclk;
  input [0:0]CO;
  input [7:0]\state1_inferred__0/i__carry ;
  input [13:0]\state1_inferred__1/i__carry ;
  input [0:0]\TIMER_i_reg[7] ;
  input [31:0]TIMER_i_reg;
  input [0:0]\TIMER_i_reg[7]_0 ;
  input aresetn;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input s00_axi_bready;
  input s00_axi_arvalid;
  input s00_axi_rready;
  input [1:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input [3:0]s00_axi_wstrb;

  wire [1:0]B1;
  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [7:0]O;
  wire [6:0]\PAYLOAD_i_reg[14] ;
  wire [11:0]Q;
  wire [6:0]S;
  wire \TIMER_i[0]_i_3_n_0 ;
  wire \TIMER_i[0]_i_4_n_0 ;
  wire \TIMER_i[0]_i_5_n_0 ;
  wire \TIMER_i[0]_i_6_n_0 ;
  wire \TIMER_i[0]_i_7_n_0 ;
  wire \TIMER_i[0]_i_8_n_0 ;
  wire \TIMER_i[0]_i_9_n_0 ;
  wire \TIMER_i[16]_i_2_n_0 ;
  wire \TIMER_i[16]_i_3_n_0 ;
  wire \TIMER_i[16]_i_4_n_0 ;
  wire \TIMER_i[16]_i_5_n_0 ;
  wire \TIMER_i[16]_i_6_n_0 ;
  wire \TIMER_i[16]_i_7_n_0 ;
  wire \TIMER_i[16]_i_8_n_0 ;
  wire \TIMER_i[16]_i_9_n_0 ;
  wire \TIMER_i[24]_i_2_n_0 ;
  wire \TIMER_i[24]_i_3_n_0 ;
  wire \TIMER_i[24]_i_4_n_0 ;
  wire \TIMER_i[24]_i_5_n_0 ;
  wire \TIMER_i[24]_i_6_n_0 ;
  wire \TIMER_i[24]_i_7_n_0 ;
  wire \TIMER_i[24]_i_8_n_0 ;
  wire \TIMER_i[24]_i_9_n_0 ;
  wire \TIMER_i[8]_i_2_n_0 ;
  wire \TIMER_i[8]_i_3_n_0 ;
  wire \TIMER_i[8]_i_4_n_0 ;
  wire \TIMER_i[8]_i_5_n_0 ;
  wire \TIMER_i[8]_i_6_n_0 ;
  wire \TIMER_i[8]_i_7_n_0 ;
  wire \TIMER_i[8]_i_8_n_0 ;
  wire \TIMER_i[8]_i_9_n_0 ;
  wire [31:0]TIMER_i_reg;
  wire \TIMER_i_reg[0]_i_2_n_0 ;
  wire \TIMER_i_reg[0]_i_2_n_1 ;
  wire \TIMER_i_reg[0]_i_2_n_2 ;
  wire \TIMER_i_reg[0]_i_2_n_3 ;
  wire \TIMER_i_reg[0]_i_2_n_4 ;
  wire \TIMER_i_reg[0]_i_2_n_5 ;
  wire \TIMER_i_reg[0]_i_2_n_6 ;
  wire \TIMER_i_reg[0]_i_2_n_7 ;
  wire [7:0]\TIMER_i_reg[15] ;
  wire \TIMER_i_reg[16]_i_1_n_0 ;
  wire \TIMER_i_reg[16]_i_1_n_1 ;
  wire \TIMER_i_reg[16]_i_1_n_2 ;
  wire \TIMER_i_reg[16]_i_1_n_3 ;
  wire \TIMER_i_reg[16]_i_1_n_4 ;
  wire \TIMER_i_reg[16]_i_1_n_5 ;
  wire \TIMER_i_reg[16]_i_1_n_6 ;
  wire \TIMER_i_reg[16]_i_1_n_7 ;
  wire [7:0]\TIMER_i_reg[23] ;
  wire \TIMER_i_reg[24]_i_1_n_1 ;
  wire \TIMER_i_reg[24]_i_1_n_2 ;
  wire \TIMER_i_reg[24]_i_1_n_3 ;
  wire \TIMER_i_reg[24]_i_1_n_4 ;
  wire \TIMER_i_reg[24]_i_1_n_5 ;
  wire \TIMER_i_reg[24]_i_1_n_6 ;
  wire \TIMER_i_reg[24]_i_1_n_7 ;
  wire [7:0]\TIMER_i_reg[31] ;
  wire [0:0]\TIMER_i_reg[7] ;
  wire [0:0]\TIMER_i_reg[7]_0 ;
  wire \TIMER_i_reg[8]_i_1_n_0 ;
  wire \TIMER_i_reg[8]_i_1_n_1 ;
  wire \TIMER_i_reg[8]_i_1_n_2 ;
  wire \TIMER_i_reg[8]_i_1_n_3 ;
  wire \TIMER_i_reg[8]_i_1_n_4 ;
  wire \TIMER_i_reg[8]_i_1_n_5 ;
  wire \TIMER_i_reg[8]_i_1_n_6 ;
  wire \TIMER_i_reg[8]_i_1_n_7 ;
  wire aclk;
  wire aresetn;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire [3:2]axi_araddr;
  wire axi_arready0;
  wire axi_arready_reg_0;
  wire axi_awready0;
  wire axi_awready_i_1_n_0;
  wire axi_awready_reg_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire axi_wready_reg_0;
  wire [17:4]control_r;
  wire i__carry_i_17_n_0;
  wire i__carry_i_18_n_0;
  wire i__carry_i_19_n_0;
  wire i__carry_i_20_n_0;
  wire i__carry_i_21_n_0;
  wire i__carry_i_22_n_0;
  wire [31:30]idle_time_r;
  wire [1:0]p_0_in;
  wire [31:7]p_1_in;
  wire [31:0]reg_data_out;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [7:0]\slv_reg0_reg[14]_0 ;
  wire [29:0]\slv_reg0_reg[29]_0 ;
  wire [7:0]\slv_reg0_reg[30]_0 ;
  wire [0:0]\slv_reg0_reg[31]_0 ;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire \slv_reg1_reg[0]_rep_0 ;
  wire \slv_reg1_reg[0]_rep__0_0 ;
  wire \slv_reg1_reg[0]_rep__1_0 ;
  wire \slv_reg1_reg[16]_0 ;
  wire \slv_reg1_reg_n_0_[28] ;
  wire \slv_reg1_reg_n_0_[29] ;
  wire \slv_reg1_reg_n_0_[30] ;
  wire \slv_reg1_reg_n_0_[31] ;
  wire [31:0]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [31:0]slv_reg3;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire slv_reg_rden;
  wire slv_reg_wren__2;
  wire [7:0]\state1_inferred__0/i__carry ;
  wire [13:0]\state1_inferred__1/i__carry ;
  wire [7:7]\NLW_TIMER_i_reg[24]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[0]_i_3 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[7]),
        .O(\TIMER_i[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[0]_i_4 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[6]),
        .O(\TIMER_i[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[0]_i_5 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[5]),
        .O(\TIMER_i[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[0]_i_6 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[4]),
        .O(\TIMER_i[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[0]_i_7 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[3]),
        .O(\TIMER_i[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[0]_i_8 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[2]),
        .O(\TIMER_i[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[0]_i_9 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[1]),
        .O(\TIMER_i[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[16]_i_2 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[23]),
        .O(\TIMER_i[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[16]_i_3 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[22]),
        .O(\TIMER_i[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[16]_i_4 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[21]),
        .O(\TIMER_i[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[16]_i_5 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[20]),
        .O(\TIMER_i[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[16]_i_6 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[19]),
        .O(\TIMER_i[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[16]_i_7 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[18]),
        .O(\TIMER_i[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[16]_i_8 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[17]),
        .O(\TIMER_i[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[16]_i_9 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[16]),
        .O(\TIMER_i[16]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[24]_i_2 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[31]),
        .O(\TIMER_i[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[24]_i_3 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[30]),
        .O(\TIMER_i[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[24]_i_4 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[29]),
        .O(\TIMER_i[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[24]_i_5 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[28]),
        .O(\TIMER_i[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[24]_i_6 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[27]),
        .O(\TIMER_i[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[24]_i_7 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[26]),
        .O(\TIMER_i[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[24]_i_8 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[25]),
        .O(\TIMER_i[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[24]_i_9 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[24]),
        .O(\TIMER_i[24]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[8]_i_2 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[15]),
        .O(\TIMER_i[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[8]_i_3 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[14]),
        .O(\TIMER_i[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[8]_i_4 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[13]),
        .O(\TIMER_i[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[8]_i_5 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[12]),
        .O(\TIMER_i[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[8]_i_6 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[11]),
        .O(\TIMER_i[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[8]_i_7 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[10]),
        .O(\TIMER_i[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[8]_i_8 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[9]),
        .O(\TIMER_i[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER_i[8]_i_9 
       (.I0(\TIMER_i_reg[7] ),
        .I1(TIMER_i_reg[8]),
        .O(\TIMER_i[8]_i_9_n_0 ));
  CARRY8 \TIMER_i_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\TIMER_i_reg[0]_i_2_n_0 ,\TIMER_i_reg[0]_i_2_n_1 ,\TIMER_i_reg[0]_i_2_n_2 ,\TIMER_i_reg[0]_i_2_n_3 ,\TIMER_i_reg[0]_i_2_n_4 ,\TIMER_i_reg[0]_i_2_n_5 ,\TIMER_i_reg[0]_i_2_n_6 ,\TIMER_i_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\TIMER_i_reg[7] }),
        .O(O),
        .S({\TIMER_i[0]_i_3_n_0 ,\TIMER_i[0]_i_4_n_0 ,\TIMER_i[0]_i_5_n_0 ,\TIMER_i[0]_i_6_n_0 ,\TIMER_i[0]_i_7_n_0 ,\TIMER_i[0]_i_8_n_0 ,\TIMER_i[0]_i_9_n_0 ,\TIMER_i_reg[7]_0 }));
  CARRY8 \TIMER_i_reg[16]_i_1 
       (.CI(\TIMER_i_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\TIMER_i_reg[16]_i_1_n_0 ,\TIMER_i_reg[16]_i_1_n_1 ,\TIMER_i_reg[16]_i_1_n_2 ,\TIMER_i_reg[16]_i_1_n_3 ,\TIMER_i_reg[16]_i_1_n_4 ,\TIMER_i_reg[16]_i_1_n_5 ,\TIMER_i_reg[16]_i_1_n_6 ,\TIMER_i_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\TIMER_i_reg[23] ),
        .S({\TIMER_i[16]_i_2_n_0 ,\TIMER_i[16]_i_3_n_0 ,\TIMER_i[16]_i_4_n_0 ,\TIMER_i[16]_i_5_n_0 ,\TIMER_i[16]_i_6_n_0 ,\TIMER_i[16]_i_7_n_0 ,\TIMER_i[16]_i_8_n_0 ,\TIMER_i[16]_i_9_n_0 }));
  CARRY8 \TIMER_i_reg[24]_i_1 
       (.CI(\TIMER_i_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_TIMER_i_reg[24]_i_1_CO_UNCONNECTED [7],\TIMER_i_reg[24]_i_1_n_1 ,\TIMER_i_reg[24]_i_1_n_2 ,\TIMER_i_reg[24]_i_1_n_3 ,\TIMER_i_reg[24]_i_1_n_4 ,\TIMER_i_reg[24]_i_1_n_5 ,\TIMER_i_reg[24]_i_1_n_6 ,\TIMER_i_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\TIMER_i_reg[31] ),
        .S({\TIMER_i[24]_i_2_n_0 ,\TIMER_i[24]_i_3_n_0 ,\TIMER_i[24]_i_4_n_0 ,\TIMER_i[24]_i_5_n_0 ,\TIMER_i[24]_i_6_n_0 ,\TIMER_i[24]_i_7_n_0 ,\TIMER_i[24]_i_8_n_0 ,\TIMER_i[24]_i_9_n_0 }));
  CARRY8 \TIMER_i_reg[8]_i_1 
       (.CI(\TIMER_i_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\TIMER_i_reg[8]_i_1_n_0 ,\TIMER_i_reg[8]_i_1_n_1 ,\TIMER_i_reg[8]_i_1_n_2 ,\TIMER_i_reg[8]_i_1_n_3 ,\TIMER_i_reg[8]_i_1_n_4 ,\TIMER_i_reg[8]_i_1_n_5 ,\TIMER_i_reg[8]_i_1_n_6 ,\TIMER_i_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\TIMER_i_reg[15] ),
        .S({\TIMER_i[8]_i_2_n_0 ,\TIMER_i[8]_i_3_n_0 ,\TIMER_i[8]_i_4_n_0 ,\TIMER_i[8]_i_5_n_0 ,\TIMER_i[8]_i_6_n_0 ,\TIMER_i[8]_i_7_n_0 ,\TIMER_i[8]_i_8_n_0 ,\TIMER_i[8]_i_9_n_0 }));
  LUT6 #(
    .INIT(64'hBFFFBF00BF00BF00)) 
    aw_en_i_1
       (.I0(axi_awready_reg_0),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(aw_en_reg_n_0),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(axi_awready_i_1_n_0));
  FDSE \axi_araddr_reg[2] 
       (.C(aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[0]),
        .Q(axi_araddr[2]),
        .S(axi_awready_i_1_n_0));
  FDSE \axi_araddr_reg[3] 
       (.C(aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[1]),
        .Q(axi_araddr[3]),
        .S(axi_awready_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(axi_arready_reg_0),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(axi_arready_reg_0),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[2] 
       (.C(aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[0]),
        .Q(p_0_in[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[3] 
       (.C(aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[1]),
        .Q(p_0_in[1]),
        .R(axi_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(aresetn),
        .O(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    axi_awready_i_2
       (.I0(aw_en_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(axi_awready_reg_0),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(axi_awready_reg_0),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_awvalid),
        .I1(axi_awready_reg_0),
        .I2(axi_wready_reg_0),
        .I3(s00_axi_wvalid),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[0]_i_1 
       (.I0(slv_reg2[0]),
        .I1(slv_reg3[0]),
        .I2(\slv_reg0_reg[29]_0 [0]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(Q[0]),
        .O(reg_data_out[0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[10]_i_1 
       (.I0(slv_reg2[10]),
        .I1(slv_reg3[10]),
        .I2(\slv_reg0_reg[29]_0 [10]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(control_r[10]),
        .O(reg_data_out[10]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[11]_i_1 
       (.I0(slv_reg2[11]),
        .I1(slv_reg3[11]),
        .I2(\slv_reg0_reg[29]_0 [11]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(control_r[11]),
        .O(reg_data_out[11]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[12]_i_1 
       (.I0(slv_reg2[12]),
        .I1(slv_reg3[12]),
        .I2(\slv_reg0_reg[29]_0 [12]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(control_r[12]),
        .O(reg_data_out[12]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[13]_i_1 
       (.I0(slv_reg2[13]),
        .I1(slv_reg3[13]),
        .I2(\slv_reg0_reg[29]_0 [13]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(control_r[13]),
        .O(reg_data_out[13]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[14]_i_1 
       (.I0(slv_reg2[14]),
        .I1(slv_reg3[14]),
        .I2(\slv_reg0_reg[29]_0 [14]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(control_r[14]),
        .O(reg_data_out[14]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[15]_i_1 
       (.I0(slv_reg2[15]),
        .I1(slv_reg3[15]),
        .I2(\slv_reg0_reg[29]_0 [15]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(control_r[15]),
        .O(reg_data_out[15]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[16]_i_1 
       (.I0(slv_reg2[16]),
        .I1(slv_reg3[16]),
        .I2(\slv_reg0_reg[29]_0 [16]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(control_r[16]),
        .O(reg_data_out[16]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[17]_i_1 
       (.I0(slv_reg2[17]),
        .I1(slv_reg3[17]),
        .I2(\slv_reg0_reg[29]_0 [17]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(control_r[17]),
        .O(reg_data_out[17]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[18]_i_1 
       (.I0(slv_reg2[18]),
        .I1(slv_reg3[18]),
        .I2(\slv_reg0_reg[29]_0 [18]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(Q[4]),
        .O(reg_data_out[18]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[19]_i_1 
       (.I0(slv_reg2[19]),
        .I1(slv_reg3[19]),
        .I2(\slv_reg0_reg[29]_0 [19]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(Q[5]),
        .O(reg_data_out[19]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[1]_i_1 
       (.I0(slv_reg2[1]),
        .I1(slv_reg3[1]),
        .I2(\slv_reg0_reg[29]_0 [1]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(Q[1]),
        .O(reg_data_out[1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[20]_i_1 
       (.I0(slv_reg2[20]),
        .I1(slv_reg3[20]),
        .I2(\slv_reg0_reg[29]_0 [20]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(Q[6]),
        .O(reg_data_out[20]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[21]_i_1 
       (.I0(slv_reg2[21]),
        .I1(slv_reg3[21]),
        .I2(\slv_reg0_reg[29]_0 [21]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(Q[7]),
        .O(reg_data_out[21]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[22]_i_1 
       (.I0(slv_reg2[22]),
        .I1(slv_reg3[22]),
        .I2(\slv_reg0_reg[29]_0 [22]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(Q[8]),
        .O(reg_data_out[22]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[23]_i_1 
       (.I0(slv_reg2[23]),
        .I1(slv_reg3[23]),
        .I2(\slv_reg0_reg[29]_0 [23]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(Q[9]),
        .O(reg_data_out[23]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[24]_i_1 
       (.I0(slv_reg2[24]),
        .I1(slv_reg3[24]),
        .I2(\slv_reg0_reg[29]_0 [24]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(Q[10]),
        .O(reg_data_out[24]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[25]_i_1 
       (.I0(slv_reg2[25]),
        .I1(slv_reg3[25]),
        .I2(\slv_reg0_reg[29]_0 [25]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(Q[11]),
        .O(reg_data_out[25]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[26]_i_1 
       (.I0(slv_reg2[26]),
        .I1(slv_reg3[26]),
        .I2(\slv_reg0_reg[29]_0 [26]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(B1[0]),
        .O(reg_data_out[26]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[27]_i_1 
       (.I0(slv_reg2[27]),
        .I1(slv_reg3[27]),
        .I2(\slv_reg0_reg[29]_0 [27]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(B1[1]),
        .O(reg_data_out[27]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[28]_i_1 
       (.I0(slv_reg2[28]),
        .I1(slv_reg3[28]),
        .I2(\slv_reg0_reg[29]_0 [28]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg1_reg_n_0_[28] ),
        .O(reg_data_out[28]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[29]_i_1 
       (.I0(slv_reg2[29]),
        .I1(slv_reg3[29]),
        .I2(\slv_reg0_reg[29]_0 [29]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg1_reg_n_0_[29] ),
        .O(reg_data_out[29]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[2]_i_1 
       (.I0(slv_reg2[2]),
        .I1(slv_reg3[2]),
        .I2(\slv_reg0_reg[29]_0 [2]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(Q[2]),
        .O(reg_data_out[2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[30]_i_1 
       (.I0(slv_reg2[30]),
        .I1(slv_reg3[30]),
        .I2(idle_time_r[30]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg1_reg_n_0_[30] ),
        .O(reg_data_out[30]));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_rdata[31]_i_1 
       (.I0(axi_arready_reg_0),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .O(slv_reg_rden));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[31]_i_2 
       (.I0(slv_reg2[31]),
        .I1(slv_reg3[31]),
        .I2(idle_time_r[31]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(\slv_reg1_reg_n_0_[31] ),
        .O(reg_data_out[31]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[3]_i_1 
       (.I0(slv_reg2[3]),
        .I1(slv_reg3[3]),
        .I2(\slv_reg0_reg[29]_0 [3]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(Q[3]),
        .O(reg_data_out[3]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[4]_i_1 
       (.I0(slv_reg2[4]),
        .I1(slv_reg3[4]),
        .I2(\slv_reg0_reg[29]_0 [4]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(control_r[4]),
        .O(reg_data_out[4]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[5]_i_1 
       (.I0(slv_reg2[5]),
        .I1(slv_reg3[5]),
        .I2(\slv_reg0_reg[29]_0 [5]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(control_r[5]),
        .O(reg_data_out[5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[6]_i_1 
       (.I0(slv_reg2[6]),
        .I1(slv_reg3[6]),
        .I2(\slv_reg0_reg[29]_0 [6]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(control_r[6]),
        .O(reg_data_out[6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[7]_i_1 
       (.I0(slv_reg2[7]),
        .I1(slv_reg3[7]),
        .I2(\slv_reg0_reg[29]_0 [7]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(control_r[7]),
        .O(reg_data_out[7]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[8]_i_1 
       (.I0(slv_reg2[8]),
        .I1(slv_reg3[8]),
        .I2(\slv_reg0_reg[29]_0 [8]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(control_r[8]),
        .O(reg_data_out[8]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[9]_i_1 
       (.I0(slv_reg2[9]),
        .I1(slv_reg3[9]),
        .I2(\slv_reg0_reg[29]_0 [9]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(control_r[9]),
        .O(reg_data_out[9]));
  FDRE \axi_rdata_reg[0] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[0]),
        .Q(s00_axi_rdata[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[10] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[10]),
        .Q(s00_axi_rdata[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[11] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[11]),
        .Q(s00_axi_rdata[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[12] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[12]),
        .Q(s00_axi_rdata[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[13] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[13]),
        .Q(s00_axi_rdata[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[14] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[14]),
        .Q(s00_axi_rdata[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[15] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[15]),
        .Q(s00_axi_rdata[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[16] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[16]),
        .Q(s00_axi_rdata[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[17] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[17]),
        .Q(s00_axi_rdata[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[18] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[18]),
        .Q(s00_axi_rdata[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[19] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[19]),
        .Q(s00_axi_rdata[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[1] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[1]),
        .Q(s00_axi_rdata[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[20] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[20]),
        .Q(s00_axi_rdata[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[21] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[21]),
        .Q(s00_axi_rdata[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[22] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[22]),
        .Q(s00_axi_rdata[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[23] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[23]),
        .Q(s00_axi_rdata[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[24] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[24]),
        .Q(s00_axi_rdata[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[25] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[25]),
        .Q(s00_axi_rdata[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[26] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[26]),
        .Q(s00_axi_rdata[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[27] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[27]),
        .Q(s00_axi_rdata[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[28] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[28]),
        .Q(s00_axi_rdata[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[29] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[29]),
        .Q(s00_axi_rdata[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[2] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[2]),
        .Q(s00_axi_rdata[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[30] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[30]),
        .Q(s00_axi_rdata[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[31] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[31]),
        .Q(s00_axi_rdata[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[3] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[3]),
        .Q(s00_axi_rdata[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[4] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[4]),
        .Q(s00_axi_rdata[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[5] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[5]),
        .Q(s00_axi_rdata[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[6] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[6]),
        .Q(s00_axi_rdata[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[7] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[7]),
        .Q(s00_axi_rdata[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[8] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[8]),
        .Q(s00_axi_rdata[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[9] 
       (.C(aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[9]),
        .Q(s00_axi_rdata[9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(s00_axi_arvalid),
        .I1(axi_arready_reg_0),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    axi_wready_i_1
       (.I0(aw_en_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(axi_wready_reg_0),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(axi_wready_reg_0),
        .R(axi_awready_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \b1_N_TRN_i[0]_i_1 
       (.I0(CO),
        .I1(\state1_inferred__0/i__carry [0]),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    i__carry__0_i_17
       (.I0(control_r[16]),
        .I1(control_r[14]),
        .I2(i__carry_i_18_n_0),
        .I3(control_r[13]),
        .I4(control_r[15]),
        .I5(control_r[17]),
        .O(\slv_reg1_reg[16]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__1
       (.I0(idle_time_r[30]),
        .I1(TIMER_i_reg[30]),
        .I2(idle_time_r[31]),
        .I3(TIMER_i_reg[31]),
        .O(\slv_reg0_reg[30]_0 [7]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__1
       (.I0(\slv_reg0_reg[29]_0 [28]),
        .I1(TIMER_i_reg[28]),
        .I2(TIMER_i_reg[29]),
        .I3(\slv_reg0_reg[29]_0 [29]),
        .O(\slv_reg0_reg[30]_0 [6]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3__1
       (.I0(\slv_reg0_reg[29]_0 [26]),
        .I1(TIMER_i_reg[26]),
        .I2(TIMER_i_reg[27]),
        .I3(\slv_reg0_reg[29]_0 [27]),
        .O(\slv_reg0_reg[30]_0 [5]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_4__1
       (.I0(\slv_reg0_reg[29]_0 [24]),
        .I1(TIMER_i_reg[24]),
        .I2(TIMER_i_reg[25]),
        .I3(\slv_reg0_reg[29]_0 [25]),
        .O(\slv_reg0_reg[30]_0 [4]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_5__1
       (.I0(\slv_reg0_reg[29]_0 [22]),
        .I1(TIMER_i_reg[22]),
        .I2(TIMER_i_reg[23]),
        .I3(\slv_reg0_reg[29]_0 [23]),
        .O(\slv_reg0_reg[30]_0 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_6__1
       (.I0(\slv_reg0_reg[29]_0 [20]),
        .I1(TIMER_i_reg[20]),
        .I2(TIMER_i_reg[21]),
        .I3(\slv_reg0_reg[29]_0 [21]),
        .O(\slv_reg0_reg[30]_0 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_7__1
       (.I0(\slv_reg0_reg[29]_0 [18]),
        .I1(TIMER_i_reg[18]),
        .I2(TIMER_i_reg[19]),
        .I3(\slv_reg0_reg[29]_0 [19]),
        .O(\slv_reg0_reg[30]_0 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_8__1
       (.I0(\slv_reg0_reg[29]_0 [16]),
        .I1(TIMER_i_reg[16]),
        .I2(TIMER_i_reg[17]),
        .I3(\slv_reg0_reg[29]_0 [17]),
        .O(\slv_reg0_reg[30]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_9__0
       (.I0(idle_time_r[31]),
        .I1(TIMER_i_reg[31]),
        .I2(idle_time_r[30]),
        .I3(TIMER_i_reg[30]),
        .O(\slv_reg0_reg[31]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1
       (.I0(Q[10]),
        .I1(\state1_inferred__0/i__carry [6]),
        .I2(\state1_inferred__0/i__carry [7]),
        .I3(Q[11]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h9990000600099990)) 
    i__carry_i_10
       (.I0(\state1_inferred__1/i__carry [11]),
        .I1(control_r[15]),
        .I2(control_r[13]),
        .I3(i__carry_i_18_n_0),
        .I4(control_r[14]),
        .I5(\state1_inferred__1/i__carry [10]),
        .O(S[5]));
  LUT5 #(
    .INIT(32'h90060990)) 
    i__carry_i_11
       (.I0(\state1_inferred__1/i__carry [9]),
        .I1(control_r[13]),
        .I2(i__carry_i_19_n_0),
        .I3(control_r[12]),
        .I4(\state1_inferred__1/i__carry [8]),
        .O(S[4]));
  LUT5 #(
    .INIT(32'h90060990)) 
    i__carry_i_12
       (.I0(\state1_inferred__1/i__carry [7]),
        .I1(control_r[11]),
        .I2(i__carry_i_20_n_0),
        .I3(control_r[10]),
        .I4(\state1_inferred__1/i__carry [6]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h90060990)) 
    i__carry_i_13
       (.I0(\state1_inferred__1/i__carry [5]),
        .I1(control_r[9]),
        .I2(i__carry_i_21_n_0),
        .I3(control_r[8]),
        .I4(\state1_inferred__1/i__carry [4]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h90060990)) 
    i__carry_i_14
       (.I0(\state1_inferred__1/i__carry [3]),
        .I1(control_r[7]),
        .I2(i__carry_i_22_n_0),
        .I3(control_r[6]),
        .I4(\state1_inferred__1/i__carry [2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9990000600099990)) 
    i__carry_i_15
       (.I0(\state1_inferred__1/i__carry [1]),
        .I1(control_r[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(control_r[4]),
        .I5(\state1_inferred__1/i__carry [0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    i__carry_i_17
       (.I0(control_r[14]),
        .I1(i__carry_i_18_n_0),
        .I2(control_r[13]),
        .I3(control_r[15]),
        .O(i__carry_i_17_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    i__carry_i_18
       (.I0(control_r[11]),
        .I1(control_r[9]),
        .I2(i__carry_i_21_n_0),
        .I3(control_r[8]),
        .I4(control_r[10]),
        .I5(control_r[12]),
        .O(i__carry_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    i__carry_i_19
       (.I0(control_r[10]),
        .I1(control_r[8]),
        .I2(i__carry_i_21_n_0),
        .I3(control_r[9]),
        .I4(control_r[11]),
        .O(i__carry_i_19_n_0));
  LUT5 #(
    .INIT(32'h73311007)) 
    i__carry_i_1__0
       (.I0(\state1_inferred__1/i__carry [12]),
        .I1(\state1_inferred__1/i__carry [13]),
        .I2(control_r[16]),
        .I3(i__carry_i_17_n_0),
        .I4(control_r[17]),
        .O(\PAYLOAD_i_reg[14] [6]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__3
       (.I0(\slv_reg0_reg[29]_0 [14]),
        .I1(TIMER_i_reg[14]),
        .I2(TIMER_i_reg[15]),
        .I3(\slv_reg0_reg[29]_0 [15]),
        .O(\slv_reg0_reg[14]_0 [7]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2
       (.I0(Q[8]),
        .I1(\state1_inferred__0/i__carry [4]),
        .I2(\state1_inferred__0/i__carry [5]),
        .I3(Q[9]),
        .O(DI[2]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    i__carry_i_20
       (.I0(control_r[8]),
        .I1(i__carry_i_21_n_0),
        .I2(control_r[9]),
        .O(i__carry_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    i__carry_i_21
       (.I0(control_r[6]),
        .I1(control_r[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(control_r[5]),
        .I5(control_r[7]),
        .O(i__carry_i_21_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    i__carry_i_22
       (.I0(control_r[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(control_r[5]),
        .O(i__carry_i_22_n_0));
  LUT6 #(
    .INIT(64'h7373733110101007)) 
    i__carry_i_2__0
       (.I0(\state1_inferred__1/i__carry [10]),
        .I1(\state1_inferred__1/i__carry [11]),
        .I2(control_r[14]),
        .I3(i__carry_i_18_n_0),
        .I4(control_r[13]),
        .I5(control_r[15]),
        .O(\PAYLOAD_i_reg[14] [5]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__2
       (.I0(\slv_reg0_reg[29]_0 [12]),
        .I1(TIMER_i_reg[12]),
        .I2(TIMER_i_reg[13]),
        .I3(\slv_reg0_reg[29]_0 [13]),
        .O(\slv_reg0_reg[14]_0 [6]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3
       (.I0(Q[6]),
        .I1(\state1_inferred__0/i__carry [2]),
        .I2(\state1_inferred__0/i__carry [3]),
        .I3(Q[7]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h73311007)) 
    i__carry_i_3__0
       (.I0(\state1_inferred__1/i__carry [8]),
        .I1(\state1_inferred__1/i__carry [9]),
        .I2(control_r[12]),
        .I3(i__carry_i_19_n_0),
        .I4(control_r[13]),
        .O(\PAYLOAD_i_reg[14] [4]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__2
       (.I0(\slv_reg0_reg[29]_0 [10]),
        .I1(TIMER_i_reg[10]),
        .I2(TIMER_i_reg[11]),
        .I3(\slv_reg0_reg[29]_0 [11]),
        .O(\slv_reg0_reg[14]_0 [5]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4
       (.I0(Q[4]),
        .I1(\state1_inferred__0/i__carry [0]),
        .I2(\state1_inferred__0/i__carry [1]),
        .I3(Q[5]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h73311007)) 
    i__carry_i_4__0
       (.I0(\state1_inferred__1/i__carry [6]),
        .I1(\state1_inferred__1/i__carry [7]),
        .I2(control_r[10]),
        .I3(i__carry_i_20_n_0),
        .I4(control_r[11]),
        .O(\PAYLOAD_i_reg[14] [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__3
       (.I0(\slv_reg0_reg[29]_0 [8]),
        .I1(TIMER_i_reg[8]),
        .I2(TIMER_i_reg[9]),
        .I3(\slv_reg0_reg[29]_0 [9]),
        .O(\slv_reg0_reg[14]_0 [4]));
  LUT5 #(
    .INIT(32'h73311007)) 
    i__carry_i_5__0
       (.I0(\state1_inferred__1/i__carry [4]),
        .I1(\state1_inferred__1/i__carry [5]),
        .I2(control_r[8]),
        .I3(i__carry_i_21_n_0),
        .I4(control_r[9]),
        .O(\PAYLOAD_i_reg[14] [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_5__3
       (.I0(\slv_reg0_reg[29]_0 [6]),
        .I1(TIMER_i_reg[6]),
        .I2(TIMER_i_reg[7]),
        .I3(\slv_reg0_reg[29]_0 [7]),
        .O(\slv_reg0_reg[14]_0 [3]));
  LUT5 #(
    .INIT(32'h73311007)) 
    i__carry_i_6__0
       (.I0(\state1_inferred__1/i__carry [2]),
        .I1(\state1_inferred__1/i__carry [3]),
        .I2(control_r[6]),
        .I3(i__carry_i_22_n_0),
        .I4(control_r[7]),
        .O(\PAYLOAD_i_reg[14] [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_6__3
       (.I0(\slv_reg0_reg[29]_0 [4]),
        .I1(TIMER_i_reg[4]),
        .I2(TIMER_i_reg[5]),
        .I3(\slv_reg0_reg[29]_0 [5]),
        .O(\slv_reg0_reg[14]_0 [2]));
  LUT6 #(
    .INIT(64'h7373733110101007)) 
    i__carry_i_7__0
       (.I0(\state1_inferred__1/i__carry [0]),
        .I1(\state1_inferred__1/i__carry [1]),
        .I2(control_r[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(control_r[5]),
        .O(\PAYLOAD_i_reg[14] [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_7__3
       (.I0(\slv_reg0_reg[29]_0 [2]),
        .I1(TIMER_i_reg[2]),
        .I2(TIMER_i_reg[3]),
        .I3(\slv_reg0_reg[29]_0 [3]),
        .O(\slv_reg0_reg[14]_0 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_8__3
       (.I0(\slv_reg0_reg[29]_0 [0]),
        .I1(TIMER_i_reg[0]),
        .I2(TIMER_i_reg[1]),
        .I3(\slv_reg0_reg[29]_0 [1]),
        .O(\slv_reg0_reg[14]_0 [0]));
  LUT5 #(
    .INIT(32'h90060990)) 
    i__carry_i_9
       (.I0(\state1_inferred__1/i__carry [13]),
        .I1(control_r[17]),
        .I2(i__carry_i_17_n_0),
        .I3(control_r[16]),
        .I4(\state1_inferred__1/i__carry [12]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[1]),
        .O(p_1_in[15]));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[2]),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[3]),
        .O(p_1_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg0[31]_i_2 
       (.I0(s00_axi_awvalid),
        .I1(axi_awready_reg_0),
        .I2(axi_wready_reg_0),
        .I3(s00_axi_wvalid),
        .O(slv_reg_wren__2));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[0]),
        .O(p_1_in[7]));
  FDRE \slv_reg0_reg[0] 
       (.C(aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg0_reg[29]_0 [0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[10] 
       (.C(aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg0_reg[29]_0 [10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[11] 
       (.C(aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg0_reg[29]_0 [11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[12] 
       (.C(aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg[29]_0 [12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[13] 
       (.C(aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg[29]_0 [13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[14] 
       (.C(aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg[29]_0 [14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[15] 
       (.C(aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg[29]_0 [15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[16] 
       (.C(aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg[29]_0 [16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[17] 
       (.C(aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg[29]_0 [17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[18] 
       (.C(aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg0_reg[29]_0 [18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[19] 
       (.C(aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg0_reg[29]_0 [19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[1] 
       (.C(aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg0_reg[29]_0 [1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[20] 
       (.C(aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg0_reg[29]_0 [20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[21] 
       (.C(aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg0_reg[29]_0 [21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[22] 
       (.C(aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg0_reg[29]_0 [22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[23] 
       (.C(aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg0_reg[29]_0 [23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[24] 
       (.C(aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg0_reg[29]_0 [24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[25] 
       (.C(aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg0_reg[29]_0 [25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[26] 
       (.C(aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg0_reg[29]_0 [26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[27] 
       (.C(aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg0_reg[29]_0 [27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[28] 
       (.C(aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg0_reg[29]_0 [28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[29] 
       (.C(aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg0_reg[29]_0 [29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[2] 
       (.C(aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg0_reg[29]_0 [2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[30] 
       (.C(aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[30]),
        .Q(idle_time_r[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[31] 
       (.C(aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[31]),
        .Q(idle_time_r[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[3] 
       (.C(aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg0_reg[29]_0 [3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[4] 
       (.C(aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg0_reg[29]_0 [4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[5] 
       (.C(aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg0_reg[29]_0 [5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[6] 
       (.C(aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg0_reg[29]_0 [6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[7] 
       (.C(aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg0_reg[29]_0 [7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[8] 
       (.C(aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg0_reg[29]_0 [8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[9] 
       (.C(aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg0_reg[29]_0 [9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[1]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[2]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[3]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[0]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[7]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg1_reg[0]" *) 
  FDRE \slv_reg1_reg[0] 
       (.C(aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(Q[0]),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg1_reg[0]" *) 
  FDRE \slv_reg1_reg[0]_rep 
       (.C(aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg1_reg[0]_rep_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg1_reg[0]" *) 
  FDRE \slv_reg1_reg[0]_rep__0 
       (.C(aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg1_reg[0]_rep__0_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "slv_reg1_reg[0]" *) 
  FDRE \slv_reg1_reg[0]_rep__1 
       (.C(aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg1_reg[0]_rep__1_0 ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[10] 
       (.C(aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(control_r[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[11] 
       (.C(aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(control_r[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[12] 
       (.C(aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(control_r[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[13] 
       (.C(aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(control_r[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[14] 
       (.C(aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(control_r[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[15] 
       (.C(aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(control_r[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[16] 
       (.C(aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(control_r[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[17] 
       (.C(aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(control_r[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[18] 
       (.C(aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(Q[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[19] 
       (.C(aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(Q[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[1] 
       (.C(aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(Q[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[20] 
       (.C(aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(Q[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[21] 
       (.C(aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(Q[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[22] 
       (.C(aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(Q[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[23] 
       (.C(aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(Q[9]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[24] 
       (.C(aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(Q[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[25] 
       (.C(aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(Q[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[26] 
       (.C(aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(B1[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[27] 
       (.C(aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(B1[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[28] 
       (.C(aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg1_reg_n_0_[28] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[29] 
       (.C(aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg1_reg_n_0_[29] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[2] 
       (.C(aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(Q[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[30] 
       (.C(aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg1_reg_n_0_[30] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[31] 
       (.C(aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg1_reg_n_0_[31] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[3] 
       (.C(aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(Q[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[4] 
       (.C(aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(control_r[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[5] 
       (.C(aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(control_r[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[6] 
       (.C(aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(control_r[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[7] 
       (.C(aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(control_r[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[8] 
       (.C(aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(control_r[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[9] 
       (.C(aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(control_r[9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[1]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[2]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[3]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[0]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg2[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[10] 
       (.C(aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg2[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[11] 
       (.C(aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg2[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[12] 
       (.C(aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg2[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[13] 
       (.C(aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg2[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[14] 
       (.C(aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg2[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[15] 
       (.C(aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg2[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[16] 
       (.C(aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg2[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[17] 
       (.C(aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg2[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[18] 
       (.C(aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg2[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[19] 
       (.C(aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg2[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[1] 
       (.C(aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg2[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[20] 
       (.C(aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg2[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[21] 
       (.C(aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg2[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[22] 
       (.C(aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg2[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[23] 
       (.C(aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg2[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[24] 
       (.C(aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg2[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[25] 
       (.C(aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg2[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[26] 
       (.C(aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg2[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[27] 
       (.C(aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg2[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[28] 
       (.C(aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg2[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[29] 
       (.C(aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg2[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[2] 
       (.C(aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg2[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[30] 
       (.C(aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg2[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[31] 
       (.C(aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg2[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[3] 
       (.C(aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg2[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[4] 
       (.C(aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg2[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[5] 
       (.C(aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg2[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[6] 
       (.C(aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg2[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[7] 
       (.C(aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg2[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[8] 
       (.C(aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg2[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[9] 
       (.C(aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg2[9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE \slv_reg3_reg[0] 
       (.C(aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg3[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[10] 
       (.C(aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg3[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[11] 
       (.C(aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg3[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[12] 
       (.C(aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg3[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[13] 
       (.C(aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg3[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[14] 
       (.C(aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg3[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[15] 
       (.C(aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg3[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[16] 
       (.C(aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg3[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[17] 
       (.C(aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg3[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[18] 
       (.C(aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg3[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[19] 
       (.C(aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg3[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[1] 
       (.C(aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg3[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[20] 
       (.C(aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg3[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[21] 
       (.C(aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg3[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[22] 
       (.C(aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg3[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[23] 
       (.C(aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg3[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[24] 
       (.C(aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg3[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[25] 
       (.C(aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg3[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[26] 
       (.C(aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg3[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[27] 
       (.C(aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg3[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[28] 
       (.C(aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg3[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[29] 
       (.C(aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg3[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[2] 
       (.C(aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg3[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[30] 
       (.C(aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg3[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[31] 
       (.C(aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg3[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[3] 
       (.C(aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg3[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[4] 
       (.C(aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg3[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[5] 
       (.C(aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg3[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[6] 
       (.C(aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg3[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[7] 
       (.C(aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg3[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[8] 
       (.C(aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg3[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[9] 
       (.C(aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg3[9]),
        .R(axi_awready_i_1_n_0));
endmodule

(* CHECK_LICENSE_TYPE = "axis_broadcaster_0,top_axis_broadcaster_0,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "top_axis_broadcaster_0,Vivado 2019.1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_broadcaster_0
   (aclk,
    aresetn,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tkeep,
    s_axis_tlast,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tkeep,
    m_axis_tlast);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLKIF CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME CLKIF, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RSTIF RST" *) (* x_interface_parameter = "XIL_INTERFACENAME RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input aresetn;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) input s_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) input [255:0]s_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TKEEP" *) input [31:0]s_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TLAST" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0" *) input s_axis_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M00_AXIS TVALID [0:0] [0:0], xilinx.com:interface:axis:1.0 M01_AXIS TVALID [0:0] [1:1]" *) output [1:0]m_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M00_AXIS TREADY [0:0] [0:0], xilinx.com:interface:axis:1.0 M01_AXIS TREADY [0:0] [1:1]" *) input [1:0]m_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M00_AXIS TDATA [255:0] [255:0], xilinx.com:interface:axis:1.0 M01_AXIS TDATA [255:0] [511:256]" *) output [511:0]m_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M00_AXIS TKEEP [31:0] [31:0], xilinx.com:interface:axis:1.0 M01_AXIS TKEEP [31:0] [63:32]" *) output [63:0]m_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M00_AXIS TLAST [0:0] [0:0], xilinx.com:interface:axis:1.0 M01_AXIS TLAST [0:0] [1:1]" *) (* x_interface_parameter = "XIL_INTERFACENAME M00_AXIS, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0, XIL_INTERFACENAME M01_AXIS, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0" *) output [1:0]m_axis_tlast;

  wire aclk;
  wire aresetn;
  wire [1:0]m_axis_tready;
  wire [1:0]m_axis_tvalid;
  wire [255:0]s_axis_tdata;
  wire [31:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire s_axis_tvalid;

  assign m_axis_tdata[511:256] = s_axis_tdata;
  assign m_axis_tdata[255:0] = s_axis_tdata;
  assign m_axis_tkeep[63:32] = s_axis_tkeep;
  assign m_axis_tkeep[31:0] = s_axis_tkeep;
  assign m_axis_tlast[1] = s_axis_tlast;
  assign m_axis_tlast[0] = s_axis_tlast;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_axis_broadcaster_0 inst
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_broadcaster_v1_1_18_core
   (m_axis_tvalid,
    s_axis_tready,
    m_axis_tready,
    aresetn,
    aclk,
    s_axis_tvalid);
  output [1:0]m_axis_tvalid;
  output s_axis_tready;
  input [1:0]m_axis_tready;
  input aresetn;
  input aclk;
  input s_axis_tvalid;

  wire aclk;
  wire aresetn;
  wire [1:0]m_axis_tready;
  wire [1:0]m_axis_tvalid;
  wire [1:0]m_ready_d0;
  wire \m_ready_d[1]_i_1_n_0 ;
  wire \m_ready_d_reg_n_0_[0] ;
  wire \m_ready_d_reg_n_0_[1] ;
  wire s_axis_tready;
  wire s_axis_tvalid;

  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_axis_tvalid[0]_INST_0 
       (.I0(aresetn),
        .I1(s_axis_tvalid),
        .I2(\m_ready_d_reg_n_0_[0] ),
        .O(m_axis_tvalid[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_axis_tvalid[1]_INST_0 
       (.I0(aresetn),
        .I1(s_axis_tvalid),
        .I2(\m_ready_d_reg_n_0_[1] ),
        .O(m_axis_tvalid[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \m_ready_d[0]_i_1 
       (.I0(m_axis_tready[0]),
        .I1(s_axis_tvalid),
        .I2(\m_ready_d_reg_n_0_[0] ),
        .O(m_ready_d0[0]));
  LUT5 #(
    .INIT(32'hEEE0FFFF)) 
    \m_ready_d[1]_i_1 
       (.I0(m_axis_tready[0]),
        .I1(\m_ready_d_reg_n_0_[0] ),
        .I2(m_axis_tready[1]),
        .I3(\m_ready_d_reg_n_0_[1] ),
        .I4(aresetn),
        .O(\m_ready_d[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \m_ready_d[1]_i_2 
       (.I0(m_axis_tready[1]),
        .I1(s_axis_tvalid),
        .I2(\m_ready_d_reg_n_0_[1] ),
        .O(m_ready_d0[1]));
  FDRE \m_ready_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_ready_d0[0]),
        .Q(\m_ready_d_reg_n_0_[0] ),
        .R(\m_ready_d[1]_i_1_n_0 ));
  FDRE \m_ready_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_ready_d0[1]),
        .Q(\m_ready_d_reg_n_0_[1] ),
        .R(\m_ready_d[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    s_axis_tready_INST_0
       (.I0(\m_ready_d_reg_n_0_[1] ),
        .I1(m_axis_tready[1]),
        .I2(\m_ready_d_reg_n_0_[0] ),
        .I3(m_axis_tready[0]),
        .I4(aresetn),
        .O(s_axis_tready));
endmodule

(* CHECK_LICENSE_TYPE = "axis_data_fifo_0,axis_data_fifo_v2_0_1_top,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axis_data_fifo_v2_0_1_top,Vivado 2019.1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_data_fifo_0
   (s_axis_aresetn,
    s_axis_aclk,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tkeep,
    s_axis_tlast,
    m_axis_aclk,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tkeep,
    m_axis_tlast);
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S_RSTIF RST" *) (* x_interface_parameter = "XIL_INTERFACENAME S_RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axis_aresetn;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_CLKIF CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_CLKIF, ASSOCIATED_BUSIF S_AXIS, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input s_axis_aclk;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) input s_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) input [255:0]s_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TKEEP" *) input [31:0]s_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TLAST" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0" *) input s_axis_tlast;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_CLKIF CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_CLKIF, ASSOCIATED_BUSIF M_AXIS, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input m_axis_aclk;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) output m_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input m_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) output [255:0]m_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TKEEP" *) output [31:0]m_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TLAST" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0" *) output m_axis_tlast;

  wire m_axis_aclk;
  wire [255:0]m_axis_tdata;
  wire [31:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_axis_aclk;
  wire s_axis_aresetn;
  wire [255:0]s_axis_tdata;
  wire [31:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire s_axis_tvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_data_fifo_v2_0_1_top inst
       (.m_axis_aclk(m_axis_aclk),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_aclk(s_axis_aclk),
        .s_axis_aresetn(s_axis_aresetn),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

(* CHECK_LICENSE_TYPE = "axis_data_fifo_1,axis_data_fifo_v2_0_1_top,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axis_data_fifo_v2_0_1_top,Vivado 2019.1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_data_fifo_1
   (s_axis_aresetn,
    s_axis_aclk,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tkeep,
    s_axis_tlast,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tkeep,
    m_axis_tlast);
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S_RSTIF RST" *) (* x_interface_parameter = "XIL_INTERFACENAME S_RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axis_aresetn;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_CLKIF CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_CLKIF, ASSOCIATED_BUSIF S_AXIS, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input s_axis_aclk;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) input s_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) input [255:0]s_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TKEEP" *) input [31:0]s_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TLAST" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0" *) input s_axis_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) output m_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input m_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) output [255:0]m_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TKEEP" *) output [31:0]m_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TLAST" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0" *) output m_axis_tlast;

  wire [255:0]m_axis_tdata;
  wire [31:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_axis_aclk;
  wire s_axis_aresetn;
  wire [255:0]s_axis_tdata;
  wire [31:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire s_axis_tvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_data_fifo_v2_0_1_top__parameterized0 inst
       (.m_axis_tdata(m_axis_tdata),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_aclk(s_axis_aclk),
        .s_axis_aresetn(s_axis_aresetn),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_data_fifo_v2_0_1_top
   (s_axis_tready,
    m_axis_tvalid,
    m_axis_tdata,
    m_axis_tkeep,
    m_axis_tlast,
    s_axis_aresetn,
    s_axis_aclk,
    m_axis_aclk,
    s_axis_tvalid,
    s_axis_tdata,
    s_axis_tkeep,
    s_axis_tlast,
    m_axis_tready);
  output s_axis_tready;
  output m_axis_tvalid;
  output [255:0]m_axis_tdata;
  output [31:0]m_axis_tkeep;
  output m_axis_tlast;
  input s_axis_aresetn;
  input s_axis_aclk;
  input m_axis_aclk;
  input s_axis_tvalid;
  input [255:0]s_axis_tdata;
  input [31:0]s_axis_tkeep;
  input s_axis_tlast;
  input m_axis_tready;

  wire \gen_fifo.xpm_fifo_axis_inst_n_326 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_327 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_328 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_329 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_330 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_331 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_332 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_333 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_334 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_335 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_336 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_337 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_338 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_339 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_340 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_341 ;
  wire m_axis_aclk;
  wire [255:0]m_axis_tdata;
  wire [31:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_axis_aclk;
  wire s_axis_aresetn;
  wire [255:0]s_axis_tdata;
  wire [31:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire [0:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED ;
  wire [31:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED ;

  (* AXIS_DATA_WIDTH = "324" *) 
  (* AXIS_FINAL_DATA_WIDTH = "324" *) 
  (* CDC_SYNC_STAGES = "2" *) 
  (* CLOCKING_MODE = "independent_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_AXIS = "16'b0001000000000000" *) 
  (* EN_ADV_FEATURE_AXIS_INT = "16'b0001000000000000" *) 
  (* EN_ALMOST_EMPTY_INT = "1'b0" *) 
  (* EN_ALMOST_FULL_INT = "1'b0" *) 
  (* EN_DATA_VALID_INT = "1'b1" *) 
  (* FIFO_DEPTH = "16" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* LOG_DEPTH_AXIS = "4" *) 
  (* PACKET_FIFO = "false" *) 
  (* PKT_SIZE_LT8 = "1'b0" *) 
  (* PROG_EMPTY_THRESH = "5" *) 
  (* PROG_FULL_THRESH = "11" *) 
  (* P_COMMON_CLOCK = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_PKT_MODE = "0" *) 
  (* RD_DATA_COUNT_WIDTH = "5" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* TDATA_OFFSET = "256" *) 
  (* TDATA_WIDTH = "256" *) 
  (* TDEST_OFFSET = "322" *) 
  (* TDEST_WIDTH = "1" *) 
  (* TID_OFFSET = "321" *) 
  (* TID_WIDTH = "1" *) 
  (* TKEEP_OFFSET = "320" *) 
  (* TSTRB_OFFSET = "288" *) 
  (* TUSER_MAX_WIDTH = "3773" *) 
  (* TUSER_OFFSET = "323" *) 
  (* TUSER_WIDTH = "1" *) 
  (* USE_ADV_FEATURES = "825241648" *) 
  (* USE_ADV_FEATURES_INT = "825241648" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis \gen_fifo.xpm_fifo_axis_inst 
       (.almost_empty_axis(\gen_fifo.xpm_fifo_axis_inst_n_339 ),
        .almost_full_axis(\gen_fifo.xpm_fifo_axis_inst_n_332 ),
        .dbiterr_axis(\gen_fifo.xpm_fifo_axis_inst_n_341 ),
        .injectdbiterr_axis(1'b0),
        .injectsbiterr_axis(1'b0),
        .m_aclk(m_axis_aclk),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED [0]),
        .m_axis_tid(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED [0]),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tstrb(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED [31:0]),
        .m_axis_tuser(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED [0]),
        .m_axis_tvalid(m_axis_tvalid),
        .prog_empty_axis(\gen_fifo.xpm_fifo_axis_inst_n_333 ),
        .prog_full_axis(\gen_fifo.xpm_fifo_axis_inst_n_326 ),
        .rd_data_count_axis({\gen_fifo.xpm_fifo_axis_inst_n_334 ,\gen_fifo.xpm_fifo_axis_inst_n_335 ,\gen_fifo.xpm_fifo_axis_inst_n_336 ,\gen_fifo.xpm_fifo_axis_inst_n_337 ,\gen_fifo.xpm_fifo_axis_inst_n_338 }),
        .s_aclk(s_axis_aclk),
        .s_aresetn(s_axis_aresetn),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser(1'b0),
        .s_axis_tvalid(s_axis_tvalid),
        .sbiterr_axis(\gen_fifo.xpm_fifo_axis_inst_n_340 ),
        .wr_data_count_axis({\gen_fifo.xpm_fifo_axis_inst_n_327 ,\gen_fifo.xpm_fifo_axis_inst_n_328 ,\gen_fifo.xpm_fifo_axis_inst_n_329 ,\gen_fifo.xpm_fifo_axis_inst_n_330 ,\gen_fifo.xpm_fifo_axis_inst_n_331 }));
endmodule

(* ORIG_REF_NAME = "axis_data_fifo_v2_0_1_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_data_fifo_v2_0_1_top__parameterized0
   (s_axis_tready,
    m_axis_tvalid,
    m_axis_tdata,
    m_axis_tkeep,
    m_axis_tlast,
    s_axis_aresetn,
    s_axis_aclk,
    s_axis_tvalid,
    s_axis_tdata,
    s_axis_tkeep,
    s_axis_tlast,
    m_axis_tready);
  output s_axis_tready;
  output m_axis_tvalid;
  output [255:0]m_axis_tdata;
  output [31:0]m_axis_tkeep;
  output m_axis_tlast;
  input s_axis_aresetn;
  input s_axis_aclk;
  input s_axis_tvalid;
  input [255:0]s_axis_tdata;
  input [31:0]s_axis_tkeep;
  input s_axis_tlast;
  input m_axis_tready;

  wire \gen_fifo.xpm_fifo_axis_inst_n_326 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_327 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_328 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_329 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_330 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_331 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_332 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_333 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_334 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_335 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_336 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_337 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_338 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_339 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_340 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_341 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_342 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_343 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_344 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_345 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_346 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_347 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_348 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_349 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_350 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_351 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_352 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_353 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_354 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_355 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_356 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_357 ;
  wire [255:0]m_axis_tdata;
  wire [31:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_axis_aclk;
  wire s_axis_aresetn;
  wire [255:0]s_axis_tdata;
  wire [31:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire [0:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED ;
  wire [31:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED ;

  (* AXIS_DATA_WIDTH = "324" *) 
  (* AXIS_FINAL_DATA_WIDTH = "324" *) 
  (* CDC_SYNC_STAGES = "3" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_AXIS = "16'b0001000000000000" *) 
  (* EN_ADV_FEATURE_AXIS_INT = "16'b0001000000000000" *) 
  (* EN_ALMOST_EMPTY_INT = "1'b0" *) 
  (* EN_ALMOST_FULL_INT = "1'b0" *) 
  (* EN_DATA_VALID_INT = "1'b1" *) 
  (* FIFO_DEPTH = "4096" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* LOG_DEPTH_AXIS = "12" *) 
  (* PACKET_FIFO = "false" *) 
  (* PKT_SIZE_LT8 = "1'b0" *) 
  (* PROG_EMPTY_THRESH = "5" *) 
  (* PROG_FULL_THRESH = "11" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_PKT_MODE = "0" *) 
  (* RD_DATA_COUNT_WIDTH = "13" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* TDATA_OFFSET = "256" *) 
  (* TDATA_WIDTH = "256" *) 
  (* TDEST_OFFSET = "322" *) 
  (* TDEST_WIDTH = "1" *) 
  (* TID_OFFSET = "321" *) 
  (* TID_WIDTH = "1" *) 
  (* TKEEP_OFFSET = "320" *) 
  (* TSTRB_OFFSET = "288" *) 
  (* TUSER_MAX_WIDTH = "3773" *) 
  (* TUSER_OFFSET = "323" *) 
  (* TUSER_WIDTH = "1" *) 
  (* USE_ADV_FEATURES = "825241648" *) 
  (* USE_ADV_FEATURES_INT = "825241648" *) 
  (* WR_DATA_COUNT_WIDTH = "13" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis__parameterized0 \gen_fifo.xpm_fifo_axis_inst 
       (.almost_empty_axis(\gen_fifo.xpm_fifo_axis_inst_n_355 ),
        .almost_full_axis(\gen_fifo.xpm_fifo_axis_inst_n_340 ),
        .dbiterr_axis(\gen_fifo.xpm_fifo_axis_inst_n_357 ),
        .injectdbiterr_axis(1'b0),
        .injectsbiterr_axis(1'b0),
        .m_aclk(s_axis_aclk),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED [0]),
        .m_axis_tid(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED [0]),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tstrb(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED [31:0]),
        .m_axis_tuser(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED [0]),
        .m_axis_tvalid(m_axis_tvalid),
        .prog_empty_axis(\gen_fifo.xpm_fifo_axis_inst_n_341 ),
        .prog_full_axis(\gen_fifo.xpm_fifo_axis_inst_n_326 ),
        .rd_data_count_axis({\gen_fifo.xpm_fifo_axis_inst_n_342 ,\gen_fifo.xpm_fifo_axis_inst_n_343 ,\gen_fifo.xpm_fifo_axis_inst_n_344 ,\gen_fifo.xpm_fifo_axis_inst_n_345 ,\gen_fifo.xpm_fifo_axis_inst_n_346 ,\gen_fifo.xpm_fifo_axis_inst_n_347 ,\gen_fifo.xpm_fifo_axis_inst_n_348 ,\gen_fifo.xpm_fifo_axis_inst_n_349 ,\gen_fifo.xpm_fifo_axis_inst_n_350 ,\gen_fifo.xpm_fifo_axis_inst_n_351 ,\gen_fifo.xpm_fifo_axis_inst_n_352 ,\gen_fifo.xpm_fifo_axis_inst_n_353 ,\gen_fifo.xpm_fifo_axis_inst_n_354 }),
        .s_aclk(s_axis_aclk),
        .s_aresetn(s_axis_aresetn),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser(1'b0),
        .s_axis_tvalid(s_axis_tvalid),
        .sbiterr_axis(\gen_fifo.xpm_fifo_axis_inst_n_356 ),
        .wr_data_count_axis({\gen_fifo.xpm_fifo_axis_inst_n_327 ,\gen_fifo.xpm_fifo_axis_inst_n_328 ,\gen_fifo.xpm_fifo_axis_inst_n_329 ,\gen_fifo.xpm_fifo_axis_inst_n_330 ,\gen_fifo.xpm_fifo_axis_inst_n_331 ,\gen_fifo.xpm_fifo_axis_inst_n_332 ,\gen_fifo.xpm_fifo_axis_inst_n_333 ,\gen_fifo.xpm_fifo_axis_inst_n_334 ,\gen_fifo.xpm_fifo_axis_inst_n_335 ,\gen_fifo.xpm_fifo_axis_inst_n_336 ,\gen_fifo.xpm_fifo_axis_inst_n_337 ,\gen_fifo.xpm_fifo_axis_inst_n_338 ,\gen_fifo.xpm_fifo_axis_inst_n_339 }));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_TX_Block_AP_0_0,TX_Block_AP_v1_0,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "TX_Block_AP_v1_0,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (dac_aclk,
    dac_aresetn,
    aclk,
    aresetn,
    trn_pulse_o,
    s00_axi_aclk,
    s00_axi_aresetn,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    s00_axis_tdata,
    s00_axis_tkeep,
    s00_axis_tlast,
    s00_axis_tvalid,
    s00_axis_tready,
    m00_axis_tdata,
    m00_axis_tkeep,
    m00_axis_tlast,
    m00_axis_tvalid,
    m00_axis_tready,
    m01_axis_tdata,
    m01_axis_tkeep,
    m01_axis_tlast,
    m01_axis_tvalid,
    m01_axis_tready);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 dac_aclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME dac_aclk, ASSOCIATED_RESET dac_aresetn, ASSOCIATED_BUSIF M00_AXIS:M01_AXIS, FREQ_HZ 220000000, PHASE 22.5, CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1, INSERT_VIP 0" *) input dac_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 dac_aresetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME dac_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input dac_aresetn;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 aclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME aclk, ASSOCIATED_RESET aresetn, ASSOCIATED_BUSIF S00_AXIS, FREQ_HZ 333250000, PHASE 0.00, CLK_DOMAIN design_1_ddr4_0_0_c0_ddr4_ui_clk, INSERT_VIP 0" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 aresetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input aresetn;
  output trn_pulse_o;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK, xilinx.com:signal:clock:1.0 s00_axi_aclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0, XIL_INTERFACENAME s00_axi_aclk, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 99999001, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, ASSOCIATED_BUSIF S00_AXI, INSERT_VIP 0" *) input s00_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST, xilinx.com:signal:reset:1.0 s00_axi_aresetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, XIL_INTERFACENAME s00_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axi_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 99999001, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [3:0]s00_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [3:0]s00_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) input s00_axi_rready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S00_AXIS TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXIS, WIZ_DATA_WIDTH 32, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 333250000, PHASE 0.00, CLK_DOMAIN design_1_ddr4_0_0_c0_ddr4_ui_clk, LAYERED_METADATA undef, INSERT_VIP 0" *) input [255:0]s00_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S00_AXIS TKEEP" *) input [31:0]s00_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S00_AXIS TLAST" *) input s00_axis_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S00_AXIS TVALID" *) input s00_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S00_AXIS TREADY" *) output s00_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M00_AXIS TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME M00_AXIS, WIZ_DATA_WIDTH 32, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 220000000, PHASE 22.5, CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [255:0]m00_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M00_AXIS TKEEP" *) output [31:0]m00_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M00_AXIS TLAST" *) output m00_axis_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M00_AXIS TVALID" *) output m00_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M00_AXIS TREADY" *) input m00_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M01_AXIS TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME M01_AXIS, WIZ_DATA_WIDTH 32, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 220000000, PHASE 22.5, CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [255:0]m01_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M01_AXIS TKEEP" *) output [31:0]m01_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M01_AXIS TLAST" *) output m01_axis_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M01_AXIS TVALID" *) output m01_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M01_AXIS TREADY" *) input m01_axis_tready;

  wire \<const0> ;
  wire \<const1> ;
  wire aclk;
  wire aresetn;
  wire dac_aclk;
  wire dac_aresetn;
  wire [255:0]m00_axis_tdata;
  wire m00_axis_tready;
  wire [255:0]m01_axis_tdata;
  wire [3:0]s00_axi_araddr;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [255:0]s00_axis_tdata;
  wire [31:0]s00_axis_tkeep;
  wire s00_axis_tlast;
  wire s00_axis_tready;
  wire s00_axis_tvalid;

  assign m00_axis_tkeep[31] = \<const1> ;
  assign m00_axis_tkeep[30] = \<const1> ;
  assign m00_axis_tkeep[29] = \<const1> ;
  assign m00_axis_tkeep[28] = \<const1> ;
  assign m00_axis_tkeep[27] = \<const1> ;
  assign m00_axis_tkeep[26] = \<const1> ;
  assign m00_axis_tkeep[25] = \<const1> ;
  assign m00_axis_tkeep[24] = \<const1> ;
  assign m00_axis_tkeep[23] = \<const1> ;
  assign m00_axis_tkeep[22] = \<const1> ;
  assign m00_axis_tkeep[21] = \<const1> ;
  assign m00_axis_tkeep[20] = \<const1> ;
  assign m00_axis_tkeep[19] = \<const1> ;
  assign m00_axis_tkeep[18] = \<const1> ;
  assign m00_axis_tkeep[17] = \<const1> ;
  assign m00_axis_tkeep[16] = \<const1> ;
  assign m00_axis_tkeep[15] = \<const1> ;
  assign m00_axis_tkeep[14] = \<const1> ;
  assign m00_axis_tkeep[13] = \<const1> ;
  assign m00_axis_tkeep[12] = \<const1> ;
  assign m00_axis_tkeep[11] = \<const1> ;
  assign m00_axis_tkeep[10] = \<const1> ;
  assign m00_axis_tkeep[9] = \<const1> ;
  assign m00_axis_tkeep[8] = \<const1> ;
  assign m00_axis_tkeep[7] = \<const1> ;
  assign m00_axis_tkeep[6] = \<const1> ;
  assign m00_axis_tkeep[5] = \<const1> ;
  assign m00_axis_tkeep[4] = \<const1> ;
  assign m00_axis_tkeep[3] = \<const1> ;
  assign m00_axis_tkeep[2] = \<const1> ;
  assign m00_axis_tkeep[1] = \<const1> ;
  assign m00_axis_tkeep[0] = \<const1> ;
  assign m00_axis_tlast = \<const0> ;
  assign m00_axis_tvalid = \<const1> ;
  assign m01_axis_tkeep[31] = \<const1> ;
  assign m01_axis_tkeep[30] = \<const1> ;
  assign m01_axis_tkeep[29] = \<const1> ;
  assign m01_axis_tkeep[28] = \<const1> ;
  assign m01_axis_tkeep[27] = \<const1> ;
  assign m01_axis_tkeep[26] = \<const1> ;
  assign m01_axis_tkeep[25] = \<const1> ;
  assign m01_axis_tkeep[24] = \<const1> ;
  assign m01_axis_tkeep[23] = \<const1> ;
  assign m01_axis_tkeep[22] = \<const1> ;
  assign m01_axis_tkeep[21] = \<const1> ;
  assign m01_axis_tkeep[20] = \<const1> ;
  assign m01_axis_tkeep[19] = \<const1> ;
  assign m01_axis_tkeep[18] = \<const1> ;
  assign m01_axis_tkeep[17] = \<const1> ;
  assign m01_axis_tkeep[16] = \<const1> ;
  assign m01_axis_tkeep[15] = \<const1> ;
  assign m01_axis_tkeep[14] = \<const1> ;
  assign m01_axis_tkeep[13] = \<const1> ;
  assign m01_axis_tkeep[12] = \<const1> ;
  assign m01_axis_tkeep[11] = \<const1> ;
  assign m01_axis_tkeep[10] = \<const1> ;
  assign m01_axis_tkeep[9] = \<const1> ;
  assign m01_axis_tkeep[8] = \<const1> ;
  assign m01_axis_tkeep[7] = \<const1> ;
  assign m01_axis_tkeep[6] = \<const1> ;
  assign m01_axis_tkeep[5] = \<const1> ;
  assign m01_axis_tkeep[4] = \<const1> ;
  assign m01_axis_tkeep[3] = \<const1> ;
  assign m01_axis_tkeep[2] = \<const1> ;
  assign m01_axis_tkeep[1] = \<const1> ;
  assign m01_axis_tkeep[0] = \<const1> ;
  assign m01_axis_tlast = \<const0> ;
  assign m01_axis_tvalid = \<const1> ;
  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TX_Block_AP_v1_0 U0
       (.aclk(aclk),
        .aresetn(aresetn),
        .dac_aclk(dac_aclk),
        .dac_aresetn(dac_aresetn),
        .m00_axis_tdata(m00_axis_tdata),
        .m00_axis_tready(m00_axis_tready),
        .m01_axis_tdata(m01_axis_tdata),
        .s00_axi_araddr(s00_axi_araddr[3:2]),
        .s00_axi_arready(s00_axi_arready),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[3:2]),
        .s00_axi_awready(s00_axi_awready),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wready(s00_axi_wready),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .s00_axis_tdata(s00_axis_tdata),
        .s00_axis_tkeep(s00_axis_tkeep),
        .s00_axis_tlast(s00_axis_tlast),
        .s00_axis_tready(s00_axis_tready),
        .s00_axis_tvalid(s00_axis_tvalid));
  VCC VCC
       (.P(\<const1> ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_axis_broadcaster_0
   (m_axis_tvalid,
    s_axis_tready,
    m_axis_tready,
    aresetn,
    aclk,
    s_axis_tvalid);
  output [1:0]m_axis_tvalid;
  output s_axis_tready;
  input [1:0]m_axis_tready;
  input aresetn;
  input aclk;
  input s_axis_tvalid;

  wire aclk;
  wire aresetn;
  wire [1:0]m_axis_tready;
  wire [1:0]m_axis_tvalid;
  wire s_axis_tready;
  wire s_axis_tvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_broadcaster_v1_1_18_core broadcaster_core
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* REG_OUTPUT = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[1] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[1] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[3] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [3]),
        .I4(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[1] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [3]),
        .I4(\dest_graysync_ff[1] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* SIM_ASSERT_CHK = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__3
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [1:0]syncstages_ff;

  assign dest_rst = syncstages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [3:0]syncstages_ff;

  assign dest_rst = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    ram_empty_i,
    SR,
    rd_clk);
  output [1:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]SR;
  input rd_clk;

  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \gen_fwft.count_en ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;

  LUT5 #(
    .INIT(32'h5AAAA655)) 
    \count_value_i[0]_i_1__4 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_0 [1]),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(\count_value_i_reg[1]_0 [0]),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hAAAAA6555AAAAAAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_0 [1]),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0
   (src_in_bin,
    Q,
    E,
    \src_gray_ff_reg[4] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    SR,
    rd_clk);
  output [4:0]src_in_bin;
  output [3:0]Q;
  output [0:0]E;
  input [1:0]\src_gray_ff_reg[4] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]SR;
  input rd_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [1:0]\src_gray_ff_reg[4] ;
  wire [4:0]src_in_bin;

  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__3 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hEEE71118)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ),
        .I1(Q[3]),
        .I2(\src_gray_ff_reg[4] [1]),
        .I3(\src_gray_ff_reg[4] [0]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(src_in_bin[4]));
  LUT6 #(
    .INIT(64'hF8FEFAFF07010500)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\src_gray_ff_reg[4] [1]),
        .I4(\src_gray_ff_reg[4] [0]),
        .I5(Q[3]),
        .O(src_in_bin[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h8ECF7130)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\src_gray_ff_reg[4] [1]),
        .I3(\src_gray_ff_reg[4] [0]),
        .I4(Q[2]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(Q[0]),
        .I1(\src_gray_ff_reg[4] [0]),
        .I2(\src_gray_ff_reg[4] [1]),
        .I3(Q[1]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[0]),
        .I1(\src_gray_ff_reg[4] [0]),
        .O(src_in_bin[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hEEE6E2E0)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(\src_gray_ff_reg[4] [0]),
        .I1(\src_gray_ff_reg[4] [1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_5
   (Q,
    wrst_busy,
    E,
    wr_clk);
  output [4:0]Q;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    SR,
    E,
    rd_clk);
  output [3:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input [0:0]SR;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_6
   (\count_value_i_reg[3]_0 ,
    Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    wrst_busy,
    E,
    wr_clk);
  output \count_value_i_reg[3]_0 ;
  output [2:0]Q;
  input [0:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [2:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i_reg[3]_0 ;
  wire \count_value_i_reg_n_0_[3] ;
  wire [0:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_3 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .O(\count_value_i_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2
   (\count_value_i_reg[3]_0 ,
    Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    wrst_busy,
    E,
    wr_clk);
  output \count_value_i_reg[3]_0 ;
  output [2:0]Q;
  input [0:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [2:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i_reg[3]_0 ;
  wire \count_value_i_reg_n_0_[3] ;
  wire [0:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_6 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .O(\count_value_i_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3
   (Q,
    leaving_empty0,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[1]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 ,
    ram_wr_en_i,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    clr_full,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [11:0]Q;
  output leaving_empty0;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input \count_value_i_reg[0]_0 ;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input ram_empty_i;
  input [11:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 ;
  input [11:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 ;
  input ram_wr_en_i;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input clr_full;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [11:0]Q;
  wire clr_full;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[10]_i_1__1_n_0 ;
  wire \count_value_i[11]_i_1__1_n_0 ;
  wire \count_value_i[11]_i_2__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i[7]_i_1__1_n_0 ;
  wire \count_value_i[8]_i_1__1_n_0 ;
  wire \count_value_i[9]_i_1__1_n_0 ;
  wire \count_value_i[9]_i_2__1_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0 ;
  wire [11:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 ;
  wire [11:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0 ;
  wire going_full1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_wr_en_i;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[10]_i_1__1 
       (.I0(Q[8]),
        .I1(\count_value_i[11]_i_2__1_n_0 ),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\count_value_i[10]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[11]_i_1__1 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\count_value_i[11]_i_2__1_n_0 ),
        .I3(Q[8]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(\count_value_i[11]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[11]_i_2__1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__1_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[11]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__1_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__1 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2__1_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__1 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2__1_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__1_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[10]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[11]_i_1__1_n_0 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[8]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[9]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000000000FFF0088)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(ram_wr_en_i),
        .I1(going_full1),
        .I2(leaving_empty0),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'hFABAFBBBFBBBFBBB)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_1 
       (.I0(clr_full),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I2(\count_value_i_reg[0]_0 ),
        .I3(leaving_empty0),
        .I4(going_full1),
        .I5(ram_wr_en_i),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [9]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [11]),
        .I3(Q[11]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [10]),
        .I5(Q[10]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [6]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0 ),
        .O(leaving_empty0));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [9]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [11]),
        .I3(Q[11]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [10]),
        .I5(Q[10]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [6]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_1
   (ram_empty_i0,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    leaving_empty0,
    ram_wr_en_i,
    ram_empty_i,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[11]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.ram_empty_i_i_2_0 ,
    wr_clk);
  output ram_empty_i0;
  output [11:0]Q;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input leaving_empty0;
  input ram_wr_en_i;
  input ram_empty_i;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[11]_0 ;
  input rst_d1;
  input [11:0]\gen_pntr_flags_cc.ram_empty_i_i_2_0 ;
  input wr_clk;

  wire [11:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[10]_i_1__0_n_0 ;
  wire \count_value_i[11]_i_1__0_n_0 ;
  wire \count_value_i[11]_i_2__0_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[11]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire [11:0]\gen_pntr_flags_cc.ram_empty_i_i_2_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire going_empty1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_i;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[10]_i_1__0 
       (.I0(Q[8]),
        .I1(\count_value_i[11]_i_2__0_n_0 ),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\count_value_i[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[11]_i_1__0 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\count_value_i[11]_i_2__0_n_0 ),
        .I3(Q[8]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(\count_value_i[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[11]_i_2__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__0_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[11]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[11]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__0 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2__0_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__0_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_i),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[10]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[11]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[11]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(ram_wr_en_i),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_5 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [9]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [11]),
        .I3(Q[11]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [10]),
        .I5(Q[10]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_6 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [6]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4
   (Q,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [11:0]Q;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [11:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[10]_i_1__2_n_0 ;
  wire \count_value_i[11]_i_1__2_n_0 ;
  wire \count_value_i[11]_i_2__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire \count_value_i[7]_i_1__2_n_0 ;
  wire \count_value_i[8]_i_1__2_n_0 ;
  wire \count_value_i[9]_i_1__2_n_0 ;
  wire \count_value_i[9]_i_2__2_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[10]_i_1__2 
       (.I0(Q[8]),
        .I1(\count_value_i[11]_i_2__2_n_0 ),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\count_value_i[10]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[11]_i_1__2 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\count_value_i[11]_i_2__2_n_0 ),
        .I3(Q[8]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(\count_value_i[11]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[11]_i_2__2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__2_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[11]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__2 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2__2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__2 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2__2_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__2 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__2_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[10]_i_1__2_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[11]_i_1__2_n_0 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[7]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[8]_i_1__2_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[9]_i_1__2_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_2
   (Q,
    ram_wr_en_i,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    wr_clk);
  output [11:0]Q;
  input ram_wr_en_i;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input wr_clk;

  wire [11:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[10]_i_1_n_0 ;
  wire \count_value_i[11]_i_1_n_0 ;
  wire \count_value_i[11]_i_2_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[8]_i_1_n_0 ;
  wire \count_value_i[9]_i_1_n_0 ;
  wire \count_value_i[9]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire ram_wr_en_i;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[10]_i_1 
       (.I0(Q[8]),
        .I1(\count_value_i[11]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\count_value_i[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[11]_i_1 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\count_value_i[11]_i_2_n_0 ),
        .I3(Q[8]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(\count_value_i[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[11]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_i),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* AXIS_DATA_WIDTH = "324" *) (* AXIS_FINAL_DATA_WIDTH = "324" *) (* CDC_SYNC_STAGES = "2" *) 
(* CLOCKING_MODE = "independent_clock" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_AXIS = "16'b0001000000000000" *) 
(* EN_ADV_FEATURE_AXIS_INT = "16'b0001000000000000" *) (* EN_ALMOST_EMPTY_INT = "1'b0" *) (* EN_ALMOST_FULL_INT = "1'b0" *) 
(* EN_DATA_VALID_INT = "1'b1" *) (* FIFO_DEPTH = "16" *) (* FIFO_MEMORY_TYPE = "auto" *) 
(* LOG_DEPTH_AXIS = "4" *) (* PACKET_FIFO = "false" *) (* PKT_SIZE_LT8 = "1'b0" *) 
(* PROG_EMPTY_THRESH = "5" *) (* PROG_FULL_THRESH = "11" *) (* P_COMMON_CLOCK = "0" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) (* P_PKT_MODE = "0" *) 
(* RD_DATA_COUNT_WIDTH = "5" *) (* RELATED_CLOCKS = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* TDATA_OFFSET = "256" *) (* TDATA_WIDTH = "256" *) (* TDEST_OFFSET = "322" *) 
(* TDEST_WIDTH = "1" *) (* TID_OFFSET = "321" *) (* TID_WIDTH = "1" *) 
(* TKEEP_OFFSET = "320" *) (* TSTRB_OFFSET = "288" *) (* TUSER_MAX_WIDTH = "3773" *) 
(* TUSER_OFFSET = "323" *) (* TUSER_WIDTH = "1" *) (* USE_ADV_FEATURES = "825241648" *) 
(* USE_ADV_FEATURES_INT = "825241648" *) (* WR_DATA_COUNT_WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis
   (s_aresetn,
    s_aclk,
    m_aclk,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    prog_full_axis,
    wr_data_count_axis,
    almost_full_axis,
    prog_empty_axis,
    rd_data_count_axis,
    almost_empty_axis,
    injectsbiterr_axis,
    injectdbiterr_axis,
    sbiterr_axis,
    dbiterr_axis);
  input s_aresetn;
  input s_aclk;
  input m_aclk;
  input s_axis_tvalid;
  output s_axis_tready;
  input [255:0]s_axis_tdata;
  input [31:0]s_axis_tstrb;
  input [31:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [255:0]m_axis_tdata;
  output [31:0]m_axis_tstrb;
  output [31:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tuser;
  output prog_full_axis;
  output [4:0]wr_data_count_axis;
  output almost_full_axis;
  output prog_empty_axis;
  output [4:0]rd_data_count_axis;
  output almost_empty_axis;
  input injectsbiterr_axis;
  input injectdbiterr_axis;
  output sbiterr_axis;
  output dbiterr_axis;

  wire \<const0> ;
  wire \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ;
  wire m_aclk;
  wire [255:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [31:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [31:0]m_axis_tstrb;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire rst_axis;
  wire s_aclk;
  wire s_aresetn;
  wire [255:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [31:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [31:0]s_axis_tstrb;
  wire [0:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire xpm_fifo_base_inst_i_1_n_0;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty_axis = \<const0> ;
  assign almost_full_axis = \<const0> ;
  assign dbiterr_axis = \<const0> ;
  assign prog_empty_axis = \<const0> ;
  assign prog_full_axis = \<const0> ;
  assign rd_data_count_axis[4] = \<const0> ;
  assign rd_data_count_axis[3] = \<const0> ;
  assign rd_data_count_axis[2] = \<const0> ;
  assign rd_data_count_axis[1] = \<const0> ;
  assign rd_data_count_axis[0] = \<const0> ;
  assign sbiterr_axis = \<const0> ;
  assign wr_data_count_axis[4] = \<const0> ;
  assign wr_data_count_axis[3] = \<const0> ;
  assign wr_data_count_axis[2] = \<const0> ;
  assign wr_data_count_axis[1] = \<const0> ;
  assign wr_data_count_axis[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__3 \gaxis_rst_sync.xpm_cdc_sync_rst_inst 
       (.dest_clk(s_aclk),
        .dest_rst(rst_axis),
        .src_rst(\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1 
       (.I0(s_aresetn),
        .O(\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ));
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001000000000000" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b0" *) 
  (* EN_PE = "1'b0" *) 
  (* EN_PF = "1'b0" *) 
  (* EN_RDC = "1'b0" *) 
  (* EN_UF = "1'b0" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b0" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "5184" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "3" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "9" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "7" *) 
  (* PROG_EMPTY_THRESH = "5" *) 
  (* PROG_FULL_THRESH = "11" *) 
  (* RD_DATA_COUNT_WIDTH = "5" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "324" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "825241648" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "324" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "9" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(m_axis_tvalid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din({s_axis_tlast,s_axis_tuser,s_axis_tdest,s_axis_tid,s_axis_tkeep,s_axis_tstrb,s_axis_tdata}),
        .dout({m_axis_tlast,m_axis_tuser,m_axis_tdest,m_axis_tid,m_axis_tkeep,m_axis_tstrb,m_axis_tdata}),
        .empty(NLW_xpm_fifo_base_inst_empty_UNCONNECTED),
        .full(NLW_xpm_fifo_base_inst_full_UNCONNECTED),
        .full_n(s_axis_tready),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(m_aclk),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[4:0]),
        .rd_en(xpm_fifo_base_inst_i_1_n_0),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst_axis),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(s_aclk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[4:0]),
        .wr_en(s_axis_tvalid),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    xpm_fifo_base_inst_i_1
       (.I0(m_axis_tvalid),
        .I1(m_axis_tready),
        .O(xpm_fifo_base_inst_i_1_n_0));
endmodule

(* AXIS_DATA_WIDTH = "324" *) (* AXIS_FINAL_DATA_WIDTH = "324" *) (* CDC_SYNC_STAGES = "3" *) 
(* CLOCKING_MODE = "common_clock" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_AXIS = "16'b0001000000000000" *) 
(* EN_ADV_FEATURE_AXIS_INT = "16'b0001000000000000" *) (* EN_ALMOST_EMPTY_INT = "1'b0" *) (* EN_ALMOST_FULL_INT = "1'b0" *) 
(* EN_DATA_VALID_INT = "1'b1" *) (* FIFO_DEPTH = "4096" *) (* FIFO_MEMORY_TYPE = "auto" *) 
(* LOG_DEPTH_AXIS = "12" *) (* ORIG_REF_NAME = "xpm_fifo_axis" *) (* PACKET_FIFO = "false" *) 
(* PKT_SIZE_LT8 = "1'b0" *) (* PROG_EMPTY_THRESH = "5" *) (* PROG_FULL_THRESH = "11" *) 
(* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) 
(* P_PKT_MODE = "0" *) (* RD_DATA_COUNT_WIDTH = "13" *) (* RELATED_CLOCKS = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* TDATA_OFFSET = "256" *) (* TDATA_WIDTH = "256" *) 
(* TDEST_OFFSET = "322" *) (* TDEST_WIDTH = "1" *) (* TID_OFFSET = "321" *) 
(* TID_WIDTH = "1" *) (* TKEEP_OFFSET = "320" *) (* TSTRB_OFFSET = "288" *) 
(* TUSER_MAX_WIDTH = "3773" *) (* TUSER_OFFSET = "323" *) (* TUSER_WIDTH = "1" *) 
(* USE_ADV_FEATURES = "825241648" *) (* USE_ADV_FEATURES_INT = "825241648" *) (* WR_DATA_COUNT_WIDTH = "13" *) 
(* XPM_MODULE = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis__parameterized0
   (s_aresetn,
    s_aclk,
    m_aclk,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    prog_full_axis,
    wr_data_count_axis,
    almost_full_axis,
    prog_empty_axis,
    rd_data_count_axis,
    almost_empty_axis,
    injectsbiterr_axis,
    injectdbiterr_axis,
    sbiterr_axis,
    dbiterr_axis);
  input s_aresetn;
  input s_aclk;
  input m_aclk;
  input s_axis_tvalid;
  output s_axis_tready;
  input [255:0]s_axis_tdata;
  input [31:0]s_axis_tstrb;
  input [31:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [255:0]m_axis_tdata;
  output [31:0]m_axis_tstrb;
  output [31:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tuser;
  output prog_full_axis;
  output [12:0]wr_data_count_axis;
  output almost_full_axis;
  output prog_empty_axis;
  output [12:0]rd_data_count_axis;
  output almost_empty_axis;
  input injectsbiterr_axis;
  input injectdbiterr_axis;
  output sbiterr_axis;
  output dbiterr_axis;

  wire \<const0> ;
  wire \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ;
  wire [255:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [31:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [31:0]m_axis_tstrb;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire rst_axis;
  wire s_aclk;
  wire s_aresetn;
  wire [255:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [31:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [31:0]s_axis_tstrb;
  wire [0:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire xpm_fifo_base_inst_i_1_n_0;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [12:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [12:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty_axis = \<const0> ;
  assign almost_full_axis = \<const0> ;
  assign dbiterr_axis = \<const0> ;
  assign prog_empty_axis = \<const0> ;
  assign prog_full_axis = \<const0> ;
  assign rd_data_count_axis[12] = \<const0> ;
  assign rd_data_count_axis[11] = \<const0> ;
  assign rd_data_count_axis[10] = \<const0> ;
  assign rd_data_count_axis[9] = \<const0> ;
  assign rd_data_count_axis[8] = \<const0> ;
  assign rd_data_count_axis[7] = \<const0> ;
  assign rd_data_count_axis[6] = \<const0> ;
  assign rd_data_count_axis[5] = \<const0> ;
  assign rd_data_count_axis[4] = \<const0> ;
  assign rd_data_count_axis[3] = \<const0> ;
  assign rd_data_count_axis[2] = \<const0> ;
  assign rd_data_count_axis[1] = \<const0> ;
  assign rd_data_count_axis[0] = \<const0> ;
  assign sbiterr_axis = \<const0> ;
  assign wr_data_count_axis[12] = \<const0> ;
  assign wr_data_count_axis[11] = \<const0> ;
  assign wr_data_count_axis[10] = \<const0> ;
  assign wr_data_count_axis[9] = \<const0> ;
  assign wr_data_count_axis[8] = \<const0> ;
  assign wr_data_count_axis[7] = \<const0> ;
  assign wr_data_count_axis[6] = \<const0> ;
  assign wr_data_count_axis[5] = \<const0> ;
  assign wr_data_count_axis[4] = \<const0> ;
  assign wr_data_count_axis[3] = \<const0> ;
  assign wr_data_count_axis[2] = \<const0> ;
  assign wr_data_count_axis[1] = \<const0> ;
  assign wr_data_count_axis[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0 \gaxis_rst_sync.xpm_cdc_sync_rst_inst 
       (.dest_clk(s_aclk),
        .dest_rst(rst_axis),
        .src_rst(\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1 
       (.I0(s_aresetn),
        .O(\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ));
  (* CDC_DEST_SYNC_FF = "3" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001000000000000" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b0" *) 
  (* EN_PE = "1'b0" *) 
  (* EN_PF = "1'b0" *) 
  (* EN_RDC = "1'b0" *) 
  (* EN_UF = "1'b0" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b0" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "4096" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "1327104" *) 
  (* FIFO_WRITE_DEPTH = "4096" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "3" *) 
  (* PE_THRESH_MAX = "4091" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "9" *) 
  (* PF_THRESH_MAX = "4091" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "5" *) 
  (* PROG_FULL_THRESH = "11" *) 
  (* RD_DATA_COUNT_WIDTH = "13" *) 
  (* RD_DC_WIDTH_EXT = "13" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "12" *) 
  (* READ_DATA_WIDTH = "324" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "825241648" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "324" *) 
  (* WR_DATA_COUNT_WIDTH = "13" *) 
  (* WR_DC_WIDTH_EXT = "13" *) 
  (* WR_DEPTH_LOG = "12" *) 
  (* WR_PNTR_WIDTH = "12" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "9" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(m_axis_tvalid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din({s_axis_tlast,s_axis_tuser,s_axis_tdest,s_axis_tid,s_axis_tkeep,s_axis_tstrb,s_axis_tdata}),
        .dout({m_axis_tlast,m_axis_tuser,m_axis_tdest,m_axis_tid,m_axis_tkeep,m_axis_tstrb,m_axis_tdata}),
        .empty(NLW_xpm_fifo_base_inst_empty_UNCONNECTED),
        .full(NLW_xpm_fifo_base_inst_full_UNCONNECTED),
        .full_n(s_axis_tready),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[12:0]),
        .rd_en(xpm_fifo_base_inst_i_1_n_0),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst_axis),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(s_aclk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[12:0]),
        .wr_en(s_axis_tvalid),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    xpm_fifo_base_inst_i_1
       (.I0(m_axis_tvalid),
        .I1(m_axis_tready),
        .O(xpm_fifo_base_inst_i_1_n_0));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "0" *) (* DOUT_RESET_VALUE = "" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001000000000000" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b0" *) (* EN_PE = "1'b0" *) (* EN_PF = "1'b0" *) 
(* EN_RDC = "1'b0" *) (* EN_UF = "1'b0" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b0" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "0" *) 
(* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "16" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "5184" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* PE_THRESH_ADJ = "3" *) (* PE_THRESH_MAX = "11" *) 
(* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "9" *) (* PF_THRESH_MAX = "11" *) 
(* PF_THRESH_MIN = "7" *) (* PROG_EMPTY_THRESH = "5" *) (* PROG_FULL_THRESH = "11" *) 
(* RD_DATA_COUNT_WIDTH = "5" *) (* RD_DC_WIDTH_EXT = "5" *) (* RD_LATENCY = "2" *) 
(* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) (* READ_DATA_WIDTH = "324" *) 
(* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "825241648" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "324" *) 
(* WR_DATA_COUNT_WIDTH = "5" *) (* WR_DC_WIDTH_EXT = "5" *) (* WR_DEPTH_LOG = "4" *) 
(* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "9" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [323:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [323:0]dout;
  output empty;
  output prog_empty;
  output [4:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [323:0]din;
  wire [323:0]dout;
  wire full_n;
  wire \gen_cdc_pntr.rpw_gray_reg_n_0 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_1 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_2 ;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.empty_fwft_i_reg_n_0 ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_n_0 ;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_i;
  wire rd_clk;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire [3:0]rd_pntr_wr_cdc;
  wire [4:0]rd_pntr_wr_cdc_dc;
  wire rdp_inst_n_0;
  wire rdp_inst_n_1;
  wire rdp_inst_n_2;
  wire rdp_inst_n_3;
  wire rdp_inst_n_4;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire [3:0]wr_pntr_rd_cdc;
  wire [4:0]wr_pntr_rd_cdc_dc;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrst_busy;
  wire xpm_fifo_rst_inst_n_0;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [323:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign dbiterr = \<const0> ;
  assign empty = \<const0> ;
  assign full = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_0));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_0));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin({rdp_inst_n_0,rdp_inst_n_1,rdp_inst_n_2,rdp_inst_n_3,rdp_inst_n_4}));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .E(ram_wr_en_i),
        .Q({wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .clr_full(clr_full),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (wrpp2_inst_n_0),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 (wrpp1_inst_n_0),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ({wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .\reg_out_i_reg[3]_0 (\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .s00_axis_tvalid(\gen_cdc_pntr.rpw_gray_reg_n_0 ),
        .\syncstages_ff_reg[1] (\gen_cdc_pntr.rpw_gray_reg_n_1 ),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_3 \gen_cdc_pntr.wpr_gray_reg 
       (.D(wr_pntr_rd_cdc),
        .E(rdp_inst_n_9),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .SR(xpm_fifo_rst_inst_n_0),
        .\gen_pf_ic_rc.ram_empty_i_reg (rd_pntr_ext),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[3:0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .S(xpm_fifo_rst_inst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h3575)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn \gen_fwft.rdpp1_inst 
       (.Q(count_value_i),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_0 ),
        .Q(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_1 ),
        .Q(full_n),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_0));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "324" *) 
  (* BYTE_WRITE_WIDTH_B = "324" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "5184" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "324" *) 
  (* P_MIN_WIDTH_DATA_A = "324" *) 
  (* P_MIN_WIDTH_DATA_B = "324" *) 
  (* P_MIN_WIDTH_DATA_ECC = "324" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "324" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "324" *) 
  (* P_WIDTH_COL_WRITE_B = "324" *) 
  (* READ_DATA_WIDTH_A = "324" *) 
  (* READ_DATA_WIDTH_B = "324" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "324" *) 
  (* WRITE_DATA_WIDTH_B = "324" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "324" *) 
  (* rstb_loop_iter = "324" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[3:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [323:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_9),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_0),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_i),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0 rdp_inst
       (.E(rdp_inst_n_9),
        .Q(rd_pntr_ext),
        .SR(xpm_fifo_rst_inst_n_0),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\src_gray_ff_reg[4] (count_value_i),
        .src_in_bin({rdp_inst_n_0,rdp_inst_n_1,rdp_inst_n_2,rdp_inst_n_3,rdp_inst_n_4}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1 rdpp1_inst
       (.E(rdp_inst_n_9),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .SR(xpm_fifo_rst_inst_n_0),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_4 rst_d1_inst
       (.clr_full(clr_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_5 wrp_inst
       (.E(ram_wr_en_i),
        .Q(wr_pntr_ext),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_6 wrpp1_inst
       (.E(ram_wr_en_i),
        .Q({wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .\count_value_i_reg[3]_0 (wrpp1_inst_n_0),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2 wrpp2_inst
       (.E(ram_wr_en_i),
        .Q({wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .\count_value_i_reg[3]_0 (wrpp2_inst_n_0),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst xpm_fifo_rst_inst
       (.E(ram_wr_en_i),
        .Q(curr_fwft_state),
        .SR(xpm_fifo_rst_inst_n_0),
        .\count_value_i_reg[3] (\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gen_rst_ic.fifo_rd_rst_ic_reg_0 (\gen_fwft.count_rst ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
endmodule

(* CDC_DEST_SYNC_FF = "3" *) (* COMMON_CLOCK = "1" *) (* DOUT_RESET_VALUE = "" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001000000000000" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b0" *) (* EN_PE = "1'b0" *) (* EN_PF = "1'b0" *) 
(* EN_RDC = "1'b0" *) (* EN_UF = "1'b0" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b0" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "0" *) 
(* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "4096" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "1327104" *) (* FIFO_WRITE_DEPTH = "4096" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "3" *) 
(* PE_THRESH_MAX = "4091" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "9" *) 
(* PF_THRESH_MAX = "4091" *) (* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "5" *) 
(* PROG_FULL_THRESH = "11" *) (* RD_DATA_COUNT_WIDTH = "13" *) (* RD_DC_WIDTH_EXT = "13" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "12" *) 
(* READ_DATA_WIDTH = "324" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "825241648" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "324" *) (* WR_DATA_COUNT_WIDTH = "13" *) (* WR_DC_WIDTH_EXT = "13" *) 
(* WR_DEPTH_LOG = "12" *) (* WR_PNTR_WIDTH = "12" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "9" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [323:0]din;
  output full;
  output full_n;
  output prog_full;
  output [12:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [323:0]dout;
  output empty;
  output prog_empty;
  output [12:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [11:0]count_value_i__0;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [323:0]din;
  wire [323:0]dout;
  wire full_n;
  wire \gen_fwft.empty_fwft_i_reg_n_0 ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_i;
  wire rd_en;
  wire [11:0]rd_pntr_ext;
  wire rdp_inst_n_13;
  wire rdp_inst_n_14;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_10;
  wire rdpp1_inst_n_11;
  wire rdpp1_inst_n_12;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rdpp1_inst_n_7;
  wire rdpp1_inst_n_8;
  wire rdpp1_inst_n_9;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire [11:0]wr_pntr_ext;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [323:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign dbiterr = \<const0> ;
  assign empty = \<const0> ;
  assign full = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[12] = \<const0> ;
  assign rd_data_count[11] = \<const0> ;
  assign rd_data_count[10] = \<const0> ;
  assign rd_data_count[9] = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[12] = \<const0> ;
  assign wr_data_count[11] = \<const0> ;
  assign wr_data_count[10] = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h3575)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_13),
        .Q(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_14),
        .Q(full_n),
        .R(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "12" *) 
  (* ADDR_WIDTH_B = "12" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "324" *) 
  (* BYTE_WRITE_WIDTH_B = "324" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "1327104" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "4096" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "324" *) 
  (* P_MIN_WIDTH_DATA_A = "324" *) 
  (* P_MIN_WIDTH_DATA_B = "324" *) 
  (* P_MIN_WIDTH_DATA_ECC = "324" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "324" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "12" *) 
  (* P_WIDTH_ADDR_READ_B = "12" *) 
  (* P_WIDTH_ADDR_WRITE_A = "12" *) 
  (* P_WIDTH_ADDR_WRITE_B = "12" *) 
  (* P_WIDTH_COL_WRITE_A = "324" *) 
  (* P_WIDTH_COL_WRITE_B = "324" *) 
  (* READ_DATA_WIDTH_A = "324" *) 
  (* READ_DATA_WIDTH_B = "324" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "324" *) 
  (* WRITE_DATA_WIDTH_B = "324" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "324" *) 
  (* rstb_loop_iter = "324" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [323:0]),
        .doutb(dout),
        .ena(ram_wr_en_i),
        .enb(rdpp1_inst_n_12),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3 rdp_inst
       (.Q(rd_pntr_ext),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (rdpp1_inst_n_12),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rdp_inst_n_13),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (rdp_inst_n_14),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 (wr_pntr_ext),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 (count_value_i__0),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4 rdpp1_inst
       (.\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdpp1_inst_n_12),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9,rdpp1_inst_n_10,rdpp1_inst_n_11}),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .clr_full(clr_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_1 wrp_inst
       (.Q(wr_pntr_ext),
        .\count_value_i_reg[11]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gen_pntr_flags_cc.ram_empty_i_i_2_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9,rdpp1_inst_n_10,rdpp1_inst_n_11}),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdpp1_inst_n_12),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_2 wrpp1_inst
       (.Q(count_value_i__0),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0 xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[11] (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .ram_wr_en_i(ram_wr_en_i),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
   (rst_d1,
    clr_full,
    Q,
    wr_clk,
    rst);
  output rst_d1;
  output clr_full;
  input [0:0]Q;
  input wr_clk;
  input rst;

  wire [0:0]Q;
  wire clr_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_2 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_4
   (rst_d1,
    clr_full,
    wrst_busy,
    wr_clk,
    rst);
  output rst_d1;
  output clr_full;
  input wrst_busy;
  input wr_clk;
  input rst;

  wire clr_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_2 
       (.I0(rst),
        .I1(rst_d1),
        .I2(wrst_busy),
        .O(clr_full));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec
   (s00_axis_tvalid,
    \syncstages_ff_reg[1] ,
    \reg_out_i_reg[3]_0 ,
    Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ,
    E,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ,
    clr_full,
    wrst_busy,
    D,
    wr_clk);
  output s00_axis_tvalid;
  output \syncstages_ff_reg[1] ;
  output [0:0]\reg_out_i_reg[3]_0 ;
  input [2:0]Q;
  input [2:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  input [0:0]E;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ;
  input clr_full;
  input wrst_busy;
  input [3:0]D;
  input wr_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire clr_full;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5_n_0 ;
  wire [2:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  wire [0:0]\reg_out_i_reg[3]_0 ;
  wire \reg_out_i_reg_n_0_[0] ;
  wire \reg_out_i_reg_n_0_[1] ;
  wire \reg_out_i_reg_n_0_[2] ;
  wire s00_axis_tvalid;
  wire \syncstages_ff_reg[1] ;
  wire wr_clk;
  wire wrst_busy;

  LUT6 #(
    .INIT(64'h00000000FF808080)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(E),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5_n_0 ),
        .I3(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4_n_0 ),
        .I4(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I5(clr_full),
        .O(s00_axis_tvalid));
  LUT6 #(
    .INIT(64'hAABFBFBFBFBFBFBF)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_1 
       (.I0(clr_full),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4_n_0 ),
        .I3(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5_n_0 ),
        .I4(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I5(E),
        .O(\syncstages_ff_reg[1] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4 
       (.I0(\reg_out_i_reg_n_0_[0] ),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg [0]),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg [2]),
        .I3(\reg_out_i_reg_n_0_[2] ),
        .I4(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg [1]),
        .I5(\reg_out_i_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5 
       (.I0(\reg_out_i_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\reg_out_i_reg_n_0_[2] ),
        .I4(Q[1]),
        .I5(\reg_out_i_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\reg_out_i_reg_n_0_[0] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\reg_out_i_reg_n_0_[1] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\reg_out_i_reg_n_0_[2] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\reg_out_i_reg[3]_0 ),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_3
   (ram_empty_i0,
    E,
    Q,
    \gen_pf_ic_rc.ram_empty_i_reg ,
    SR,
    D,
    rd_clk);
  output ram_empty_i0;
  input [0:0]E;
  input [3:0]Q;
  input [3:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  input [0:0]SR;
  input [3:0]D;
  input rd_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \gen_pf_ic_rc.ram_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_3_n_0 ;
  wire [3:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  wire ram_empty_i0;
  wire rd_clk;
  wire [3:0]reg_out_i;

  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(E),
        .I1(Q[3]),
        .I2(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg [3]),
        .I5(reg_out_i[3]),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(reg_out_i[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(reg_out_i[2]),
        .I4(Q[1]),
        .I5(reg_out_i[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(reg_out_i[0]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg [0]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg [2]),
        .I3(reg_out_i[2]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg [1]),
        .I5(reg_out_i[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(reg_out_i[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(reg_out_i[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(reg_out_i[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(reg_out_i[3]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
   (SR,
    wrst_busy,
    E,
    \gen_rst_ic.fifo_rd_rst_ic_reg_0 ,
    rd_clk,
    wr_clk,
    rst,
    wr_en,
    \count_value_i_reg[3] ,
    rst_d1,
    ram_empty_i,
    Q);
  output [0:0]SR;
  output wrst_busy;
  output [0:0]E;
  output [0:0]\gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  input rd_clk;
  input wr_clk;
  input rst;
  input wr_en;
  input \count_value_i_reg[3] ;
  input rst_d1;
  input ram_empty_i;
  input [1:0]Q;

  wire \/i__n_0 ;
  wire [0:0]E;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i_reg[3] ;
  wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire [0:0]\gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_i_2_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_empty_i;
  wire rd_clk;
  wire rst;
  wire rst_d1;
  wire rst_i__0;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \/i_ 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\/i__n_0 ));
  LUT6 #(
    .INIT(64'h03030200FFFFFFFF)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I5(\/i__n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I3(rst),
        .I4(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0EEE0FFFFEEE0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h03000200)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(rst),
        .I2(p_0_in),
        .I3(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\/i__n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \__0/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  LUT4 #(
    .INIT(16'hAAAE)) 
    \count_value_i[1]_i_1__4 
       (.I0(SR),
        .I1(ram_empty_i),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(SR),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst_i__0),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i__0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_3 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(SR));
  LUT3 #(
    .INIT(8'h02)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ),
        .I1(rst),
        .I2(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \gen_rst_ic.rst_seq_reentered_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I5(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFFEF00)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ),
        .I4(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000116)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[3] ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0
   (ram_wr_en_i,
    Q,
    rst,
    wr_en,
    \count_value_i_reg[11] ,
    rst_d1,
    wr_clk);
  output ram_wr_en_i;
  output [0:0]Q;
  input rst;
  input wr_en;
  input \count_value_i_reg[11] ;
  input rst_d1;
  input wr_clk;

  wire [0:0]Q;
  wire \count_value_i_reg[11] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_wr_en_i;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[11] ),
        .I2(Q),
        .I3(rst_d1),
        .O(ram_wr_en_i));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "324" *) (* BYTE_WRITE_WIDTH_B = "324" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "1" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "5184" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "16" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "324" *) 
(* P_MIN_WIDTH_DATA_A = "324" *) (* P_MIN_WIDTH_DATA_B = "324" *) (* P_MIN_WIDTH_DATA_ECC = "324" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "324" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) (* P_WIDTH_ADDR_READ_B = "4" *) 
(* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) (* P_WIDTH_COL_WRITE_A = "324" *) 
(* P_WIDTH_COL_WRITE_B = "324" *) (* READ_DATA_WIDTH_A = "324" *) (* READ_DATA_WIDTH_B = "324" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "324" *) 
(* WRITE_DATA_WIDTH_B = "324" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) 
(* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "324" *) (* rstb_loop_iter = "324" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [323:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [323:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [323:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [323:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire clkb;
  wire [323:0]dina;
  wire [323:0]doutb;
  wire enb;
  wire [323:0]\gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[0] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[100] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[101] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[102] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[103] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[104] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[105] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[106] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[107] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[108] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[109] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[10] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[110] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[111] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[112] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[113] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[114] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[115] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[116] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[117] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[118] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[119] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[11] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[120] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[121] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[122] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[123] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[124] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[125] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[126] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[127] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[128] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[129] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[12] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[130] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[131] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[132] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[133] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[134] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[135] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[136] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[137] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[138] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[139] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[13] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[140] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[141] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[142] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[143] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[144] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[145] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[146] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[147] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[148] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[149] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[14] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[150] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[151] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[152] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[153] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[154] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[155] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[156] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[157] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[158] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[159] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[15] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[160] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[161] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[162] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[163] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[164] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[165] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[166] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[167] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[168] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[169] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[16] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[170] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[171] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[172] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[173] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[174] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[175] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[176] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[177] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[178] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[179] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[17] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[180] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[181] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[182] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[183] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[184] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[185] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[186] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[187] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[188] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[189] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[18] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[190] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[191] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[192] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[193] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[194] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[195] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[196] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[197] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[198] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[199] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[19] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[1] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[200] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[201] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[202] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[203] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[204] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[205] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[206] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[207] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[208] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[209] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[20] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[210] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[211] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[212] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[213] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[214] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[215] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[216] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[217] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[218] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[219] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[21] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[220] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[221] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[222] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[223] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[224] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[225] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[226] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[227] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[228] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[229] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[22] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[230] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[231] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[232] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[233] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[234] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[235] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[236] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[237] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[238] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[239] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[23] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[240] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[241] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[242] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[243] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[244] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[245] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[246] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[247] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[248] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[249] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[24] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[250] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[251] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[252] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[253] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[254] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[255] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[256] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[257] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[258] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[259] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[25] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[260] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[261] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[262] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[263] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[264] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[265] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[266] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[267] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[268] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[269] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[26] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[270] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[271] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[272] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[273] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[274] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[275] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[276] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[277] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[278] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[279] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[27] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[280] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[281] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[282] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[283] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[284] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[285] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[286] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[287] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[288] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[289] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[28] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[290] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[291] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[292] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[293] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[294] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[295] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[296] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[297] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[298] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[299] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[29] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[2] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[300] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[301] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[302] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[303] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[304] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[305] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[306] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[307] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[308] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[309] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[30] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[310] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[311] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[312] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[313] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[314] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[315] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[316] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[317] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[318] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[319] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[31] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[320] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[321] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[322] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[323] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[32] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[33] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[34] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[35] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[36] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[37] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[38] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[39] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[3] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[40] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[41] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[42] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[43] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[44] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[45] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[46] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[47] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[48] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[49] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[4] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[50] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[51] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[52] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[53] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[54] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[55] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[56] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[57] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[58] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[59] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[5] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[60] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[61] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[62] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[63] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[64] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[65] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[66] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[67] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[68] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[69] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[6] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[70] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[71] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[72] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[73] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[74] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[75] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[76] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[77] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[78] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[79] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[7] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[80] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[81] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[82] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[83] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[84] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[85] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[86] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[87] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[88] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[89] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[8] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[90] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[91] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[92] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[93] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[94] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[95] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[96] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[97] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[98] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[99] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[9] ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_153_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_154_167_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_168_181_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_182_195_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_196_209_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_210_223_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_224_237_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_238_251_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_252_265_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_266_279_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_280_293_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_294_307_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_308_321_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOE_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOF_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOG_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[323] = \<const0> ;
  assign douta[322] = \<const0> ;
  assign douta[321] = \<const0> ;
  assign douta[320] = \<const0> ;
  assign douta[319] = \<const0> ;
  assign douta[318] = \<const0> ;
  assign douta[317] = \<const0> ;
  assign douta[316] = \<const0> ;
  assign douta[315] = \<const0> ;
  assign douta[314] = \<const0> ;
  assign douta[313] = \<const0> ;
  assign douta[312] = \<const0> ;
  assign douta[311] = \<const0> ;
  assign douta[310] = \<const0> ;
  assign douta[309] = \<const0> ;
  assign douta[308] = \<const0> ;
  assign douta[307] = \<const0> ;
  assign douta[306] = \<const0> ;
  assign douta[305] = \<const0> ;
  assign douta[304] = \<const0> ;
  assign douta[303] = \<const0> ;
  assign douta[302] = \<const0> ;
  assign douta[301] = \<const0> ;
  assign douta[300] = \<const0> ;
  assign douta[299] = \<const0> ;
  assign douta[298] = \<const0> ;
  assign douta[297] = \<const0> ;
  assign douta[296] = \<const0> ;
  assign douta[295] = \<const0> ;
  assign douta[294] = \<const0> ;
  assign douta[293] = \<const0> ;
  assign douta[292] = \<const0> ;
  assign douta[291] = \<const0> ;
  assign douta[290] = \<const0> ;
  assign douta[289] = \<const0> ;
  assign douta[288] = \<const0> ;
  assign douta[287] = \<const0> ;
  assign douta[286] = \<const0> ;
  assign douta[285] = \<const0> ;
  assign douta[284] = \<const0> ;
  assign douta[283] = \<const0> ;
  assign douta[282] = \<const0> ;
  assign douta[281] = \<const0> ;
  assign douta[280] = \<const0> ;
  assign douta[279] = \<const0> ;
  assign douta[278] = \<const0> ;
  assign douta[277] = \<const0> ;
  assign douta[276] = \<const0> ;
  assign douta[275] = \<const0> ;
  assign douta[274] = \<const0> ;
  assign douta[273] = \<const0> ;
  assign douta[272] = \<const0> ;
  assign douta[271] = \<const0> ;
  assign douta[270] = \<const0> ;
  assign douta[269] = \<const0> ;
  assign douta[268] = \<const0> ;
  assign douta[267] = \<const0> ;
  assign douta[266] = \<const0> ;
  assign douta[265] = \<const0> ;
  assign douta[264] = \<const0> ;
  assign douta[263] = \<const0> ;
  assign douta[262] = \<const0> ;
  assign douta[261] = \<const0> ;
  assign douta[260] = \<const0> ;
  assign douta[259] = \<const0> ;
  assign douta[258] = \<const0> ;
  assign douta[257] = \<const0> ;
  assign douta[256] = \<const0> ;
  assign douta[255] = \<const0> ;
  assign douta[254] = \<const0> ;
  assign douta[253] = \<const0> ;
  assign douta[252] = \<const0> ;
  assign douta[251] = \<const0> ;
  assign douta[250] = \<const0> ;
  assign douta[249] = \<const0> ;
  assign douta[248] = \<const0> ;
  assign douta[247] = \<const0> ;
  assign douta[246] = \<const0> ;
  assign douta[245] = \<const0> ;
  assign douta[244] = \<const0> ;
  assign douta[243] = \<const0> ;
  assign douta[242] = \<const0> ;
  assign douta[241] = \<const0> ;
  assign douta[240] = \<const0> ;
  assign douta[239] = \<const0> ;
  assign douta[238] = \<const0> ;
  assign douta[237] = \<const0> ;
  assign douta[236] = \<const0> ;
  assign douta[235] = \<const0> ;
  assign douta[234] = \<const0> ;
  assign douta[233] = \<const0> ;
  assign douta[232] = \<const0> ;
  assign douta[231] = \<const0> ;
  assign douta[230] = \<const0> ;
  assign douta[229] = \<const0> ;
  assign douta[228] = \<const0> ;
  assign douta[227] = \<const0> ;
  assign douta[226] = \<const0> ;
  assign douta[225] = \<const0> ;
  assign douta[224] = \<const0> ;
  assign douta[223] = \<const0> ;
  assign douta[222] = \<const0> ;
  assign douta[221] = \<const0> ;
  assign douta[220] = \<const0> ;
  assign douta[219] = \<const0> ;
  assign douta[218] = \<const0> ;
  assign douta[217] = \<const0> ;
  assign douta[216] = \<const0> ;
  assign douta[215] = \<const0> ;
  assign douta[214] = \<const0> ;
  assign douta[213] = \<const0> ;
  assign douta[212] = \<const0> ;
  assign douta[211] = \<const0> ;
  assign douta[210] = \<const0> ;
  assign douta[209] = \<const0> ;
  assign douta[208] = \<const0> ;
  assign douta[207] = \<const0> ;
  assign douta[206] = \<const0> ;
  assign douta[205] = \<const0> ;
  assign douta[204] = \<const0> ;
  assign douta[203] = \<const0> ;
  assign douta[202] = \<const0> ;
  assign douta[201] = \<const0> ;
  assign douta[200] = \<const0> ;
  assign douta[199] = \<const0> ;
  assign douta[198] = \<const0> ;
  assign douta[197] = \<const0> ;
  assign douta[196] = \<const0> ;
  assign douta[195] = \<const0> ;
  assign douta[194] = \<const0> ;
  assign douta[193] = \<const0> ;
  assign douta[192] = \<const0> ;
  assign douta[191] = \<const0> ;
  assign douta[190] = \<const0> ;
  assign douta[189] = \<const0> ;
  assign douta[188] = \<const0> ;
  assign douta[187] = \<const0> ;
  assign douta[186] = \<const0> ;
  assign douta[185] = \<const0> ;
  assign douta[184] = \<const0> ;
  assign douta[183] = \<const0> ;
  assign douta[182] = \<const0> ;
  assign douta[181] = \<const0> ;
  assign douta[180] = \<const0> ;
  assign douta[179] = \<const0> ;
  assign douta[178] = \<const0> ;
  assign douta[177] = \<const0> ;
  assign douta[176] = \<const0> ;
  assign douta[175] = \<const0> ;
  assign douta[174] = \<const0> ;
  assign douta[173] = \<const0> ;
  assign douta[172] = \<const0> ;
  assign douta[171] = \<const0> ;
  assign douta[170] = \<const0> ;
  assign douta[169] = \<const0> ;
  assign douta[168] = \<const0> ;
  assign douta[167] = \<const0> ;
  assign douta[166] = \<const0> ;
  assign douta[165] = \<const0> ;
  assign douta[164] = \<const0> ;
  assign douta[163] = \<const0> ;
  assign douta[162] = \<const0> ;
  assign douta[161] = \<const0> ;
  assign douta[160] = \<const0> ;
  assign douta[159] = \<const0> ;
  assign douta[158] = \<const0> ;
  assign douta[157] = \<const0> ;
  assign douta[156] = \<const0> ;
  assign douta[155] = \<const0> ;
  assign douta[154] = \<const0> ;
  assign douta[153] = \<const0> ;
  assign douta[152] = \<const0> ;
  assign douta[151] = \<const0> ;
  assign douta[150] = \<const0> ;
  assign douta[149] = \<const0> ;
  assign douta[148] = \<const0> ;
  assign douta[147] = \<const0> ;
  assign douta[146] = \<const0> ;
  assign douta[145] = \<const0> ;
  assign douta[144] = \<const0> ;
  assign douta[143] = \<const0> ;
  assign douta[142] = \<const0> ;
  assign douta[141] = \<const0> ;
  assign douta[140] = \<const0> ;
  assign douta[139] = \<const0> ;
  assign douta[138] = \<const0> ;
  assign douta[137] = \<const0> ;
  assign douta[136] = \<const0> ;
  assign douta[135] = \<const0> ;
  assign douta[134] = \<const0> ;
  assign douta[133] = \<const0> ;
  assign douta[132] = \<const0> ;
  assign douta[131] = \<const0> ;
  assign douta[130] = \<const0> ;
  assign douta[129] = \<const0> ;
  assign douta[128] = \<const0> ;
  assign douta[127] = \<const0> ;
  assign douta[126] = \<const0> ;
  assign douta[125] = \<const0> ;
  assign douta[124] = \<const0> ;
  assign douta[123] = \<const0> ;
  assign douta[122] = \<const0> ;
  assign douta[121] = \<const0> ;
  assign douta[120] = \<const0> ;
  assign douta[119] = \<const0> ;
  assign douta[118] = \<const0> ;
  assign douta[117] = \<const0> ;
  assign douta[116] = \<const0> ;
  assign douta[115] = \<const0> ;
  assign douta[114] = \<const0> ;
  assign douta[113] = \<const0> ;
  assign douta[112] = \<const0> ;
  assign douta[111] = \<const0> ;
  assign douta[110] = \<const0> ;
  assign douta[109] = \<const0> ;
  assign douta[108] = \<const0> ;
  assign douta[107] = \<const0> ;
  assign douta[106] = \<const0> ;
  assign douta[105] = \<const0> ;
  assign douta[104] = \<const0> ;
  assign douta[103] = \<const0> ;
  assign douta[102] = \<const0> ;
  assign douta[101] = \<const0> ;
  assign douta[100] = \<const0> ;
  assign douta[99] = \<const0> ;
  assign douta[98] = \<const0> ;
  assign douta[97] = \<const0> ;
  assign douta[96] = \<const0> ;
  assign douta[95] = \<const0> ;
  assign douta[94] = \<const0> ;
  assign douta[93] = \<const0> ;
  assign douta[92] = \<const0> ;
  assign douta[91] = \<const0> ;
  assign douta[90] = \<const0> ;
  assign douta[89] = \<const0> ;
  assign douta[88] = \<const0> ;
  assign douta[87] = \<const0> ;
  assign douta[86] = \<const0> ;
  assign douta[85] = \<const0> ;
  assign douta[84] = \<const0> ;
  assign douta[83] = \<const0> ;
  assign douta[82] = \<const0> ;
  assign douta[81] = \<const0> ;
  assign douta[80] = \<const0> ;
  assign douta[79] = \<const0> ;
  assign douta[78] = \<const0> ;
  assign douta[77] = \<const0> ;
  assign douta[76] = \<const0> ;
  assign douta[75] = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[100] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [100]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[100] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[101] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [101]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[101] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[102] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [102]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[102] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[103] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [103]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[103] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[104] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [104]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[104] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[105] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [105]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[105] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[106] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [106]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[106] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[107] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [107]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[107] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[108] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [108]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[108] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[109] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [109]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[109] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[110] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [110]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[110] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[111] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [111]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[111] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[112] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [112]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[112] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[113] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [113]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[113] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[114] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [114]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[114] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[115] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [115]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[115] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[116] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [116]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[116] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[117] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [117]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[117] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[118] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [118]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[118] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[119] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [119]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[119] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[120] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [120]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[120] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[121] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [121]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[121] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[122] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [122]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[122] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[123] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [123]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[123] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[124] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [124]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[124] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[125] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [125]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[125] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[126] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [126]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[126] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[127] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [127]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[127] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[128] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [128]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[128] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[129] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [129]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[129] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[12] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[130] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [130]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[130] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[131] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [131]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[131] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[132] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [132]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[132] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[133] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [133]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[133] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[134] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [134]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[134] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[135] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [135]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[135] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[136] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [136]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[136] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[137] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [137]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[137] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[138] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [138]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[138] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[139] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [139]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[139] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[13] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[140] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [140]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[140] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[141] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [141]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[141] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[142] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [142]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[142] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[143] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [143]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[143] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[144] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [144]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[144] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[145] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [145]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[145] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[146] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [146]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[146] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[147] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [147]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[147] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[148] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [148]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[148] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[149] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [149]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[149] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[14] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[150] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [150]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[150] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[151] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [151]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[151] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[152] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [152]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[152] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[153] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [153]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[153] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[154] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [154]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[154] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[155] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [155]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[155] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[156] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [156]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[156] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[157] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [157]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[157] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[158] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [158]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[158] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[159] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [159]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[159] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[160] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [160]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[160] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[161] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [161]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[161] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[162] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [162]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[162] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[163] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [163]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[163] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[164] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [164]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[164] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[165] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [165]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[165] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[166] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [166]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[166] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[167] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [167]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[167] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[168] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [168]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[168] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[169] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [169]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[169] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[16] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [16]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[16] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[170] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [170]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[170] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[171] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [171]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[171] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[172] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [172]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[172] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[173] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [173]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[173] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[174] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [174]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[174] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[175] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [175]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[175] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[176] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [176]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[176] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[177] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [177]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[177] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[178] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [178]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[178] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[179] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [179]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[179] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[17] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [17]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[17] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[180] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [180]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[180] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[181] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [181]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[181] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[182] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [182]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[182] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[183] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [183]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[183] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[184] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [184]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[184] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[185] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [185]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[185] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[186] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [186]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[186] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[187] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [187]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[187] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[188] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [188]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[188] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[189] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [189]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[189] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[18] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [18]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[190] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [190]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[190] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[191] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [191]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[191] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[192] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [192]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[192] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[193] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [193]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[193] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[194] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [194]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[194] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[195] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [195]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[195] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[196] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [196]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[196] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[197] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [197]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[197] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[198] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [198]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[198] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[199] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [199]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[199] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[19] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [19]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[19] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[200] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [200]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[200] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[201] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [201]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[201] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[202] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [202]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[202] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[203] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [203]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[203] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[204] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [204]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[204] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[205] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [205]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[205] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[206] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [206]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[206] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[207] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [207]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[207] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[208] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [208]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[208] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[209] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [209]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[209] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[20] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [20]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[20] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[210] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [210]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[210] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[211] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [211]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[211] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[212] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [212]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[212] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[213] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [213]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[213] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[214] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [214]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[214] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[215] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [215]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[215] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[216] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [216]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[216] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[217] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [217]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[217] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[218] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [218]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[218] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[219] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [219]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[219] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[21] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [21]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[21] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[220] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [220]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[220] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[221] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [221]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[221] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[222] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [222]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[222] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[223] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [223]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[223] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[224] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [224]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[224] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[225] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [225]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[225] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[226] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [226]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[226] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[227] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [227]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[227] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[228] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [228]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[228] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[229] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [229]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[229] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[22] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [22]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[22] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[230] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [230]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[230] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[231] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [231]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[231] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[232] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [232]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[232] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[233] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [233]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[233] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[234] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [234]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[234] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[235] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [235]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[235] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[236] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [236]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[236] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[237] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [237]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[237] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[238] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [238]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[238] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[239] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [239]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[239] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[23] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [23]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[23] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[240] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [240]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[240] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[241] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [241]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[241] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[242] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [242]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[242] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[243] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [243]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[243] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[244] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [244]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[244] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[245] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [245]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[245] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[246] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [246]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[246] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[247] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [247]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[247] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[248] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [248]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[248] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[249] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [249]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[249] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[24] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [24]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[24] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[250] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [250]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[250] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[251] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [251]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[251] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[252] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [252]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[252] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[253] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [253]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[253] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[254] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [254]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[254] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[255] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [255]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[255] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[256] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [256]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[256] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[257] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [257]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[257] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[258] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [258]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[258] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[259] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [259]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[259] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[25] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [25]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[25] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[260] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [260]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[260] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[261] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [261]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[261] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[262] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [262]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[262] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[263] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [263]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[263] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[264] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [264]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[264] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[265] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [265]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[265] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[266] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [266]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[266] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[267] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [267]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[267] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[268] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [268]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[268] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[269] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [269]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[269] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[26] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [26]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[26] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[270] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [270]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[270] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[271] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [271]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[271] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[272] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [272]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[272] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[273] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [273]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[273] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[274] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [274]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[274] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[275] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [275]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[275] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[276] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [276]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[276] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[277] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [277]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[277] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[278] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [278]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[278] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[279] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [279]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[279] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[27] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [27]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[27] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[280] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [280]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[280] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[281] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [281]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[281] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[282] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [282]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[282] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[283] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [283]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[283] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[284] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [284]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[284] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[285] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [285]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[285] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[286] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [286]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[286] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[287] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [287]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[287] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[288] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [288]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[288] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[289] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [289]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[289] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[28] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [28]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[28] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[290] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [290]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[290] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[291] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [291]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[291] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[292] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [292]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[292] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[293] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [293]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[293] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[294] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [294]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[294] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[295] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [295]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[295] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[296] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [296]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[296] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[297] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [297]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[297] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[298] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [298]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[298] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[299] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [299]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[299] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[29] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [29]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[29] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[300] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [300]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[300] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[301] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [301]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[301] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[302] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [302]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[302] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[303] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [303]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[303] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[304] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [304]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[304] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[305] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [305]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[305] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[306] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [306]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[306] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[307] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [307]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[307] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[308] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [308]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[308] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[309] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [309]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[309] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[30] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [30]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[30] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[310] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [310]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[310] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[311] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [311]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[311] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[312] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [312]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[312] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[313] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [313]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[313] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[314] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [314]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[314] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[315] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [315]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[315] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[316] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [316]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[316] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[317] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [317]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[317] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[318] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [318]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[318] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[319] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [319]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[319] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[31] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [31]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[31] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[320] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [320]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[320] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[321] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [321]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[321] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[322] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [322]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[322] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[323] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [323]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[323] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[32] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [32]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[32] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[33] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [33]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[33] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[34] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [34]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[34] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[35] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [35]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[35] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[36] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [36]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[36] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[37] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [37]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[37] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[38] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [38]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[38] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[39] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [39]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[39] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[40] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [40]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[40] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[41] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [41]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[41] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[42] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [42]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[42] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[43] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [43]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[43] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[44] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [44]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[44] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[45] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [45]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[45] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[46] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [46]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[46] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[47] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [47]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[47] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[48] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [48]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[48] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[49] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [49]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[49] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[50] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [50]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[50] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[51] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [51]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[51] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[52] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [52]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[52] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[53] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [53]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[53] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[54] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [54]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[54] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[55] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [55]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[55] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[56] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [56]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[56] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[57] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [57]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[57] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[58] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [58]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[58] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[59] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [59]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[59] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[60] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [60]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[60] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[61] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [61]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[61] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[62] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [62]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[62] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[63] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [63]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[63] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[64] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [64]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[64] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[65] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [65]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[65] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[66] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [66]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[66] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[67] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [67]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[67] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[68] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [68]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[68] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[69] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [69]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[69] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[70] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [70]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[70] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[71] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [71]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[71] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[72] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [72]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[72] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[73] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [73]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[73] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[74] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [74]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[74] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[75] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [75]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[75] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[76] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [76]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[76] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[77] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [77]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[77] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[78] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [78]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[78] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[79] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [79]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[79] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[80] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [80]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[80] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[81] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [81]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[81] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[82] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [82]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[82] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[83] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [83]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[83] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[84] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [84]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[84] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[85] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [85]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[85] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[86] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [86]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[86] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[87] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [87]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[87] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[88] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [88]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[88] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[89] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [89]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[89] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[90] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [90]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[90] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[91] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [91]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[91] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[92] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [92]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[92] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[93] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [93]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[93] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[94] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [94]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[94] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[95] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [95]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[95] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[96] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [96]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[96] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[97] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [97]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[97] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[98] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [98]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[98] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[99] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [99]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[99] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[100] ),
        .Q(doutb[100]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[101] ),
        .Q(doutb[101]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][102] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[102] ),
        .Q(doutb[102]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][103] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[103] ),
        .Q(doutb[103]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][104] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[104] ),
        .Q(doutb[104]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[105] ),
        .Q(doutb[105]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][106] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[106] ),
        .Q(doutb[106]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][107] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[107] ),
        .Q(doutb[107]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][108] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[108] ),
        .Q(doutb[108]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[109] ),
        .Q(doutb[109]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[110] ),
        .Q(doutb[110]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[111] ),
        .Q(doutb[111]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[112] ),
        .Q(doutb[112]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][113] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[113] ),
        .Q(doutb[113]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[114] ),
        .Q(doutb[114]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][115] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[115] ),
        .Q(doutb[115]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[116] ),
        .Q(doutb[116]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][117] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[117] ),
        .Q(doutb[117]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][118] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[118] ),
        .Q(doutb[118]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][119] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[119] ),
        .Q(doutb[119]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[120] ),
        .Q(doutb[120]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[121] ),
        .Q(doutb[121]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[122] ),
        .Q(doutb[122]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][123] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[123] ),
        .Q(doutb[123]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[124] ),
        .Q(doutb[124]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[125] ),
        .Q(doutb[125]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][126] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[126] ),
        .Q(doutb[126]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[127] ),
        .Q(doutb[127]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][128] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[128] ),
        .Q(doutb[128]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][129] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[129] ),
        .Q(doutb[129]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[12] ),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[130] ),
        .Q(doutb[130]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[131] ),
        .Q(doutb[131]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[132] ),
        .Q(doutb[132]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[133] ),
        .Q(doutb[133]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[134] ),
        .Q(doutb[134]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[135] ),
        .Q(doutb[135]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][136] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[136] ),
        .Q(doutb[136]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][137] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[137] ),
        .Q(doutb[137]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][138] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[138] ),
        .Q(doutb[138]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][139] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[139] ),
        .Q(doutb[139]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[13] ),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][140] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[140] ),
        .Q(doutb[140]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][141] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[141] ),
        .Q(doutb[141]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][142] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[142] ),
        .Q(doutb[142]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[143] ),
        .Q(doutb[143]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][144] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[144] ),
        .Q(doutb[144]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][145] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[145] ),
        .Q(doutb[145]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][146] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[146] ),
        .Q(doutb[146]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][147] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[147] ),
        .Q(doutb[147]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][148] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[148] ),
        .Q(doutb[148]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][149] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[149] ),
        .Q(doutb[149]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[14] ),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][150] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[150] ),
        .Q(doutb[150]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][151] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[151] ),
        .Q(doutb[151]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][152] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[152] ),
        .Q(doutb[152]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][153] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[153] ),
        .Q(doutb[153]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][154] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[154] ),
        .Q(doutb[154]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][155] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[155] ),
        .Q(doutb[155]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][156] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[156] ),
        .Q(doutb[156]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][157] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[157] ),
        .Q(doutb[157]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][158] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[158] ),
        .Q(doutb[158]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][159] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[159] ),
        .Q(doutb[159]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[15] ),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][160] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[160] ),
        .Q(doutb[160]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][161] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[161] ),
        .Q(doutb[161]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][162] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[162] ),
        .Q(doutb[162]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][163] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[163] ),
        .Q(doutb[163]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][164] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[164] ),
        .Q(doutb[164]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][165] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[165] ),
        .Q(doutb[165]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][166] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[166] ),
        .Q(doutb[166]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][167] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[167] ),
        .Q(doutb[167]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][168] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[168] ),
        .Q(doutb[168]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][169] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[169] ),
        .Q(doutb[169]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[16] ),
        .Q(doutb[16]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][170] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[170] ),
        .Q(doutb[170]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][171] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[171] ),
        .Q(doutb[171]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][172] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[172] ),
        .Q(doutb[172]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][173] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[173] ),
        .Q(doutb[173]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][174] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[174] ),
        .Q(doutb[174]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][175] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[175] ),
        .Q(doutb[175]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][176] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[176] ),
        .Q(doutb[176]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][177] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[177] ),
        .Q(doutb[177]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][178] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[178] ),
        .Q(doutb[178]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][179] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[179] ),
        .Q(doutb[179]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[17] ),
        .Q(doutb[17]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][180] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[180] ),
        .Q(doutb[180]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][181] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[181] ),
        .Q(doutb[181]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][182] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[182] ),
        .Q(doutb[182]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][183] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[183] ),
        .Q(doutb[183]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][184] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[184] ),
        .Q(doutb[184]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][185] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[185] ),
        .Q(doutb[185]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][186] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[186] ),
        .Q(doutb[186]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][187] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[187] ),
        .Q(doutb[187]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][188] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[188] ),
        .Q(doutb[188]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][189] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[189] ),
        .Q(doutb[189]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[18] ),
        .Q(doutb[18]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][190] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[190] ),
        .Q(doutb[190]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][191] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[191] ),
        .Q(doutb[191]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][192] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[192] ),
        .Q(doutb[192]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][193] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[193] ),
        .Q(doutb[193]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][194] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[194] ),
        .Q(doutb[194]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][195] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[195] ),
        .Q(doutb[195]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][196] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[196] ),
        .Q(doutb[196]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][197] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[197] ),
        .Q(doutb[197]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][198] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[198] ),
        .Q(doutb[198]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][199] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[199] ),
        .Q(doutb[199]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[19] ),
        .Q(doutb[19]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][200] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[200] ),
        .Q(doutb[200]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][201] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[201] ),
        .Q(doutb[201]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][202] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[202] ),
        .Q(doutb[202]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][203] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[203] ),
        .Q(doutb[203]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][204] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[204] ),
        .Q(doutb[204]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][205] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[205] ),
        .Q(doutb[205]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][206] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[206] ),
        .Q(doutb[206]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][207] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[207] ),
        .Q(doutb[207]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][208] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[208] ),
        .Q(doutb[208]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][209] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[209] ),
        .Q(doutb[209]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[20] ),
        .Q(doutb[20]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][210] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[210] ),
        .Q(doutb[210]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][211] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[211] ),
        .Q(doutb[211]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][212] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[212] ),
        .Q(doutb[212]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][213] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[213] ),
        .Q(doutb[213]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][214] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[214] ),
        .Q(doutb[214]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[215] ),
        .Q(doutb[215]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][216] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[216] ),
        .Q(doutb[216]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][217] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[217] ),
        .Q(doutb[217]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][218] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[218] ),
        .Q(doutb[218]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][219] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[219] ),
        .Q(doutb[219]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[21] ),
        .Q(doutb[21]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][220] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[220] ),
        .Q(doutb[220]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][221] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[221] ),
        .Q(doutb[221]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][222] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[222] ),
        .Q(doutb[222]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][223] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[223] ),
        .Q(doutb[223]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][224] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[224] ),
        .Q(doutb[224]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][225] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[225] ),
        .Q(doutb[225]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][226] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[226] ),
        .Q(doutb[226]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][227] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[227] ),
        .Q(doutb[227]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][228] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[228] ),
        .Q(doutb[228]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][229] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[229] ),
        .Q(doutb[229]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[22] ),
        .Q(doutb[22]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][230] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[230] ),
        .Q(doutb[230]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][231] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[231] ),
        .Q(doutb[231]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][232] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[232] ),
        .Q(doutb[232]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][233] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[233] ),
        .Q(doutb[233]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][234] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[234] ),
        .Q(doutb[234]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][235] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[235] ),
        .Q(doutb[235]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][236] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[236] ),
        .Q(doutb[236]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][237] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[237] ),
        .Q(doutb[237]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][238] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[238] ),
        .Q(doutb[238]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][239] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[239] ),
        .Q(doutb[239]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[23] ),
        .Q(doutb[23]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][240] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[240] ),
        .Q(doutb[240]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][241] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[241] ),
        .Q(doutb[241]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][242] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[242] ),
        .Q(doutb[242]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][243] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[243] ),
        .Q(doutb[243]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][244] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[244] ),
        .Q(doutb[244]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][245] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[245] ),
        .Q(doutb[245]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][246] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[246] ),
        .Q(doutb[246]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][247] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[247] ),
        .Q(doutb[247]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][248] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[248] ),
        .Q(doutb[248]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][249] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[249] ),
        .Q(doutb[249]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[24] ),
        .Q(doutb[24]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][250] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[250] ),
        .Q(doutb[250]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][251] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[251] ),
        .Q(doutb[251]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][252] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[252] ),
        .Q(doutb[252]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][253] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[253] ),
        .Q(doutb[253]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][254] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[254] ),
        .Q(doutb[254]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[255] ),
        .Q(doutb[255]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][256] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[256] ),
        .Q(doutb[256]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][257] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[257] ),
        .Q(doutb[257]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][258] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[258] ),
        .Q(doutb[258]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][259] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[259] ),
        .Q(doutb[259]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[25] ),
        .Q(doutb[25]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][260] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[260] ),
        .Q(doutb[260]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][261] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[261] ),
        .Q(doutb[261]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][262] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[262] ),
        .Q(doutb[262]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][263] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[263] ),
        .Q(doutb[263]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][264] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[264] ),
        .Q(doutb[264]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][265] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[265] ),
        .Q(doutb[265]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][266] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[266] ),
        .Q(doutb[266]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][267] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[267] ),
        .Q(doutb[267]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][268] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[268] ),
        .Q(doutb[268]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][269] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[269] ),
        .Q(doutb[269]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[26] ),
        .Q(doutb[26]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][270] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[270] ),
        .Q(doutb[270]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][271] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[271] ),
        .Q(doutb[271]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][272] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[272] ),
        .Q(doutb[272]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][273] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[273] ),
        .Q(doutb[273]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][274] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[274] ),
        .Q(doutb[274]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][275] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[275] ),
        .Q(doutb[275]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][276] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[276] ),
        .Q(doutb[276]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][277] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[277] ),
        .Q(doutb[277]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][278] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[278] ),
        .Q(doutb[278]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][279] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[279] ),
        .Q(doutb[279]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[27] ),
        .Q(doutb[27]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][280] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[280] ),
        .Q(doutb[280]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][281] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[281] ),
        .Q(doutb[281]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][282] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[282] ),
        .Q(doutb[282]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][283] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[283] ),
        .Q(doutb[283]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][284] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[284] ),
        .Q(doutb[284]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][285] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[285] ),
        .Q(doutb[285]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][286] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[286] ),
        .Q(doutb[286]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[287] ),
        .Q(doutb[287]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][288] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[288] ),
        .Q(doutb[288]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][289] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[289] ),
        .Q(doutb[289]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[28] ),
        .Q(doutb[28]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][290] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[290] ),
        .Q(doutb[290]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][291] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[291] ),
        .Q(doutb[291]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][292] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[292] ),
        .Q(doutb[292]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][293] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[293] ),
        .Q(doutb[293]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][294] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[294] ),
        .Q(doutb[294]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][295] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[295] ),
        .Q(doutb[295]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][296] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[296] ),
        .Q(doutb[296]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][297] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[297] ),
        .Q(doutb[297]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][298] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[298] ),
        .Q(doutb[298]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][299] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[299] ),
        .Q(doutb[299]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[29] ),
        .Q(doutb[29]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][300] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[300] ),
        .Q(doutb[300]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][301] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[301] ),
        .Q(doutb[301]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][302] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[302] ),
        .Q(doutb[302]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][303] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[303] ),
        .Q(doutb[303]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][304] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[304] ),
        .Q(doutb[304]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][305] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[305] ),
        .Q(doutb[305]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][306] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[306] ),
        .Q(doutb[306]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][307] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[307] ),
        .Q(doutb[307]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][308] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[308] ),
        .Q(doutb[308]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][309] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[309] ),
        .Q(doutb[309]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[30] ),
        .Q(doutb[30]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][310] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[310] ),
        .Q(doutb[310]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][311] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[311] ),
        .Q(doutb[311]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][312] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[312] ),
        .Q(doutb[312]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][313] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[313] ),
        .Q(doutb[313]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][314] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[314] ),
        .Q(doutb[314]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][315] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[315] ),
        .Q(doutb[315]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][316] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[316] ),
        .Q(doutb[316]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][317] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[317] ),
        .Q(doutb[317]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][318] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[318] ),
        .Q(doutb[318]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][319] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[319] ),
        .Q(doutb[319]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[31] ),
        .Q(doutb[31]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][320] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[320] ),
        .Q(doutb[320]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][321] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[321] ),
        .Q(doutb[321]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][322] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[322] ),
        .Q(doutb[322]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][323] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[323] ),
        .Q(doutb[323]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[32] ),
        .Q(doutb[32]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[33] ),
        .Q(doutb[33]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[34] ),
        .Q(doutb[34]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[35] ),
        .Q(doutb[35]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[36] ),
        .Q(doutb[36]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[37] ),
        .Q(doutb[37]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[38] ),
        .Q(doutb[38]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[39] ),
        .Q(doutb[39]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[40] ),
        .Q(doutb[40]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[41] ),
        .Q(doutb[41]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[42] ),
        .Q(doutb[42]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[43] ),
        .Q(doutb[43]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[44] ),
        .Q(doutb[44]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[45] ),
        .Q(doutb[45]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[46] ),
        .Q(doutb[46]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[47] ),
        .Q(doutb[47]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[48] ),
        .Q(doutb[48]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[49] ),
        .Q(doutb[49]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[50] ),
        .Q(doutb[50]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[51] ),
        .Q(doutb[51]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[52] ),
        .Q(doutb[52]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[53] ),
        .Q(doutb[53]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[54] ),
        .Q(doutb[54]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[55] ),
        .Q(doutb[55]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[56] ),
        .Q(doutb[56]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[57] ),
        .Q(doutb[57]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[58] ),
        .Q(doutb[58]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[59] ),
        .Q(doutb[59]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[60] ),
        .Q(doutb[60]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[61] ),
        .Q(doutb[61]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[62] ),
        .Q(doutb[62]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[63] ),
        .Q(doutb[63]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[64] ),
        .Q(doutb[64]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[65] ),
        .Q(doutb[65]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[66] ),
        .Q(doutb[66]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[67] ),
        .Q(doutb[67]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[68] ),
        .Q(doutb[68]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[69] ),
        .Q(doutb[69]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[70] ),
        .Q(doutb[70]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[71] ),
        .Q(doutb[71]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[72] ),
        .Q(doutb[72]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[73] ),
        .Q(doutb[73]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[74] ),
        .Q(doutb[74]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[75] ),
        .Q(doutb[75]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[76] ),
        .Q(doutb[76]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[77] ),
        .Q(doutb[77]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[78] ),
        .Q(doutb[78]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[79] ),
        .Q(doutb[79]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[80] ),
        .Q(doutb[80]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[81] ),
        .Q(doutb[81]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[82] ),
        .Q(doutb[82]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[83] ),
        .Q(doutb[83]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[84] ),
        .Q(doutb[84]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[85] ),
        .Q(doutb[85]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][86] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[86] ),
        .Q(doutb[86]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[87] ),
        .Q(doutb[87]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][88] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[88] ),
        .Q(doutb[88]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[89] ),
        .Q(doutb[89]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][90] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[90] ),
        .Q(doutb[90]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[91] ),
        .Q(doutb[91]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[92] ),
        .Q(doutb[92]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][93] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[93] ),
        .Q(doutb[93]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[94] ),
        .Q(doutb[94]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[95] ),
        .Q(doutb[95]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][96] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[96] ),
        .Q(doutb[96]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][97] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[97] ),
        .Q(doutb[97]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][98] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[98] ),
        .Q(doutb[98]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[99] ),
        .Q(doutb[99]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID(dina[7:6]),
        .DIE(dina[9:8]),
        .DIF(dina[11:10]),
        .DIG(dina[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\gen_rd_b.doutb_reg0 [7:6]),
        .DOE(\gen_rd_b.doutb_reg0 [9:8]),
        .DOF(\gen_rd_b.doutb_reg0 [11:10]),
        .DOG(\gen_rd_b.doutb_reg0 [13:12]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[113:112]),
        .DIB(dina[115:114]),
        .DIC(dina[117:116]),
        .DID(dina[119:118]),
        .DIE(dina[121:120]),
        .DIF(dina[123:122]),
        .DIG(dina[125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [113:112]),
        .DOB(\gen_rd_b.doutb_reg0 [115:114]),
        .DOC(\gen_rd_b.doutb_reg0 [117:116]),
        .DOD(\gen_rd_b.doutb_reg0 [119:118]),
        .DOE(\gen_rd_b.doutb_reg0 [121:120]),
        .DOF(\gen_rd_b.doutb_reg0 [123:122]),
        .DOG(\gen_rd_b.doutb_reg0 [125:124]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "139" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[127:126]),
        .DIB(dina[129:128]),
        .DIC(dina[131:130]),
        .DID(dina[133:132]),
        .DIE(dina[135:134]),
        .DIF(dina[137:136]),
        .DIG(dina[139:138]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [127:126]),
        .DOB(\gen_rd_b.doutb_reg0 [129:128]),
        .DOC(\gen_rd_b.doutb_reg0 [131:130]),
        .DOD(\gen_rd_b.doutb_reg0 [133:132]),
        .DOE(\gen_rd_b.doutb_reg0 [135:134]),
        .DOF(\gen_rd_b.doutb_reg0 [137:136]),
        .DOG(\gen_rd_b.doutb_reg0 [139:138]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "140" *) 
  (* ram_slice_end = "153" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_153 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[141:140]),
        .DIB(dina[143:142]),
        .DIC(dina[145:144]),
        .DID(dina[147:146]),
        .DIE(dina[149:148]),
        .DIF(dina[151:150]),
        .DIG(dina[153:152]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [141:140]),
        .DOB(\gen_rd_b.doutb_reg0 [143:142]),
        .DOC(\gen_rd_b.doutb_reg0 [145:144]),
        .DOD(\gen_rd_b.doutb_reg0 [147:146]),
        .DOE(\gen_rd_b.doutb_reg0 [149:148]),
        .DOF(\gen_rd_b.doutb_reg0 [151:150]),
        .DOG(\gen_rd_b.doutb_reg0 [153:152]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_153_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[15:14]),
        .DIB(dina[17:16]),
        .DIC(dina[19:18]),
        .DID(dina[21:20]),
        .DIE(dina[23:22]),
        .DIF(dina[25:24]),
        .DIG(dina[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [15:14]),
        .DOB(\gen_rd_b.doutb_reg0 [17:16]),
        .DOC(\gen_rd_b.doutb_reg0 [19:18]),
        .DOD(\gen_rd_b.doutb_reg0 [21:20]),
        .DOE(\gen_rd_b.doutb_reg0 [23:22]),
        .DOF(\gen_rd_b.doutb_reg0 [25:24]),
        .DOG(\gen_rd_b.doutb_reg0 [27:26]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "154" *) 
  (* ram_slice_end = "167" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_154_167 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[155:154]),
        .DIB(dina[157:156]),
        .DIC(dina[159:158]),
        .DID(dina[161:160]),
        .DIE(dina[163:162]),
        .DIF(dina[165:164]),
        .DIG(dina[167:166]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [155:154]),
        .DOB(\gen_rd_b.doutb_reg0 [157:156]),
        .DOC(\gen_rd_b.doutb_reg0 [159:158]),
        .DOD(\gen_rd_b.doutb_reg0 [161:160]),
        .DOE(\gen_rd_b.doutb_reg0 [163:162]),
        .DOF(\gen_rd_b.doutb_reg0 [165:164]),
        .DOG(\gen_rd_b.doutb_reg0 [167:166]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_154_167_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "168" *) 
  (* ram_slice_end = "181" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_168_181 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[169:168]),
        .DIB(dina[171:170]),
        .DIC(dina[173:172]),
        .DID(dina[175:174]),
        .DIE(dina[177:176]),
        .DIF(dina[179:178]),
        .DIG(dina[181:180]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [169:168]),
        .DOB(\gen_rd_b.doutb_reg0 [171:170]),
        .DOC(\gen_rd_b.doutb_reg0 [173:172]),
        .DOD(\gen_rd_b.doutb_reg0 [175:174]),
        .DOE(\gen_rd_b.doutb_reg0 [177:176]),
        .DOF(\gen_rd_b.doutb_reg0 [179:178]),
        .DOG(\gen_rd_b.doutb_reg0 [181:180]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_168_181_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "182" *) 
  (* ram_slice_end = "195" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_182_195 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[183:182]),
        .DIB(dina[185:184]),
        .DIC(dina[187:186]),
        .DID(dina[189:188]),
        .DIE(dina[191:190]),
        .DIF(dina[193:192]),
        .DIG(dina[195:194]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [183:182]),
        .DOB(\gen_rd_b.doutb_reg0 [185:184]),
        .DOC(\gen_rd_b.doutb_reg0 [187:186]),
        .DOD(\gen_rd_b.doutb_reg0 [189:188]),
        .DOE(\gen_rd_b.doutb_reg0 [191:190]),
        .DOF(\gen_rd_b.doutb_reg0 [193:192]),
        .DOG(\gen_rd_b.doutb_reg0 [195:194]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_182_195_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "196" *) 
  (* ram_slice_end = "209" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_196_209 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[197:196]),
        .DIB(dina[199:198]),
        .DIC(dina[201:200]),
        .DID(dina[203:202]),
        .DIE(dina[205:204]),
        .DIF(dina[207:206]),
        .DIG(dina[209:208]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [197:196]),
        .DOB(\gen_rd_b.doutb_reg0 [199:198]),
        .DOC(\gen_rd_b.doutb_reg0 [201:200]),
        .DOD(\gen_rd_b.doutb_reg0 [203:202]),
        .DOE(\gen_rd_b.doutb_reg0 [205:204]),
        .DOF(\gen_rd_b.doutb_reg0 [207:206]),
        .DOG(\gen_rd_b.doutb_reg0 [209:208]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_196_209_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "210" *) 
  (* ram_slice_end = "223" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_210_223 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[211:210]),
        .DIB(dina[213:212]),
        .DIC(dina[215:214]),
        .DID(dina[217:216]),
        .DIE(dina[219:218]),
        .DIF(dina[221:220]),
        .DIG(dina[223:222]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [211:210]),
        .DOB(\gen_rd_b.doutb_reg0 [213:212]),
        .DOC(\gen_rd_b.doutb_reg0 [215:214]),
        .DOD(\gen_rd_b.doutb_reg0 [217:216]),
        .DOE(\gen_rd_b.doutb_reg0 [219:218]),
        .DOF(\gen_rd_b.doutb_reg0 [221:220]),
        .DOG(\gen_rd_b.doutb_reg0 [223:222]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_210_223_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "224" *) 
  (* ram_slice_end = "237" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_224_237 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[225:224]),
        .DIB(dina[227:226]),
        .DIC(dina[229:228]),
        .DID(dina[231:230]),
        .DIE(dina[233:232]),
        .DIF(dina[235:234]),
        .DIG(dina[237:236]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [225:224]),
        .DOB(\gen_rd_b.doutb_reg0 [227:226]),
        .DOC(\gen_rd_b.doutb_reg0 [229:228]),
        .DOD(\gen_rd_b.doutb_reg0 [231:230]),
        .DOE(\gen_rd_b.doutb_reg0 [233:232]),
        .DOF(\gen_rd_b.doutb_reg0 [235:234]),
        .DOG(\gen_rd_b.doutb_reg0 [237:236]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_224_237_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "238" *) 
  (* ram_slice_end = "251" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_238_251 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[239:238]),
        .DIB(dina[241:240]),
        .DIC(dina[243:242]),
        .DID(dina[245:244]),
        .DIE(dina[247:246]),
        .DIF(dina[249:248]),
        .DIG(dina[251:250]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [239:238]),
        .DOB(\gen_rd_b.doutb_reg0 [241:240]),
        .DOC(\gen_rd_b.doutb_reg0 [243:242]),
        .DOD(\gen_rd_b.doutb_reg0 [245:244]),
        .DOE(\gen_rd_b.doutb_reg0 [247:246]),
        .DOF(\gen_rd_b.doutb_reg0 [249:248]),
        .DOG(\gen_rd_b.doutb_reg0 [251:250]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_238_251_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "252" *) 
  (* ram_slice_end = "265" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_252_265 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[253:252]),
        .DIB(dina[255:254]),
        .DIC(dina[257:256]),
        .DID(dina[259:258]),
        .DIE(dina[261:260]),
        .DIF(dina[263:262]),
        .DIG(dina[265:264]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [253:252]),
        .DOB(\gen_rd_b.doutb_reg0 [255:254]),
        .DOC(\gen_rd_b.doutb_reg0 [257:256]),
        .DOD(\gen_rd_b.doutb_reg0 [259:258]),
        .DOE(\gen_rd_b.doutb_reg0 [261:260]),
        .DOF(\gen_rd_b.doutb_reg0 [263:262]),
        .DOG(\gen_rd_b.doutb_reg0 [265:264]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_252_265_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "266" *) 
  (* ram_slice_end = "279" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_266_279 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[267:266]),
        .DIB(dina[269:268]),
        .DIC(dina[271:270]),
        .DID(dina[273:272]),
        .DIE(dina[275:274]),
        .DIF(dina[277:276]),
        .DIG(dina[279:278]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [267:266]),
        .DOB(\gen_rd_b.doutb_reg0 [269:268]),
        .DOC(\gen_rd_b.doutb_reg0 [271:270]),
        .DOD(\gen_rd_b.doutb_reg0 [273:272]),
        .DOE(\gen_rd_b.doutb_reg0 [275:274]),
        .DOF(\gen_rd_b.doutb_reg0 [277:276]),
        .DOG(\gen_rd_b.doutb_reg0 [279:278]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_266_279_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "280" *) 
  (* ram_slice_end = "293" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_280_293 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[281:280]),
        .DIB(dina[283:282]),
        .DIC(dina[285:284]),
        .DID(dina[287:286]),
        .DIE(dina[289:288]),
        .DIF(dina[291:290]),
        .DIG(dina[293:292]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [281:280]),
        .DOB(\gen_rd_b.doutb_reg0 [283:282]),
        .DOC(\gen_rd_b.doutb_reg0 [285:284]),
        .DOD(\gen_rd_b.doutb_reg0 [287:286]),
        .DOE(\gen_rd_b.doutb_reg0 [289:288]),
        .DOF(\gen_rd_b.doutb_reg0 [291:290]),
        .DOG(\gen_rd_b.doutb_reg0 [293:292]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_280_293_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[29:28]),
        .DIB(dina[31:30]),
        .DIC(dina[33:32]),
        .DID(dina[35:34]),
        .DIE(dina[37:36]),
        .DIF(dina[39:38]),
        .DIG(dina[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [29:28]),
        .DOB(\gen_rd_b.doutb_reg0 [31:30]),
        .DOC(\gen_rd_b.doutb_reg0 [33:32]),
        .DOD(\gen_rd_b.doutb_reg0 [35:34]),
        .DOE(\gen_rd_b.doutb_reg0 [37:36]),
        .DOF(\gen_rd_b.doutb_reg0 [39:38]),
        .DOG(\gen_rd_b.doutb_reg0 [41:40]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "294" *) 
  (* ram_slice_end = "307" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_294_307 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[295:294]),
        .DIB(dina[297:296]),
        .DIC(dina[299:298]),
        .DID(dina[301:300]),
        .DIE(dina[303:302]),
        .DIF(dina[305:304]),
        .DIG(dina[307:306]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [295:294]),
        .DOB(\gen_rd_b.doutb_reg0 [297:296]),
        .DOC(\gen_rd_b.doutb_reg0 [299:298]),
        .DOD(\gen_rd_b.doutb_reg0 [301:300]),
        .DOE(\gen_rd_b.doutb_reg0 [303:302]),
        .DOF(\gen_rd_b.doutb_reg0 [305:304]),
        .DOG(\gen_rd_b.doutb_reg0 [307:306]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_294_307_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "308" *) 
  (* ram_slice_end = "321" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_308_321 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[309:308]),
        .DIB(dina[311:310]),
        .DIC(dina[313:312]),
        .DID(dina[315:314]),
        .DIE(dina[317:316]),
        .DIF(dina[319:318]),
        .DIG(dina[321:320]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [309:308]),
        .DOB(\gen_rd_b.doutb_reg0 [311:310]),
        .DOC(\gen_rd_b.doutb_reg0 [313:312]),
        .DOD(\gen_rd_b.doutb_reg0 [315:314]),
        .DOE(\gen_rd_b.doutb_reg0 [317:316]),
        .DOF(\gen_rd_b.doutb_reg0 [319:318]),
        .DOG(\gen_rd_b.doutb_reg0 [321:320]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_308_321_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "322" *) 
  (* ram_slice_end = "323" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[323:322]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [323:322]),
        .DOB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOD_UNCONNECTED [1:0]),
        .DOE(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOE_UNCONNECTED [1:0]),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[43:42]),
        .DIB(dina[45:44]),
        .DIC(dina[47:46]),
        .DID(dina[49:48]),
        .DIE(dina[51:50]),
        .DIF(dina[53:52]),
        .DIG(dina[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [43:42]),
        .DOB(\gen_rd_b.doutb_reg0 [45:44]),
        .DOC(\gen_rd_b.doutb_reg0 [47:46]),
        .DOD(\gen_rd_b.doutb_reg0 [49:48]),
        .DOE(\gen_rd_b.doutb_reg0 [51:50]),
        .DOF(\gen_rd_b.doutb_reg0 [53:52]),
        .DOG(\gen_rd_b.doutb_reg0 [55:54]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[57:56]),
        .DIB(dina[59:58]),
        .DIC(dina[61:60]),
        .DID(dina[63:62]),
        .DIE(dina[65:64]),
        .DIF(dina[67:66]),
        .DIG(dina[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [57:56]),
        .DOB(\gen_rd_b.doutb_reg0 [59:58]),
        .DOC(\gen_rd_b.doutb_reg0 [61:60]),
        .DOD(\gen_rd_b.doutb_reg0 [63:62]),
        .DOE(\gen_rd_b.doutb_reg0 [65:64]),
        .DOF(\gen_rd_b.doutb_reg0 [67:66]),
        .DOG(\gen_rd_b.doutb_reg0 [69:68]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[71:70]),
        .DIB(dina[73:72]),
        .DIC(dina[75:74]),
        .DID(dina[77:76]),
        .DIE(dina[79:78]),
        .DIF(dina[81:80]),
        .DIG(dina[83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [71:70]),
        .DOB(\gen_rd_b.doutb_reg0 [73:72]),
        .DOC(\gen_rd_b.doutb_reg0 [75:74]),
        .DOD(\gen_rd_b.doutb_reg0 [77:76]),
        .DOE(\gen_rd_b.doutb_reg0 [79:78]),
        .DOF(\gen_rd_b.doutb_reg0 [81:80]),
        .DOG(\gen_rd_b.doutb_reg0 [83:82]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[85:84]),
        .DIB(dina[87:86]),
        .DIC(dina[89:88]),
        .DID(dina[91:90]),
        .DIE(dina[93:92]),
        .DIF(dina[95:94]),
        .DIG(dina[97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [85:84]),
        .DOB(\gen_rd_b.doutb_reg0 [87:86]),
        .DOC(\gen_rd_b.doutb_reg0 [89:88]),
        .DOD(\gen_rd_b.doutb_reg0 [91:90]),
        .DOE(\gen_rd_b.doutb_reg0 [93:92]),
        .DOF(\gen_rd_b.doutb_reg0 [95:94]),
        .DOG(\gen_rd_b.doutb_reg0 [97:96]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[99:98]),
        .DIB(dina[101:100]),
        .DIC(dina[103:102]),
        .DID(dina[105:104]),
        .DIE(dina[107:106]),
        .DIF(dina[109:108]),
        .DIG(dina[111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [99:98]),
        .DOB(\gen_rd_b.doutb_reg0 [101:100]),
        .DOC(\gen_rd_b.doutb_reg0 [103:102]),
        .DOD(\gen_rd_b.doutb_reg0 [105:104]),
        .DOE(\gen_rd_b.doutb_reg0 [107:106]),
        .DOF(\gen_rd_b.doutb_reg0 [109:108]),
        .DOG(\gen_rd_b.doutb_reg0 [111:110]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "12" *) (* ADDR_WIDTH_B = "12" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "324" *) (* BYTE_WRITE_WIDTH_B = "324" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "1327104" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "4096" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "324" *) (* P_MIN_WIDTH_DATA_A = "324" *) (* P_MIN_WIDTH_DATA_B = "324" *) 
(* P_MIN_WIDTH_DATA_ECC = "324" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "324" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "12" *) 
(* P_WIDTH_ADDR_READ_B = "12" *) (* P_WIDTH_ADDR_WRITE_A = "12" *) (* P_WIDTH_ADDR_WRITE_B = "12" *) 
(* P_WIDTH_COL_WRITE_A = "324" *) (* P_WIDTH_COL_WRITE_B = "324" *) (* READ_DATA_WIDTH_A = "324" *) 
(* READ_DATA_WIDTH_B = "324" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "324" *) (* WRITE_DATA_WIDTH_B = "324" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "324" *) 
(* rstb_loop_iter = "324" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [323:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [323:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [323:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [323:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [323:0]dina;
  wire [323:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_350 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_351 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_352 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_353 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_354 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_355 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_356 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_357 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_358 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_359 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_360 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_361 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_362 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_363 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_364 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_365 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_366 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_367 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_368 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_369 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_370 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_371 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_372 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_373 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_374 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_375 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_376 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_377 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_378 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_379 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_380 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_381 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_382 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_383 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_384 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_385 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_386 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_387 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_388 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_389 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_390 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_391 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_392 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_393 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_394 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_395 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_396 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_397 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_398 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_399 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_400 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_401 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_402 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_403 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_404 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_405 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_406 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_407 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_408 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_409 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_410 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_411 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_412 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_413 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_414 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_415 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_416 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_417 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_418 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_419 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_420 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_421 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_350 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_351 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_352 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_353 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_354 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_355 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_356 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_357 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_358 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_359 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_360 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_361 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_362 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_363 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_364 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_365 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_366 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_367 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_368 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_369 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_370 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_371 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_372 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_373 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_374 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_375 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_376 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_377 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_378 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_379 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_380 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_381 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_382 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_383 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_384 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_385 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_386 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_387 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_388 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_389 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_390 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_391 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_392 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_393 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_394 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_395 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_396 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_397 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_398 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_399 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_400 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_401 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_402 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_403 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_404 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_405 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_406 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_407 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_408 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_409 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_410 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_411 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_412 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_413 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_414 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_415 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_416 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_417 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_418 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_419 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_420 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_421 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_350 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_351 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_352 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_353 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_354 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_355 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_356 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_357 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_358 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_359 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_360 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_361 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_362 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_363 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_364 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_365 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_366 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_367 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_368 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_369 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_370 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_371 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_372 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_373 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_374 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_375 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_376 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_377 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_378 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_379 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_380 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_381 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_382 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_383 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_384 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_385 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_386 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_387 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_388 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_389 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_390 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_391 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_392 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_393 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_394 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_395 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_396 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_397 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_398 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_399 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_400 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_401 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_402 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_403 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_404 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_405 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_406 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_407 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_408 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_409 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_410 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_411 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_412 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_413 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_414 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_415 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_416 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_417 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_418 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_419 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_420 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_421 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_350 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_351 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_352 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_353 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_354 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_355 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_356 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_357 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_358 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_359 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_360 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_361 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_362 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_363 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_364 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_365 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_366 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_367 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_368 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_369 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_370 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_371 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_372 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_373 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_374 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_375 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_376 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_377 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_378 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_379 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_380 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_381 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_382 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_383 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_384 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_385 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_386 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_387 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_388 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_389 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_390 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_391 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_392 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_393 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_394 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_395 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_396 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_397 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_398 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_399 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_400 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_401 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_402 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_403 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_404 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_405 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_406 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_407 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_408 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_409 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_410 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_411 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_412 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_413 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_414 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_415 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_416 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_417 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_418 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_419 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_420 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_421 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_386 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_387 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_388 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_389 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_390 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_391 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_392 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_393 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_394 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_395 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_396 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_397 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_398 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_399 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_400 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_401 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_402 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_403 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_404 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_405 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_406 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_407 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_408 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_409 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_410 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_411 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_412 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_413 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_414 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_415 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_416 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_417 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_418 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_419 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_420 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_421 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_EN_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_EN_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_RDACCESS_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_RDACCESS_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_RDB_WR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_RDB_WR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_SBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_SBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_DBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_DBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_RDACCESS_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_RDACCESS_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_SBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_SBITERR_B_UNCONNECTED ;
  wire [22:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_ADDR_A_UNCONNECTED ;
  wire [22:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_ADDR_B_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_BWE_A_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_BWE_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DIN_A_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DIN_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DOUT_A_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DOUT_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_DOUT_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_EN_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_EN_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_RDACCESS_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_RDACCESS_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_RDB_WR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_RDB_WR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_SBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_SBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_DBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_DBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_RDACCESS_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_RDACCESS_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_SBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_SBITERR_B_UNCONNECTED ;
  wire [22:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_ADDR_A_UNCONNECTED ;
  wire [22:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_ADDR_B_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_BWE_A_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_BWE_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DIN_A_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DIN_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DOUT_A_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DOUT_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_DOUT_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_EN_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_EN_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_RDACCESS_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_RDACCESS_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_RDB_WR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_RDB_WR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_SBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_SBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_DBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_DBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_RDACCESS_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_RDACCESS_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_SBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_SBITERR_B_UNCONNECTED ;
  wire [22:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_ADDR_A_UNCONNECTED ;
  wire [22:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_ADDR_B_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_BWE_A_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_BWE_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DIN_A_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DIN_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DOUT_A_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DOUT_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_DOUT_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_EN_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_EN_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_RDACCESS_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_RDACCESS_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_RDB_WR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_RDB_WR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_SBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_SBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_DBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_DBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_RDACCESS_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_RDACCESS_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_SBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_SBITERR_B_UNCONNECTED ;
  wire [22:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_ADDR_A_UNCONNECTED ;
  wire [22:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_ADDR_B_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_BWE_A_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_BWE_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DIN_A_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DIN_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DOUT_A_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DOUT_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_DOUT_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_DBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_DBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_EN_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_EN_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_RDACCESS_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_RDACCESS_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_RDB_WR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_RDB_WR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_SBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_SBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_DBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_DBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_RDACCESS_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_RDACCESS_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_SBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_SBITERR_B_UNCONNECTED ;
  wire [22:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_ADDR_A_UNCONNECTED ;
  wire [22:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_ADDR_B_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_BWE_A_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_BWE_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_DIN_A_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_DIN_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_DOUT_A_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_DOUT_B_UNCONNECTED ;
  wire [71:36]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_DOUT_A_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_DOUT_B_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[323] = \<const0> ;
  assign douta[322] = \<const0> ;
  assign douta[321] = \<const0> ;
  assign douta[320] = \<const0> ;
  assign douta[319] = \<const0> ;
  assign douta[318] = \<const0> ;
  assign douta[317] = \<const0> ;
  assign douta[316] = \<const0> ;
  assign douta[315] = \<const0> ;
  assign douta[314] = \<const0> ;
  assign douta[313] = \<const0> ;
  assign douta[312] = \<const0> ;
  assign douta[311] = \<const0> ;
  assign douta[310] = \<const0> ;
  assign douta[309] = \<const0> ;
  assign douta[308] = \<const0> ;
  assign douta[307] = \<const0> ;
  assign douta[306] = \<const0> ;
  assign douta[305] = \<const0> ;
  assign douta[304] = \<const0> ;
  assign douta[303] = \<const0> ;
  assign douta[302] = \<const0> ;
  assign douta[301] = \<const0> ;
  assign douta[300] = \<const0> ;
  assign douta[299] = \<const0> ;
  assign douta[298] = \<const0> ;
  assign douta[297] = \<const0> ;
  assign douta[296] = \<const0> ;
  assign douta[295] = \<const0> ;
  assign douta[294] = \<const0> ;
  assign douta[293] = \<const0> ;
  assign douta[292] = \<const0> ;
  assign douta[291] = \<const0> ;
  assign douta[290] = \<const0> ;
  assign douta[289] = \<const0> ;
  assign douta[288] = \<const0> ;
  assign douta[287] = \<const0> ;
  assign douta[286] = \<const0> ;
  assign douta[285] = \<const0> ;
  assign douta[284] = \<const0> ;
  assign douta[283] = \<const0> ;
  assign douta[282] = \<const0> ;
  assign douta[281] = \<const0> ;
  assign douta[280] = \<const0> ;
  assign douta[279] = \<const0> ;
  assign douta[278] = \<const0> ;
  assign douta[277] = \<const0> ;
  assign douta[276] = \<const0> ;
  assign douta[275] = \<const0> ;
  assign douta[274] = \<const0> ;
  assign douta[273] = \<const0> ;
  assign douta[272] = \<const0> ;
  assign douta[271] = \<const0> ;
  assign douta[270] = \<const0> ;
  assign douta[269] = \<const0> ;
  assign douta[268] = \<const0> ;
  assign douta[267] = \<const0> ;
  assign douta[266] = \<const0> ;
  assign douta[265] = \<const0> ;
  assign douta[264] = \<const0> ;
  assign douta[263] = \<const0> ;
  assign douta[262] = \<const0> ;
  assign douta[261] = \<const0> ;
  assign douta[260] = \<const0> ;
  assign douta[259] = \<const0> ;
  assign douta[258] = \<const0> ;
  assign douta[257] = \<const0> ;
  assign douta[256] = \<const0> ;
  assign douta[255] = \<const0> ;
  assign douta[254] = \<const0> ;
  assign douta[253] = \<const0> ;
  assign douta[252] = \<const0> ;
  assign douta[251] = \<const0> ;
  assign douta[250] = \<const0> ;
  assign douta[249] = \<const0> ;
  assign douta[248] = \<const0> ;
  assign douta[247] = \<const0> ;
  assign douta[246] = \<const0> ;
  assign douta[245] = \<const0> ;
  assign douta[244] = \<const0> ;
  assign douta[243] = \<const0> ;
  assign douta[242] = \<const0> ;
  assign douta[241] = \<const0> ;
  assign douta[240] = \<const0> ;
  assign douta[239] = \<const0> ;
  assign douta[238] = \<const0> ;
  assign douta[237] = \<const0> ;
  assign douta[236] = \<const0> ;
  assign douta[235] = \<const0> ;
  assign douta[234] = \<const0> ;
  assign douta[233] = \<const0> ;
  assign douta[232] = \<const0> ;
  assign douta[231] = \<const0> ;
  assign douta[230] = \<const0> ;
  assign douta[229] = \<const0> ;
  assign douta[228] = \<const0> ;
  assign douta[227] = \<const0> ;
  assign douta[226] = \<const0> ;
  assign douta[225] = \<const0> ;
  assign douta[224] = \<const0> ;
  assign douta[223] = \<const0> ;
  assign douta[222] = \<const0> ;
  assign douta[221] = \<const0> ;
  assign douta[220] = \<const0> ;
  assign douta[219] = \<const0> ;
  assign douta[218] = \<const0> ;
  assign douta[217] = \<const0> ;
  assign douta[216] = \<const0> ;
  assign douta[215] = \<const0> ;
  assign douta[214] = \<const0> ;
  assign douta[213] = \<const0> ;
  assign douta[212] = \<const0> ;
  assign douta[211] = \<const0> ;
  assign douta[210] = \<const0> ;
  assign douta[209] = \<const0> ;
  assign douta[208] = \<const0> ;
  assign douta[207] = \<const0> ;
  assign douta[206] = \<const0> ;
  assign douta[205] = \<const0> ;
  assign douta[204] = \<const0> ;
  assign douta[203] = \<const0> ;
  assign douta[202] = \<const0> ;
  assign douta[201] = \<const0> ;
  assign douta[200] = \<const0> ;
  assign douta[199] = \<const0> ;
  assign douta[198] = \<const0> ;
  assign douta[197] = \<const0> ;
  assign douta[196] = \<const0> ;
  assign douta[195] = \<const0> ;
  assign douta[194] = \<const0> ;
  assign douta[193] = \<const0> ;
  assign douta[192] = \<const0> ;
  assign douta[191] = \<const0> ;
  assign douta[190] = \<const0> ;
  assign douta[189] = \<const0> ;
  assign douta[188] = \<const0> ;
  assign douta[187] = \<const0> ;
  assign douta[186] = \<const0> ;
  assign douta[185] = \<const0> ;
  assign douta[184] = \<const0> ;
  assign douta[183] = \<const0> ;
  assign douta[182] = \<const0> ;
  assign douta[181] = \<const0> ;
  assign douta[180] = \<const0> ;
  assign douta[179] = \<const0> ;
  assign douta[178] = \<const0> ;
  assign douta[177] = \<const0> ;
  assign douta[176] = \<const0> ;
  assign douta[175] = \<const0> ;
  assign douta[174] = \<const0> ;
  assign douta[173] = \<const0> ;
  assign douta[172] = \<const0> ;
  assign douta[171] = \<const0> ;
  assign douta[170] = \<const0> ;
  assign douta[169] = \<const0> ;
  assign douta[168] = \<const0> ;
  assign douta[167] = \<const0> ;
  assign douta[166] = \<const0> ;
  assign douta[165] = \<const0> ;
  assign douta[164] = \<const0> ;
  assign douta[163] = \<const0> ;
  assign douta[162] = \<const0> ;
  assign douta[161] = \<const0> ;
  assign douta[160] = \<const0> ;
  assign douta[159] = \<const0> ;
  assign douta[158] = \<const0> ;
  assign douta[157] = \<const0> ;
  assign douta[156] = \<const0> ;
  assign douta[155] = \<const0> ;
  assign douta[154] = \<const0> ;
  assign douta[153] = \<const0> ;
  assign douta[152] = \<const0> ;
  assign douta[151] = \<const0> ;
  assign douta[150] = \<const0> ;
  assign douta[149] = \<const0> ;
  assign douta[148] = \<const0> ;
  assign douta[147] = \<const0> ;
  assign douta[146] = \<const0> ;
  assign douta[145] = \<const0> ;
  assign douta[144] = \<const0> ;
  assign douta[143] = \<const0> ;
  assign douta[142] = \<const0> ;
  assign douta[141] = \<const0> ;
  assign douta[140] = \<const0> ;
  assign douta[139] = \<const0> ;
  assign douta[138] = \<const0> ;
  assign douta[137] = \<const0> ;
  assign douta[136] = \<const0> ;
  assign douta[135] = \<const0> ;
  assign douta[134] = \<const0> ;
  assign douta[133] = \<const0> ;
  assign douta[132] = \<const0> ;
  assign douta[131] = \<const0> ;
  assign douta[130] = \<const0> ;
  assign douta[129] = \<const0> ;
  assign douta[128] = \<const0> ;
  assign douta[127] = \<const0> ;
  assign douta[126] = \<const0> ;
  assign douta[125] = \<const0> ;
  assign douta[124] = \<const0> ;
  assign douta[123] = \<const0> ;
  assign douta[122] = \<const0> ;
  assign douta[121] = \<const0> ;
  assign douta[120] = \<const0> ;
  assign douta[119] = \<const0> ;
  assign douta[118] = \<const0> ;
  assign douta[117] = \<const0> ;
  assign douta[116] = \<const0> ;
  assign douta[115] = \<const0> ;
  assign douta[114] = \<const0> ;
  assign douta[113] = \<const0> ;
  assign douta[112] = \<const0> ;
  assign douta[111] = \<const0> ;
  assign douta[110] = \<const0> ;
  assign douta[109] = \<const0> ;
  assign douta[108] = \<const0> ;
  assign douta[107] = \<const0> ;
  assign douta[106] = \<const0> ;
  assign douta[105] = \<const0> ;
  assign douta[104] = \<const0> ;
  assign douta[103] = \<const0> ;
  assign douta[102] = \<const0> ;
  assign douta[101] = \<const0> ;
  assign douta[100] = \<const0> ;
  assign douta[99] = \<const0> ;
  assign douta[98] = \<const0> ;
  assign douta[97] = \<const0> ;
  assign douta[96] = \<const0> ;
  assign douta[95] = \<const0> ;
  assign douta[94] = \<const0> ;
  assign douta[93] = \<const0> ;
  assign douta[92] = \<const0> ;
  assign douta[91] = \<const0> ;
  assign douta[90] = \<const0> ;
  assign douta[89] = \<const0> ;
  assign douta[88] = \<const0> ;
  assign douta[87] = \<const0> ;
  assign douta[86] = \<const0> ;
  assign douta[85] = \<const0> ;
  assign douta[84] = \<const0> ;
  assign douta[83] = \<const0> ;
  assign douta[82] = \<const0> ;
  assign douta[81] = \<const0> ;
  assign douta[80] = \<const0> ;
  assign douta[79] = \<const0> ;
  assign douta[78] = \<const0> ;
  assign douta[77] = \<const0> ;
  assign douta[76] = \<const0> ;
  assign douta[75] = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_421 ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_393 ),
        .Q(doutb[100]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_392 ),
        .Q(doutb[101]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][102] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_391 ),
        .Q(doutb[102]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][103] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_390 ),
        .Q(doutb[103]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][104] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_389 ),
        .Q(doutb[104]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_388 ),
        .Q(doutb[105]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][106] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_387 ),
        .Q(doutb[106]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][107] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_386 ),
        .Q(doutb[107]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][108] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_385 ),
        .Q(doutb[108]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_384 ),
        .Q(doutb[109]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_411 ),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_383 ),
        .Q(doutb[110]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_382 ),
        .Q(doutb[111]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_381 ),
        .Q(doutb[112]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][113] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_380 ),
        .Q(doutb[113]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_379 ),
        .Q(doutb[114]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][115] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_378 ),
        .Q(doutb[115]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_377 ),
        .Q(doutb[116]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][117] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_376 ),
        .Q(doutb[117]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][118] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_375 ),
        .Q(doutb[118]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][119] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_374 ),
        .Q(doutb[119]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_410 ),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_373 ),
        .Q(doutb[120]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_372 ),
        .Q(doutb[121]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_371 ),
        .Q(doutb[122]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][123] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_370 ),
        .Q(doutb[123]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_369 ),
        .Q(doutb[124]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_368 ),
        .Q(doutb[125]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][126] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_367 ),
        .Q(doutb[126]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_366 ),
        .Q(doutb[127]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][128] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_365 ),
        .Q(doutb[128]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][129] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_364 ),
        .Q(doutb[129]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_409 ),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_363 ),
        .Q(doutb[130]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_362 ),
        .Q(doutb[131]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_361 ),
        .Q(doutb[132]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_360 ),
        .Q(doutb[133]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_359 ),
        .Q(doutb[134]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_358 ),
        .Q(doutb[135]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][136] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_357 ),
        .Q(doutb[136]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][137] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_356 ),
        .Q(doutb[137]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][138] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_355 ),
        .Q(doutb[138]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][139] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_354 ),
        .Q(doutb[139]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_408 ),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][140] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_353 ),
        .Q(doutb[140]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][141] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_352 ),
        .Q(doutb[141]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][142] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_351 ),
        .Q(doutb[142]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_350 ),
        .Q(doutb[143]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][144] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_421 ),
        .Q(doutb[144]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][145] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_420 ),
        .Q(doutb[145]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][146] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_419 ),
        .Q(doutb[146]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][147] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_418 ),
        .Q(doutb[147]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][148] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_417 ),
        .Q(doutb[148]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][149] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_416 ),
        .Q(doutb[149]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_407 ),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][150] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_415 ),
        .Q(doutb[150]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][151] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_414 ),
        .Q(doutb[151]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][152] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_413 ),
        .Q(doutb[152]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][153] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_412 ),
        .Q(doutb[153]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][154] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_411 ),
        .Q(doutb[154]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][155] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_410 ),
        .Q(doutb[155]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][156] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_409 ),
        .Q(doutb[156]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][157] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_408 ),
        .Q(doutb[157]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][158] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_407 ),
        .Q(doutb[158]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][159] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_406 ),
        .Q(doutb[159]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_406 ),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][160] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_405 ),
        .Q(doutb[160]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][161] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_404 ),
        .Q(doutb[161]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][162] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_403 ),
        .Q(doutb[162]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][163] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_402 ),
        .Q(doutb[163]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][164] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_401 ),
        .Q(doutb[164]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][165] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_400 ),
        .Q(doutb[165]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][166] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_399 ),
        .Q(doutb[166]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][167] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_398 ),
        .Q(doutb[167]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][168] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_397 ),
        .Q(doutb[168]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][169] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_396 ),
        .Q(doutb[169]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_405 ),
        .Q(doutb[16]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][170] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_395 ),
        .Q(doutb[170]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][171] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_394 ),
        .Q(doutb[171]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][172] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_393 ),
        .Q(doutb[172]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][173] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_392 ),
        .Q(doutb[173]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][174] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_391 ),
        .Q(doutb[174]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][175] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_390 ),
        .Q(doutb[175]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][176] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_389 ),
        .Q(doutb[176]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][177] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_388 ),
        .Q(doutb[177]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][178] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_387 ),
        .Q(doutb[178]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][179] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_386 ),
        .Q(doutb[179]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_404 ),
        .Q(doutb[17]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][180] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_385 ),
        .Q(doutb[180]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][181] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_384 ),
        .Q(doutb[181]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][182] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_383 ),
        .Q(doutb[182]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][183] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_382 ),
        .Q(doutb[183]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][184] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_381 ),
        .Q(doutb[184]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][185] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_380 ),
        .Q(doutb[185]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][186] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_379 ),
        .Q(doutb[186]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][187] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_378 ),
        .Q(doutb[187]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][188] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_377 ),
        .Q(doutb[188]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][189] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_376 ),
        .Q(doutb[189]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_403 ),
        .Q(doutb[18]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][190] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_375 ),
        .Q(doutb[190]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][191] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_374 ),
        .Q(doutb[191]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][192] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_373 ),
        .Q(doutb[192]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][193] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_372 ),
        .Q(doutb[193]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][194] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_371 ),
        .Q(doutb[194]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][195] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_370 ),
        .Q(doutb[195]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][196] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_369 ),
        .Q(doutb[196]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][197] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_368 ),
        .Q(doutb[197]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][198] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_367 ),
        .Q(doutb[198]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][199] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_366 ),
        .Q(doutb[199]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_402 ),
        .Q(doutb[19]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_420 ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][200] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_365 ),
        .Q(doutb[200]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][201] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_364 ),
        .Q(doutb[201]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][202] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_363 ),
        .Q(doutb[202]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][203] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_362 ),
        .Q(doutb[203]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][204] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_361 ),
        .Q(doutb[204]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][205] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_360 ),
        .Q(doutb[205]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][206] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_359 ),
        .Q(doutb[206]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][207] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_358 ),
        .Q(doutb[207]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][208] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_357 ),
        .Q(doutb[208]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][209] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_356 ),
        .Q(doutb[209]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_401 ),
        .Q(doutb[20]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][210] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_355 ),
        .Q(doutb[210]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][211] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_354 ),
        .Q(doutb[211]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][212] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_353 ),
        .Q(doutb[212]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][213] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_352 ),
        .Q(doutb[213]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][214] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_351 ),
        .Q(doutb[214]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_350 ),
        .Q(doutb[215]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][216] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_421 ),
        .Q(doutb[216]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][217] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_420 ),
        .Q(doutb[217]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][218] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_419 ),
        .Q(doutb[218]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][219] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_418 ),
        .Q(doutb[219]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_400 ),
        .Q(doutb[21]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][220] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_417 ),
        .Q(doutb[220]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][221] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_416 ),
        .Q(doutb[221]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][222] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_415 ),
        .Q(doutb[222]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][223] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_414 ),
        .Q(doutb[223]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][224] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_413 ),
        .Q(doutb[224]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][225] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_412 ),
        .Q(doutb[225]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][226] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_411 ),
        .Q(doutb[226]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][227] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_410 ),
        .Q(doutb[227]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][228] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_409 ),
        .Q(doutb[228]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][229] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_408 ),
        .Q(doutb[229]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_399 ),
        .Q(doutb[22]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][230] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_407 ),
        .Q(doutb[230]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][231] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_406 ),
        .Q(doutb[231]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][232] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_405 ),
        .Q(doutb[232]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][233] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_404 ),
        .Q(doutb[233]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][234] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_403 ),
        .Q(doutb[234]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][235] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_402 ),
        .Q(doutb[235]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][236] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_401 ),
        .Q(doutb[236]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][237] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_400 ),
        .Q(doutb[237]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][238] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_399 ),
        .Q(doutb[238]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][239] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_398 ),
        .Q(doutb[239]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_398 ),
        .Q(doutb[23]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][240] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_397 ),
        .Q(doutb[240]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][241] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_396 ),
        .Q(doutb[241]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][242] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_395 ),
        .Q(doutb[242]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][243] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_394 ),
        .Q(doutb[243]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][244] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_393 ),
        .Q(doutb[244]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][245] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_392 ),
        .Q(doutb[245]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][246] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_391 ),
        .Q(doutb[246]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][247] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_390 ),
        .Q(doutb[247]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][248] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_389 ),
        .Q(doutb[248]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][249] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_388 ),
        .Q(doutb[249]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_397 ),
        .Q(doutb[24]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][250] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_387 ),
        .Q(doutb[250]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][251] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_386 ),
        .Q(doutb[251]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][252] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_385 ),
        .Q(doutb[252]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][253] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_384 ),
        .Q(doutb[253]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][254] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_383 ),
        .Q(doutb[254]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_382 ),
        .Q(doutb[255]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][256] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_381 ),
        .Q(doutb[256]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][257] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_380 ),
        .Q(doutb[257]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][258] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_379 ),
        .Q(doutb[258]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][259] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_378 ),
        .Q(doutb[259]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_396 ),
        .Q(doutb[25]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][260] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_377 ),
        .Q(doutb[260]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][261] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_376 ),
        .Q(doutb[261]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][262] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_375 ),
        .Q(doutb[262]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][263] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_374 ),
        .Q(doutb[263]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][264] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_373 ),
        .Q(doutb[264]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][265] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_372 ),
        .Q(doutb[265]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][266] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_371 ),
        .Q(doutb[266]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][267] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_370 ),
        .Q(doutb[267]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][268] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_369 ),
        .Q(doutb[268]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][269] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_368 ),
        .Q(doutb[269]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_395 ),
        .Q(doutb[26]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][270] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_367 ),
        .Q(doutb[270]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][271] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_366 ),
        .Q(doutb[271]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][272] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_365 ),
        .Q(doutb[272]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][273] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_364 ),
        .Q(doutb[273]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][274] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_363 ),
        .Q(doutb[274]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][275] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_362 ),
        .Q(doutb[275]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][276] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_361 ),
        .Q(doutb[276]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][277] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_360 ),
        .Q(doutb[277]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][278] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_359 ),
        .Q(doutb[278]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][279] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_358 ),
        .Q(doutb[279]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_394 ),
        .Q(doutb[27]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][280] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_357 ),
        .Q(doutb[280]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][281] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_356 ),
        .Q(doutb[281]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][282] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_355 ),
        .Q(doutb[282]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][283] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_354 ),
        .Q(doutb[283]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][284] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_353 ),
        .Q(doutb[284]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][285] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_352 ),
        .Q(doutb[285]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][286] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_351 ),
        .Q(doutb[286]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_350 ),
        .Q(doutb[287]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][288] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_421 ),
        .Q(doutb[288]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][289] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_420 ),
        .Q(doutb[289]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_393 ),
        .Q(doutb[28]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][290] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_419 ),
        .Q(doutb[290]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][291] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_418 ),
        .Q(doutb[291]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][292] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_417 ),
        .Q(doutb[292]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][293] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_416 ),
        .Q(doutb[293]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][294] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_415 ),
        .Q(doutb[294]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][295] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_414 ),
        .Q(doutb[295]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][296] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_413 ),
        .Q(doutb[296]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][297] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_412 ),
        .Q(doutb[297]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][298] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_411 ),
        .Q(doutb[298]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][299] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_410 ),
        .Q(doutb[299]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_392 ),
        .Q(doutb[29]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_419 ),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][300] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_409 ),
        .Q(doutb[300]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][301] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_408 ),
        .Q(doutb[301]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][302] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_407 ),
        .Q(doutb[302]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][303] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_406 ),
        .Q(doutb[303]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][304] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_405 ),
        .Q(doutb[304]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][305] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_404 ),
        .Q(doutb[305]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][306] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_403 ),
        .Q(doutb[306]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][307] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_402 ),
        .Q(doutb[307]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][308] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_401 ),
        .Q(doutb[308]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][309] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_400 ),
        .Q(doutb[309]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_391 ),
        .Q(doutb[30]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][310] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_399 ),
        .Q(doutb[310]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][311] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_398 ),
        .Q(doutb[311]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][312] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_397 ),
        .Q(doutb[312]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][313] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_396 ),
        .Q(doutb[313]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][314] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_395 ),
        .Q(doutb[314]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][315] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_394 ),
        .Q(doutb[315]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][316] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_393 ),
        .Q(doutb[316]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][317] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_392 ),
        .Q(doutb[317]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][318] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_391 ),
        .Q(doutb[318]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][319] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_390 ),
        .Q(doutb[319]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_390 ),
        .Q(doutb[31]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][320] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_389 ),
        .Q(doutb[320]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][321] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_388 ),
        .Q(doutb[321]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][322] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_387 ),
        .Q(doutb[322]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][323] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_386 ),
        .Q(doutb[323]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_389 ),
        .Q(doutb[32]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_388 ),
        .Q(doutb[33]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_387 ),
        .Q(doutb[34]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_386 ),
        .Q(doutb[35]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_385 ),
        .Q(doutb[36]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_384 ),
        .Q(doutb[37]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_383 ),
        .Q(doutb[38]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_382 ),
        .Q(doutb[39]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_418 ),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_381 ),
        .Q(doutb[40]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_380 ),
        .Q(doutb[41]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_379 ),
        .Q(doutb[42]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_378 ),
        .Q(doutb[43]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_377 ),
        .Q(doutb[44]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_376 ),
        .Q(doutb[45]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_375 ),
        .Q(doutb[46]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_374 ),
        .Q(doutb[47]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_373 ),
        .Q(doutb[48]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_372 ),
        .Q(doutb[49]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_417 ),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_371 ),
        .Q(doutb[50]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_370 ),
        .Q(doutb[51]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_369 ),
        .Q(doutb[52]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_368 ),
        .Q(doutb[53]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_367 ),
        .Q(doutb[54]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_366 ),
        .Q(doutb[55]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_365 ),
        .Q(doutb[56]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_364 ),
        .Q(doutb[57]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_363 ),
        .Q(doutb[58]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_362 ),
        .Q(doutb[59]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_416 ),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_361 ),
        .Q(doutb[60]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_360 ),
        .Q(doutb[61]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_359 ),
        .Q(doutb[62]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_358 ),
        .Q(doutb[63]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_357 ),
        .Q(doutb[64]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_356 ),
        .Q(doutb[65]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_355 ),
        .Q(doutb[66]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_354 ),
        .Q(doutb[67]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_353 ),
        .Q(doutb[68]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_352 ),
        .Q(doutb[69]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_415 ),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_351 ),
        .Q(doutb[70]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_350 ),
        .Q(doutb[71]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_421 ),
        .Q(doutb[72]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_420 ),
        .Q(doutb[73]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_419 ),
        .Q(doutb[74]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_418 ),
        .Q(doutb[75]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_417 ),
        .Q(doutb[76]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_416 ),
        .Q(doutb[77]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_415 ),
        .Q(doutb[78]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_414 ),
        .Q(doutb[79]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_414 ),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_413 ),
        .Q(doutb[80]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_412 ),
        .Q(doutb[81]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_411 ),
        .Q(doutb[82]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_410 ),
        .Q(doutb[83]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_409 ),
        .Q(doutb[84]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_408 ),
        .Q(doutb[85]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][86] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_407 ),
        .Q(doutb[86]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_406 ),
        .Q(doutb[87]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][88] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_405 ),
        .Q(doutb[88]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_404 ),
        .Q(doutb[89]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_413 ),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][90] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_403 ),
        .Q(doutb[90]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_402 ),
        .Q(doutb[91]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_401 ),
        .Q(doutb[92]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][93] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_400 ),
        .Q(doutb[93]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_399 ),
        .Q(doutb[94]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_398 ),
        .Q(doutb[95]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][96] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_397 ),
        .Q(doutb[96]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][97] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_396 ),
        .Q(doutb[97]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][98] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_395 ),
        .Q(doutb[98]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_394 ),
        .Q(doutb[99]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_412 ),
        .Q(doutb[9]),
        .R(rstb));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1327104" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  URAM288 #(
    .AVG_CONS_INACTIVE_CYCLES(10),
    .BWE_MODE_A("PARITY_INDEPENDENT"),
    .BWE_MODE_B("PARITY_INDEPENDENT"),
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .EN_ECC_RD_A("FALSE"),
    .EN_ECC_RD_B("FALSE"),
    .EN_ECC_WR_A("FALSE"),
    .EN_ECC_WR_B("FALSE"),
    .IREG_PRE_A("FALSE"),
    .IREG_PRE_B("FALSE"),
    .IS_CLK_INVERTED(1'b0),
    .IS_EN_A_INVERTED(1'b0),
    .IS_EN_B_INVERTED(1'b0),
    .IS_RDB_WR_A_INVERTED(1'b0),
    .IS_RDB_WR_B_INVERTED(1'b0),
    .IS_RST_A_INVERTED(1'b0),
    .IS_RST_B_INVERTED(1'b0),
    .MATRIX_ID("gen_wr_a.gen_word_narrow.mem_reg_B13_M0"),
    .NUM_UNIQUE_SELF_ADDR_A(1),
    .NUM_UNIQUE_SELF_ADDR_B(1),
    .NUM_URAM_IN_MATRIX(1),
    .OREG_A("FALSE"),
    .OREG_B("FALSE"),
    .OREG_ECC_A("FALSE"),
    .OREG_ECC_B("FALSE"),
    .REG_CAS_A("FALSE"),
    .REG_CAS_B("FALSE"),
    .RST_MODE_A("SYNC"),
    .RST_MODE_B("SYNC"),
    .SELF_ADDR_A(11'h000),
    .SELF_ADDR_B(11'h000),
    .SELF_MASK_A(11'h7FF),
    .SELF_MASK_B(11'h7FF),
    .USE_EXT_CE_A("FALSE"),
    .USE_EXT_CE_B("FALSE")) 
    \gen_wr_a.gen_word_narrow.mem_reg_uram_0 
       (.ADDR_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addrb}),
        .ADDR_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addra}),
        .BWE_A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BWE_B({ena,ena,ena,ena,ena,ena,ena,ena,ena}),
        .CAS_IN_ADDR_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_ADDR_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_BWE_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_BWE_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DBITERR_A(1'b0),
        .CAS_IN_DBITERR_B(1'b0),
        .CAS_IN_DIN_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DIN_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DOUT_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DOUT_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_EN_A(1'b0),
        .CAS_IN_EN_B(1'b0),
        .CAS_IN_RDACCESS_A(1'b0),
        .CAS_IN_RDACCESS_B(1'b0),
        .CAS_IN_RDB_WR_A(1'b0),
        .CAS_IN_RDB_WR_B(1'b0),
        .CAS_IN_SBITERR_A(1'b0),
        .CAS_IN_SBITERR_B(1'b0),
        .CAS_OUT_ADDR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_ADDR_A_UNCONNECTED [22:0]),
        .CAS_OUT_ADDR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_ADDR_B_UNCONNECTED [22:0]),
        .CAS_OUT_BWE_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_BWE_A_UNCONNECTED [8:0]),
        .CAS_OUT_BWE_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_BWE_B_UNCONNECTED [8:0]),
        .CAS_OUT_DBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DBITERR_A_UNCONNECTED ),
        .CAS_OUT_DBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DBITERR_B_UNCONNECTED ),
        .CAS_OUT_DIN_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DIN_A_UNCONNECTED [71:0]),
        .CAS_OUT_DIN_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DIN_B_UNCONNECTED [71:0]),
        .CAS_OUT_DOUT_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DOUT_A_UNCONNECTED [71:0]),
        .CAS_OUT_DOUT_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DOUT_B_UNCONNECTED [71:0]),
        .CAS_OUT_EN_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_EN_A_UNCONNECTED ),
        .CAS_OUT_EN_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_EN_B_UNCONNECTED ),
        .CAS_OUT_RDACCESS_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_RDACCESS_A_UNCONNECTED ),
        .CAS_OUT_RDACCESS_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_RDACCESS_B_UNCONNECTED ),
        .CAS_OUT_RDB_WR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_RDB_WR_A_UNCONNECTED ),
        .CAS_OUT_RDB_WR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_RDB_WR_B_UNCONNECTED ),
        .CAS_OUT_SBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_SBITERR_A_UNCONNECTED ),
        .CAS_OUT_SBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_SBITERR_B_UNCONNECTED ),
        .CLK(clka),
        .DBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_DBITERR_A_UNCONNECTED ),
        .DBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_DBITERR_B_UNCONNECTED ),
        .DIN_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIN_B(dina[71:0]),
        .DOUT_A({\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_350 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_351 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_352 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_353 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_354 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_355 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_356 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_357 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_358 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_359 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_360 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_361 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_362 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_363 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_364 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_365 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_366 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_367 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_368 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_369 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_370 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_371 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_372 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_373 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_374 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_375 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_376 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_377 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_378 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_379 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_380 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_381 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_382 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_383 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_384 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_385 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_386 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_387 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_388 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_389 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_390 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_391 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_392 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_393 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_394 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_395 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_396 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_397 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_398 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_399 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_400 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_401 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_402 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_403 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_404 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_405 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_406 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_407 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_408 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_409 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_410 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_411 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_412 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_413 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_414 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_415 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_416 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_417 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_418 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_419 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_420 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_421 }),
        .DOUT_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_DOUT_B_UNCONNECTED [71:0]),
        .EN_A(enb),
        .EN_B(ena),
        .INJECT_DBITERR_A(1'b0),
        .INJECT_DBITERR_B(1'b0),
        .INJECT_SBITERR_A(1'b0),
        .INJECT_SBITERR_B(1'b0),
        .OREG_CE_A(1'b1),
        .OREG_CE_B(1'b1),
        .OREG_ECC_CE_A(1'b1),
        .OREG_ECC_CE_B(1'b1),
        .RDACCESS_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_RDACCESS_A_UNCONNECTED ),
        .RDACCESS_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_RDACCESS_B_UNCONNECTED ),
        .RDB_WR_A(1'b0),
        .RDB_WR_B(1'b1),
        .RST_A(1'b0),
        .RST_B(1'b0),
        .SBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_SBITERR_A_UNCONNECTED ),
        .SBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_SBITERR_B_UNCONNECTED ),
        .SLEEP(1'b0));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "143" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "143" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1327104" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "143" *) 
  URAM288 #(
    .AVG_CONS_INACTIVE_CYCLES(10),
    .BWE_MODE_A("PARITY_INDEPENDENT"),
    .BWE_MODE_B("PARITY_INDEPENDENT"),
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .EN_ECC_RD_A("FALSE"),
    .EN_ECC_RD_B("FALSE"),
    .EN_ECC_WR_A("FALSE"),
    .EN_ECC_WR_B("FALSE"),
    .IREG_PRE_A("FALSE"),
    .IREG_PRE_B("FALSE"),
    .IS_CLK_INVERTED(1'b0),
    .IS_EN_A_INVERTED(1'b0),
    .IS_EN_B_INVERTED(1'b0),
    .IS_RDB_WR_A_INVERTED(1'b0),
    .IS_RDB_WR_B_INVERTED(1'b0),
    .IS_RST_A_INVERTED(1'b0),
    .IS_RST_B_INVERTED(1'b0),
    .MATRIX_ID("gen_wr_a.gen_word_narrow.mem_reg_B13_M1"),
    .NUM_UNIQUE_SELF_ADDR_A(1),
    .NUM_UNIQUE_SELF_ADDR_B(1),
    .NUM_URAM_IN_MATRIX(1),
    .OREG_A("FALSE"),
    .OREG_B("FALSE"),
    .OREG_ECC_A("FALSE"),
    .OREG_ECC_B("FALSE"),
    .REG_CAS_A("FALSE"),
    .REG_CAS_B("FALSE"),
    .RST_MODE_A("SYNC"),
    .RST_MODE_B("SYNC"),
    .SELF_ADDR_A(11'h000),
    .SELF_ADDR_B(11'h000),
    .SELF_MASK_A(11'h7FF),
    .SELF_MASK_B(11'h7FF),
    .USE_EXT_CE_A("FALSE"),
    .USE_EXT_CE_B("FALSE")) 
    \gen_wr_a.gen_word_narrow.mem_reg_uram_1 
       (.ADDR_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addrb}),
        .ADDR_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addra}),
        .BWE_A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BWE_B({ena,ena,ena,ena,ena,ena,ena,ena,ena}),
        .CAS_IN_ADDR_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_ADDR_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_BWE_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_BWE_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DBITERR_A(1'b0),
        .CAS_IN_DBITERR_B(1'b0),
        .CAS_IN_DIN_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DIN_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DOUT_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DOUT_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_EN_A(1'b0),
        .CAS_IN_EN_B(1'b0),
        .CAS_IN_RDACCESS_A(1'b0),
        .CAS_IN_RDACCESS_B(1'b0),
        .CAS_IN_RDB_WR_A(1'b0),
        .CAS_IN_RDB_WR_B(1'b0),
        .CAS_IN_SBITERR_A(1'b0),
        .CAS_IN_SBITERR_B(1'b0),
        .CAS_OUT_ADDR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_ADDR_A_UNCONNECTED [22:0]),
        .CAS_OUT_ADDR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_ADDR_B_UNCONNECTED [22:0]),
        .CAS_OUT_BWE_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_BWE_A_UNCONNECTED [8:0]),
        .CAS_OUT_BWE_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_BWE_B_UNCONNECTED [8:0]),
        .CAS_OUT_DBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DBITERR_A_UNCONNECTED ),
        .CAS_OUT_DBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DBITERR_B_UNCONNECTED ),
        .CAS_OUT_DIN_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DIN_A_UNCONNECTED [71:0]),
        .CAS_OUT_DIN_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DIN_B_UNCONNECTED [71:0]),
        .CAS_OUT_DOUT_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DOUT_A_UNCONNECTED [71:0]),
        .CAS_OUT_DOUT_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DOUT_B_UNCONNECTED [71:0]),
        .CAS_OUT_EN_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_EN_A_UNCONNECTED ),
        .CAS_OUT_EN_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_EN_B_UNCONNECTED ),
        .CAS_OUT_RDACCESS_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_RDACCESS_A_UNCONNECTED ),
        .CAS_OUT_RDACCESS_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_RDACCESS_B_UNCONNECTED ),
        .CAS_OUT_RDB_WR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_RDB_WR_A_UNCONNECTED ),
        .CAS_OUT_RDB_WR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_RDB_WR_B_UNCONNECTED ),
        .CAS_OUT_SBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_SBITERR_A_UNCONNECTED ),
        .CAS_OUT_SBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_SBITERR_B_UNCONNECTED ),
        .CLK(clka),
        .DBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_DBITERR_A_UNCONNECTED ),
        .DBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_DBITERR_B_UNCONNECTED ),
        .DIN_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIN_B(dina[143:72]),
        .DOUT_A({\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_350 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_351 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_352 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_353 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_354 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_355 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_356 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_357 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_358 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_359 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_360 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_361 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_362 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_363 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_364 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_365 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_366 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_367 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_368 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_369 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_370 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_371 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_372 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_373 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_374 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_375 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_376 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_377 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_378 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_379 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_380 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_381 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_382 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_383 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_384 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_385 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_386 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_387 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_388 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_389 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_390 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_391 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_392 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_393 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_394 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_395 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_396 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_397 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_398 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_399 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_400 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_401 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_402 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_403 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_404 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_405 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_406 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_407 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_408 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_409 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_410 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_411 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_412 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_413 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_414 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_415 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_416 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_417 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_418 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_419 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_420 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_421 }),
        .DOUT_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_DOUT_B_UNCONNECTED [71:0]),
        .EN_A(enb),
        .EN_B(ena),
        .INJECT_DBITERR_A(1'b0),
        .INJECT_DBITERR_B(1'b0),
        .INJECT_SBITERR_A(1'b0),
        .INJECT_SBITERR_B(1'b0),
        .OREG_CE_A(1'b1),
        .OREG_CE_B(1'b1),
        .OREG_ECC_CE_A(1'b1),
        .OREG_ECC_CE_B(1'b1),
        .RDACCESS_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_RDACCESS_A_UNCONNECTED ),
        .RDACCESS_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_RDACCESS_B_UNCONNECTED ),
        .RDB_WR_A(1'b0),
        .RDB_WR_B(1'b1),
        .RST_A(1'b0),
        .RST_B(1'b0),
        .SBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_SBITERR_A_UNCONNECTED ),
        .SBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_SBITERR_B_UNCONNECTED ),
        .SLEEP(1'b0));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_LSB  = "144" *) 
  (* \MEM.PORTA.DATA_MSB  = "215" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_LSB  = "144" *) 
  (* \MEM.PORTB.DATA_MSB  = "215" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1327104" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "144" *) 
  (* ram_slice_end = "215" *) 
  URAM288 #(
    .AVG_CONS_INACTIVE_CYCLES(10),
    .BWE_MODE_A("PARITY_INDEPENDENT"),
    .BWE_MODE_B("PARITY_INDEPENDENT"),
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .EN_ECC_RD_A("FALSE"),
    .EN_ECC_RD_B("FALSE"),
    .EN_ECC_WR_A("FALSE"),
    .EN_ECC_WR_B("FALSE"),
    .IREG_PRE_A("FALSE"),
    .IREG_PRE_B("FALSE"),
    .IS_CLK_INVERTED(1'b0),
    .IS_EN_A_INVERTED(1'b0),
    .IS_EN_B_INVERTED(1'b0),
    .IS_RDB_WR_A_INVERTED(1'b0),
    .IS_RDB_WR_B_INVERTED(1'b0),
    .IS_RST_A_INVERTED(1'b0),
    .IS_RST_B_INVERTED(1'b0),
    .MATRIX_ID("gen_wr_a.gen_word_narrow.mem_reg_B13_M2"),
    .NUM_UNIQUE_SELF_ADDR_A(1),
    .NUM_UNIQUE_SELF_ADDR_B(1),
    .NUM_URAM_IN_MATRIX(1),
    .OREG_A("FALSE"),
    .OREG_B("FALSE"),
    .OREG_ECC_A("FALSE"),
    .OREG_ECC_B("FALSE"),
    .REG_CAS_A("FALSE"),
    .REG_CAS_B("FALSE"),
    .RST_MODE_A("SYNC"),
    .RST_MODE_B("SYNC"),
    .SELF_ADDR_A(11'h000),
    .SELF_ADDR_B(11'h000),
    .SELF_MASK_A(11'h7FF),
    .SELF_MASK_B(11'h7FF),
    .USE_EXT_CE_A("FALSE"),
    .USE_EXT_CE_B("FALSE")) 
    \gen_wr_a.gen_word_narrow.mem_reg_uram_2 
       (.ADDR_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addrb}),
        .ADDR_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addra}),
        .BWE_A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BWE_B({ena,ena,ena,ena,ena,ena,ena,ena,ena}),
        .CAS_IN_ADDR_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_ADDR_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_BWE_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_BWE_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DBITERR_A(1'b0),
        .CAS_IN_DBITERR_B(1'b0),
        .CAS_IN_DIN_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DIN_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DOUT_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DOUT_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_EN_A(1'b0),
        .CAS_IN_EN_B(1'b0),
        .CAS_IN_RDACCESS_A(1'b0),
        .CAS_IN_RDACCESS_B(1'b0),
        .CAS_IN_RDB_WR_A(1'b0),
        .CAS_IN_RDB_WR_B(1'b0),
        .CAS_IN_SBITERR_A(1'b0),
        .CAS_IN_SBITERR_B(1'b0),
        .CAS_OUT_ADDR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_ADDR_A_UNCONNECTED [22:0]),
        .CAS_OUT_ADDR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_ADDR_B_UNCONNECTED [22:0]),
        .CAS_OUT_BWE_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_BWE_A_UNCONNECTED [8:0]),
        .CAS_OUT_BWE_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_BWE_B_UNCONNECTED [8:0]),
        .CAS_OUT_DBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DBITERR_A_UNCONNECTED ),
        .CAS_OUT_DBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DBITERR_B_UNCONNECTED ),
        .CAS_OUT_DIN_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DIN_A_UNCONNECTED [71:0]),
        .CAS_OUT_DIN_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DIN_B_UNCONNECTED [71:0]),
        .CAS_OUT_DOUT_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DOUT_A_UNCONNECTED [71:0]),
        .CAS_OUT_DOUT_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DOUT_B_UNCONNECTED [71:0]),
        .CAS_OUT_EN_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_EN_A_UNCONNECTED ),
        .CAS_OUT_EN_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_EN_B_UNCONNECTED ),
        .CAS_OUT_RDACCESS_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_RDACCESS_A_UNCONNECTED ),
        .CAS_OUT_RDACCESS_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_RDACCESS_B_UNCONNECTED ),
        .CAS_OUT_RDB_WR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_RDB_WR_A_UNCONNECTED ),
        .CAS_OUT_RDB_WR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_RDB_WR_B_UNCONNECTED ),
        .CAS_OUT_SBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_SBITERR_A_UNCONNECTED ),
        .CAS_OUT_SBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_SBITERR_B_UNCONNECTED ),
        .CLK(clka),
        .DBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_DBITERR_A_UNCONNECTED ),
        .DBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_DBITERR_B_UNCONNECTED ),
        .DIN_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIN_B(dina[215:144]),
        .DOUT_A({\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_350 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_351 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_352 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_353 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_354 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_355 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_356 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_357 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_358 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_359 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_360 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_361 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_362 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_363 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_364 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_365 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_366 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_367 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_368 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_369 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_370 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_371 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_372 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_373 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_374 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_375 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_376 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_377 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_378 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_379 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_380 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_381 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_382 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_383 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_384 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_385 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_386 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_387 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_388 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_389 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_390 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_391 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_392 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_393 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_394 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_395 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_396 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_397 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_398 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_399 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_400 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_401 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_402 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_403 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_404 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_405 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_406 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_407 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_408 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_409 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_410 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_411 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_412 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_413 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_414 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_415 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_416 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_417 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_418 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_419 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_420 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_421 }),
        .DOUT_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_DOUT_B_UNCONNECTED [71:0]),
        .EN_A(enb),
        .EN_B(ena),
        .INJECT_DBITERR_A(1'b0),
        .INJECT_DBITERR_B(1'b0),
        .INJECT_SBITERR_A(1'b0),
        .INJECT_SBITERR_B(1'b0),
        .OREG_CE_A(1'b1),
        .OREG_CE_B(1'b1),
        .OREG_ECC_CE_A(1'b1),
        .OREG_ECC_CE_B(1'b1),
        .RDACCESS_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_RDACCESS_A_UNCONNECTED ),
        .RDACCESS_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_RDACCESS_B_UNCONNECTED ),
        .RDB_WR_A(1'b0),
        .RDB_WR_B(1'b1),
        .RST_A(1'b0),
        .RST_B(1'b0),
        .SBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_SBITERR_A_UNCONNECTED ),
        .SBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_SBITERR_B_UNCONNECTED ),
        .SLEEP(1'b0));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_LSB  = "216" *) 
  (* \MEM.PORTA.DATA_MSB  = "287" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_LSB  = "216" *) 
  (* \MEM.PORTB.DATA_MSB  = "287" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1327104" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "216" *) 
  (* ram_slice_end = "287" *) 
  URAM288 #(
    .AVG_CONS_INACTIVE_CYCLES(10),
    .BWE_MODE_A("PARITY_INDEPENDENT"),
    .BWE_MODE_B("PARITY_INDEPENDENT"),
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .EN_ECC_RD_A("FALSE"),
    .EN_ECC_RD_B("FALSE"),
    .EN_ECC_WR_A("FALSE"),
    .EN_ECC_WR_B("FALSE"),
    .IREG_PRE_A("FALSE"),
    .IREG_PRE_B("FALSE"),
    .IS_CLK_INVERTED(1'b0),
    .IS_EN_A_INVERTED(1'b0),
    .IS_EN_B_INVERTED(1'b0),
    .IS_RDB_WR_A_INVERTED(1'b0),
    .IS_RDB_WR_B_INVERTED(1'b0),
    .IS_RST_A_INVERTED(1'b0),
    .IS_RST_B_INVERTED(1'b0),
    .MATRIX_ID("gen_wr_a.gen_word_narrow.mem_reg_B13_M3"),
    .NUM_UNIQUE_SELF_ADDR_A(1),
    .NUM_UNIQUE_SELF_ADDR_B(1),
    .NUM_URAM_IN_MATRIX(1),
    .OREG_A("FALSE"),
    .OREG_B("FALSE"),
    .OREG_ECC_A("FALSE"),
    .OREG_ECC_B("FALSE"),
    .REG_CAS_A("FALSE"),
    .REG_CAS_B("FALSE"),
    .RST_MODE_A("SYNC"),
    .RST_MODE_B("SYNC"),
    .SELF_ADDR_A(11'h000),
    .SELF_ADDR_B(11'h000),
    .SELF_MASK_A(11'h7FF),
    .SELF_MASK_B(11'h7FF),
    .USE_EXT_CE_A("FALSE"),
    .USE_EXT_CE_B("FALSE")) 
    \gen_wr_a.gen_word_narrow.mem_reg_uram_3 
       (.ADDR_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addrb}),
        .ADDR_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addra}),
        .BWE_A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BWE_B({ena,ena,ena,ena,ena,ena,ena,ena,ena}),
        .CAS_IN_ADDR_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_ADDR_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_BWE_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_BWE_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DBITERR_A(1'b0),
        .CAS_IN_DBITERR_B(1'b0),
        .CAS_IN_DIN_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DIN_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DOUT_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DOUT_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_EN_A(1'b0),
        .CAS_IN_EN_B(1'b0),
        .CAS_IN_RDACCESS_A(1'b0),
        .CAS_IN_RDACCESS_B(1'b0),
        .CAS_IN_RDB_WR_A(1'b0),
        .CAS_IN_RDB_WR_B(1'b0),
        .CAS_IN_SBITERR_A(1'b0),
        .CAS_IN_SBITERR_B(1'b0),
        .CAS_OUT_ADDR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_ADDR_A_UNCONNECTED [22:0]),
        .CAS_OUT_ADDR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_ADDR_B_UNCONNECTED [22:0]),
        .CAS_OUT_BWE_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_BWE_A_UNCONNECTED [8:0]),
        .CAS_OUT_BWE_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_BWE_B_UNCONNECTED [8:0]),
        .CAS_OUT_DBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DBITERR_A_UNCONNECTED ),
        .CAS_OUT_DBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DBITERR_B_UNCONNECTED ),
        .CAS_OUT_DIN_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DIN_A_UNCONNECTED [71:0]),
        .CAS_OUT_DIN_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DIN_B_UNCONNECTED [71:0]),
        .CAS_OUT_DOUT_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DOUT_A_UNCONNECTED [71:0]),
        .CAS_OUT_DOUT_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DOUT_B_UNCONNECTED [71:0]),
        .CAS_OUT_EN_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_EN_A_UNCONNECTED ),
        .CAS_OUT_EN_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_EN_B_UNCONNECTED ),
        .CAS_OUT_RDACCESS_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_RDACCESS_A_UNCONNECTED ),
        .CAS_OUT_RDACCESS_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_RDACCESS_B_UNCONNECTED ),
        .CAS_OUT_RDB_WR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_RDB_WR_A_UNCONNECTED ),
        .CAS_OUT_RDB_WR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_RDB_WR_B_UNCONNECTED ),
        .CAS_OUT_SBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_SBITERR_A_UNCONNECTED ),
        .CAS_OUT_SBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_SBITERR_B_UNCONNECTED ),
        .CLK(clka),
        .DBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_DBITERR_A_UNCONNECTED ),
        .DBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_DBITERR_B_UNCONNECTED ),
        .DIN_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIN_B(dina[287:216]),
        .DOUT_A({\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_350 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_351 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_352 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_353 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_354 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_355 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_356 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_357 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_358 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_359 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_360 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_361 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_362 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_363 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_364 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_365 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_366 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_367 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_368 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_369 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_370 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_371 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_372 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_373 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_374 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_375 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_376 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_377 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_378 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_379 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_380 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_381 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_382 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_383 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_384 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_385 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_386 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_387 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_388 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_389 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_390 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_391 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_392 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_393 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_394 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_395 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_396 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_397 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_398 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_399 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_400 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_401 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_402 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_403 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_404 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_405 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_406 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_407 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_408 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_409 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_410 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_411 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_412 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_413 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_414 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_415 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_416 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_417 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_418 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_419 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_420 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_421 }),
        .DOUT_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_DOUT_B_UNCONNECTED [71:0]),
        .EN_A(enb),
        .EN_B(ena),
        .INJECT_DBITERR_A(1'b0),
        .INJECT_DBITERR_B(1'b0),
        .INJECT_SBITERR_A(1'b0),
        .INJECT_SBITERR_B(1'b0),
        .OREG_CE_A(1'b1),
        .OREG_CE_B(1'b1),
        .OREG_ECC_CE_A(1'b1),
        .OREG_ECC_CE_B(1'b1),
        .RDACCESS_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_RDACCESS_A_UNCONNECTED ),
        .RDACCESS_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_RDACCESS_B_UNCONNECTED ),
        .RDB_WR_A(1'b0),
        .RDB_WR_B(1'b1),
        .RST_A(1'b0),
        .RST_B(1'b0),
        .SBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_SBITERR_A_UNCONNECTED ),
        .SBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_SBITERR_B_UNCONNECTED ),
        .SLEEP(1'b0));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_LSB  = "288" *) 
  (* \MEM.PORTA.DATA_MSB  = "323" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_LSB  = "288" *) 
  (* \MEM.PORTB.DATA_MSB  = "323" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1327104" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "288" *) 
  (* ram_slice_end = "323" *) 
  URAM288 #(
    .AVG_CONS_INACTIVE_CYCLES(10),
    .BWE_MODE_A("PARITY_INTERLEAVED"),
    .BWE_MODE_B("PARITY_INTERLEAVED"),
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .EN_ECC_RD_A("FALSE"),
    .EN_ECC_RD_B("FALSE"),
    .EN_ECC_WR_A("FALSE"),
    .EN_ECC_WR_B("FALSE"),
    .IREG_PRE_A("FALSE"),
    .IREG_PRE_B("FALSE"),
    .IS_CLK_INVERTED(1'b0),
    .IS_EN_A_INVERTED(1'b0),
    .IS_EN_B_INVERTED(1'b0),
    .IS_RDB_WR_A_INVERTED(1'b0),
    .IS_RDB_WR_B_INVERTED(1'b0),
    .IS_RST_A_INVERTED(1'b0),
    .IS_RST_B_INVERTED(1'b0),
    .MATRIX_ID("gen_wr_a.gen_word_narrow.mem_reg_B13_M4"),
    .NUM_UNIQUE_SELF_ADDR_A(1),
    .NUM_UNIQUE_SELF_ADDR_B(1),
    .NUM_URAM_IN_MATRIX(1),
    .OREG_A("FALSE"),
    .OREG_B("FALSE"),
    .OREG_ECC_A("FALSE"),
    .OREG_ECC_B("FALSE"),
    .REG_CAS_A("FALSE"),
    .REG_CAS_B("FALSE"),
    .RST_MODE_A("SYNC"),
    .RST_MODE_B("SYNC"),
    .SELF_ADDR_A(11'h000),
    .SELF_ADDR_B(11'h000),
    .SELF_MASK_A(11'h7FF),
    .SELF_MASK_B(11'h7FF),
    .USE_EXT_CE_A("FALSE"),
    .USE_EXT_CE_B("FALSE")) 
    \gen_wr_a.gen_word_narrow.mem_reg_uram_4 
       (.ADDR_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addrb}),
        .ADDR_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addra}),
        .BWE_A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BWE_B({1'b1,ena,ena,ena,ena,ena,ena,ena,ena}),
        .CAS_IN_ADDR_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_ADDR_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_BWE_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_BWE_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DBITERR_A(1'b0),
        .CAS_IN_DBITERR_B(1'b0),
        .CAS_IN_DIN_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DIN_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DOUT_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DOUT_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_EN_A(1'b0),
        .CAS_IN_EN_B(1'b0),
        .CAS_IN_RDACCESS_A(1'b0),
        .CAS_IN_RDACCESS_B(1'b0),
        .CAS_IN_RDB_WR_A(1'b0),
        .CAS_IN_RDB_WR_B(1'b0),
        .CAS_IN_SBITERR_A(1'b0),
        .CAS_IN_SBITERR_B(1'b0),
        .CAS_OUT_ADDR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_ADDR_A_UNCONNECTED [22:0]),
        .CAS_OUT_ADDR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_ADDR_B_UNCONNECTED [22:0]),
        .CAS_OUT_BWE_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_BWE_A_UNCONNECTED [8:0]),
        .CAS_OUT_BWE_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_BWE_B_UNCONNECTED [8:0]),
        .CAS_OUT_DBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_DBITERR_A_UNCONNECTED ),
        .CAS_OUT_DBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_DBITERR_B_UNCONNECTED ),
        .CAS_OUT_DIN_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_DIN_A_UNCONNECTED [71:0]),
        .CAS_OUT_DIN_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_DIN_B_UNCONNECTED [71:0]),
        .CAS_OUT_DOUT_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_DOUT_A_UNCONNECTED [71:0]),
        .CAS_OUT_DOUT_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_DOUT_B_UNCONNECTED [71:0]),
        .CAS_OUT_EN_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_EN_A_UNCONNECTED ),
        .CAS_OUT_EN_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_EN_B_UNCONNECTED ),
        .CAS_OUT_RDACCESS_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_RDACCESS_A_UNCONNECTED ),
        .CAS_OUT_RDACCESS_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_RDACCESS_B_UNCONNECTED ),
        .CAS_OUT_RDB_WR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_RDB_WR_A_UNCONNECTED ),
        .CAS_OUT_RDB_WR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_RDB_WR_B_UNCONNECTED ),
        .CAS_OUT_SBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_SBITERR_A_UNCONNECTED ),
        .CAS_OUT_SBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_CAS_OUT_SBITERR_B_UNCONNECTED ),
        .CLK(clka),
        .DBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_DBITERR_A_UNCONNECTED ),
        .DBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_DBITERR_B_UNCONNECTED ),
        .DIN_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIN_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[323:288]}),
        .DOUT_A({\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_DOUT_A_UNCONNECTED [71:36],\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_386 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_387 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_388 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_389 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_390 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_391 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_392 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_393 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_394 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_395 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_396 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_397 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_398 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_399 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_400 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_401 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_402 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_403 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_404 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_405 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_406 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_407 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_408 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_409 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_410 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_411 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_412 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_413 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_414 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_415 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_416 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_417 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_418 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_419 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_420 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_4_n_421 }),
        .DOUT_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_DOUT_B_UNCONNECTED [71:0]),
        .EN_A(enb),
        .EN_B(ena),
        .INJECT_DBITERR_A(1'b0),
        .INJECT_DBITERR_B(1'b0),
        .INJECT_SBITERR_A(1'b0),
        .INJECT_SBITERR_B(1'b0),
        .OREG_CE_A(1'b1),
        .OREG_CE_B(1'b1),
        .OREG_ECC_CE_A(1'b1),
        .OREG_ECC_CE_B(1'b1),
        .RDACCESS_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_RDACCESS_A_UNCONNECTED ),
        .RDACCESS_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_RDACCESS_B_UNCONNECTED ),
        .RDB_WR_A(1'b0),
        .RDB_WR_B(1'b1),
        .RST_A(1'b0),
        .RST_B(1'b0),
        .SBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_SBITERR_A_UNCONNECTED ),
        .SBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_4_SBITERR_B_UNCONNECTED ),
        .SLEEP(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
