INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/Documents/verilog/project_1/project_1.srcs/sources_1/new/ALU8bit_v1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU8bit_v1
ERROR: [VRFC 10-1280] procedural assignment to a non-register out is not permitted, left-hand side should be reg/integer/time/genvar [/home/user/Documents/verilog/project_1/project_1.srcs/sources_1/new/ALU8bit_v1.sv:22]
ERROR: [VRFC 10-1280] procedural assignment to a non-register out is not permitted, left-hand side should be reg/integer/time/genvar [/home/user/Documents/verilog/project_1/project_1.srcs/sources_1/new/ALU8bit_v1.sv:24]
ERROR: [VRFC 10-1280] procedural assignment to a non-register out is not permitted, left-hand side should be reg/integer/time/genvar [/home/user/Documents/verilog/project_1/project_1.srcs/sources_1/new/ALU8bit_v1.sv:26]
ERROR: [VRFC 10-1280] procedural assignment to a non-register out is not permitted, left-hand side should be reg/integer/time/genvar [/home/user/Documents/verilog/project_1/project_1.srcs/sources_1/new/ALU8bit_v1.sv:28]
ERROR: [VRFC 10-2865] module 'ALU8bit_v1' ignored due to previous errors [/home/user/Documents/verilog/project_1/project_1.srcs/sources_1/new/ALU8bit_v1.sv:13]
