
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000455                       # Number of seconds simulated (Second)
simTicks                                    455103500                       # Number of ticks simulated (Tick)
finalTick                                376147583500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.84                       # Real time elapsed on the host (Second)
hostTickRate                                540738659                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     721072                       # Number of bytes of host memory used (Byte)
simInsts                                       581123                       # Number of instructions simulated (Count)
simOps                                         581123                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   690417                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     690415                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                           910207                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.566290                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.638451                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch          414      0.55%      0.55% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         23082     30.62%     31.17% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect        23556     31.25%     62.43% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%     62.43% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond        23770     31.54%     93.97% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         4548      6.03%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total          75370                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         1279     22.68%     22.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         1754     31.10%     53.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%     53.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         2173     38.53%     92.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          434      7.70%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          5640                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          414     10.98%     10.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            1      0.03%     11.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          619     16.41%     27.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%     27.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         2514     66.67%     94.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          223      5.91%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         3771                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          414      0.59%      0.59% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        21803     31.27%     31.86% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect        21802     31.27%     63.13% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%     63.13% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond        21597     30.97%     94.10% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond         4114      5.90%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total        69730                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          414     10.98%     10.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            1      0.03%     11.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          619     16.41%     27.42% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%     27.42% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         2514     66.67%     94.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          223      5.91%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         3771                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        15344     20.36%     20.36% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB        36944     49.02%     69.38% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        23082     30.62%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total        75370                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         1993     60.14%     60.14% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         1320     39.83%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            1      0.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         3314                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted             24184                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken        11422                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              3771                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            959                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         2539                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          1232                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                75370                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 2124                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   42688                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.566379                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1102                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          414      0.55%      0.55% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        23082     30.62%     31.17% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect        23556     31.25%     62.43% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%     62.43% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond        23770     31.54%     93.97% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         4548      6.03%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total        75370                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          414      1.27%      1.27% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        23002     70.38%     71.65% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1248      3.82%     75.47% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     75.47% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         7765     23.76%     99.23% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          253      0.77%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         32682                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          619     29.14%     29.14% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     29.14% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         1282     60.36%     89.50% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          223     10.50%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         2124                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          619     29.14%     29.14% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     29.14% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         1282     60.36%     89.50% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          223     10.50%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         2124                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 376147583500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                24835                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  24836                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               3033                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  21803                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               21802                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 1                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts               581123                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                 581123                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.566290                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.638451                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          414      0.07%      0.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu       293269     50.47%     50.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult         3147      0.54%     51.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     51.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        11517      1.98%     53.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp          676      0.12%     53.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt        12271      2.11%     55.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult         4524      0.78%     56.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc        15080      2.59%     58.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     58.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc         2262      0.39%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     59.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       129664     22.31%     81.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite        90577     15.59%     96.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        17454      3.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          268      0.05%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total       581123                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data         220495                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            220495                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        220495                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           220495                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          691                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             691                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          691                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            691                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     46939000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     46939000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     46939000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     46939000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       221186                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        221186                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       221186                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       221186                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.003124                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.003124                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.003124                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.003124                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 67929.088278                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 67929.088278                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 67929.088278                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 67929.088278                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          371                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               371                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data           57                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total            57                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data           57                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total           57                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          634                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          634                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          634                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          634                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     42840000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     42840000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     42840000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     42840000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002866                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002866                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002866                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002866                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 67570.977918                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 67570.977918                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 67570.977918                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 67570.977918                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    634                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       129819                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          129819                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          523                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           523                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     37898500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     37898500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       130342                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       130342                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.004013                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.004013                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 72463.671128                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 72463.671128                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            1                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            1                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          522                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          522                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     37363000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     37363000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.004005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.004005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 71576.628352                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 71576.628352                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data        90676                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          90676                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          168                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          168                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      9040500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      9040500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data        90844                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        90844                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001849                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001849                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 53812.500000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 53812.500000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           56                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           56                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          112                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          112                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      5477000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      5477000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001233                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001233                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 48901.785714                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 48901.785714                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 376147583500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               113735                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs                634                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             179.392744                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           97                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          322                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           57                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses             443006                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses            443006                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 376147583500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 376147583500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 376147583500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps         8237                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions              312104                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                47010                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions             157662                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions             95027                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst         169387                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            169387                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        169387                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           169387                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         3919                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            3919                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         3919                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           3919                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     66575000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     66575000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     66575000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     66575000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       173306                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        173306                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       173306                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       173306                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.022613                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.022613                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.022613                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.022613                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 16987.751978                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 16987.751978                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 16987.751978                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 16987.751978                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         3919                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              3919                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         3919                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         3919                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         3919                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         3919                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     62656000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     62656000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     62656000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     62656000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.022613                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.022613                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.022613                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.022613                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 15987.751978                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 15987.751978                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 15987.751978                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 15987.751978                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   3919                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       169387                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          169387                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         3919                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          3919                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     66575000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     66575000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       173306                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       173306                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.022613                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.022613                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 16987.751978                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 16987.751978                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         3919                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         3919                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     62656000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     62656000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.022613                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.022613                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 15987.751978                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 15987.751978                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 376147583500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             14038043                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               3919                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3582.047206                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           17                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           54                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          368                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           73                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             350531                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            350531                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 376147583500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 376147583500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 376147583500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 376147583500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 376147583500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 376147583500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                   581123                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     581123                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   414                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                   3700                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                    171                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      3871                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                  3700                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                   171                       # number of overall hits (Count)
system.l2.overallHits::total                     3871                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  219                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  463                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     682                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 219                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 463                       # number of overall misses (Count)
system.l2.overallMisses::total                    682                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        17927500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        40091500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           58019000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       17927500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       40091500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          58019000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               3919                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                634                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  4553                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              3919                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               634                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 4553                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.055882                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.730284                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.149791                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.055882                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.730284                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.149791                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 81860.730594                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 86590.712743                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    85071.847507                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 81860.730594                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 86590.712743                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   85071.847507                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  658                       # number of writebacks (Count)
system.l2.writebacks::total                       658                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              219                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              463                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 682                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             219                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             463                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                682                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     15737500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     35461500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       51199000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     15737500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     35461500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      51199000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.055882                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.730284                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.149791                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.055882                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.730284                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.149791                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 71860.730594                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 76590.712743                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 75071.847507                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 71860.730594                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 76590.712743                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 75071.847507                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            812                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           12                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             12                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst            3700                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               3700                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           219                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              219                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     17927500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     17927500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         3919                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3919                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.055882                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.055882                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 81860.730594                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81860.730594                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          219                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          219                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     15737500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     15737500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.055882                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.055882                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 71860.730594                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 71860.730594                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 50                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    50                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data               62                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  62                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      4782500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        4782500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data            112                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total               112                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.553571                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.553571                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 77137.096774                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 77137.096774                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           62                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              62                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      4162500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      4162500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.553571                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.553571                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 67137.096774                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 67137.096774                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data            121                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               121                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          401                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             401                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     35309000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     35309000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          522                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           522                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.768199                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.768199                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 88052.369077                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 88052.369077                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          401                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          401                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     31299000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     31299000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.768199                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.768199                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 78052.369077                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 78052.369077                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         3919                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             3919                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         3919                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         3919                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          371                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              371                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          371                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          371                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 376147583500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        27571                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                        812                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      33.954433                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     426.796883                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       629.457209                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3039.745908                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.104198                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.153676                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.742125                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   14                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  103                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1379                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1803                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  797                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      73660                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     73660                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 376147583500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       659.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       219.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       463.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000130678500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           38                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           38                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                2108                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                615                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         682                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        659                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       682                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      659                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   682                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  659                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     675                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           38                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      17.736842                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.062646                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      4.607187                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8                 2      5.26%      5.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10                1      2.63%      7.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11                1      2.63%     10.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12                2      5.26%     15.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13                1      2.63%     18.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14                2      5.26%     23.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15                4     10.53%     34.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16                2      5.26%     39.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17                1      2.63%     42.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18                3      7.89%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19                2      5.26%     55.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20                5     13.16%     68.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21                5     13.16%     81.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23                4     10.53%     92.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24                1      2.63%     94.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25                2      5.26%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            38                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           38                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.184211                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.152096                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.061749                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               16     42.11%     42.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      2.63%     44.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               19     50.00%     94.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      5.26%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            38                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   43648                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                42176                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              95907853.92773291                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              92673424.83632843                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     450697000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     336090.23                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        14016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        29632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        41792                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 30797390.044242683798                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 65110463.883490242064                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 91829660.725527271628                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          219                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          463                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          659                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      6742500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     16418000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  10661271750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30787.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     35460.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  16177954.10                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        14016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        29632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          43648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        14016                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        14016                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        42176                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        42176                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          219                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          463                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             682                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          659                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            659                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       30797390                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       65110464                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          95907854                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     30797390                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      30797390                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     92673425                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         92673425                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     92673425                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      30797390                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      65110464                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        188581279                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  682                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 653                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           84                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           61                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           65                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           82                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           53                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           53                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           49                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           53                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           50                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           62                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           41                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           71                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           85                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                10373000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               3410000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           23160500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15209.68                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           33959.68                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 305                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                160                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            44.72                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           24.50                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          872                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    98.128440                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    82.565636                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    85.953567                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127          654     75.00%     75.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191          124     14.22%     89.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255           38      4.36%     93.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319           22      2.52%     96.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383           11      1.26%     97.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447           10      1.15%     98.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511            4      0.46%     98.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575            4      0.46%     99.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639            1      0.11%     99.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            1      0.11%     99.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-831            1      0.11%     99.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895            1      0.11%     99.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959            1      0.11%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          872                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead             43648                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten          41792                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               95.907854                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               91.829661                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.47                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.75                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.72                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               34.83                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 376147583500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         2856000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         1518000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        2998800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       1336320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 36263760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    155632230                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy     43779840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     244384950                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   536.987630                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    112278750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     15340000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    327690250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         3370080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1791240                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1884960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       2072340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 36263760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    157544580                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy     42090720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     245017680                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   538.377929                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    113493000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     15340000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    331914250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 376147583500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 620                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           659                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               156                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 62                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                62                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            620                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         2179                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    2179                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        85824                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    85824                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                682                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      682    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  682                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 376147583500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             4252000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            3689750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1497                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          815                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               4441                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         1029                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         3919                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              417                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq               112                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp              112                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3919                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           522                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11757                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1902                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  13659                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       501632                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        64320                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  565952                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             812                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     42112                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              5365                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001864                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.043137                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    5355     99.81%     99.81% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      10      0.19%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                5365                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 376147583500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            8843000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           5878500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            951000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          9106                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         4553                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              10                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           10                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                          169810                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                          740397                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.013655                       # Number of seconds simulated (Second)
simTicks                                  13655350000                       # Number of ticks simulated (Tick)
finalTick                                389347830000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     16.35                       # Real time elapsed on the host (Second)
hostTickRate                                835327240                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     721072                       # Number of bytes of host memory used (Byte)
simInsts                                      9616208                       # Number of instructions simulated (Count)
simOps                                        9616208                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   588242                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     588242                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         27310700                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.840070                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.352104                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch          444      0.02%      0.02% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        578079     30.64%     30.66% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       578987     30.69%     61.35% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           59      0.00%     61.36% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       528293     28.00%     89.36% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       200658     10.64%     99.99% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.99% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond          112      0.01%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        1886632                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        24478     19.98%     19.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        25425     20.75%     40.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           22      0.02%     40.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        62409     50.94%     91.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        10169      8.30%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           14      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        122517                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          443      0.93%      0.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            4      0.01%      0.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          912      1.92%      2.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           15      0.03%      2.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        45652     96.15%     99.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          440      0.93%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           14      0.03%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        47480                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          443      0.03%      0.03% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       553602     31.38%     31.41% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       553561     31.38%     62.79% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           37      0.00%     62.79% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       465883     26.41%     89.20% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       190487     10.80%     99.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond           98      0.01%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      1764111                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          443      0.93%      0.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            4      0.01%      0.94% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          912      1.92%      2.86% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           15      0.03%      2.89% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        45652     96.15%     99.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          440      0.93%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           14      0.03%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        47480                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       238648     12.65%     12.65% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1069842     56.71%     69.36% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       578079     30.64%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect           63      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      1886632                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        15794     33.61%     33.61% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        31195     66.38%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            4      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        46993                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            528737                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       295382                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             47480                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1554                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        16429                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         31051                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              1886632                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                15953                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1258234                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.666921                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1774                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             171                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 63                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              108                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          444      0.02%      0.02% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       578079     30.64%     30.66% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       578987     30.69%     61.35% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           59      0.00%     61.36% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       528293     28.00%     89.36% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       200658     10.64%     99.99% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.99% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond          112      0.01%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      1886632                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          444      0.07%      0.07% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       577890     91.96%     92.03% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1998      0.32%     92.35% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           59      0.01%     92.36% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        47224      7.51%     99.88% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          671      0.11%     99.98% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.98% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond          112      0.02%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        628398                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          912      5.72%      5.72% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      5.72% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        14601     91.53%     97.24% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          440      2.76%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        15953                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          912      5.72%      5.72% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      5.72% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        14601     91.53%     97.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          440      2.76%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        15953                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 389347830000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          171                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits           63                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          108                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           29                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          200                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               603524                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 603526                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              49925                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 553602                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              553598                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 4                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts              9616208                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                9616208                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.840070                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.352104                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          444      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      5086879     52.90%     52.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        23361      0.24%     53.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            4      0.00%     53.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        11517      0.12%     53.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp          676      0.01%     53.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt        12271      0.13%     53.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult         4524      0.05%     53.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc        15080      0.16%     53.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     53.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc         2262      0.02%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      2553285     26.55%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      1888183     19.64%     99.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        17454      0.18%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          268      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      9616208                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data        3817979                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3817979                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3817979                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3817979                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       174112                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          174112                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       174112                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         174112                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   8849202500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   8849202500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   8849202500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   8849202500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3992091                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3992091                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3992091                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3992091                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.043614                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.043614                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.043614                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.043614                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 50824.770837                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 50824.770837                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 50824.770837                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 50824.770837                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       122235                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            122235                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         1128                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          1128                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         1128                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         1128                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       172984                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       172984                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       172984                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       172984                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   8641869000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   8641869000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   8641869000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   8641869000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.043332                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.043332                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.043332                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.043332                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 49957.620358                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 49957.620358                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 49957.620358                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 49957.620358                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 172984                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1961708                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1961708                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       141933                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        141933                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   7238733000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   7238733000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2103641                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2103641                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.067470                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.067470                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 51001.056837                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 51001.056837                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          998                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          998                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       140935                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       140935                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   7068355000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   7068355000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.066996                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.066996                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 50153.297619                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 50153.297619                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1856271                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1856271                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        32179                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        32179                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1610469500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1610469500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1888450                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1888450                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.017040                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.017040                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 50047.220237                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 50047.220237                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          130                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          130                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        32049                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        32049                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1573514000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1573514000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.016971                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.016971                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 49097.132516                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 49097.132516                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 389347830000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              9842102                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             173496                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              56.728121                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           51                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          307                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          153                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            8157166                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           8157166                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389347830000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 389347830000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389347830000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       135432                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions             5426383                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                47010                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            2743128                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           1986562                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        4154071                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4154071                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4154071                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4154071                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         4982                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            4982                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         4982                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           4982                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    100080000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    100080000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    100080000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    100080000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4159053                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4159053                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4159053                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4159053                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001198                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001198                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001198                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001198                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 20088.317945                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 20088.317945                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 20088.317945                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 20088.317945                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         4982                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              4982                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         4982                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         4982                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         4982                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         4982                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     95098000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     95098000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     95098000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     95098000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001198                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001198                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001198                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001198                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 19088.317945                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 19088.317945                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 19088.317945                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 19088.317945                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   4982                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4154071                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4154071                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         4982                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          4982                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    100080000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    100080000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4159053                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4159053                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001198                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001198                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 20088.317945                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 20088.317945                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         4982                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         4982                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     95098000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     95098000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001198                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001198                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 19088.317945                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 19088.317945                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 389347830000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             36441028                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               5494                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            6632.877321                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           64                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          427                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            8323088                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           8323088                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389347830000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 389347830000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389347830000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 389347830000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 389347830000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 389347830000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                  9616208                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    9616208                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   444                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                   4489                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  82805                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     87294                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                  4489                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 82805                       # number of overall hits (Count)
system.l2.overallHits::total                    87294                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  493                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                90179                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   90672                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 493                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               90179                       # number of overall misses (Count)
system.l2.overallMisses::total                  90672                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        40490500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      7504728000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         7545218500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       40490500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     7504728000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        7545218500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               4982                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             172984                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                177966                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              4982                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            172984                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               177966                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.098956                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.521314                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.509491                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.098956                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.521314                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.509491                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 82130.831643                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83220.350636                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83214.426725                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 82130.831643                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83220.350636                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83214.426725                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                43361                       # number of writebacks (Count)
system.l2.writebacks::total                     43361                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              493                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            90179                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               90672                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             493                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           90179                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              90672                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     35560500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   6602938000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     6638498500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     35560500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   6602938000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    6638498500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.098956                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.521314                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.509491                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.098956                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.521314                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.509491                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 72130.831643                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73220.350636                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73214.426725                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 72130.831643                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73220.350636                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73214.426725                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          91034                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           29                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             29                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst            4489                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               4489                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           493                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              493                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     40490500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     40490500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         4982                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           4982                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.098956                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.098956                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 82130.831643                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 82130.831643                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          493                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          493                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     35560500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     35560500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.098956                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.098956                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 72130.831643                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 72130.831643                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              18253                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 18253                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            13796                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               13796                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1329221000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1329221000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          32049                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             32049                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.430466                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.430466                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 96348.289359                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 96348.289359                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        13796                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           13796                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1191261000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1191261000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.430466                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.430466                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 86348.289359                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 86348.289359                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          64552                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             64552                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        76383                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           76383                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   6175507000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6175507000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       140935                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        140935                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.541973                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.541973                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 80849.233468                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 80849.233468                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        76383                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        76383                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   5411677000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   5411677000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.541973                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.541973                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 70849.233468                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 70849.233468                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         4982                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             4982                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         4982                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         4982                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       122235                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           122235                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       122235                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       122235                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 389347830000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     10461356                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      95130                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                     109.969053                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      37.939706                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        50.195316                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4007.864978                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.009263                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.012255                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.978483                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  178                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  358                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2388                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1169                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2938490                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2938490                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389347830000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     43362.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       493.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     89936.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001856102500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2553                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2553                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              224111                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              40867                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       90672                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      43362                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     90672                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    43362                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    243                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 90672                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                43362                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   85455                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    4972                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1157                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1250                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2488                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2565                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   2558                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   2561                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   2563                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   2561                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   2557                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   2561                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   2561                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   2577                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   2586                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   2575                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   2578                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   2555                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   2553                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   2553                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         2553                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      35.420682                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     28.168553                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     94.336447                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          2521     98.75%     98.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            7      0.27%     99.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            6      0.24%     99.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            5      0.20%     99.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            4      0.16%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            3      0.12%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-895            3      0.12%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.08%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.04%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2553                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2553                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.985116                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.953583                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.039471                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1299     50.88%     50.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               91      3.56%     54.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1066     41.75%     96.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               96      3.76%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2553                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   15552                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 5803008                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              2775168                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              424962230.92048174                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              203229356.99194822                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   13655269500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     101879.15                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        31552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      5755904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      2775232                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2310596.213205812965                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 421512740.427744448185                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 203234043.799682915211                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          493                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        90179                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        43362                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     15313250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   2889108250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 329913745750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31061.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32037.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   7608360.91                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        31552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      5771456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        5803008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        31552                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        31552                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      2775168                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      2775168                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          493                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        90179                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           90672                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        43362                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          43362                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        2310596                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      422651635                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         424962231                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2310596                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2310596                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    203229357                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        203229357                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    203229357                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2310596                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     422651635                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        628191588                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                90429                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               43363                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         5461                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         5260                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         5319                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         5661                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         5927                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         5658                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         5938                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         5717                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         5863                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         5751                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         5585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         5660                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         5657                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         5746                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         5594                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         5632                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         2478                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2319                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         2364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         2721                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         3034                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         2805                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         2957                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         2839                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         2914                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         2797                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         2641                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         2666                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         2657                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         2823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         2677                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2671                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1208877750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             452145000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         2904421500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13368.25                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32118.25                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               54808                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               9148                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            60.61                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           21.10                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        69828                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   122.617174                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    94.647563                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   136.355910                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        45197     64.73%     64.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        16946     24.27%     88.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         5341      7.65%     96.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          939      1.34%     97.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          252      0.36%     98.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           81      0.12%     98.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           50      0.07%     98.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           64      0.09%     98.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          958      1.37%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        69828                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           5787456                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        2775232                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              423.823337                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              203.234044                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.90                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.31                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               47.80                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 389347830000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       248850420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       132251955                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      320893020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     112318740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1078078560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   5475577890                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    632720160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    8000690745                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   585.901551                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1592765000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    456040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  11606750500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       249792900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       132745305                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      324784320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     114036120                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1078078560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   5534652120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    582894720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    8016984045                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   587.094732                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1468773500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    456040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  11736180250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 389347830000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               76876                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         43362                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             47116                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              13796                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             13796                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          76876                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       271822                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  271822                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      8578176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  8578176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              90672                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    90672    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                90672                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 389347830000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           381725500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          487665750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         181150                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        90478                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             145917                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       165596                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         4982                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            98422                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             32049                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            32049                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           4982                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        140935                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        14946                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       518952                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 533898                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       637696                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     18894016                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                19531712                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           91034                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   2775104                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            269000                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002175                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.046583                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  268415     99.78%     99.78% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     585      0.22%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              269000                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 389347830000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          305183000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           7473000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         259476000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        355932                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       177966                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             585                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          585                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        13162117                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        14148583                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
