<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DC ISW</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">DC ISW, Data or unified Cache line Invalidate by Set/Way</h1><p>The DC ISW characteristics are:</p><h2>Purpose</h2>
          <p>Invalidate data cache by set/way.</p>
        <p>This 
        System instruction
       is part of the Cache maintenance instructions functional group.</p><h2>Usage constraints</h2><p>This instruction can be executed at the following exception levels:</p><table class="register_access"><tr><th>EL0</th><th>EL1 (NS)</th><th>EL1 (S)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>WO</td><td>WO</td><td>WO</td><td>WO</td><td>WO</td></tr></table>
          <p>At EL1, this instruction performs a cache clean and invalidate, meaning it performs the same invalidation as a <a href="AArch64-dc-cisw.html">DC CISW</a> instruction, if all of the following apply:</p>
        
          <ul>
            <li>
              EL2 is implemented.
            </li>
            <li>
              The value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.SWIO is 1 or the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.VM is 1.
            </li>
            <li>
              The value of <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is 1 or EL3 is not implemented.
            </li>
          </ul>
        
          <p>If this instruction is executed with a set, way or level argument that is larger than the value supported by the implementation then the behavior is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> and one of the following occurs:</p>
        
          <ul>
            <li>
              The instruction is <span class="arm-defined-word">UNDEFINED</span>
            </li>
            <li>
              The instruction performs cache maintenance on one of:<ul><li>No cache lines.</li><li>A single arbitrary cache line.</li><li>Multiple arbitrary cache lines.</li></ul>
            </li>
          </ul>
        <h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules:</p>
          <p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TSW==1, Non-secure execution of this instruction at EL1 is trapped to EL2.</p>
        <h2>Configuration</h2><p>AArch64 System instruction DC ISW 
            performs the same function as 
            AArch32 System instruction <a href="AArch32-dcisw.html">DCISW</a>.
          </p><h2>Attributes</h2>
          <p>DC ISW is a 64-bit System instruction.</p>
        <h2>Field descriptions</h2><p>The DC ISW input value bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr><tr class="firstrow"><td class="lr" colspan="28"><a href="#SetWay">SetWay</a></td><td class="lr" colspan="3"><a href="#Level">Level</a></td><td class="lr">0</td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><h4 id="0">
                Bits [63:32]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="SetWay">SetWay, bits [31:4]
                  </h4>
              <p>Contains two fields:</p>
            
              <ul>
                <li>
                  Way, bits[31:32-A], the number of the way to operate on.
                </li>
                <li>
                  Set, bits[B-1:L], the number of the set to operate on.
                </li>
              </ul>
            
              <p>Bits[L-1:4] are <span class="arm-defined-word">RES0</span>.</p>
            
              <p>A = Log<sub>2</sub>(ASSOCIATIVITY), L = Log<sub>2</sub>(LINELEN), B = (L + S), S = Log<sub>2</sub>(NSETS).</p>
            
              <p>ASSOCIATIVITY, LINELEN (line length, in bytes), and NSETS (number of sets) have their usual meanings and are the values for the cache level being operated on. The values of A and S are rounded up to the next integer.</p>
            <h4 id="Level">Level, bits [3:1]
                  </h4>
              <p>Cache level to operate on, minus 1. For example, this field is 0 for operations on L1 cache, or 1 for operations on L2 cache.</p>
            <h4 id="0">
                Bit [0]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h2>Executing the DC ISW instruction</h2><p>The DC ISW instruction is executed as:</p><p class="asm-code">DC ISW, &lt;Xt&gt;</p><p>The instruction is encoded in the System instruction encoding space as follows:</p><table class="info"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>01</td><td>000</td><td>0111</td><td>0110</td><td>010</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
