
Gabarito_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002d80  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000854  20000000  00402d80  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000100  20000854  004035d4  00020854  2**2
                  ALLOC
  3 .stack        00003004  20000954  004036d4  00020854  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  00020854  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002087e  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000fae3  00000000  00000000  000208d7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002361  00000000  00000000  000303ba  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000039d5  00000000  00000000  0003271b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000890  00000000  00000000  000360f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000808  00000000  00000000  00036980  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000140f2  00000000  00000000  00037188  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00009b1a  00000000  00000000  0004b27a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000560af  00000000  00000000  00054d94  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001bd4  00000000  00000000  000aae44  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	58 39 00 20 d9 08 40 00 d5 08 40 00 d5 08 40 00     X9. ..@...@...@.
  400010:	d5 08 40 00 d5 08 40 00 d5 08 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	d5 08 40 00 d5 08 40 00 00 00 00 00 d5 08 40 00     ..@...@.......@.
  40003c:	d5 08 40 00 d5 08 40 00 d5 08 40 00 d5 08 40 00     ..@...@...@...@.
  40004c:	d5 08 40 00 d5 08 40 00 d5 08 40 00 d5 08 40 00     ..@...@...@...@.
  40005c:	d5 08 40 00 d5 08 40 00 d5 08 40 00 00 00 00 00     ..@...@...@.....
  40006c:	89 06 40 00 9d 06 40 00 b1 06 40 00 d5 08 40 00     ..@...@...@...@.
  40007c:	d5 08 40 00 00 00 00 00 00 00 00 00 d5 08 40 00     ..@...........@.
  40008c:	d5 08 40 00 d5 08 40 00 d5 08 40 00 d5 08 40 00     ..@...@...@...@.
  40009c:	d5 08 40 00 d5 08 40 00 d5 08 40 00 d5 08 40 00     ..@...@...@...@.
  4000ac:	d5 08 40 00 d5 08 40 00 d5 08 40 00 d5 08 40 00     ..@...@...@...@.
  4000bc:	d5 08 40 00 d5 08 40 00 d5 08 40 00 d5 08 40 00     ..@...@...@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000854 	.word	0x20000854
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00402d80 	.word	0x00402d80

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00402d80 	.word	0x00402d80
  40012c:	20000858 	.word	0x20000858
  400130:	00402d80 	.word	0x00402d80
  400134:	00000000 	.word	0x00000000

00400138 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400138:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40013a:	480e      	ldr	r0, [pc, #56]	; (400174 <sysclk_init+0x3c>)
  40013c:	4b0e      	ldr	r3, [pc, #56]	; (400178 <sysclk_init+0x40>)
  40013e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400140:	213e      	movs	r1, #62	; 0x3e
  400142:	2000      	movs	r0, #0
  400144:	4b0d      	ldr	r3, [pc, #52]	; (40017c <sysclk_init+0x44>)
  400146:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400148:	4c0d      	ldr	r4, [pc, #52]	; (400180 <sysclk_init+0x48>)
  40014a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40014c:	2800      	cmp	r0, #0
  40014e:	d0fc      	beq.n	40014a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400150:	4b0c      	ldr	r3, [pc, #48]	; (400184 <sysclk_init+0x4c>)
  400152:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400154:	4a0c      	ldr	r2, [pc, #48]	; (400188 <sysclk_init+0x50>)
  400156:	4b0d      	ldr	r3, [pc, #52]	; (40018c <sysclk_init+0x54>)
  400158:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40015a:	4c0d      	ldr	r4, [pc, #52]	; (400190 <sysclk_init+0x58>)
  40015c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40015e:	2800      	cmp	r0, #0
  400160:	d0fc      	beq.n	40015c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400162:	2010      	movs	r0, #16
  400164:	4b0b      	ldr	r3, [pc, #44]	; (400194 <sysclk_init+0x5c>)
  400166:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400168:	4b0b      	ldr	r3, [pc, #44]	; (400198 <sysclk_init+0x60>)
  40016a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40016c:	4801      	ldr	r0, [pc, #4]	; (400174 <sysclk_init+0x3c>)
  40016e:	4b02      	ldr	r3, [pc, #8]	; (400178 <sysclk_init+0x40>)
  400170:	4798      	blx	r3
  400172:	bd10      	pop	{r4, pc}
  400174:	07270e00 	.word	0x07270e00
  400178:	00400a95 	.word	0x00400a95
  40017c:	00400729 	.word	0x00400729
  400180:	0040077d 	.word	0x0040077d
  400184:	0040078d 	.word	0x0040078d
  400188:	20133f01 	.word	0x20133f01
  40018c:	400e0400 	.word	0x400e0400
  400190:	0040079d 	.word	0x0040079d
  400194:	004006c5 	.word	0x004006c5
  400198:	00400985 	.word	0x00400985

0040019c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40019c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4001a0:	b980      	cbnz	r0, 4001c4 <_read+0x28>
  4001a2:	460c      	mov	r4, r1
  4001a4:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4001a6:	2a00      	cmp	r2, #0
  4001a8:	dd0f      	ble.n	4001ca <_read+0x2e>
  4001aa:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4001ac:	4e08      	ldr	r6, [pc, #32]	; (4001d0 <_read+0x34>)
  4001ae:	4d09      	ldr	r5, [pc, #36]	; (4001d4 <_read+0x38>)
  4001b0:	6830      	ldr	r0, [r6, #0]
  4001b2:	4621      	mov	r1, r4
  4001b4:	682b      	ldr	r3, [r5, #0]
  4001b6:	4798      	blx	r3
		ptr++;
  4001b8:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4001ba:	42bc      	cmp	r4, r7
  4001bc:	d1f8      	bne.n	4001b0 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4001be:	4640      	mov	r0, r8
  4001c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4001c4:	f04f 38ff 	mov.w	r8, #4294967295
  4001c8:	e7f9      	b.n	4001be <_read+0x22>
	for (; len > 0; --len) {
  4001ca:	4680      	mov	r8, r0
  4001cc:	e7f7      	b.n	4001be <_read+0x22>
  4001ce:	bf00      	nop
  4001d0:	20000928 	.word	0x20000928
  4001d4:	2000091c 	.word	0x2000091c

004001d8 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  4001d8:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4001da:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4001de:	4b46      	ldr	r3, [pc, #280]	; (4002f8 <board_init+0x120>)
  4001e0:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4001e2:	200b      	movs	r0, #11
  4001e4:	4c45      	ldr	r4, [pc, #276]	; (4002fc <board_init+0x124>)
  4001e6:	47a0      	blx	r4
  4001e8:	200c      	movs	r0, #12
  4001ea:	47a0      	blx	r4
  4001ec:	200d      	movs	r0, #13
  4001ee:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  4001f0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4001f4:	2013      	movs	r0, #19
  4001f6:	4c42      	ldr	r4, [pc, #264]	; (400300 <board_init+0x128>)
  4001f8:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4001fa:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4001fe:	2014      	movs	r0, #20
  400200:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400202:	4940      	ldr	r1, [pc, #256]	; (400304 <board_init+0x12c>)
  400204:	2023      	movs	r0, #35	; 0x23
  400206:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400208:	493f      	ldr	r1, [pc, #252]	; (400308 <board_init+0x130>)
  40020a:	204c      	movs	r0, #76	; 0x4c
  40020c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40020e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400212:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400216:	483d      	ldr	r0, [pc, #244]	; (40030c <board_init+0x134>)
  400218:	4b3d      	ldr	r3, [pc, #244]	; (400310 <board_init+0x138>)
  40021a:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  40021c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400220:	2000      	movs	r0, #0
  400222:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400224:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400228:	2008      	movs	r0, #8
  40022a:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  40022c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400230:	2052      	movs	r0, #82	; 0x52
  400232:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400234:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400238:	200c      	movs	r0, #12
  40023a:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  40023c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400240:	200d      	movs	r0, #13
  400242:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400244:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400248:	200e      	movs	r0, #14
  40024a:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  40024c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400250:	200b      	movs	r0, #11
  400252:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400254:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400258:	2015      	movs	r0, #21
  40025a:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  40025c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400260:	2016      	movs	r0, #22
  400262:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400264:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400268:	2017      	movs	r0, #23
  40026a:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  40026c:	2017      	movs	r0, #23
  40026e:	4b29      	ldr	r3, [pc, #164]	; (400314 <board_init+0x13c>)
  400270:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400272:	4d29      	ldr	r5, [pc, #164]	; (400318 <board_init+0x140>)
  400274:	4629      	mov	r1, r5
  400276:	2040      	movs	r0, #64	; 0x40
  400278:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  40027a:	4629      	mov	r1, r5
  40027c:	2041      	movs	r0, #65	; 0x41
  40027e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400280:	4629      	mov	r1, r5
  400282:	2042      	movs	r0, #66	; 0x42
  400284:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400286:	4629      	mov	r1, r5
  400288:	2043      	movs	r0, #67	; 0x43
  40028a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  40028c:	4629      	mov	r1, r5
  40028e:	2044      	movs	r0, #68	; 0x44
  400290:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400292:	4629      	mov	r1, r5
  400294:	2045      	movs	r0, #69	; 0x45
  400296:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400298:	4629      	mov	r1, r5
  40029a:	2046      	movs	r0, #70	; 0x46
  40029c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  40029e:	4629      	mov	r1, r5
  4002a0:	2047      	movs	r0, #71	; 0x47
  4002a2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  4002a4:	4629      	mov	r1, r5
  4002a6:	204b      	movs	r0, #75	; 0x4b
  4002a8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  4002aa:	4629      	mov	r1, r5
  4002ac:	2048      	movs	r0, #72	; 0x48
  4002ae:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  4002b0:	4629      	mov	r1, r5
  4002b2:	204f      	movs	r0, #79	; 0x4f
  4002b4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  4002b6:	4629      	mov	r1, r5
  4002b8:	2053      	movs	r0, #83	; 0x53
  4002ba:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  4002bc:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4002c0:	204d      	movs	r0, #77	; 0x4d
  4002c2:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  4002c4:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  4002c8:	4629      	mov	r1, r5
  4002ca:	2010      	movs	r0, #16
  4002cc:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  4002ce:	4629      	mov	r1, r5
  4002d0:	2011      	movs	r0, #17
  4002d2:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4002d4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4002d8:	200c      	movs	r0, #12
  4002da:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4002dc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4002e0:	200d      	movs	r0, #13
  4002e2:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4002e4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4002e8:	200e      	movs	r0, #14
  4002ea:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  4002ec:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4002f0:	200b      	movs	r0, #11
  4002f2:	47a0      	blx	r4
  4002f4:	bd38      	pop	{r3, r4, r5, pc}
  4002f6:	bf00      	nop
  4002f8:	400e1450 	.word	0x400e1450
  4002fc:	004007ad 	.word	0x004007ad
  400300:	00400429 	.word	0x00400429
  400304:	28000079 	.word	0x28000079
  400308:	28000059 	.word	0x28000059
  40030c:	400e0e00 	.word	0x400e0e00
  400310:	00400549 	.word	0x00400549
  400314:	0040040d 	.word	0x0040040d
  400318:	08000001 	.word	0x08000001

0040031c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40031c:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40031e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400322:	d039      	beq.n	400398 <pio_set_peripheral+0x7c>
  400324:	d813      	bhi.n	40034e <pio_set_peripheral+0x32>
  400326:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40032a:	d025      	beq.n	400378 <pio_set_peripheral+0x5c>
  40032c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400330:	d10a      	bne.n	400348 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400332:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400334:	4313      	orrs	r3, r2
  400336:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400338:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40033a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40033c:	400b      	ands	r3, r1
  40033e:	ea23 0302 	bic.w	r3, r3, r2
  400342:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400344:	6042      	str	r2, [r0, #4]
  400346:	4770      	bx	lr
	switch (ul_type) {
  400348:	2900      	cmp	r1, #0
  40034a:	d1fb      	bne.n	400344 <pio_set_peripheral+0x28>
  40034c:	4770      	bx	lr
  40034e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400352:	d020      	beq.n	400396 <pio_set_peripheral+0x7a>
  400354:	d809      	bhi.n	40036a <pio_set_peripheral+0x4e>
  400356:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40035a:	d1f3      	bne.n	400344 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  40035c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40035e:	4313      	orrs	r3, r2
  400360:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400362:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400364:	4313      	orrs	r3, r2
  400366:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400368:	e7ec      	b.n	400344 <pio_set_peripheral+0x28>
	switch (ul_type) {
  40036a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40036e:	d012      	beq.n	400396 <pio_set_peripheral+0x7a>
  400370:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400374:	d00f      	beq.n	400396 <pio_set_peripheral+0x7a>
  400376:	e7e5      	b.n	400344 <pio_set_peripheral+0x28>
{
  400378:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  40037a:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40037c:	6f04      	ldr	r4, [r0, #112]	; 0x70
  40037e:	43d3      	mvns	r3, r2
  400380:	4021      	ands	r1, r4
  400382:	461c      	mov	r4, r3
  400384:	4019      	ands	r1, r3
  400386:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400388:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40038a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40038c:	400b      	ands	r3, r1
  40038e:	4023      	ands	r3, r4
  400390:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400392:	6042      	str	r2, [r0, #4]
}
  400394:	bc10      	pop	{r4}
  400396:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400398:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40039a:	6f01      	ldr	r1, [r0, #112]	; 0x70
  40039c:	400b      	ands	r3, r1
  40039e:	ea23 0302 	bic.w	r3, r3, r2
  4003a2:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4003a4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4003a6:	4313      	orrs	r3, r2
  4003a8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4003aa:	e7cb      	b.n	400344 <pio_set_peripheral+0x28>

004003ac <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4003ac:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4003ae:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  4003b2:	bf14      	ite	ne
  4003b4:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4003b6:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4003b8:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  4003bc:	bf14      	ite	ne
  4003be:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  4003c0:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  4003c2:	f012 0f02 	tst.w	r2, #2
  4003c6:	d107      	bne.n	4003d8 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  4003c8:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  4003cc:	bf18      	it	ne
  4003ce:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  4003d2:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4003d4:	6001      	str	r1, [r0, #0]
  4003d6:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  4003d8:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  4003dc:	e7f9      	b.n	4003d2 <pio_set_input+0x26>

004003de <pio_set_output>:
{
  4003de:	b410      	push	{r4}
  4003e0:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  4003e2:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4003e4:	b944      	cbnz	r4, 4003f8 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  4003e6:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  4003e8:	b143      	cbz	r3, 4003fc <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  4003ea:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  4003ec:	b942      	cbnz	r2, 400400 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  4003ee:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  4003f0:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4003f2:	6001      	str	r1, [r0, #0]
}
  4003f4:	bc10      	pop	{r4}
  4003f6:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  4003f8:	6641      	str	r1, [r0, #100]	; 0x64
  4003fa:	e7f5      	b.n	4003e8 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  4003fc:	6541      	str	r1, [r0, #84]	; 0x54
  4003fe:	e7f5      	b.n	4003ec <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400400:	6301      	str	r1, [r0, #48]	; 0x30
  400402:	e7f5      	b.n	4003f0 <pio_set_output+0x12>

00400404 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400404:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400406:	4770      	bx	lr

00400408 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400408:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40040a:	4770      	bx	lr

0040040c <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40040c:	0943      	lsrs	r3, r0, #5
  40040e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400412:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400416:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400418:	f000 001f 	and.w	r0, r0, #31
  40041c:	2201      	movs	r2, #1
  40041e:	fa02 f000 	lsl.w	r0, r2, r0
  400422:	6358      	str	r0, [r3, #52]	; 0x34
  400424:	4770      	bx	lr
	...

00400428 <pio_configure_pin>:
{
  400428:	b570      	push	{r4, r5, r6, lr}
  40042a:	b082      	sub	sp, #8
  40042c:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40042e:	0943      	lsrs	r3, r0, #5
  400430:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400434:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400438:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  40043a:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  40043e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400442:	d053      	beq.n	4004ec <pio_configure_pin+0xc4>
  400444:	d80a      	bhi.n	40045c <pio_configure_pin+0x34>
  400446:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40044a:	d02d      	beq.n	4004a8 <pio_configure_pin+0x80>
  40044c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400450:	d03b      	beq.n	4004ca <pio_configure_pin+0xa2>
  400452:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400456:	d015      	beq.n	400484 <pio_configure_pin+0x5c>
		return 0;
  400458:	2000      	movs	r0, #0
  40045a:	e023      	b.n	4004a4 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  40045c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400460:	d055      	beq.n	40050e <pio_configure_pin+0xe6>
  400462:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400466:	d052      	beq.n	40050e <pio_configure_pin+0xe6>
  400468:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40046c:	d1f4      	bne.n	400458 <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40046e:	f000 011f 	and.w	r1, r0, #31
  400472:	2601      	movs	r6, #1
  400474:	462a      	mov	r2, r5
  400476:	fa06 f101 	lsl.w	r1, r6, r1
  40047a:	4620      	mov	r0, r4
  40047c:	4b2f      	ldr	r3, [pc, #188]	; (40053c <pio_configure_pin+0x114>)
  40047e:	4798      	blx	r3
	return 1;
  400480:	4630      	mov	r0, r6
		break;
  400482:	e00f      	b.n	4004a4 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400484:	f000 001f 	and.w	r0, r0, #31
  400488:	2601      	movs	r6, #1
  40048a:	4086      	lsls	r6, r0
  40048c:	4632      	mov	r2, r6
  40048e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400492:	4620      	mov	r0, r4
  400494:	4b2a      	ldr	r3, [pc, #168]	; (400540 <pio_configure_pin+0x118>)
  400496:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400498:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40049c:	bf14      	ite	ne
  40049e:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4004a0:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  4004a2:	2001      	movs	r0, #1
}
  4004a4:	b002      	add	sp, #8
  4004a6:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4004a8:	f000 001f 	and.w	r0, r0, #31
  4004ac:	2601      	movs	r6, #1
  4004ae:	4086      	lsls	r6, r0
  4004b0:	4632      	mov	r2, r6
  4004b2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4004b6:	4620      	mov	r0, r4
  4004b8:	4b21      	ldr	r3, [pc, #132]	; (400540 <pio_configure_pin+0x118>)
  4004ba:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4004bc:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4004c0:	bf14      	ite	ne
  4004c2:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4004c4:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  4004c6:	2001      	movs	r0, #1
  4004c8:	e7ec      	b.n	4004a4 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4004ca:	f000 001f 	and.w	r0, r0, #31
  4004ce:	2601      	movs	r6, #1
  4004d0:	4086      	lsls	r6, r0
  4004d2:	4632      	mov	r2, r6
  4004d4:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4004d8:	4620      	mov	r0, r4
  4004da:	4b19      	ldr	r3, [pc, #100]	; (400540 <pio_configure_pin+0x118>)
  4004dc:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4004de:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4004e2:	bf14      	ite	ne
  4004e4:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4004e6:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  4004e8:	2001      	movs	r0, #1
  4004ea:	e7db      	b.n	4004a4 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4004ec:	f000 001f 	and.w	r0, r0, #31
  4004f0:	2601      	movs	r6, #1
  4004f2:	4086      	lsls	r6, r0
  4004f4:	4632      	mov	r2, r6
  4004f6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4004fa:	4620      	mov	r0, r4
  4004fc:	4b10      	ldr	r3, [pc, #64]	; (400540 <pio_configure_pin+0x118>)
  4004fe:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400500:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400504:	bf14      	ite	ne
  400506:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400508:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  40050a:	2001      	movs	r0, #1
  40050c:	e7ca      	b.n	4004a4 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40050e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400512:	f000 011f 	and.w	r1, r0, #31
  400516:	2601      	movs	r6, #1
  400518:	ea05 0306 	and.w	r3, r5, r6
  40051c:	9300      	str	r3, [sp, #0]
  40051e:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400522:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400526:	bf14      	ite	ne
  400528:	2200      	movne	r2, #0
  40052a:	2201      	moveq	r2, #1
  40052c:	fa06 f101 	lsl.w	r1, r6, r1
  400530:	4620      	mov	r0, r4
  400532:	4c04      	ldr	r4, [pc, #16]	; (400544 <pio_configure_pin+0x11c>)
  400534:	47a0      	blx	r4
	return 1;
  400536:	4630      	mov	r0, r6
		break;
  400538:	e7b4      	b.n	4004a4 <pio_configure_pin+0x7c>
  40053a:	bf00      	nop
  40053c:	004003ad 	.word	0x004003ad
  400540:	0040031d 	.word	0x0040031d
  400544:	004003df 	.word	0x004003df

00400548 <pio_configure_pin_group>:
{
  400548:	b570      	push	{r4, r5, r6, lr}
  40054a:	b082      	sub	sp, #8
  40054c:	4605      	mov	r5, r0
  40054e:	460e      	mov	r6, r1
  400550:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  400552:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400556:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40055a:	d03d      	beq.n	4005d8 <pio_configure_pin_group+0x90>
  40055c:	d80a      	bhi.n	400574 <pio_configure_pin_group+0x2c>
  40055e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400562:	d021      	beq.n	4005a8 <pio_configure_pin_group+0x60>
  400564:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400568:	d02a      	beq.n	4005c0 <pio_configure_pin_group+0x78>
  40056a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40056e:	d00e      	beq.n	40058e <pio_configure_pin_group+0x46>
		return 0;
  400570:	2000      	movs	r0, #0
  400572:	e017      	b.n	4005a4 <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400574:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400578:	d03a      	beq.n	4005f0 <pio_configure_pin_group+0xa8>
  40057a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40057e:	d037      	beq.n	4005f0 <pio_configure_pin_group+0xa8>
  400580:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400584:	d1f4      	bne.n	400570 <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  400586:	4b23      	ldr	r3, [pc, #140]	; (400614 <pio_configure_pin_group+0xcc>)
  400588:	4798      	blx	r3
	return 1;
  40058a:	2001      	movs	r0, #1
		break;
  40058c:	e00a      	b.n	4005a4 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  40058e:	460a      	mov	r2, r1
  400590:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400594:	4b20      	ldr	r3, [pc, #128]	; (400618 <pio_configure_pin_group+0xd0>)
  400596:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400598:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40059c:	bf14      	ite	ne
  40059e:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4005a0:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4005a2:	2001      	movs	r0, #1
}
  4005a4:	b002      	add	sp, #8
  4005a6:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  4005a8:	460a      	mov	r2, r1
  4005aa:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4005ae:	4b1a      	ldr	r3, [pc, #104]	; (400618 <pio_configure_pin_group+0xd0>)
  4005b0:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4005b2:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4005b6:	bf14      	ite	ne
  4005b8:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4005ba:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4005bc:	2001      	movs	r0, #1
  4005be:	e7f1      	b.n	4005a4 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  4005c0:	460a      	mov	r2, r1
  4005c2:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4005c6:	4b14      	ldr	r3, [pc, #80]	; (400618 <pio_configure_pin_group+0xd0>)
  4005c8:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4005ca:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4005ce:	bf14      	ite	ne
  4005d0:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4005d2:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4005d4:	2001      	movs	r0, #1
  4005d6:	e7e5      	b.n	4005a4 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  4005d8:	460a      	mov	r2, r1
  4005da:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4005de:	4b0e      	ldr	r3, [pc, #56]	; (400618 <pio_configure_pin_group+0xd0>)
  4005e0:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4005e2:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4005e6:	bf14      	ite	ne
  4005e8:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4005ea:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4005ec:	2001      	movs	r0, #1
  4005ee:	e7d9      	b.n	4005a4 <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4005f0:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  4005f4:	f004 0301 	and.w	r3, r4, #1
  4005f8:	9300      	str	r3, [sp, #0]
  4005fa:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4005fe:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400602:	bf14      	ite	ne
  400604:	2200      	movne	r2, #0
  400606:	2201      	moveq	r2, #1
  400608:	4631      	mov	r1, r6
  40060a:	4628      	mov	r0, r5
  40060c:	4c03      	ldr	r4, [pc, #12]	; (40061c <pio_configure_pin_group+0xd4>)
  40060e:	47a0      	blx	r4
	return 1;
  400610:	2001      	movs	r0, #1
		break;
  400612:	e7c7      	b.n	4005a4 <pio_configure_pin_group+0x5c>
  400614:	004003ad 	.word	0x004003ad
  400618:	0040031d 	.word	0x0040031d
  40061c:	004003df 	.word	0x004003df

00400620 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400624:	4681      	mov	r9, r0
  400626:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400628:	4b12      	ldr	r3, [pc, #72]	; (400674 <pio_handler_process+0x54>)
  40062a:	4798      	blx	r3
  40062c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40062e:	4648      	mov	r0, r9
  400630:	4b11      	ldr	r3, [pc, #68]	; (400678 <pio_handler_process+0x58>)
  400632:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400634:	4005      	ands	r5, r0
  400636:	d013      	beq.n	400660 <pio_handler_process+0x40>
  400638:	4c10      	ldr	r4, [pc, #64]	; (40067c <pio_handler_process+0x5c>)
  40063a:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40063e:	e003      	b.n	400648 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400640:	42b4      	cmp	r4, r6
  400642:	d00d      	beq.n	400660 <pio_handler_process+0x40>
  400644:	3410      	adds	r4, #16
		while (status != 0) {
  400646:	b15d      	cbz	r5, 400660 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400648:	6820      	ldr	r0, [r4, #0]
  40064a:	42b8      	cmp	r0, r7
  40064c:	d1f8      	bne.n	400640 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40064e:	6861      	ldr	r1, [r4, #4]
  400650:	4229      	tst	r1, r5
  400652:	d0f5      	beq.n	400640 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400654:	68e3      	ldr	r3, [r4, #12]
  400656:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400658:	6863      	ldr	r3, [r4, #4]
  40065a:	ea25 0503 	bic.w	r5, r5, r3
  40065e:	e7ef      	b.n	400640 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400660:	4b07      	ldr	r3, [pc, #28]	; (400680 <pio_handler_process+0x60>)
  400662:	681b      	ldr	r3, [r3, #0]
  400664:	b123      	cbz	r3, 400670 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400666:	4b07      	ldr	r3, [pc, #28]	; (400684 <pio_handler_process+0x64>)
  400668:	681b      	ldr	r3, [r3, #0]
  40066a:	b10b      	cbz	r3, 400670 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  40066c:	4648      	mov	r0, r9
  40066e:	4798      	blx	r3
  400670:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400674:	00400405 	.word	0x00400405
  400678:	00400409 	.word	0x00400409
  40067c:	20000870 	.word	0x20000870
  400680:	20000920 	.word	0x20000920
  400684:	200008e0 	.word	0x200008e0

00400688 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400688:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40068a:	210b      	movs	r1, #11
  40068c:	4801      	ldr	r0, [pc, #4]	; (400694 <PIOA_Handler+0xc>)
  40068e:	4b02      	ldr	r3, [pc, #8]	; (400698 <PIOA_Handler+0x10>)
  400690:	4798      	blx	r3
  400692:	bd08      	pop	{r3, pc}
  400694:	400e0e00 	.word	0x400e0e00
  400698:	00400621 	.word	0x00400621

0040069c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40069c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40069e:	210c      	movs	r1, #12
  4006a0:	4801      	ldr	r0, [pc, #4]	; (4006a8 <PIOB_Handler+0xc>)
  4006a2:	4b02      	ldr	r3, [pc, #8]	; (4006ac <PIOB_Handler+0x10>)
  4006a4:	4798      	blx	r3
  4006a6:	bd08      	pop	{r3, pc}
  4006a8:	400e1000 	.word	0x400e1000
  4006ac:	00400621 	.word	0x00400621

004006b0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4006b0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4006b2:	210d      	movs	r1, #13
  4006b4:	4801      	ldr	r0, [pc, #4]	; (4006bc <PIOC_Handler+0xc>)
  4006b6:	4b02      	ldr	r3, [pc, #8]	; (4006c0 <PIOC_Handler+0x10>)
  4006b8:	4798      	blx	r3
  4006ba:	bd08      	pop	{r3, pc}
  4006bc:	400e1200 	.word	0x400e1200
  4006c0:	00400621 	.word	0x00400621

004006c4 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4006c4:	4a17      	ldr	r2, [pc, #92]	; (400724 <pmc_switch_mck_to_pllack+0x60>)
  4006c6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4006c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4006cc:	4318      	orrs	r0, r3
  4006ce:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4006d0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4006d2:	f013 0f08 	tst.w	r3, #8
  4006d6:	d10a      	bne.n	4006ee <pmc_switch_mck_to_pllack+0x2a>
  4006d8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4006dc:	4911      	ldr	r1, [pc, #68]	; (400724 <pmc_switch_mck_to_pllack+0x60>)
  4006de:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4006e0:	f012 0f08 	tst.w	r2, #8
  4006e4:	d103      	bne.n	4006ee <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4006e6:	3b01      	subs	r3, #1
  4006e8:	d1f9      	bne.n	4006de <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4006ea:	2001      	movs	r0, #1
  4006ec:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4006ee:	4a0d      	ldr	r2, [pc, #52]	; (400724 <pmc_switch_mck_to_pllack+0x60>)
  4006f0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4006f2:	f023 0303 	bic.w	r3, r3, #3
  4006f6:	f043 0302 	orr.w	r3, r3, #2
  4006fa:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4006fc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4006fe:	f013 0f08 	tst.w	r3, #8
  400702:	d10a      	bne.n	40071a <pmc_switch_mck_to_pllack+0x56>
  400704:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400708:	4906      	ldr	r1, [pc, #24]	; (400724 <pmc_switch_mck_to_pllack+0x60>)
  40070a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40070c:	f012 0f08 	tst.w	r2, #8
  400710:	d105      	bne.n	40071e <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400712:	3b01      	subs	r3, #1
  400714:	d1f9      	bne.n	40070a <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400716:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400718:	4770      	bx	lr
	return 0;
  40071a:	2000      	movs	r0, #0
  40071c:	4770      	bx	lr
  40071e:	2000      	movs	r0, #0
  400720:	4770      	bx	lr
  400722:	bf00      	nop
  400724:	400e0400 	.word	0x400e0400

00400728 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400728:	b9c8      	cbnz	r0, 40075e <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40072a:	4a11      	ldr	r2, [pc, #68]	; (400770 <pmc_switch_mainck_to_xtal+0x48>)
  40072c:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40072e:	0209      	lsls	r1, r1, #8
  400730:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400732:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400736:	f023 0303 	bic.w	r3, r3, #3
  40073a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40073e:	f043 0301 	orr.w	r3, r3, #1
  400742:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400744:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400746:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400748:	f013 0f01 	tst.w	r3, #1
  40074c:	d0fb      	beq.n	400746 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40074e:	4a08      	ldr	r2, [pc, #32]	; (400770 <pmc_switch_mainck_to_xtal+0x48>)
  400750:	6a13      	ldr	r3, [r2, #32]
  400752:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400756:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40075a:	6213      	str	r3, [r2, #32]
  40075c:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40075e:	4904      	ldr	r1, [pc, #16]	; (400770 <pmc_switch_mainck_to_xtal+0x48>)
  400760:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400762:	4a04      	ldr	r2, [pc, #16]	; (400774 <pmc_switch_mainck_to_xtal+0x4c>)
  400764:	401a      	ands	r2, r3
  400766:	4b04      	ldr	r3, [pc, #16]	; (400778 <pmc_switch_mainck_to_xtal+0x50>)
  400768:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40076a:	620b      	str	r3, [r1, #32]
  40076c:	4770      	bx	lr
  40076e:	bf00      	nop
  400770:	400e0400 	.word	0x400e0400
  400774:	fec8fffc 	.word	0xfec8fffc
  400778:	01370002 	.word	0x01370002

0040077c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40077c:	4b02      	ldr	r3, [pc, #8]	; (400788 <pmc_osc_is_ready_mainck+0xc>)
  40077e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400780:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400784:	4770      	bx	lr
  400786:	bf00      	nop
  400788:	400e0400 	.word	0x400e0400

0040078c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40078c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400790:	4b01      	ldr	r3, [pc, #4]	; (400798 <pmc_disable_pllack+0xc>)
  400792:	629a      	str	r2, [r3, #40]	; 0x28
  400794:	4770      	bx	lr
  400796:	bf00      	nop
  400798:	400e0400 	.word	0x400e0400

0040079c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40079c:	4b02      	ldr	r3, [pc, #8]	; (4007a8 <pmc_is_locked_pllack+0xc>)
  40079e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4007a0:	f000 0002 	and.w	r0, r0, #2
  4007a4:	4770      	bx	lr
  4007a6:	bf00      	nop
  4007a8:	400e0400 	.word	0x400e0400

004007ac <pmc_enable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  4007ac:	2822      	cmp	r0, #34	; 0x22
  4007ae:	d81e      	bhi.n	4007ee <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4007b0:	281f      	cmp	r0, #31
  4007b2:	d80c      	bhi.n	4007ce <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4007b4:	4b11      	ldr	r3, [pc, #68]	; (4007fc <pmc_enable_periph_clk+0x50>)
  4007b6:	699a      	ldr	r2, [r3, #24]
  4007b8:	2301      	movs	r3, #1
  4007ba:	4083      	lsls	r3, r0
  4007bc:	4393      	bics	r3, r2
  4007be:	d018      	beq.n	4007f2 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4007c0:	2301      	movs	r3, #1
  4007c2:	fa03 f000 	lsl.w	r0, r3, r0
  4007c6:	4b0d      	ldr	r3, [pc, #52]	; (4007fc <pmc_enable_periph_clk+0x50>)
  4007c8:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4007ca:	2000      	movs	r0, #0
  4007cc:	4770      	bx	lr
		ul_id -= 32;
  4007ce:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4007d0:	4b0a      	ldr	r3, [pc, #40]	; (4007fc <pmc_enable_periph_clk+0x50>)
  4007d2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4007d6:	2301      	movs	r3, #1
  4007d8:	4083      	lsls	r3, r0
  4007da:	4393      	bics	r3, r2
  4007dc:	d00b      	beq.n	4007f6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4007de:	2301      	movs	r3, #1
  4007e0:	fa03 f000 	lsl.w	r0, r3, r0
  4007e4:	4b05      	ldr	r3, [pc, #20]	; (4007fc <pmc_enable_periph_clk+0x50>)
  4007e6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4007ea:	2000      	movs	r0, #0
  4007ec:	4770      	bx	lr
		return 1;
  4007ee:	2001      	movs	r0, #1
  4007f0:	4770      	bx	lr
	return 0;
  4007f2:	2000      	movs	r0, #0
  4007f4:	4770      	bx	lr
  4007f6:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  4007f8:	4770      	bx	lr
  4007fa:	bf00      	nop
  4007fc:	400e0400 	.word	0x400e0400

00400800 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400800:	6943      	ldr	r3, [r0, #20]
  400802:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400806:	bf1d      	ittte	ne
  400808:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  40080c:	61c1      	strne	r1, [r0, #28]
	return 0;
  40080e:	2000      	movne	r0, #0
		return 1;
  400810:	2001      	moveq	r0, #1
}
  400812:	4770      	bx	lr

00400814 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400814:	6943      	ldr	r3, [r0, #20]
  400816:	f013 0f01 	tst.w	r3, #1
  40081a:	d005      	beq.n	400828 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40081c:	6983      	ldr	r3, [r0, #24]
  40081e:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400822:	600b      	str	r3, [r1, #0]

	return 0;
  400824:	2000      	movs	r0, #0
  400826:	4770      	bx	lr
		return 1;
  400828:	2001      	movs	r0, #1
}
  40082a:	4770      	bx	lr

0040082c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  40082c:	3801      	subs	r0, #1
  40082e:	2802      	cmp	r0, #2
  400830:	d815      	bhi.n	40085e <_write+0x32>
{
  400832:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400836:	460e      	mov	r6, r1
  400838:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  40083a:	b19a      	cbz	r2, 400864 <_write+0x38>
  40083c:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40083e:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400878 <_write+0x4c>
  400842:	4f0c      	ldr	r7, [pc, #48]	; (400874 <_write+0x48>)
  400844:	f8d8 0000 	ldr.w	r0, [r8]
  400848:	f815 1b01 	ldrb.w	r1, [r5], #1
  40084c:	683b      	ldr	r3, [r7, #0]
  40084e:	4798      	blx	r3
  400850:	2800      	cmp	r0, #0
  400852:	db0a      	blt.n	40086a <_write+0x3e>
  400854:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400856:	3c01      	subs	r4, #1
  400858:	d1f4      	bne.n	400844 <_write+0x18>
  40085a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40085e:	f04f 30ff 	mov.w	r0, #4294967295
  400862:	4770      	bx	lr
	for (; len != 0; --len) {
  400864:	4610      	mov	r0, r2
  400866:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  40086a:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40086e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400872:	bf00      	nop
  400874:	20000924 	.word	0x20000924
  400878:	20000928 	.word	0x20000928

0040087c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  40087c:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40087e:	23ac      	movs	r3, #172	; 0xac
  400880:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400882:	680b      	ldr	r3, [r1, #0]
  400884:	684a      	ldr	r2, [r1, #4]
  400886:	fbb3 f3f2 	udiv	r3, r3, r2
  40088a:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  40088c:	1e5c      	subs	r4, r3, #1
  40088e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400892:	4294      	cmp	r4, r2
  400894:	d80b      	bhi.n	4008ae <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
  400896:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400898:	688b      	ldr	r3, [r1, #8]
  40089a:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  40089c:	f240 2302 	movw	r3, #514	; 0x202
  4008a0:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4008a4:	2350      	movs	r3, #80	; 0x50
  4008a6:	6003      	str	r3, [r0, #0]

	return 0;
  4008a8:	2000      	movs	r0, #0
}
  4008aa:	bc10      	pop	{r4}
  4008ac:	4770      	bx	lr
		return 1;
  4008ae:	2001      	movs	r0, #1
  4008b0:	e7fb      	b.n	4008aa <uart_init+0x2e>

004008b2 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4008b2:	6943      	ldr	r3, [r0, #20]
  4008b4:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4008b8:	bf1a      	itte	ne
  4008ba:	61c1      	strne	r1, [r0, #28]
	return 0;
  4008bc:	2000      	movne	r0, #0
		return 1;
  4008be:	2001      	moveq	r0, #1
}
  4008c0:	4770      	bx	lr

004008c2 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4008c2:	6943      	ldr	r3, [r0, #20]
  4008c4:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4008c8:	bf1d      	ittte	ne
  4008ca:	6983      	ldrne	r3, [r0, #24]
  4008cc:	700b      	strbne	r3, [r1, #0]
	return 0;
  4008ce:	2000      	movne	r0, #0
		return 1;
  4008d0:	2001      	moveq	r0, #1
}
  4008d2:	4770      	bx	lr

004008d4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4008d4:	e7fe      	b.n	4008d4 <Dummy_Handler>
	...

004008d8 <Reset_Handler>:
{
  4008d8:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  4008da:	4b21      	ldr	r3, [pc, #132]	; (400960 <Reset_Handler+0x88>)
  4008dc:	4a21      	ldr	r2, [pc, #132]	; (400964 <Reset_Handler+0x8c>)
  4008de:	429a      	cmp	r2, r3
  4008e0:	d928      	bls.n	400934 <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  4008e2:	4b21      	ldr	r3, [pc, #132]	; (400968 <Reset_Handler+0x90>)
  4008e4:	4a1e      	ldr	r2, [pc, #120]	; (400960 <Reset_Handler+0x88>)
  4008e6:	429a      	cmp	r2, r3
  4008e8:	d20c      	bcs.n	400904 <Reset_Handler+0x2c>
  4008ea:	3b01      	subs	r3, #1
  4008ec:	1a9b      	subs	r3, r3, r2
  4008ee:	f023 0303 	bic.w	r3, r3, #3
  4008f2:	3304      	adds	r3, #4
  4008f4:	4413      	add	r3, r2
  4008f6:	491b      	ldr	r1, [pc, #108]	; (400964 <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  4008f8:	f851 0b04 	ldr.w	r0, [r1], #4
  4008fc:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  400900:	429a      	cmp	r2, r3
  400902:	d1f9      	bne.n	4008f8 <Reset_Handler+0x20>
	__NOP();
  400904:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  400906:	4b19      	ldr	r3, [pc, #100]	; (40096c <Reset_Handler+0x94>)
  400908:	4a19      	ldr	r2, [pc, #100]	; (400970 <Reset_Handler+0x98>)
  40090a:	429a      	cmp	r2, r3
  40090c:	d20a      	bcs.n	400924 <Reset_Handler+0x4c>
  40090e:	3b01      	subs	r3, #1
  400910:	1a9b      	subs	r3, r3, r2
  400912:	f023 0303 	bic.w	r3, r3, #3
  400916:	3304      	adds	r3, #4
  400918:	4413      	add	r3, r2
		*pDest++ = 0;
  40091a:	2100      	movs	r1, #0
  40091c:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  400920:	429a      	cmp	r2, r3
  400922:	d1fb      	bne.n	40091c <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  400924:	4b13      	ldr	r3, [pc, #76]	; (400974 <Reset_Handler+0x9c>)
  400926:	4a14      	ldr	r2, [pc, #80]	; (400978 <Reset_Handler+0xa0>)
  400928:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  40092a:	4b14      	ldr	r3, [pc, #80]	; (40097c <Reset_Handler+0xa4>)
  40092c:	4798      	blx	r3
	main();
  40092e:	4b14      	ldr	r3, [pc, #80]	; (400980 <Reset_Handler+0xa8>)
  400930:	4798      	blx	r3
  400932:	e7fe      	b.n	400932 <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  400934:	4b0a      	ldr	r3, [pc, #40]	; (400960 <Reset_Handler+0x88>)
  400936:	4a0b      	ldr	r2, [pc, #44]	; (400964 <Reset_Handler+0x8c>)
  400938:	429a      	cmp	r2, r3
  40093a:	d2e3      	bcs.n	400904 <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40093c:	4b0a      	ldr	r3, [pc, #40]	; (400968 <Reset_Handler+0x90>)
  40093e:	4808      	ldr	r0, [pc, #32]	; (400960 <Reset_Handler+0x88>)
  400940:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400942:	4611      	mov	r1, r2
  400944:	3a04      	subs	r2, #4
  400946:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  400948:	2800      	cmp	r0, #0
  40094a:	d0db      	beq.n	400904 <Reset_Handler+0x2c>
  40094c:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  400950:	f852 0904 	ldr.w	r0, [r2], #-4
  400954:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  400958:	42ca      	cmn	r2, r1
  40095a:	d1f9      	bne.n	400950 <Reset_Handler+0x78>
  40095c:	e7d2      	b.n	400904 <Reset_Handler+0x2c>
  40095e:	bf00      	nop
  400960:	20000000 	.word	0x20000000
  400964:	00402d80 	.word	0x00402d80
  400968:	20000854 	.word	0x20000854
  40096c:	20000954 	.word	0x20000954
  400970:	20000854 	.word	0x20000854
  400974:	e000ed00 	.word	0xe000ed00
  400978:	00400000 	.word	0x00400000
  40097c:	00400e01 	.word	0x00400e01
  400980:	00400d19 	.word	0x00400d19

00400984 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  400984:	4b3c      	ldr	r3, [pc, #240]	; (400a78 <SystemCoreClockUpdate+0xf4>)
  400986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400988:	f003 0303 	and.w	r3, r3, #3
  40098c:	2b03      	cmp	r3, #3
  40098e:	d80e      	bhi.n	4009ae <SystemCoreClockUpdate+0x2a>
  400990:	e8df f003 	tbb	[pc, r3]
  400994:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400998:	4b38      	ldr	r3, [pc, #224]	; (400a7c <SystemCoreClockUpdate+0xf8>)
  40099a:	695b      	ldr	r3, [r3, #20]
  40099c:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4009a0:	bf14      	ite	ne
  4009a2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4009a6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4009aa:	4b35      	ldr	r3, [pc, #212]	; (400a80 <SystemCoreClockUpdate+0xfc>)
  4009ac:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4009ae:	4b32      	ldr	r3, [pc, #200]	; (400a78 <SystemCoreClockUpdate+0xf4>)
  4009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009b2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4009b6:	2b70      	cmp	r3, #112	; 0x70
  4009b8:	d055      	beq.n	400a66 <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4009ba:	4b2f      	ldr	r3, [pc, #188]	; (400a78 <SystemCoreClockUpdate+0xf4>)
  4009bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  4009be:	4930      	ldr	r1, [pc, #192]	; (400a80 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4009c0:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  4009c4:	680b      	ldr	r3, [r1, #0]
  4009c6:	40d3      	lsrs	r3, r2
  4009c8:	600b      	str	r3, [r1, #0]
  4009ca:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4009cc:	4b2a      	ldr	r3, [pc, #168]	; (400a78 <SystemCoreClockUpdate+0xf4>)
  4009ce:	6a1b      	ldr	r3, [r3, #32]
  4009d0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4009d4:	d003      	beq.n	4009de <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4009d6:	4a2b      	ldr	r2, [pc, #172]	; (400a84 <SystemCoreClockUpdate+0x100>)
  4009d8:	4b29      	ldr	r3, [pc, #164]	; (400a80 <SystemCoreClockUpdate+0xfc>)
  4009da:	601a      	str	r2, [r3, #0]
  4009dc:	e7e7      	b.n	4009ae <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4009de:	4a2a      	ldr	r2, [pc, #168]	; (400a88 <SystemCoreClockUpdate+0x104>)
  4009e0:	4b27      	ldr	r3, [pc, #156]	; (400a80 <SystemCoreClockUpdate+0xfc>)
  4009e2:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4009e4:	4b24      	ldr	r3, [pc, #144]	; (400a78 <SystemCoreClockUpdate+0xf4>)
  4009e6:	6a1b      	ldr	r3, [r3, #32]
  4009e8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4009ec:	2b10      	cmp	r3, #16
  4009ee:	d005      	beq.n	4009fc <SystemCoreClockUpdate+0x78>
  4009f0:	2b20      	cmp	r3, #32
  4009f2:	d1dc      	bne.n	4009ae <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4009f4:	4a23      	ldr	r2, [pc, #140]	; (400a84 <SystemCoreClockUpdate+0x100>)
  4009f6:	4b22      	ldr	r3, [pc, #136]	; (400a80 <SystemCoreClockUpdate+0xfc>)
  4009f8:	601a      	str	r2, [r3, #0]
			break;
  4009fa:	e7d8      	b.n	4009ae <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4009fc:	4a23      	ldr	r2, [pc, #140]	; (400a8c <SystemCoreClockUpdate+0x108>)
  4009fe:	4b20      	ldr	r3, [pc, #128]	; (400a80 <SystemCoreClockUpdate+0xfc>)
  400a00:	601a      	str	r2, [r3, #0]
			break;
  400a02:	e7d4      	b.n	4009ae <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400a04:	4b1c      	ldr	r3, [pc, #112]	; (400a78 <SystemCoreClockUpdate+0xf4>)
  400a06:	6a1b      	ldr	r3, [r3, #32]
  400a08:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400a0c:	d018      	beq.n	400a40 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400a0e:	4a1d      	ldr	r2, [pc, #116]	; (400a84 <SystemCoreClockUpdate+0x100>)
  400a10:	4b1b      	ldr	r3, [pc, #108]	; (400a80 <SystemCoreClockUpdate+0xfc>)
  400a12:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400a14:	4b18      	ldr	r3, [pc, #96]	; (400a78 <SystemCoreClockUpdate+0xf4>)
  400a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a18:	f003 0303 	and.w	r3, r3, #3
  400a1c:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400a1e:	4a16      	ldr	r2, [pc, #88]	; (400a78 <SystemCoreClockUpdate+0xf4>)
  400a20:	bf07      	ittee	eq
  400a22:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400a24:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400a26:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400a28:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  400a2a:	4815      	ldr	r0, [pc, #84]	; (400a80 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  400a2c:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400a30:	6803      	ldr	r3, [r0, #0]
  400a32:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  400a36:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400a38:	fbb3 f3f2 	udiv	r3, r3, r2
  400a3c:	6003      	str	r3, [r0, #0]
  400a3e:	e7b6      	b.n	4009ae <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400a40:	4a11      	ldr	r2, [pc, #68]	; (400a88 <SystemCoreClockUpdate+0x104>)
  400a42:	4b0f      	ldr	r3, [pc, #60]	; (400a80 <SystemCoreClockUpdate+0xfc>)
  400a44:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400a46:	4b0c      	ldr	r3, [pc, #48]	; (400a78 <SystemCoreClockUpdate+0xf4>)
  400a48:	6a1b      	ldr	r3, [r3, #32]
  400a4a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400a4e:	2b10      	cmp	r3, #16
  400a50:	d005      	beq.n	400a5e <SystemCoreClockUpdate+0xda>
  400a52:	2b20      	cmp	r3, #32
  400a54:	d1de      	bne.n	400a14 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400a56:	4a0b      	ldr	r2, [pc, #44]	; (400a84 <SystemCoreClockUpdate+0x100>)
  400a58:	4b09      	ldr	r3, [pc, #36]	; (400a80 <SystemCoreClockUpdate+0xfc>)
  400a5a:	601a      	str	r2, [r3, #0]
					break;
  400a5c:	e7da      	b.n	400a14 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400a5e:	4a0b      	ldr	r2, [pc, #44]	; (400a8c <SystemCoreClockUpdate+0x108>)
  400a60:	4b07      	ldr	r3, [pc, #28]	; (400a80 <SystemCoreClockUpdate+0xfc>)
  400a62:	601a      	str	r2, [r3, #0]
					break;
  400a64:	e7d6      	b.n	400a14 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  400a66:	4a06      	ldr	r2, [pc, #24]	; (400a80 <SystemCoreClockUpdate+0xfc>)
  400a68:	6813      	ldr	r3, [r2, #0]
  400a6a:	4909      	ldr	r1, [pc, #36]	; (400a90 <SystemCoreClockUpdate+0x10c>)
  400a6c:	fba1 1303 	umull	r1, r3, r1, r3
  400a70:	085b      	lsrs	r3, r3, #1
  400a72:	6013      	str	r3, [r2, #0]
  400a74:	4770      	bx	lr
  400a76:	bf00      	nop
  400a78:	400e0400 	.word	0x400e0400
  400a7c:	400e1410 	.word	0x400e1410
  400a80:	20000000 	.word	0x20000000
  400a84:	00b71b00 	.word	0x00b71b00
  400a88:	003d0900 	.word	0x003d0900
  400a8c:	007a1200 	.word	0x007a1200
  400a90:	aaaaaaab 	.word	0xaaaaaaab

00400a94 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400a94:	4b1a      	ldr	r3, [pc, #104]	; (400b00 <system_init_flash+0x6c>)
  400a96:	4298      	cmp	r0, r3
  400a98:	d914      	bls.n	400ac4 <system_init_flash+0x30>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400a9a:	4b1a      	ldr	r3, [pc, #104]	; (400b04 <system_init_flash+0x70>)
  400a9c:	4298      	cmp	r0, r3
  400a9e:	d919      	bls.n	400ad4 <system_init_flash+0x40>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400aa0:	4b19      	ldr	r3, [pc, #100]	; (400b08 <system_init_flash+0x74>)
  400aa2:	4298      	cmp	r0, r3
  400aa4:	d91d      	bls.n	400ae2 <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400aa6:	4b19      	ldr	r3, [pc, #100]	; (400b0c <system_init_flash+0x78>)
  400aa8:	4298      	cmp	r0, r3
  400aaa:	d921      	bls.n	400af0 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400aac:	4b18      	ldr	r3, [pc, #96]	; (400b10 <system_init_flash+0x7c>)
  400aae:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400ab0:	bf94      	ite	ls
  400ab2:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400ab6:	4b17      	ldrhi	r3, [pc, #92]	; (400b14 <system_init_flash+0x80>)
  400ab8:	4a17      	ldr	r2, [pc, #92]	; (400b18 <system_init_flash+0x84>)
  400aba:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400abc:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400ac0:	6013      	str	r3, [r2, #0]
  400ac2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400ac4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  400ac8:	4a13      	ldr	r2, [pc, #76]	; (400b18 <system_init_flash+0x84>)
  400aca:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400acc:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400ad0:	6013      	str	r3, [r2, #0]
  400ad2:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400ad4:	4b11      	ldr	r3, [pc, #68]	; (400b1c <system_init_flash+0x88>)
  400ad6:	4a10      	ldr	r2, [pc, #64]	; (400b18 <system_init_flash+0x84>)
  400ad8:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400ada:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400ade:	6013      	str	r3, [r2, #0]
  400ae0:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400ae2:	4b0f      	ldr	r3, [pc, #60]	; (400b20 <system_init_flash+0x8c>)
  400ae4:	4a0c      	ldr	r2, [pc, #48]	; (400b18 <system_init_flash+0x84>)
  400ae6:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400ae8:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400aec:	6013      	str	r3, [r2, #0]
  400aee:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400af0:	4b0c      	ldr	r3, [pc, #48]	; (400b24 <system_init_flash+0x90>)
  400af2:	4a09      	ldr	r2, [pc, #36]	; (400b18 <system_init_flash+0x84>)
  400af4:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400af6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400afa:	6013      	str	r3, [r2, #0]
  400afc:	4770      	bx	lr
  400afe:	bf00      	nop
  400b00:	01312cff 	.word	0x01312cff
  400b04:	026259ff 	.word	0x026259ff
  400b08:	039386ff 	.word	0x039386ff
  400b0c:	04c4b3ff 	.word	0x04c4b3ff
  400b10:	05f5e0ff 	.word	0x05f5e0ff
  400b14:	04000500 	.word	0x04000500
  400b18:	400e0a00 	.word	0x400e0a00
  400b1c:	04000100 	.word	0x04000100
  400b20:	04000200 	.word	0x04000200
  400b24:	04000300 	.word	0x04000300

00400b28 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400b28:	4b0a      	ldr	r3, [pc, #40]	; (400b54 <_sbrk+0x2c>)
  400b2a:	681b      	ldr	r3, [r3, #0]
  400b2c:	b153      	cbz	r3, 400b44 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400b2e:	4b09      	ldr	r3, [pc, #36]	; (400b54 <_sbrk+0x2c>)
  400b30:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400b32:	181a      	adds	r2, r3, r0
  400b34:	4908      	ldr	r1, [pc, #32]	; (400b58 <_sbrk+0x30>)
  400b36:	4291      	cmp	r1, r2
  400b38:	db08      	blt.n	400b4c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400b3a:	4610      	mov	r0, r2
  400b3c:	4a05      	ldr	r2, [pc, #20]	; (400b54 <_sbrk+0x2c>)
  400b3e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400b40:	4618      	mov	r0, r3
  400b42:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400b44:	4a05      	ldr	r2, [pc, #20]	; (400b5c <_sbrk+0x34>)
  400b46:	4b03      	ldr	r3, [pc, #12]	; (400b54 <_sbrk+0x2c>)
  400b48:	601a      	str	r2, [r3, #0]
  400b4a:	e7f0      	b.n	400b2e <_sbrk+0x6>
		return (caddr_t) -1;	
  400b4c:	f04f 30ff 	mov.w	r0, #4294967295
}
  400b50:	4770      	bx	lr
  400b52:	bf00      	nop
  400b54:	200008e4 	.word	0x200008e4
  400b58:	20027ffc 	.word	0x20027ffc
  400b5c:	20003958 	.word	0x20003958

00400b60 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400b60:	f04f 30ff 	mov.w	r0, #4294967295
  400b64:	4770      	bx	lr

00400b66 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400b66:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400b6a:	604b      	str	r3, [r1, #4]

	return 0;
}
  400b6c:	2000      	movs	r0, #0
  400b6e:	4770      	bx	lr

00400b70 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400b70:	2001      	movs	r0, #1
  400b72:	4770      	bx	lr

00400b74 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400b74:	2000      	movs	r0, #0
  400b76:	4770      	bx	lr

00400b78 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400b78:	b5f0      	push	{r4, r5, r6, r7, lr}
  400b7a:	b083      	sub	sp, #12
  400b7c:	4605      	mov	r5, r0
  400b7e:	460c      	mov	r4, r1
	uint32_t val = 0;
  400b80:	2300      	movs	r3, #0
  400b82:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400b84:	4b18      	ldr	r3, [pc, #96]	; (400be8 <usart_serial_getchar+0x70>)
  400b86:	4298      	cmp	r0, r3
  400b88:	d00a      	beq.n	400ba0 <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400b8a:	4b18      	ldr	r3, [pc, #96]	; (400bec <usart_serial_getchar+0x74>)
  400b8c:	4298      	cmp	r0, r3
  400b8e:	d00f      	beq.n	400bb0 <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400b90:	4b17      	ldr	r3, [pc, #92]	; (400bf0 <usart_serial_getchar+0x78>)
  400b92:	4298      	cmp	r0, r3
  400b94:	d014      	beq.n	400bc0 <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400b96:	4b17      	ldr	r3, [pc, #92]	; (400bf4 <usart_serial_getchar+0x7c>)
  400b98:	429d      	cmp	r5, r3
  400b9a:	d01b      	beq.n	400bd4 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400b9c:	b003      	add	sp, #12
  400b9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400ba0:	461f      	mov	r7, r3
  400ba2:	4e15      	ldr	r6, [pc, #84]	; (400bf8 <usart_serial_getchar+0x80>)
  400ba4:	4621      	mov	r1, r4
  400ba6:	4638      	mov	r0, r7
  400ba8:	47b0      	blx	r6
  400baa:	2800      	cmp	r0, #0
  400bac:	d1fa      	bne.n	400ba4 <usart_serial_getchar+0x2c>
  400bae:	e7f2      	b.n	400b96 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400bb0:	461e      	mov	r6, r3
  400bb2:	4d11      	ldr	r5, [pc, #68]	; (400bf8 <usart_serial_getchar+0x80>)
  400bb4:	4621      	mov	r1, r4
  400bb6:	4630      	mov	r0, r6
  400bb8:	47a8      	blx	r5
  400bba:	2800      	cmp	r0, #0
  400bbc:	d1fa      	bne.n	400bb4 <usart_serial_getchar+0x3c>
  400bbe:	e7ed      	b.n	400b9c <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  400bc0:	461e      	mov	r6, r3
  400bc2:	4d0e      	ldr	r5, [pc, #56]	; (400bfc <usart_serial_getchar+0x84>)
  400bc4:	a901      	add	r1, sp, #4
  400bc6:	4630      	mov	r0, r6
  400bc8:	47a8      	blx	r5
  400bca:	2800      	cmp	r0, #0
  400bcc:	d1fa      	bne.n	400bc4 <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  400bce:	9b01      	ldr	r3, [sp, #4]
  400bd0:	7023      	strb	r3, [r4, #0]
  400bd2:	e7e3      	b.n	400b9c <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  400bd4:	461e      	mov	r6, r3
  400bd6:	4d09      	ldr	r5, [pc, #36]	; (400bfc <usart_serial_getchar+0x84>)
  400bd8:	a901      	add	r1, sp, #4
  400bda:	4630      	mov	r0, r6
  400bdc:	47a8      	blx	r5
  400bde:	2800      	cmp	r0, #0
  400be0:	d1fa      	bne.n	400bd8 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  400be2:	9b01      	ldr	r3, [sp, #4]
  400be4:	7023      	strb	r3, [r4, #0]
}
  400be6:	e7d9      	b.n	400b9c <usart_serial_getchar+0x24>
  400be8:	400e0600 	.word	0x400e0600
  400bec:	400e0800 	.word	0x400e0800
  400bf0:	40024000 	.word	0x40024000
  400bf4:	40028000 	.word	0x40028000
  400bf8:	004008c3 	.word	0x004008c3
  400bfc:	00400815 	.word	0x00400815

00400c00 <usart_serial_putchar>:
{
  400c00:	b570      	push	{r4, r5, r6, lr}
  400c02:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  400c04:	4b18      	ldr	r3, [pc, #96]	; (400c68 <usart_serial_putchar+0x68>)
  400c06:	4298      	cmp	r0, r3
  400c08:	d00a      	beq.n	400c20 <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  400c0a:	4b18      	ldr	r3, [pc, #96]	; (400c6c <usart_serial_putchar+0x6c>)
  400c0c:	4298      	cmp	r0, r3
  400c0e:	d010      	beq.n	400c32 <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  400c10:	4b17      	ldr	r3, [pc, #92]	; (400c70 <usart_serial_putchar+0x70>)
  400c12:	4298      	cmp	r0, r3
  400c14:	d016      	beq.n	400c44 <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  400c16:	4b17      	ldr	r3, [pc, #92]	; (400c74 <usart_serial_putchar+0x74>)
  400c18:	4298      	cmp	r0, r3
  400c1a:	d01c      	beq.n	400c56 <usart_serial_putchar+0x56>
	return 0;
  400c1c:	2000      	movs	r0, #0
}
  400c1e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400c20:	461e      	mov	r6, r3
  400c22:	4d15      	ldr	r5, [pc, #84]	; (400c78 <usart_serial_putchar+0x78>)
  400c24:	4621      	mov	r1, r4
  400c26:	4630      	mov	r0, r6
  400c28:	47a8      	blx	r5
  400c2a:	2800      	cmp	r0, #0
  400c2c:	d1fa      	bne.n	400c24 <usart_serial_putchar+0x24>
		return 1;
  400c2e:	2001      	movs	r0, #1
  400c30:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400c32:	461e      	mov	r6, r3
  400c34:	4d10      	ldr	r5, [pc, #64]	; (400c78 <usart_serial_putchar+0x78>)
  400c36:	4621      	mov	r1, r4
  400c38:	4630      	mov	r0, r6
  400c3a:	47a8      	blx	r5
  400c3c:	2800      	cmp	r0, #0
  400c3e:	d1fa      	bne.n	400c36 <usart_serial_putchar+0x36>
		return 1;
  400c40:	2001      	movs	r0, #1
  400c42:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400c44:	461e      	mov	r6, r3
  400c46:	4d0d      	ldr	r5, [pc, #52]	; (400c7c <usart_serial_putchar+0x7c>)
  400c48:	4621      	mov	r1, r4
  400c4a:	4630      	mov	r0, r6
  400c4c:	47a8      	blx	r5
  400c4e:	2800      	cmp	r0, #0
  400c50:	d1fa      	bne.n	400c48 <usart_serial_putchar+0x48>
		return 1;
  400c52:	2001      	movs	r0, #1
  400c54:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400c56:	461e      	mov	r6, r3
  400c58:	4d08      	ldr	r5, [pc, #32]	; (400c7c <usart_serial_putchar+0x7c>)
  400c5a:	4621      	mov	r1, r4
  400c5c:	4630      	mov	r0, r6
  400c5e:	47a8      	blx	r5
  400c60:	2800      	cmp	r0, #0
  400c62:	d1fa      	bne.n	400c5a <usart_serial_putchar+0x5a>
		return 1;
  400c64:	2001      	movs	r0, #1
  400c66:	bd70      	pop	{r4, r5, r6, pc}
  400c68:	400e0600 	.word	0x400e0600
  400c6c:	400e0800 	.word	0x400e0800
  400c70:	40024000 	.word	0x40024000
  400c74:	40028000 	.word	0x40028000
  400c78:	004008b3 	.word	0x004008b3
  400c7c:	00400801 	.word	0x00400801

00400c80 <inicializacao_UART>:

#define LED_VERDE    IOPORT_CREATE_PIN(PIOA, 20)  //LED1
#define LED_AZUL     IOPORT_CREATE_PIN(PIOA, 19)  //LED0


void inicializacao_UART (){
  400c80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400c84:	b084      	sub	sp, #16
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400c86:	f8df 808c 	ldr.w	r8, [pc, #140]	; 400d14 <inicializacao_UART+0x94>
  400c8a:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400c8e:	4c16      	ldr	r4, [pc, #88]	; (400ce8 <inicializacao_UART+0x68>)
  400c90:	6823      	ldr	r3, [r4, #0]
  400c92:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400c94:	68a3      	ldr	r3, [r4, #8]
  400c96:	9303      	str	r3, [sp, #12]
  400c98:	2008      	movs	r0, #8
  400c9a:	4f14      	ldr	r7, [pc, #80]	; (400cec <inicializacao_UART+0x6c>)
  400c9c:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  400c9e:	4d14      	ldr	r5, [pc, #80]	; (400cf0 <inicializacao_UART+0x70>)
  400ca0:	a901      	add	r1, sp, #4
  400ca2:	4628      	mov	r0, r5
  400ca4:	4e13      	ldr	r6, [pc, #76]	; (400cf4 <inicializacao_UART+0x74>)
  400ca6:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400ca8:	4b13      	ldr	r3, [pc, #76]	; (400cf8 <inicializacao_UART+0x78>)
  400caa:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400cac:	4a13      	ldr	r2, [pc, #76]	; (400cfc <inicializacao_UART+0x7c>)
  400cae:	4b14      	ldr	r3, [pc, #80]	; (400d00 <inicializacao_UART+0x80>)
  400cb0:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400cb2:	4a14      	ldr	r2, [pc, #80]	; (400d04 <inicializacao_UART+0x84>)
  400cb4:	4b14      	ldr	r3, [pc, #80]	; (400d08 <inicializacao_UART+0x88>)
  400cb6:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400cb8:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400cbc:	6823      	ldr	r3, [r4, #0]
  400cbe:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400cc0:	68a3      	ldr	r3, [r4, #8]
  400cc2:	9303      	str	r3, [sp, #12]
  400cc4:	2008      	movs	r0, #8
  400cc6:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  400cc8:	a901      	add	r1, sp, #4
  400cca:	4628      	mov	r0, r5
  400ccc:	47b0      	blx	r6
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400cce:	4d0f      	ldr	r5, [pc, #60]	; (400d0c <inicializacao_UART+0x8c>)
  400cd0:	682b      	ldr	r3, [r5, #0]
  400cd2:	2100      	movs	r1, #0
  400cd4:	6898      	ldr	r0, [r3, #8]
  400cd6:	4c0e      	ldr	r4, [pc, #56]	; (400d10 <inicializacao_UART+0x90>)
  400cd8:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400cda:	682b      	ldr	r3, [r5, #0]
  400cdc:	2100      	movs	r1, #0
  400cde:	6858      	ldr	r0, [r3, #4]
  400ce0:	47a0      	blx	r4
		.stopbits = CONF_UART_STOP_BITS
	};
	
	usart_serial_init((Usart *)CONF_UART, &usart_options);
	stdio_serial_init((Usart *)CONF_UART, &usart_options);
}
  400ce2:	b004      	add	sp, #16
  400ce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400ce8:	20000004 	.word	0x20000004
  400cec:	004007ad 	.word	0x004007ad
  400cf0:	400e0600 	.word	0x400e0600
  400cf4:	0040087d 	.word	0x0040087d
  400cf8:	20000928 	.word	0x20000928
  400cfc:	00400c01 	.word	0x00400c01
  400d00:	20000924 	.word	0x20000924
  400d04:	00400b79 	.word	0x00400b79
  400d08:	2000091c 	.word	0x2000091c
  400d0c:	20000014 	.word	0x20000014
  400d10:	00400fcd 	.word	0x00400fcd
  400d14:	07270e00 	.word	0x07270e00

00400d18 <main>:


int main (void)
{
  400d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	unsigned char key;
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
  400d1a:	4b2e      	ldr	r3, [pc, #184]	; (400dd4 <main+0xbc>)
  400d1c:	4798      	blx	r3
	board_init();
  400d1e:	4b2e      	ldr	r3, [pc, #184]	; (400dd8 <main+0xc0>)
  400d20:	4798      	blx	r3
  400d22:	200b      	movs	r0, #11
  400d24:	4c2d      	ldr	r4, [pc, #180]	; (400ddc <main+0xc4>)
  400d26:	47a0      	blx	r4
  400d28:	200c      	movs	r0, #12
  400d2a:	47a0      	blx	r4
  400d2c:	200d      	movs	r0, #13
  400d2e:	47a0      	blx	r4
}

__always_inline static void arch_ioport_enable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400d30:	4b2b      	ldr	r3, [pc, #172]	; (400de0 <main+0xc8>)
  400d32:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400d36:	601a      	str	r2, [r3, #0]
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400d38:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d3a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400d3e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400d42:	601a      	str	r2, [r3, #0]
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400d44:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d46:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_dir(LED_VERDE,IOPORT_DIR_OUTPUT); // LED como sada
	ioport_enable_pin(LED_AZUL) ; // habilita led verde no PIO
	ioport_set_pin_dir(LED_AZUL,IOPORT_DIR_OUTPUT); // LED como sada
	
	
	inicializacao_UART();
  400d4a:	4b26      	ldr	r3, [pc, #152]	; (400de4 <main+0xcc>)
  400d4c:	4798      	blx	r3
	
	puts("1: Exibir menu novamente.\n\r 2: Ativar o LED AZUL \n\r 3: Desligar o LED AZUL \n\r 4: Ativar o LED VERDE \n\r 5: Desligar o LED VERDE \n\r");
  400d4e:	4826      	ldr	r0, [pc, #152]	; (400de8 <main+0xd0>)
  400d50:	4b26      	ldr	r3, [pc, #152]	; (400dec <main+0xd4>)
  400d52:	4798      	blx	r3
	
	while(1){
		//usart_serial_getchar(CONF_UART, &key);
		key = getchar();
  400d54:	4c26      	ldr	r4, [pc, #152]	; (400df0 <main+0xd8>)
  400d56:	4e27      	ldr	r6, [pc, #156]	; (400df4 <main+0xdc>)
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400d58:	4d21      	ldr	r5, [pc, #132]	; (400de0 <main+0xc8>)
  400d5a:	e006      	b.n	400d6a <main+0x52>
  400d5c:	6841      	ldr	r1, [r0, #4]
  400d5e:	47b0      	blx	r6
  400d60:	b2c0      	uxtb	r0, r0
  400d62:	e00e      	b.n	400d82 <main+0x6a>
		switch (key) {
			case '1':
				puts("1: Exibir menu novamente.\n\r 2: Ativar o LED AZUL \n\r 3: Desligar o LED AZUL \n\r 4: Ativar o LED VERDE \n\r 5: Desligar o LED VERDE \n\r");
  400d64:	4820      	ldr	r0, [pc, #128]	; (400de8 <main+0xd0>)
  400d66:	4b21      	ldr	r3, [pc, #132]	; (400dec <main+0xd4>)
  400d68:	4798      	blx	r3
		key = getchar();
  400d6a:	6820      	ldr	r0, [r4, #0]
  400d6c:	6842      	ldr	r2, [r0, #4]
  400d6e:	6853      	ldr	r3, [r2, #4]
  400d70:	3b01      	subs	r3, #1
  400d72:	6053      	str	r3, [r2, #4]
  400d74:	2b00      	cmp	r3, #0
  400d76:	dbf1      	blt.n	400d5c <main+0x44>
  400d78:	6842      	ldr	r2, [r0, #4]
  400d7a:	6813      	ldr	r3, [r2, #0]
  400d7c:	1c59      	adds	r1, r3, #1
  400d7e:	6011      	str	r1, [r2, #0]
  400d80:	7818      	ldrb	r0, [r3, #0]
		switch (key) {
  400d82:	3831      	subs	r0, #49	; 0x31
  400d84:	2804      	cmp	r0, #4
  400d86:	d81d      	bhi.n	400dc4 <main+0xac>
  400d88:	a301      	add	r3, pc, #4	; (adr r3, 400d90 <main+0x78>)
  400d8a:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
  400d8e:	bf00      	nop
  400d90:	00400d65 	.word	0x00400d65
  400d94:	00400da5 	.word	0x00400da5
  400d98:	00400dad 	.word	0x00400dad
  400d9c:	00400db5 	.word	0x00400db5
  400da0:	00400dbd 	.word	0x00400dbd
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400da4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400da8:	636b      	str	r3, [r5, #52]	; 0x34
  400daa:	e7de      	b.n	400d6a <main+0x52>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400dac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400db0:	632b      	str	r3, [r5, #48]	; 0x30
  400db2:	e7da      	b.n	400d6a <main+0x52>
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400db4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  400db8:	636b      	str	r3, [r5, #52]	; 0x34
  400dba:	e7d6      	b.n	400d6a <main+0x52>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400dbc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  400dc0:	632b      	str	r3, [r5, #48]	; 0x30
  400dc2:	e7d2      	b.n	400d6a <main+0x52>
			break;
			case '5':
				ioport_set_pin_level(LED_VERDE, 1);
			break;
			default:
				puts("Opo Invalida!\n\r");
  400dc4:	480c      	ldr	r0, [pc, #48]	; (400df8 <main+0xe0>)
  400dc6:	4f09      	ldr	r7, [pc, #36]	; (400dec <main+0xd4>)
  400dc8:	47b8      	blx	r7
				puts("\n\r");
  400dca:	480c      	ldr	r0, [pc, #48]	; (400dfc <main+0xe4>)
  400dcc:	47b8      	blx	r7
				puts("1: Exibir menu novamente.\n\r 2: Ativar o LED AZUL \n\r 3: Desligar o LED AZUL \n\r 4: Ativar o LED VERDE \n\r 5: Desligar o LED VERDE \n\r");
  400dce:	4806      	ldr	r0, [pc, #24]	; (400de8 <main+0xd0>)
  400dd0:	47b8      	blx	r7
  400dd2:	e7ca      	b.n	400d6a <main+0x52>
  400dd4:	00400139 	.word	0x00400139
  400dd8:	004001d9 	.word	0x004001d9
  400ddc:	004007ad 	.word	0x004007ad
  400de0:	400e0e00 	.word	0x400e0e00
  400de4:	00400c81 	.word	0x00400c81
  400de8:	00402cb8 	.word	0x00402cb8
  400dec:	00400f89 	.word	0x00400f89
  400df0:	20000014 	.word	0x20000014
  400df4:	00400f99 	.word	0x00400f99
  400df8:	00402d3c 	.word	0x00402d3c
  400dfc:	00402d50 	.word	0x00402d50

00400e00 <__libc_init_array>:
  400e00:	b570      	push	{r4, r5, r6, lr}
  400e02:	4e0f      	ldr	r6, [pc, #60]	; (400e40 <__libc_init_array+0x40>)
  400e04:	4d0f      	ldr	r5, [pc, #60]	; (400e44 <__libc_init_array+0x44>)
  400e06:	1b76      	subs	r6, r6, r5
  400e08:	10b6      	asrs	r6, r6, #2
  400e0a:	bf18      	it	ne
  400e0c:	2400      	movne	r4, #0
  400e0e:	d005      	beq.n	400e1c <__libc_init_array+0x1c>
  400e10:	3401      	adds	r4, #1
  400e12:	f855 3b04 	ldr.w	r3, [r5], #4
  400e16:	4798      	blx	r3
  400e18:	42a6      	cmp	r6, r4
  400e1a:	d1f9      	bne.n	400e10 <__libc_init_array+0x10>
  400e1c:	4e0a      	ldr	r6, [pc, #40]	; (400e48 <__libc_init_array+0x48>)
  400e1e:	4d0b      	ldr	r5, [pc, #44]	; (400e4c <__libc_init_array+0x4c>)
  400e20:	1b76      	subs	r6, r6, r5
  400e22:	f001 ff9b 	bl	402d5c <_init>
  400e26:	10b6      	asrs	r6, r6, #2
  400e28:	bf18      	it	ne
  400e2a:	2400      	movne	r4, #0
  400e2c:	d006      	beq.n	400e3c <__libc_init_array+0x3c>
  400e2e:	3401      	adds	r4, #1
  400e30:	f855 3b04 	ldr.w	r3, [r5], #4
  400e34:	4798      	blx	r3
  400e36:	42a6      	cmp	r6, r4
  400e38:	d1f9      	bne.n	400e2e <__libc_init_array+0x2e>
  400e3a:	bd70      	pop	{r4, r5, r6, pc}
  400e3c:	bd70      	pop	{r4, r5, r6, pc}
  400e3e:	bf00      	nop
  400e40:	00402d68 	.word	0x00402d68
  400e44:	00402d68 	.word	0x00402d68
  400e48:	00402d70 	.word	0x00402d70
  400e4c:	00402d68 	.word	0x00402d68

00400e50 <memset>:
  400e50:	b470      	push	{r4, r5, r6}
  400e52:	0786      	lsls	r6, r0, #30
  400e54:	d046      	beq.n	400ee4 <memset+0x94>
  400e56:	1e54      	subs	r4, r2, #1
  400e58:	2a00      	cmp	r2, #0
  400e5a:	d041      	beq.n	400ee0 <memset+0x90>
  400e5c:	b2ca      	uxtb	r2, r1
  400e5e:	4603      	mov	r3, r0
  400e60:	e002      	b.n	400e68 <memset+0x18>
  400e62:	f114 34ff 	adds.w	r4, r4, #4294967295
  400e66:	d33b      	bcc.n	400ee0 <memset+0x90>
  400e68:	f803 2b01 	strb.w	r2, [r3], #1
  400e6c:	079d      	lsls	r5, r3, #30
  400e6e:	d1f8      	bne.n	400e62 <memset+0x12>
  400e70:	2c03      	cmp	r4, #3
  400e72:	d92e      	bls.n	400ed2 <memset+0x82>
  400e74:	b2cd      	uxtb	r5, r1
  400e76:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  400e7a:	2c0f      	cmp	r4, #15
  400e7c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  400e80:	d919      	bls.n	400eb6 <memset+0x66>
  400e82:	f103 0210 	add.w	r2, r3, #16
  400e86:	4626      	mov	r6, r4
  400e88:	3e10      	subs	r6, #16
  400e8a:	2e0f      	cmp	r6, #15
  400e8c:	f842 5c10 	str.w	r5, [r2, #-16]
  400e90:	f842 5c0c 	str.w	r5, [r2, #-12]
  400e94:	f842 5c08 	str.w	r5, [r2, #-8]
  400e98:	f842 5c04 	str.w	r5, [r2, #-4]
  400e9c:	f102 0210 	add.w	r2, r2, #16
  400ea0:	d8f2      	bhi.n	400e88 <memset+0x38>
  400ea2:	f1a4 0210 	sub.w	r2, r4, #16
  400ea6:	f022 020f 	bic.w	r2, r2, #15
  400eaa:	f004 040f 	and.w	r4, r4, #15
  400eae:	3210      	adds	r2, #16
  400eb0:	2c03      	cmp	r4, #3
  400eb2:	4413      	add	r3, r2
  400eb4:	d90d      	bls.n	400ed2 <memset+0x82>
  400eb6:	461e      	mov	r6, r3
  400eb8:	4622      	mov	r2, r4
  400eba:	3a04      	subs	r2, #4
  400ebc:	2a03      	cmp	r2, #3
  400ebe:	f846 5b04 	str.w	r5, [r6], #4
  400ec2:	d8fa      	bhi.n	400eba <memset+0x6a>
  400ec4:	1f22      	subs	r2, r4, #4
  400ec6:	f022 0203 	bic.w	r2, r2, #3
  400eca:	3204      	adds	r2, #4
  400ecc:	4413      	add	r3, r2
  400ece:	f004 0403 	and.w	r4, r4, #3
  400ed2:	b12c      	cbz	r4, 400ee0 <memset+0x90>
  400ed4:	b2c9      	uxtb	r1, r1
  400ed6:	441c      	add	r4, r3
  400ed8:	f803 1b01 	strb.w	r1, [r3], #1
  400edc:	429c      	cmp	r4, r3
  400ede:	d1fb      	bne.n	400ed8 <memset+0x88>
  400ee0:	bc70      	pop	{r4, r5, r6}
  400ee2:	4770      	bx	lr
  400ee4:	4614      	mov	r4, r2
  400ee6:	4603      	mov	r3, r0
  400ee8:	e7c2      	b.n	400e70 <memset+0x20>
  400eea:	bf00      	nop

00400eec <_puts_r>:
  400eec:	b5f0      	push	{r4, r5, r6, r7, lr}
  400eee:	4605      	mov	r5, r0
  400ef0:	b089      	sub	sp, #36	; 0x24
  400ef2:	4608      	mov	r0, r1
  400ef4:	460c      	mov	r4, r1
  400ef6:	f000 f943 	bl	401180 <strlen>
  400efa:	6bab      	ldr	r3, [r5, #56]	; 0x38
  400efc:	4f21      	ldr	r7, [pc, #132]	; (400f84 <_puts_r+0x98>)
  400efe:	9404      	str	r4, [sp, #16]
  400f00:	2601      	movs	r6, #1
  400f02:	1c44      	adds	r4, r0, #1
  400f04:	a904      	add	r1, sp, #16
  400f06:	2202      	movs	r2, #2
  400f08:	9403      	str	r4, [sp, #12]
  400f0a:	9005      	str	r0, [sp, #20]
  400f0c:	68ac      	ldr	r4, [r5, #8]
  400f0e:	9706      	str	r7, [sp, #24]
  400f10:	9607      	str	r6, [sp, #28]
  400f12:	9101      	str	r1, [sp, #4]
  400f14:	9202      	str	r2, [sp, #8]
  400f16:	b353      	cbz	r3, 400f6e <_puts_r+0x82>
  400f18:	6e63      	ldr	r3, [r4, #100]	; 0x64
  400f1a:	f013 0f01 	tst.w	r3, #1
  400f1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  400f22:	b29a      	uxth	r2, r3
  400f24:	d101      	bne.n	400f2a <_puts_r+0x3e>
  400f26:	0590      	lsls	r0, r2, #22
  400f28:	d525      	bpl.n	400f76 <_puts_r+0x8a>
  400f2a:	0491      	lsls	r1, r2, #18
  400f2c:	d406      	bmi.n	400f3c <_puts_r+0x50>
  400f2e:	6e62      	ldr	r2, [r4, #100]	; 0x64
  400f30:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  400f34:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  400f38:	81a3      	strh	r3, [r4, #12]
  400f3a:	6662      	str	r2, [r4, #100]	; 0x64
  400f3c:	4628      	mov	r0, r5
  400f3e:	aa01      	add	r2, sp, #4
  400f40:	4621      	mov	r1, r4
  400f42:	f000 fc2d 	bl	4017a0 <__sfvwrite_r>
  400f46:	6e63      	ldr	r3, [r4, #100]	; 0x64
  400f48:	2800      	cmp	r0, #0
  400f4a:	bf0c      	ite	eq
  400f4c:	250a      	moveq	r5, #10
  400f4e:	f04f 35ff 	movne.w	r5, #4294967295
  400f52:	07da      	lsls	r2, r3, #31
  400f54:	d402      	bmi.n	400f5c <_puts_r+0x70>
  400f56:	89a3      	ldrh	r3, [r4, #12]
  400f58:	059b      	lsls	r3, r3, #22
  400f5a:	d502      	bpl.n	400f62 <_puts_r+0x76>
  400f5c:	4628      	mov	r0, r5
  400f5e:	b009      	add	sp, #36	; 0x24
  400f60:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400f62:	6da0      	ldr	r0, [r4, #88]	; 0x58
  400f64:	f000 fdea 	bl	401b3c <__retarget_lock_release_recursive>
  400f68:	4628      	mov	r0, r5
  400f6a:	b009      	add	sp, #36	; 0x24
  400f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400f6e:	4628      	mov	r0, r5
  400f70:	f000 fa8e 	bl	401490 <__sinit>
  400f74:	e7d0      	b.n	400f18 <_puts_r+0x2c>
  400f76:	6da0      	ldr	r0, [r4, #88]	; 0x58
  400f78:	f000 fdde 	bl	401b38 <__retarget_lock_acquire_recursive>
  400f7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  400f80:	b29a      	uxth	r2, r3
  400f82:	e7d2      	b.n	400f2a <_puts_r+0x3e>
  400f84:	00402d58 	.word	0x00402d58

00400f88 <puts>:
  400f88:	4b02      	ldr	r3, [pc, #8]	; (400f94 <puts+0xc>)
  400f8a:	4601      	mov	r1, r0
  400f8c:	6818      	ldr	r0, [r3, #0]
  400f8e:	f7ff bfad 	b.w	400eec <_puts_r>
  400f92:	bf00      	nop
  400f94:	20000014 	.word	0x20000014

00400f98 <__srget_r>:
  400f98:	b538      	push	{r3, r4, r5, lr}
  400f9a:	460c      	mov	r4, r1
  400f9c:	4605      	mov	r5, r0
  400f9e:	b108      	cbz	r0, 400fa4 <__srget_r+0xc>
  400fa0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  400fa2:	b163      	cbz	r3, 400fbe <__srget_r+0x26>
  400fa4:	4628      	mov	r0, r5
  400fa6:	4621      	mov	r1, r4
  400fa8:	f001 fc04 	bl	4027b4 <__srefill_r>
  400fac:	b950      	cbnz	r0, 400fc4 <__srget_r+0x2c>
  400fae:	e894 000c 	ldmia.w	r4, {r2, r3}
  400fb2:	3b01      	subs	r3, #1
  400fb4:	1c51      	adds	r1, r2, #1
  400fb6:	e884 000a 	stmia.w	r4, {r1, r3}
  400fba:	7810      	ldrb	r0, [r2, #0]
  400fbc:	bd38      	pop	{r3, r4, r5, pc}
  400fbe:	f000 fa67 	bl	401490 <__sinit>
  400fc2:	e7ef      	b.n	400fa4 <__srget_r+0xc>
  400fc4:	f04f 30ff 	mov.w	r0, #4294967295
  400fc8:	bd38      	pop	{r3, r4, r5, pc}
  400fca:	bf00      	nop

00400fcc <setbuf>:
  400fcc:	2900      	cmp	r1, #0
  400fce:	bf0c      	ite	eq
  400fd0:	2202      	moveq	r2, #2
  400fd2:	2200      	movne	r2, #0
  400fd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  400fd8:	f000 b800 	b.w	400fdc <setvbuf>

00400fdc <setvbuf>:
  400fdc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400fe0:	4c61      	ldr	r4, [pc, #388]	; (401168 <setvbuf+0x18c>)
  400fe2:	6825      	ldr	r5, [r4, #0]
  400fe4:	b083      	sub	sp, #12
  400fe6:	4604      	mov	r4, r0
  400fe8:	460f      	mov	r7, r1
  400fea:	4690      	mov	r8, r2
  400fec:	461e      	mov	r6, r3
  400fee:	b115      	cbz	r5, 400ff6 <setvbuf+0x1a>
  400ff0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  400ff2:	2b00      	cmp	r3, #0
  400ff4:	d064      	beq.n	4010c0 <setvbuf+0xe4>
  400ff6:	f1b8 0f02 	cmp.w	r8, #2
  400ffa:	d006      	beq.n	40100a <setvbuf+0x2e>
  400ffc:	f1b8 0f01 	cmp.w	r8, #1
  401000:	f200 809f 	bhi.w	401142 <setvbuf+0x166>
  401004:	2e00      	cmp	r6, #0
  401006:	f2c0 809c 	blt.w	401142 <setvbuf+0x166>
  40100a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40100c:	07d8      	lsls	r0, r3, #31
  40100e:	d534      	bpl.n	40107a <setvbuf+0x9e>
  401010:	4621      	mov	r1, r4
  401012:	4628      	mov	r0, r5
  401014:	f000 f9d2 	bl	4013bc <_fflush_r>
  401018:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40101a:	b141      	cbz	r1, 40102e <setvbuf+0x52>
  40101c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401020:	4299      	cmp	r1, r3
  401022:	d002      	beq.n	40102a <setvbuf+0x4e>
  401024:	4628      	mov	r0, r5
  401026:	f000 fad5 	bl	4015d4 <_free_r>
  40102a:	2300      	movs	r3, #0
  40102c:	6323      	str	r3, [r4, #48]	; 0x30
  40102e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401032:	2200      	movs	r2, #0
  401034:	61a2      	str	r2, [r4, #24]
  401036:	6062      	str	r2, [r4, #4]
  401038:	061a      	lsls	r2, r3, #24
  40103a:	d43a      	bmi.n	4010b2 <setvbuf+0xd6>
  40103c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401040:	f023 0303 	bic.w	r3, r3, #3
  401044:	f1b8 0f02 	cmp.w	r8, #2
  401048:	81a3      	strh	r3, [r4, #12]
  40104a:	d01d      	beq.n	401088 <setvbuf+0xac>
  40104c:	ab01      	add	r3, sp, #4
  40104e:	466a      	mov	r2, sp
  401050:	4621      	mov	r1, r4
  401052:	4628      	mov	r0, r5
  401054:	f000 fd74 	bl	401b40 <__swhatbuf_r>
  401058:	89a3      	ldrh	r3, [r4, #12]
  40105a:	4318      	orrs	r0, r3
  40105c:	81a0      	strh	r0, [r4, #12]
  40105e:	2e00      	cmp	r6, #0
  401060:	d132      	bne.n	4010c8 <setvbuf+0xec>
  401062:	9e00      	ldr	r6, [sp, #0]
  401064:	4630      	mov	r0, r6
  401066:	f000 fde3 	bl	401c30 <malloc>
  40106a:	4607      	mov	r7, r0
  40106c:	2800      	cmp	r0, #0
  40106e:	d06b      	beq.n	401148 <setvbuf+0x16c>
  401070:	89a3      	ldrh	r3, [r4, #12]
  401072:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401076:	81a3      	strh	r3, [r4, #12]
  401078:	e028      	b.n	4010cc <setvbuf+0xf0>
  40107a:	89a3      	ldrh	r3, [r4, #12]
  40107c:	0599      	lsls	r1, r3, #22
  40107e:	d4c7      	bmi.n	401010 <setvbuf+0x34>
  401080:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401082:	f000 fd59 	bl	401b38 <__retarget_lock_acquire_recursive>
  401086:	e7c3      	b.n	401010 <setvbuf+0x34>
  401088:	2500      	movs	r5, #0
  40108a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40108c:	2600      	movs	r6, #0
  40108e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401092:	f043 0302 	orr.w	r3, r3, #2
  401096:	2001      	movs	r0, #1
  401098:	60a6      	str	r6, [r4, #8]
  40109a:	07ce      	lsls	r6, r1, #31
  40109c:	81a3      	strh	r3, [r4, #12]
  40109e:	6022      	str	r2, [r4, #0]
  4010a0:	6122      	str	r2, [r4, #16]
  4010a2:	6160      	str	r0, [r4, #20]
  4010a4:	d401      	bmi.n	4010aa <setvbuf+0xce>
  4010a6:	0598      	lsls	r0, r3, #22
  4010a8:	d53e      	bpl.n	401128 <setvbuf+0x14c>
  4010aa:	4628      	mov	r0, r5
  4010ac:	b003      	add	sp, #12
  4010ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4010b2:	6921      	ldr	r1, [r4, #16]
  4010b4:	4628      	mov	r0, r5
  4010b6:	f000 fa8d 	bl	4015d4 <_free_r>
  4010ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4010be:	e7bd      	b.n	40103c <setvbuf+0x60>
  4010c0:	4628      	mov	r0, r5
  4010c2:	f000 f9e5 	bl	401490 <__sinit>
  4010c6:	e796      	b.n	400ff6 <setvbuf+0x1a>
  4010c8:	2f00      	cmp	r7, #0
  4010ca:	d0cb      	beq.n	401064 <setvbuf+0x88>
  4010cc:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4010ce:	2b00      	cmp	r3, #0
  4010d0:	d033      	beq.n	40113a <setvbuf+0x15e>
  4010d2:	9b00      	ldr	r3, [sp, #0]
  4010d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4010d8:	6027      	str	r7, [r4, #0]
  4010da:	429e      	cmp	r6, r3
  4010dc:	bf1c      	itt	ne
  4010de:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  4010e2:	81a2      	strhne	r2, [r4, #12]
  4010e4:	f1b8 0f01 	cmp.w	r8, #1
  4010e8:	bf04      	itt	eq
  4010ea:	f042 0201 	orreq.w	r2, r2, #1
  4010ee:	81a2      	strheq	r2, [r4, #12]
  4010f0:	b292      	uxth	r2, r2
  4010f2:	f012 0308 	ands.w	r3, r2, #8
  4010f6:	6127      	str	r7, [r4, #16]
  4010f8:	6166      	str	r6, [r4, #20]
  4010fa:	d00e      	beq.n	40111a <setvbuf+0x13e>
  4010fc:	07d1      	lsls	r1, r2, #31
  4010fe:	d51a      	bpl.n	401136 <setvbuf+0x15a>
  401100:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401102:	4276      	negs	r6, r6
  401104:	2300      	movs	r3, #0
  401106:	f015 0501 	ands.w	r5, r5, #1
  40110a:	61a6      	str	r6, [r4, #24]
  40110c:	60a3      	str	r3, [r4, #8]
  40110e:	d009      	beq.n	401124 <setvbuf+0x148>
  401110:	2500      	movs	r5, #0
  401112:	4628      	mov	r0, r5
  401114:	b003      	add	sp, #12
  401116:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40111a:	60a3      	str	r3, [r4, #8]
  40111c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40111e:	f015 0501 	ands.w	r5, r5, #1
  401122:	d1f5      	bne.n	401110 <setvbuf+0x134>
  401124:	0593      	lsls	r3, r2, #22
  401126:	d4c0      	bmi.n	4010aa <setvbuf+0xce>
  401128:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40112a:	f000 fd07 	bl	401b3c <__retarget_lock_release_recursive>
  40112e:	4628      	mov	r0, r5
  401130:	b003      	add	sp, #12
  401132:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401136:	60a6      	str	r6, [r4, #8]
  401138:	e7f0      	b.n	40111c <setvbuf+0x140>
  40113a:	4628      	mov	r0, r5
  40113c:	f000 f9a8 	bl	401490 <__sinit>
  401140:	e7c7      	b.n	4010d2 <setvbuf+0xf6>
  401142:	f04f 35ff 	mov.w	r5, #4294967295
  401146:	e7b0      	b.n	4010aa <setvbuf+0xce>
  401148:	f8dd 9000 	ldr.w	r9, [sp]
  40114c:	45b1      	cmp	r9, r6
  40114e:	d004      	beq.n	40115a <setvbuf+0x17e>
  401150:	4648      	mov	r0, r9
  401152:	f000 fd6d 	bl	401c30 <malloc>
  401156:	4607      	mov	r7, r0
  401158:	b920      	cbnz	r0, 401164 <setvbuf+0x188>
  40115a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40115e:	f04f 35ff 	mov.w	r5, #4294967295
  401162:	e792      	b.n	40108a <setvbuf+0xae>
  401164:	464e      	mov	r6, r9
  401166:	e783      	b.n	401070 <setvbuf+0x94>
  401168:	20000014 	.word	0x20000014
	...

00401180 <strlen>:
  401180:	f890 f000 	pld	[r0]
  401184:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401188:	f020 0107 	bic.w	r1, r0, #7
  40118c:	f06f 0c00 	mvn.w	ip, #0
  401190:	f010 0407 	ands.w	r4, r0, #7
  401194:	f891 f020 	pld	[r1, #32]
  401198:	f040 8049 	bne.w	40122e <strlen+0xae>
  40119c:	f04f 0400 	mov.w	r4, #0
  4011a0:	f06f 0007 	mvn.w	r0, #7
  4011a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4011a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4011ac:	f100 0008 	add.w	r0, r0, #8
  4011b0:	fa82 f24c 	uadd8	r2, r2, ip
  4011b4:	faa4 f28c 	sel	r2, r4, ip
  4011b8:	fa83 f34c 	uadd8	r3, r3, ip
  4011bc:	faa2 f38c 	sel	r3, r2, ip
  4011c0:	bb4b      	cbnz	r3, 401216 <strlen+0x96>
  4011c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4011c6:	fa82 f24c 	uadd8	r2, r2, ip
  4011ca:	f100 0008 	add.w	r0, r0, #8
  4011ce:	faa4 f28c 	sel	r2, r4, ip
  4011d2:	fa83 f34c 	uadd8	r3, r3, ip
  4011d6:	faa2 f38c 	sel	r3, r2, ip
  4011da:	b9e3      	cbnz	r3, 401216 <strlen+0x96>
  4011dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4011e0:	fa82 f24c 	uadd8	r2, r2, ip
  4011e4:	f100 0008 	add.w	r0, r0, #8
  4011e8:	faa4 f28c 	sel	r2, r4, ip
  4011ec:	fa83 f34c 	uadd8	r3, r3, ip
  4011f0:	faa2 f38c 	sel	r3, r2, ip
  4011f4:	b97b      	cbnz	r3, 401216 <strlen+0x96>
  4011f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4011fa:	f101 0120 	add.w	r1, r1, #32
  4011fe:	fa82 f24c 	uadd8	r2, r2, ip
  401202:	f100 0008 	add.w	r0, r0, #8
  401206:	faa4 f28c 	sel	r2, r4, ip
  40120a:	fa83 f34c 	uadd8	r3, r3, ip
  40120e:	faa2 f38c 	sel	r3, r2, ip
  401212:	2b00      	cmp	r3, #0
  401214:	d0c6      	beq.n	4011a4 <strlen+0x24>
  401216:	2a00      	cmp	r2, #0
  401218:	bf04      	itt	eq
  40121a:	3004      	addeq	r0, #4
  40121c:	461a      	moveq	r2, r3
  40121e:	ba12      	rev	r2, r2
  401220:	fab2 f282 	clz	r2, r2
  401224:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401228:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40122c:	4770      	bx	lr
  40122e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401232:	f004 0503 	and.w	r5, r4, #3
  401236:	f1c4 0000 	rsb	r0, r4, #0
  40123a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40123e:	f014 0f04 	tst.w	r4, #4
  401242:	f891 f040 	pld	[r1, #64]	; 0x40
  401246:	fa0c f505 	lsl.w	r5, ip, r5
  40124a:	ea62 0205 	orn	r2, r2, r5
  40124e:	bf1c      	itt	ne
  401250:	ea63 0305 	ornne	r3, r3, r5
  401254:	4662      	movne	r2, ip
  401256:	f04f 0400 	mov.w	r4, #0
  40125a:	e7a9      	b.n	4011b0 <strlen+0x30>

0040125c <register_fini>:
  40125c:	4b02      	ldr	r3, [pc, #8]	; (401268 <register_fini+0xc>)
  40125e:	b113      	cbz	r3, 401266 <register_fini+0xa>
  401260:	4802      	ldr	r0, [pc, #8]	; (40126c <register_fini+0x10>)
  401262:	f000 b805 	b.w	401270 <atexit>
  401266:	4770      	bx	lr
  401268:	00000000 	.word	0x00000000
  40126c:	00401501 	.word	0x00401501

00401270 <atexit>:
  401270:	2300      	movs	r3, #0
  401272:	4601      	mov	r1, r0
  401274:	461a      	mov	r2, r3
  401276:	4618      	mov	r0, r3
  401278:	f001 bbf6 	b.w	402a68 <__register_exitproc>

0040127c <__sflush_r>:
  40127c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  401280:	b29a      	uxth	r2, r3
  401282:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401286:	460d      	mov	r5, r1
  401288:	0711      	lsls	r1, r2, #28
  40128a:	4680      	mov	r8, r0
  40128c:	d43a      	bmi.n	401304 <__sflush_r+0x88>
  40128e:	686a      	ldr	r2, [r5, #4]
  401290:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  401294:	2a00      	cmp	r2, #0
  401296:	81ab      	strh	r3, [r5, #12]
  401298:	dd6f      	ble.n	40137a <__sflush_r+0xfe>
  40129a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40129c:	2c00      	cmp	r4, #0
  40129e:	d049      	beq.n	401334 <__sflush_r+0xb8>
  4012a0:	2200      	movs	r2, #0
  4012a2:	b29b      	uxth	r3, r3
  4012a4:	f8d8 6000 	ldr.w	r6, [r8]
  4012a8:	f8c8 2000 	str.w	r2, [r8]
  4012ac:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4012b0:	d067      	beq.n	401382 <__sflush_r+0x106>
  4012b2:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4012b4:	075f      	lsls	r7, r3, #29
  4012b6:	d505      	bpl.n	4012c4 <__sflush_r+0x48>
  4012b8:	6869      	ldr	r1, [r5, #4]
  4012ba:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4012bc:	1a52      	subs	r2, r2, r1
  4012be:	b10b      	cbz	r3, 4012c4 <__sflush_r+0x48>
  4012c0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4012c2:	1ad2      	subs	r2, r2, r3
  4012c4:	2300      	movs	r3, #0
  4012c6:	69e9      	ldr	r1, [r5, #28]
  4012c8:	4640      	mov	r0, r8
  4012ca:	47a0      	blx	r4
  4012cc:	1c44      	adds	r4, r0, #1
  4012ce:	d03c      	beq.n	40134a <__sflush_r+0xce>
  4012d0:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4012d4:	692a      	ldr	r2, [r5, #16]
  4012d6:	602a      	str	r2, [r5, #0]
  4012d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4012dc:	2200      	movs	r2, #0
  4012de:	81ab      	strh	r3, [r5, #12]
  4012e0:	04db      	lsls	r3, r3, #19
  4012e2:	606a      	str	r2, [r5, #4]
  4012e4:	d447      	bmi.n	401376 <__sflush_r+0xfa>
  4012e6:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4012e8:	f8c8 6000 	str.w	r6, [r8]
  4012ec:	b311      	cbz	r1, 401334 <__sflush_r+0xb8>
  4012ee:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4012f2:	4299      	cmp	r1, r3
  4012f4:	d002      	beq.n	4012fc <__sflush_r+0x80>
  4012f6:	4640      	mov	r0, r8
  4012f8:	f000 f96c 	bl	4015d4 <_free_r>
  4012fc:	2000      	movs	r0, #0
  4012fe:	6328      	str	r0, [r5, #48]	; 0x30
  401300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401304:	692e      	ldr	r6, [r5, #16]
  401306:	b1ae      	cbz	r6, 401334 <__sflush_r+0xb8>
  401308:	682c      	ldr	r4, [r5, #0]
  40130a:	602e      	str	r6, [r5, #0]
  40130c:	0791      	lsls	r1, r2, #30
  40130e:	bf0c      	ite	eq
  401310:	696b      	ldreq	r3, [r5, #20]
  401312:	2300      	movne	r3, #0
  401314:	1ba4      	subs	r4, r4, r6
  401316:	60ab      	str	r3, [r5, #8]
  401318:	e00a      	b.n	401330 <__sflush_r+0xb4>
  40131a:	4623      	mov	r3, r4
  40131c:	4632      	mov	r2, r6
  40131e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  401320:	69e9      	ldr	r1, [r5, #28]
  401322:	4640      	mov	r0, r8
  401324:	47b8      	blx	r7
  401326:	2800      	cmp	r0, #0
  401328:	eba4 0400 	sub.w	r4, r4, r0
  40132c:	4406      	add	r6, r0
  40132e:	dd04      	ble.n	40133a <__sflush_r+0xbe>
  401330:	2c00      	cmp	r4, #0
  401332:	dcf2      	bgt.n	40131a <__sflush_r+0x9e>
  401334:	2000      	movs	r0, #0
  401336:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40133a:	89ab      	ldrh	r3, [r5, #12]
  40133c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401340:	81ab      	strh	r3, [r5, #12]
  401342:	f04f 30ff 	mov.w	r0, #4294967295
  401346:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40134a:	f8d8 4000 	ldr.w	r4, [r8]
  40134e:	2c1d      	cmp	r4, #29
  401350:	d8f3      	bhi.n	40133a <__sflush_r+0xbe>
  401352:	4b19      	ldr	r3, [pc, #100]	; (4013b8 <__sflush_r+0x13c>)
  401354:	40e3      	lsrs	r3, r4
  401356:	43db      	mvns	r3, r3
  401358:	f013 0301 	ands.w	r3, r3, #1
  40135c:	d1ed      	bne.n	40133a <__sflush_r+0xbe>
  40135e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  401362:	606b      	str	r3, [r5, #4]
  401364:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  401368:	6929      	ldr	r1, [r5, #16]
  40136a:	81ab      	strh	r3, [r5, #12]
  40136c:	04da      	lsls	r2, r3, #19
  40136e:	6029      	str	r1, [r5, #0]
  401370:	d5b9      	bpl.n	4012e6 <__sflush_r+0x6a>
  401372:	2c00      	cmp	r4, #0
  401374:	d1b7      	bne.n	4012e6 <__sflush_r+0x6a>
  401376:	6528      	str	r0, [r5, #80]	; 0x50
  401378:	e7b5      	b.n	4012e6 <__sflush_r+0x6a>
  40137a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40137c:	2a00      	cmp	r2, #0
  40137e:	dc8c      	bgt.n	40129a <__sflush_r+0x1e>
  401380:	e7d8      	b.n	401334 <__sflush_r+0xb8>
  401382:	2301      	movs	r3, #1
  401384:	69e9      	ldr	r1, [r5, #28]
  401386:	4640      	mov	r0, r8
  401388:	47a0      	blx	r4
  40138a:	1c43      	adds	r3, r0, #1
  40138c:	4602      	mov	r2, r0
  40138e:	d002      	beq.n	401396 <__sflush_r+0x11a>
  401390:	89ab      	ldrh	r3, [r5, #12]
  401392:	6aac      	ldr	r4, [r5, #40]	; 0x28
  401394:	e78e      	b.n	4012b4 <__sflush_r+0x38>
  401396:	f8d8 3000 	ldr.w	r3, [r8]
  40139a:	2b00      	cmp	r3, #0
  40139c:	d0f8      	beq.n	401390 <__sflush_r+0x114>
  40139e:	2b1d      	cmp	r3, #29
  4013a0:	d001      	beq.n	4013a6 <__sflush_r+0x12a>
  4013a2:	2b16      	cmp	r3, #22
  4013a4:	d102      	bne.n	4013ac <__sflush_r+0x130>
  4013a6:	f8c8 6000 	str.w	r6, [r8]
  4013aa:	e7c3      	b.n	401334 <__sflush_r+0xb8>
  4013ac:	89ab      	ldrh	r3, [r5, #12]
  4013ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4013b2:	81ab      	strh	r3, [r5, #12]
  4013b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4013b8:	20400001 	.word	0x20400001

004013bc <_fflush_r>:
  4013bc:	b538      	push	{r3, r4, r5, lr}
  4013be:	460d      	mov	r5, r1
  4013c0:	4604      	mov	r4, r0
  4013c2:	b108      	cbz	r0, 4013c8 <_fflush_r+0xc>
  4013c4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4013c6:	b1bb      	cbz	r3, 4013f8 <_fflush_r+0x3c>
  4013c8:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4013cc:	b188      	cbz	r0, 4013f2 <_fflush_r+0x36>
  4013ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4013d0:	07db      	lsls	r3, r3, #31
  4013d2:	d401      	bmi.n	4013d8 <_fflush_r+0x1c>
  4013d4:	0581      	lsls	r1, r0, #22
  4013d6:	d517      	bpl.n	401408 <_fflush_r+0x4c>
  4013d8:	4620      	mov	r0, r4
  4013da:	4629      	mov	r1, r5
  4013dc:	f7ff ff4e 	bl	40127c <__sflush_r>
  4013e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4013e2:	07da      	lsls	r2, r3, #31
  4013e4:	4604      	mov	r4, r0
  4013e6:	d402      	bmi.n	4013ee <_fflush_r+0x32>
  4013e8:	89ab      	ldrh	r3, [r5, #12]
  4013ea:	059b      	lsls	r3, r3, #22
  4013ec:	d507      	bpl.n	4013fe <_fflush_r+0x42>
  4013ee:	4620      	mov	r0, r4
  4013f0:	bd38      	pop	{r3, r4, r5, pc}
  4013f2:	4604      	mov	r4, r0
  4013f4:	4620      	mov	r0, r4
  4013f6:	bd38      	pop	{r3, r4, r5, pc}
  4013f8:	f000 f84a 	bl	401490 <__sinit>
  4013fc:	e7e4      	b.n	4013c8 <_fflush_r+0xc>
  4013fe:	6da8      	ldr	r0, [r5, #88]	; 0x58
  401400:	f000 fb9c 	bl	401b3c <__retarget_lock_release_recursive>
  401404:	4620      	mov	r0, r4
  401406:	bd38      	pop	{r3, r4, r5, pc}
  401408:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40140a:	f000 fb95 	bl	401b38 <__retarget_lock_acquire_recursive>
  40140e:	e7e3      	b.n	4013d8 <_fflush_r+0x1c>

00401410 <fflush>:
  401410:	b120      	cbz	r0, 40141c <fflush+0xc>
  401412:	4b05      	ldr	r3, [pc, #20]	; (401428 <fflush+0x18>)
  401414:	4601      	mov	r1, r0
  401416:	6818      	ldr	r0, [r3, #0]
  401418:	f7ff bfd0 	b.w	4013bc <_fflush_r>
  40141c:	4b03      	ldr	r3, [pc, #12]	; (40142c <fflush+0x1c>)
  40141e:	4904      	ldr	r1, [pc, #16]	; (401430 <fflush+0x20>)
  401420:	6818      	ldr	r0, [r3, #0]
  401422:	f000 bb5b 	b.w	401adc <_fwalk_reent>
  401426:	bf00      	nop
  401428:	20000014 	.word	0x20000014
  40142c:	00402d54 	.word	0x00402d54
  401430:	004013bd 	.word	0x004013bd

00401434 <_cleanup_r>:
  401434:	4901      	ldr	r1, [pc, #4]	; (40143c <_cleanup_r+0x8>)
  401436:	f000 bb51 	b.w	401adc <_fwalk_reent>
  40143a:	bf00      	nop
  40143c:	00402b51 	.word	0x00402b51

00401440 <std.isra.0>:
  401440:	b510      	push	{r4, lr}
  401442:	2300      	movs	r3, #0
  401444:	4604      	mov	r4, r0
  401446:	8181      	strh	r1, [r0, #12]
  401448:	81c2      	strh	r2, [r0, #14]
  40144a:	6003      	str	r3, [r0, #0]
  40144c:	6043      	str	r3, [r0, #4]
  40144e:	6083      	str	r3, [r0, #8]
  401450:	6643      	str	r3, [r0, #100]	; 0x64
  401452:	6103      	str	r3, [r0, #16]
  401454:	6143      	str	r3, [r0, #20]
  401456:	6183      	str	r3, [r0, #24]
  401458:	4619      	mov	r1, r3
  40145a:	2208      	movs	r2, #8
  40145c:	305c      	adds	r0, #92	; 0x5c
  40145e:	f7ff fcf7 	bl	400e50 <memset>
  401462:	4807      	ldr	r0, [pc, #28]	; (401480 <std.isra.0+0x40>)
  401464:	4907      	ldr	r1, [pc, #28]	; (401484 <std.isra.0+0x44>)
  401466:	4a08      	ldr	r2, [pc, #32]	; (401488 <std.isra.0+0x48>)
  401468:	4b08      	ldr	r3, [pc, #32]	; (40148c <std.isra.0+0x4c>)
  40146a:	6220      	str	r0, [r4, #32]
  40146c:	61e4      	str	r4, [r4, #28]
  40146e:	6261      	str	r1, [r4, #36]	; 0x24
  401470:	62a2      	str	r2, [r4, #40]	; 0x28
  401472:	62e3      	str	r3, [r4, #44]	; 0x2c
  401474:	f104 0058 	add.w	r0, r4, #88	; 0x58
  401478:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40147c:	f000 bb58 	b.w	401b30 <__retarget_lock_init_recursive>
  401480:	004028ed 	.word	0x004028ed
  401484:	00402911 	.word	0x00402911
  401488:	0040294d 	.word	0x0040294d
  40148c:	0040296d 	.word	0x0040296d

00401490 <__sinit>:
  401490:	b510      	push	{r4, lr}
  401492:	4604      	mov	r4, r0
  401494:	4812      	ldr	r0, [pc, #72]	; (4014e0 <__sinit+0x50>)
  401496:	f000 fb4f 	bl	401b38 <__retarget_lock_acquire_recursive>
  40149a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40149c:	b9d2      	cbnz	r2, 4014d4 <__sinit+0x44>
  40149e:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4014a2:	4810      	ldr	r0, [pc, #64]	; (4014e4 <__sinit+0x54>)
  4014a4:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4014a8:	2103      	movs	r1, #3
  4014aa:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4014ae:	63e0      	str	r0, [r4, #60]	; 0x3c
  4014b0:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4014b4:	6860      	ldr	r0, [r4, #4]
  4014b6:	2104      	movs	r1, #4
  4014b8:	f7ff ffc2 	bl	401440 <std.isra.0>
  4014bc:	2201      	movs	r2, #1
  4014be:	2109      	movs	r1, #9
  4014c0:	68a0      	ldr	r0, [r4, #8]
  4014c2:	f7ff ffbd 	bl	401440 <std.isra.0>
  4014c6:	2202      	movs	r2, #2
  4014c8:	2112      	movs	r1, #18
  4014ca:	68e0      	ldr	r0, [r4, #12]
  4014cc:	f7ff ffb8 	bl	401440 <std.isra.0>
  4014d0:	2301      	movs	r3, #1
  4014d2:	63a3      	str	r3, [r4, #56]	; 0x38
  4014d4:	4802      	ldr	r0, [pc, #8]	; (4014e0 <__sinit+0x50>)
  4014d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4014da:	f000 bb2f 	b.w	401b3c <__retarget_lock_release_recursive>
  4014de:	bf00      	nop
  4014e0:	20000938 	.word	0x20000938
  4014e4:	00401435 	.word	0x00401435

004014e8 <__sfp_lock_acquire>:
  4014e8:	4801      	ldr	r0, [pc, #4]	; (4014f0 <__sfp_lock_acquire+0x8>)
  4014ea:	f000 bb25 	b.w	401b38 <__retarget_lock_acquire_recursive>
  4014ee:	bf00      	nop
  4014f0:	2000094c 	.word	0x2000094c

004014f4 <__sfp_lock_release>:
  4014f4:	4801      	ldr	r0, [pc, #4]	; (4014fc <__sfp_lock_release+0x8>)
  4014f6:	f000 bb21 	b.w	401b3c <__retarget_lock_release_recursive>
  4014fa:	bf00      	nop
  4014fc:	2000094c 	.word	0x2000094c

00401500 <__libc_fini_array>:
  401500:	b538      	push	{r3, r4, r5, lr}
  401502:	4c0a      	ldr	r4, [pc, #40]	; (40152c <__libc_fini_array+0x2c>)
  401504:	4d0a      	ldr	r5, [pc, #40]	; (401530 <__libc_fini_array+0x30>)
  401506:	1b64      	subs	r4, r4, r5
  401508:	10a4      	asrs	r4, r4, #2
  40150a:	d00a      	beq.n	401522 <__libc_fini_array+0x22>
  40150c:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  401510:	3b01      	subs	r3, #1
  401512:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  401516:	3c01      	subs	r4, #1
  401518:	f855 3904 	ldr.w	r3, [r5], #-4
  40151c:	4798      	blx	r3
  40151e:	2c00      	cmp	r4, #0
  401520:	d1f9      	bne.n	401516 <__libc_fini_array+0x16>
  401522:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401526:	f001 bc23 	b.w	402d70 <_fini>
  40152a:	bf00      	nop
  40152c:	00402d80 	.word	0x00402d80
  401530:	00402d7c 	.word	0x00402d7c

00401534 <_malloc_trim_r>:
  401534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401536:	4f24      	ldr	r7, [pc, #144]	; (4015c8 <_malloc_trim_r+0x94>)
  401538:	460c      	mov	r4, r1
  40153a:	4606      	mov	r6, r0
  40153c:	f000 ff7e 	bl	40243c <__malloc_lock>
  401540:	68bb      	ldr	r3, [r7, #8]
  401542:	685d      	ldr	r5, [r3, #4]
  401544:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  401548:	310f      	adds	r1, #15
  40154a:	f025 0503 	bic.w	r5, r5, #3
  40154e:	4429      	add	r1, r5
  401550:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  401554:	f021 010f 	bic.w	r1, r1, #15
  401558:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40155c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  401560:	db07      	blt.n	401572 <_malloc_trim_r+0x3e>
  401562:	2100      	movs	r1, #0
  401564:	4630      	mov	r0, r6
  401566:	f001 f9af 	bl	4028c8 <_sbrk_r>
  40156a:	68bb      	ldr	r3, [r7, #8]
  40156c:	442b      	add	r3, r5
  40156e:	4298      	cmp	r0, r3
  401570:	d004      	beq.n	40157c <_malloc_trim_r+0x48>
  401572:	4630      	mov	r0, r6
  401574:	f000 ff68 	bl	402448 <__malloc_unlock>
  401578:	2000      	movs	r0, #0
  40157a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40157c:	4261      	negs	r1, r4
  40157e:	4630      	mov	r0, r6
  401580:	f001 f9a2 	bl	4028c8 <_sbrk_r>
  401584:	3001      	adds	r0, #1
  401586:	d00d      	beq.n	4015a4 <_malloc_trim_r+0x70>
  401588:	4b10      	ldr	r3, [pc, #64]	; (4015cc <_malloc_trim_r+0x98>)
  40158a:	68ba      	ldr	r2, [r7, #8]
  40158c:	6819      	ldr	r1, [r3, #0]
  40158e:	1b2d      	subs	r5, r5, r4
  401590:	f045 0501 	orr.w	r5, r5, #1
  401594:	4630      	mov	r0, r6
  401596:	1b09      	subs	r1, r1, r4
  401598:	6055      	str	r5, [r2, #4]
  40159a:	6019      	str	r1, [r3, #0]
  40159c:	f000 ff54 	bl	402448 <__malloc_unlock>
  4015a0:	2001      	movs	r0, #1
  4015a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4015a4:	2100      	movs	r1, #0
  4015a6:	4630      	mov	r0, r6
  4015a8:	f001 f98e 	bl	4028c8 <_sbrk_r>
  4015ac:	68ba      	ldr	r2, [r7, #8]
  4015ae:	1a83      	subs	r3, r0, r2
  4015b0:	2b0f      	cmp	r3, #15
  4015b2:	ddde      	ble.n	401572 <_malloc_trim_r+0x3e>
  4015b4:	4c06      	ldr	r4, [pc, #24]	; (4015d0 <_malloc_trim_r+0x9c>)
  4015b6:	4905      	ldr	r1, [pc, #20]	; (4015cc <_malloc_trim_r+0x98>)
  4015b8:	6824      	ldr	r4, [r4, #0]
  4015ba:	f043 0301 	orr.w	r3, r3, #1
  4015be:	1b00      	subs	r0, r0, r4
  4015c0:	6053      	str	r3, [r2, #4]
  4015c2:	6008      	str	r0, [r1, #0]
  4015c4:	e7d5      	b.n	401572 <_malloc_trim_r+0x3e>
  4015c6:	bf00      	nop
  4015c8:	20000444 	.word	0x20000444
  4015cc:	200008e8 	.word	0x200008e8
  4015d0:	2000084c 	.word	0x2000084c

004015d4 <_free_r>:
  4015d4:	2900      	cmp	r1, #0
  4015d6:	d044      	beq.n	401662 <_free_r+0x8e>
  4015d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4015dc:	460d      	mov	r5, r1
  4015de:	4680      	mov	r8, r0
  4015e0:	f000 ff2c 	bl	40243c <__malloc_lock>
  4015e4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4015e8:	4969      	ldr	r1, [pc, #420]	; (401790 <_free_r+0x1bc>)
  4015ea:	f027 0301 	bic.w	r3, r7, #1
  4015ee:	f1a5 0408 	sub.w	r4, r5, #8
  4015f2:	18e2      	adds	r2, r4, r3
  4015f4:	688e      	ldr	r6, [r1, #8]
  4015f6:	6850      	ldr	r0, [r2, #4]
  4015f8:	42b2      	cmp	r2, r6
  4015fa:	f020 0003 	bic.w	r0, r0, #3
  4015fe:	d05e      	beq.n	4016be <_free_r+0xea>
  401600:	07fe      	lsls	r6, r7, #31
  401602:	6050      	str	r0, [r2, #4]
  401604:	d40b      	bmi.n	40161e <_free_r+0x4a>
  401606:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40160a:	1be4      	subs	r4, r4, r7
  40160c:	f101 0e08 	add.w	lr, r1, #8
  401610:	68a5      	ldr	r5, [r4, #8]
  401612:	4575      	cmp	r5, lr
  401614:	443b      	add	r3, r7
  401616:	d06d      	beq.n	4016f4 <_free_r+0x120>
  401618:	68e7      	ldr	r7, [r4, #12]
  40161a:	60ef      	str	r7, [r5, #12]
  40161c:	60bd      	str	r5, [r7, #8]
  40161e:	1815      	adds	r5, r2, r0
  401620:	686d      	ldr	r5, [r5, #4]
  401622:	07ed      	lsls	r5, r5, #31
  401624:	d53e      	bpl.n	4016a4 <_free_r+0xd0>
  401626:	f043 0201 	orr.w	r2, r3, #1
  40162a:	6062      	str	r2, [r4, #4]
  40162c:	50e3      	str	r3, [r4, r3]
  40162e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  401632:	d217      	bcs.n	401664 <_free_r+0x90>
  401634:	08db      	lsrs	r3, r3, #3
  401636:	1c58      	adds	r0, r3, #1
  401638:	109a      	asrs	r2, r3, #2
  40163a:	684d      	ldr	r5, [r1, #4]
  40163c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  401640:	60a7      	str	r7, [r4, #8]
  401642:	2301      	movs	r3, #1
  401644:	4093      	lsls	r3, r2
  401646:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40164a:	432b      	orrs	r3, r5
  40164c:	3a08      	subs	r2, #8
  40164e:	60e2      	str	r2, [r4, #12]
  401650:	604b      	str	r3, [r1, #4]
  401652:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  401656:	60fc      	str	r4, [r7, #12]
  401658:	4640      	mov	r0, r8
  40165a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40165e:	f000 bef3 	b.w	402448 <__malloc_unlock>
  401662:	4770      	bx	lr
  401664:	0a5a      	lsrs	r2, r3, #9
  401666:	2a04      	cmp	r2, #4
  401668:	d852      	bhi.n	401710 <_free_r+0x13c>
  40166a:	099a      	lsrs	r2, r3, #6
  40166c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  401670:	00ff      	lsls	r7, r7, #3
  401672:	f102 0538 	add.w	r5, r2, #56	; 0x38
  401676:	19c8      	adds	r0, r1, r7
  401678:	59ca      	ldr	r2, [r1, r7]
  40167a:	3808      	subs	r0, #8
  40167c:	4290      	cmp	r0, r2
  40167e:	d04f      	beq.n	401720 <_free_r+0x14c>
  401680:	6851      	ldr	r1, [r2, #4]
  401682:	f021 0103 	bic.w	r1, r1, #3
  401686:	428b      	cmp	r3, r1
  401688:	d232      	bcs.n	4016f0 <_free_r+0x11c>
  40168a:	6892      	ldr	r2, [r2, #8]
  40168c:	4290      	cmp	r0, r2
  40168e:	d1f7      	bne.n	401680 <_free_r+0xac>
  401690:	68c3      	ldr	r3, [r0, #12]
  401692:	60a0      	str	r0, [r4, #8]
  401694:	60e3      	str	r3, [r4, #12]
  401696:	609c      	str	r4, [r3, #8]
  401698:	60c4      	str	r4, [r0, #12]
  40169a:	4640      	mov	r0, r8
  40169c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4016a0:	f000 bed2 	b.w	402448 <__malloc_unlock>
  4016a4:	6895      	ldr	r5, [r2, #8]
  4016a6:	4f3b      	ldr	r7, [pc, #236]	; (401794 <_free_r+0x1c0>)
  4016a8:	42bd      	cmp	r5, r7
  4016aa:	4403      	add	r3, r0
  4016ac:	d040      	beq.n	401730 <_free_r+0x15c>
  4016ae:	68d0      	ldr	r0, [r2, #12]
  4016b0:	60e8      	str	r0, [r5, #12]
  4016b2:	f043 0201 	orr.w	r2, r3, #1
  4016b6:	6085      	str	r5, [r0, #8]
  4016b8:	6062      	str	r2, [r4, #4]
  4016ba:	50e3      	str	r3, [r4, r3]
  4016bc:	e7b7      	b.n	40162e <_free_r+0x5a>
  4016be:	07ff      	lsls	r7, r7, #31
  4016c0:	4403      	add	r3, r0
  4016c2:	d407      	bmi.n	4016d4 <_free_r+0x100>
  4016c4:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4016c8:	1aa4      	subs	r4, r4, r2
  4016ca:	4413      	add	r3, r2
  4016cc:	68a0      	ldr	r0, [r4, #8]
  4016ce:	68e2      	ldr	r2, [r4, #12]
  4016d0:	60c2      	str	r2, [r0, #12]
  4016d2:	6090      	str	r0, [r2, #8]
  4016d4:	4a30      	ldr	r2, [pc, #192]	; (401798 <_free_r+0x1c4>)
  4016d6:	6812      	ldr	r2, [r2, #0]
  4016d8:	f043 0001 	orr.w	r0, r3, #1
  4016dc:	4293      	cmp	r3, r2
  4016de:	6060      	str	r0, [r4, #4]
  4016e0:	608c      	str	r4, [r1, #8]
  4016e2:	d3b9      	bcc.n	401658 <_free_r+0x84>
  4016e4:	4b2d      	ldr	r3, [pc, #180]	; (40179c <_free_r+0x1c8>)
  4016e6:	4640      	mov	r0, r8
  4016e8:	6819      	ldr	r1, [r3, #0]
  4016ea:	f7ff ff23 	bl	401534 <_malloc_trim_r>
  4016ee:	e7b3      	b.n	401658 <_free_r+0x84>
  4016f0:	4610      	mov	r0, r2
  4016f2:	e7cd      	b.n	401690 <_free_r+0xbc>
  4016f4:	1811      	adds	r1, r2, r0
  4016f6:	6849      	ldr	r1, [r1, #4]
  4016f8:	07c9      	lsls	r1, r1, #31
  4016fa:	d444      	bmi.n	401786 <_free_r+0x1b2>
  4016fc:	6891      	ldr	r1, [r2, #8]
  4016fe:	68d2      	ldr	r2, [r2, #12]
  401700:	60ca      	str	r2, [r1, #12]
  401702:	4403      	add	r3, r0
  401704:	f043 0001 	orr.w	r0, r3, #1
  401708:	6091      	str	r1, [r2, #8]
  40170a:	6060      	str	r0, [r4, #4]
  40170c:	50e3      	str	r3, [r4, r3]
  40170e:	e7a3      	b.n	401658 <_free_r+0x84>
  401710:	2a14      	cmp	r2, #20
  401712:	d816      	bhi.n	401742 <_free_r+0x16e>
  401714:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  401718:	00ff      	lsls	r7, r7, #3
  40171a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40171e:	e7aa      	b.n	401676 <_free_r+0xa2>
  401720:	10aa      	asrs	r2, r5, #2
  401722:	2301      	movs	r3, #1
  401724:	684d      	ldr	r5, [r1, #4]
  401726:	4093      	lsls	r3, r2
  401728:	432b      	orrs	r3, r5
  40172a:	604b      	str	r3, [r1, #4]
  40172c:	4603      	mov	r3, r0
  40172e:	e7b0      	b.n	401692 <_free_r+0xbe>
  401730:	f043 0201 	orr.w	r2, r3, #1
  401734:	614c      	str	r4, [r1, #20]
  401736:	610c      	str	r4, [r1, #16]
  401738:	60e5      	str	r5, [r4, #12]
  40173a:	60a5      	str	r5, [r4, #8]
  40173c:	6062      	str	r2, [r4, #4]
  40173e:	50e3      	str	r3, [r4, r3]
  401740:	e78a      	b.n	401658 <_free_r+0x84>
  401742:	2a54      	cmp	r2, #84	; 0x54
  401744:	d806      	bhi.n	401754 <_free_r+0x180>
  401746:	0b1a      	lsrs	r2, r3, #12
  401748:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40174c:	00ff      	lsls	r7, r7, #3
  40174e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  401752:	e790      	b.n	401676 <_free_r+0xa2>
  401754:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  401758:	d806      	bhi.n	401768 <_free_r+0x194>
  40175a:	0bda      	lsrs	r2, r3, #15
  40175c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  401760:	00ff      	lsls	r7, r7, #3
  401762:	f102 0577 	add.w	r5, r2, #119	; 0x77
  401766:	e786      	b.n	401676 <_free_r+0xa2>
  401768:	f240 5054 	movw	r0, #1364	; 0x554
  40176c:	4282      	cmp	r2, r0
  40176e:	d806      	bhi.n	40177e <_free_r+0x1aa>
  401770:	0c9a      	lsrs	r2, r3, #18
  401772:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  401776:	00ff      	lsls	r7, r7, #3
  401778:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40177c:	e77b      	b.n	401676 <_free_r+0xa2>
  40177e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  401782:	257e      	movs	r5, #126	; 0x7e
  401784:	e777      	b.n	401676 <_free_r+0xa2>
  401786:	f043 0101 	orr.w	r1, r3, #1
  40178a:	6061      	str	r1, [r4, #4]
  40178c:	6013      	str	r3, [r2, #0]
  40178e:	e763      	b.n	401658 <_free_r+0x84>
  401790:	20000444 	.word	0x20000444
  401794:	2000044c 	.word	0x2000044c
  401798:	20000850 	.word	0x20000850
  40179c:	20000918 	.word	0x20000918

004017a0 <__sfvwrite_r>:
  4017a0:	6893      	ldr	r3, [r2, #8]
  4017a2:	2b00      	cmp	r3, #0
  4017a4:	d073      	beq.n	40188e <__sfvwrite_r+0xee>
  4017a6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4017aa:	898b      	ldrh	r3, [r1, #12]
  4017ac:	b083      	sub	sp, #12
  4017ae:	460c      	mov	r4, r1
  4017b0:	0719      	lsls	r1, r3, #28
  4017b2:	9000      	str	r0, [sp, #0]
  4017b4:	4616      	mov	r6, r2
  4017b6:	d526      	bpl.n	401806 <__sfvwrite_r+0x66>
  4017b8:	6922      	ldr	r2, [r4, #16]
  4017ba:	b322      	cbz	r2, 401806 <__sfvwrite_r+0x66>
  4017bc:	f013 0002 	ands.w	r0, r3, #2
  4017c0:	6835      	ldr	r5, [r6, #0]
  4017c2:	d02c      	beq.n	40181e <__sfvwrite_r+0x7e>
  4017c4:	f04f 0900 	mov.w	r9, #0
  4017c8:	4fb0      	ldr	r7, [pc, #704]	; (401a8c <__sfvwrite_r+0x2ec>)
  4017ca:	46c8      	mov	r8, r9
  4017cc:	46b2      	mov	sl, r6
  4017ce:	45b8      	cmp	r8, r7
  4017d0:	4643      	mov	r3, r8
  4017d2:	464a      	mov	r2, r9
  4017d4:	bf28      	it	cs
  4017d6:	463b      	movcs	r3, r7
  4017d8:	9800      	ldr	r0, [sp, #0]
  4017da:	f1b8 0f00 	cmp.w	r8, #0
  4017de:	d050      	beq.n	401882 <__sfvwrite_r+0xe2>
  4017e0:	69e1      	ldr	r1, [r4, #28]
  4017e2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4017e4:	47b0      	blx	r6
  4017e6:	2800      	cmp	r0, #0
  4017e8:	dd58      	ble.n	40189c <__sfvwrite_r+0xfc>
  4017ea:	f8da 3008 	ldr.w	r3, [sl, #8]
  4017ee:	1a1b      	subs	r3, r3, r0
  4017f0:	4481      	add	r9, r0
  4017f2:	eba8 0800 	sub.w	r8, r8, r0
  4017f6:	f8ca 3008 	str.w	r3, [sl, #8]
  4017fa:	2b00      	cmp	r3, #0
  4017fc:	d1e7      	bne.n	4017ce <__sfvwrite_r+0x2e>
  4017fe:	2000      	movs	r0, #0
  401800:	b003      	add	sp, #12
  401802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401806:	4621      	mov	r1, r4
  401808:	9800      	ldr	r0, [sp, #0]
  40180a:	f001 f8c9 	bl	4029a0 <__swsetup_r>
  40180e:	2800      	cmp	r0, #0
  401810:	f040 8133 	bne.w	401a7a <__sfvwrite_r+0x2da>
  401814:	89a3      	ldrh	r3, [r4, #12]
  401816:	6835      	ldr	r5, [r6, #0]
  401818:	f013 0002 	ands.w	r0, r3, #2
  40181c:	d1d2      	bne.n	4017c4 <__sfvwrite_r+0x24>
  40181e:	f013 0901 	ands.w	r9, r3, #1
  401822:	d145      	bne.n	4018b0 <__sfvwrite_r+0x110>
  401824:	464f      	mov	r7, r9
  401826:	9601      	str	r6, [sp, #4]
  401828:	b337      	cbz	r7, 401878 <__sfvwrite_r+0xd8>
  40182a:	059a      	lsls	r2, r3, #22
  40182c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  401830:	f140 8083 	bpl.w	40193a <__sfvwrite_r+0x19a>
  401834:	4547      	cmp	r7, r8
  401836:	46c3      	mov	fp, r8
  401838:	f0c0 80ab 	bcc.w	401992 <__sfvwrite_r+0x1f2>
  40183c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  401840:	f040 80ac 	bne.w	40199c <__sfvwrite_r+0x1fc>
  401844:	6820      	ldr	r0, [r4, #0]
  401846:	46ba      	mov	sl, r7
  401848:	465a      	mov	r2, fp
  40184a:	4649      	mov	r1, r9
  40184c:	f000 fd92 	bl	402374 <memmove>
  401850:	68a2      	ldr	r2, [r4, #8]
  401852:	6823      	ldr	r3, [r4, #0]
  401854:	eba2 0208 	sub.w	r2, r2, r8
  401858:	445b      	add	r3, fp
  40185a:	60a2      	str	r2, [r4, #8]
  40185c:	6023      	str	r3, [r4, #0]
  40185e:	9a01      	ldr	r2, [sp, #4]
  401860:	6893      	ldr	r3, [r2, #8]
  401862:	eba3 030a 	sub.w	r3, r3, sl
  401866:	44d1      	add	r9, sl
  401868:	eba7 070a 	sub.w	r7, r7, sl
  40186c:	6093      	str	r3, [r2, #8]
  40186e:	2b00      	cmp	r3, #0
  401870:	d0c5      	beq.n	4017fe <__sfvwrite_r+0x5e>
  401872:	89a3      	ldrh	r3, [r4, #12]
  401874:	2f00      	cmp	r7, #0
  401876:	d1d8      	bne.n	40182a <__sfvwrite_r+0x8a>
  401878:	f8d5 9000 	ldr.w	r9, [r5]
  40187c:	686f      	ldr	r7, [r5, #4]
  40187e:	3508      	adds	r5, #8
  401880:	e7d2      	b.n	401828 <__sfvwrite_r+0x88>
  401882:	f8d5 9000 	ldr.w	r9, [r5]
  401886:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40188a:	3508      	adds	r5, #8
  40188c:	e79f      	b.n	4017ce <__sfvwrite_r+0x2e>
  40188e:	2000      	movs	r0, #0
  401890:	4770      	bx	lr
  401892:	4621      	mov	r1, r4
  401894:	9800      	ldr	r0, [sp, #0]
  401896:	f7ff fd91 	bl	4013bc <_fflush_r>
  40189a:	b370      	cbz	r0, 4018fa <__sfvwrite_r+0x15a>
  40189c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4018a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4018a4:	f04f 30ff 	mov.w	r0, #4294967295
  4018a8:	81a3      	strh	r3, [r4, #12]
  4018aa:	b003      	add	sp, #12
  4018ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4018b0:	4681      	mov	r9, r0
  4018b2:	4633      	mov	r3, r6
  4018b4:	464e      	mov	r6, r9
  4018b6:	46a8      	mov	r8, r5
  4018b8:	469a      	mov	sl, r3
  4018ba:	464d      	mov	r5, r9
  4018bc:	b34e      	cbz	r6, 401912 <__sfvwrite_r+0x172>
  4018be:	b380      	cbz	r0, 401922 <__sfvwrite_r+0x182>
  4018c0:	6820      	ldr	r0, [r4, #0]
  4018c2:	6923      	ldr	r3, [r4, #16]
  4018c4:	6962      	ldr	r2, [r4, #20]
  4018c6:	45b1      	cmp	r9, r6
  4018c8:	46cb      	mov	fp, r9
  4018ca:	bf28      	it	cs
  4018cc:	46b3      	movcs	fp, r6
  4018ce:	4298      	cmp	r0, r3
  4018d0:	465f      	mov	r7, fp
  4018d2:	d904      	bls.n	4018de <__sfvwrite_r+0x13e>
  4018d4:	68a3      	ldr	r3, [r4, #8]
  4018d6:	4413      	add	r3, r2
  4018d8:	459b      	cmp	fp, r3
  4018da:	f300 80a6 	bgt.w	401a2a <__sfvwrite_r+0x28a>
  4018de:	4593      	cmp	fp, r2
  4018e0:	db4b      	blt.n	40197a <__sfvwrite_r+0x1da>
  4018e2:	4613      	mov	r3, r2
  4018e4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4018e6:	69e1      	ldr	r1, [r4, #28]
  4018e8:	9800      	ldr	r0, [sp, #0]
  4018ea:	462a      	mov	r2, r5
  4018ec:	47b8      	blx	r7
  4018ee:	1e07      	subs	r7, r0, #0
  4018f0:	ddd4      	ble.n	40189c <__sfvwrite_r+0xfc>
  4018f2:	ebb9 0907 	subs.w	r9, r9, r7
  4018f6:	d0cc      	beq.n	401892 <__sfvwrite_r+0xf2>
  4018f8:	2001      	movs	r0, #1
  4018fa:	f8da 3008 	ldr.w	r3, [sl, #8]
  4018fe:	1bdb      	subs	r3, r3, r7
  401900:	443d      	add	r5, r7
  401902:	1bf6      	subs	r6, r6, r7
  401904:	f8ca 3008 	str.w	r3, [sl, #8]
  401908:	2b00      	cmp	r3, #0
  40190a:	f43f af78 	beq.w	4017fe <__sfvwrite_r+0x5e>
  40190e:	2e00      	cmp	r6, #0
  401910:	d1d5      	bne.n	4018be <__sfvwrite_r+0x11e>
  401912:	f108 0308 	add.w	r3, r8, #8
  401916:	e913 0060 	ldmdb	r3, {r5, r6}
  40191a:	4698      	mov	r8, r3
  40191c:	3308      	adds	r3, #8
  40191e:	2e00      	cmp	r6, #0
  401920:	d0f9      	beq.n	401916 <__sfvwrite_r+0x176>
  401922:	4632      	mov	r2, r6
  401924:	210a      	movs	r1, #10
  401926:	4628      	mov	r0, r5
  401928:	f000 fc3a 	bl	4021a0 <memchr>
  40192c:	2800      	cmp	r0, #0
  40192e:	f000 80a1 	beq.w	401a74 <__sfvwrite_r+0x2d4>
  401932:	3001      	adds	r0, #1
  401934:	eba0 0905 	sub.w	r9, r0, r5
  401938:	e7c2      	b.n	4018c0 <__sfvwrite_r+0x120>
  40193a:	6820      	ldr	r0, [r4, #0]
  40193c:	6923      	ldr	r3, [r4, #16]
  40193e:	4298      	cmp	r0, r3
  401940:	d802      	bhi.n	401948 <__sfvwrite_r+0x1a8>
  401942:	6963      	ldr	r3, [r4, #20]
  401944:	429f      	cmp	r7, r3
  401946:	d25d      	bcs.n	401a04 <__sfvwrite_r+0x264>
  401948:	45b8      	cmp	r8, r7
  40194a:	bf28      	it	cs
  40194c:	46b8      	movcs	r8, r7
  40194e:	4642      	mov	r2, r8
  401950:	4649      	mov	r1, r9
  401952:	f000 fd0f 	bl	402374 <memmove>
  401956:	68a3      	ldr	r3, [r4, #8]
  401958:	6822      	ldr	r2, [r4, #0]
  40195a:	eba3 0308 	sub.w	r3, r3, r8
  40195e:	4442      	add	r2, r8
  401960:	60a3      	str	r3, [r4, #8]
  401962:	6022      	str	r2, [r4, #0]
  401964:	b10b      	cbz	r3, 40196a <__sfvwrite_r+0x1ca>
  401966:	46c2      	mov	sl, r8
  401968:	e779      	b.n	40185e <__sfvwrite_r+0xbe>
  40196a:	4621      	mov	r1, r4
  40196c:	9800      	ldr	r0, [sp, #0]
  40196e:	f7ff fd25 	bl	4013bc <_fflush_r>
  401972:	2800      	cmp	r0, #0
  401974:	d192      	bne.n	40189c <__sfvwrite_r+0xfc>
  401976:	46c2      	mov	sl, r8
  401978:	e771      	b.n	40185e <__sfvwrite_r+0xbe>
  40197a:	465a      	mov	r2, fp
  40197c:	4629      	mov	r1, r5
  40197e:	f000 fcf9 	bl	402374 <memmove>
  401982:	68a2      	ldr	r2, [r4, #8]
  401984:	6823      	ldr	r3, [r4, #0]
  401986:	eba2 020b 	sub.w	r2, r2, fp
  40198a:	445b      	add	r3, fp
  40198c:	60a2      	str	r2, [r4, #8]
  40198e:	6023      	str	r3, [r4, #0]
  401990:	e7af      	b.n	4018f2 <__sfvwrite_r+0x152>
  401992:	6820      	ldr	r0, [r4, #0]
  401994:	46b8      	mov	r8, r7
  401996:	46ba      	mov	sl, r7
  401998:	46bb      	mov	fp, r7
  40199a:	e755      	b.n	401848 <__sfvwrite_r+0xa8>
  40199c:	6962      	ldr	r2, [r4, #20]
  40199e:	6820      	ldr	r0, [r4, #0]
  4019a0:	6921      	ldr	r1, [r4, #16]
  4019a2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4019a6:	eba0 0a01 	sub.w	sl, r0, r1
  4019aa:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4019ae:	f10a 0001 	add.w	r0, sl, #1
  4019b2:	ea4f 0868 	mov.w	r8, r8, asr #1
  4019b6:	4438      	add	r0, r7
  4019b8:	4540      	cmp	r0, r8
  4019ba:	4642      	mov	r2, r8
  4019bc:	bf84      	itt	hi
  4019be:	4680      	movhi	r8, r0
  4019c0:	4642      	movhi	r2, r8
  4019c2:	055b      	lsls	r3, r3, #21
  4019c4:	d544      	bpl.n	401a50 <__sfvwrite_r+0x2b0>
  4019c6:	4611      	mov	r1, r2
  4019c8:	9800      	ldr	r0, [sp, #0]
  4019ca:	f000 f939 	bl	401c40 <_malloc_r>
  4019ce:	4683      	mov	fp, r0
  4019d0:	2800      	cmp	r0, #0
  4019d2:	d055      	beq.n	401a80 <__sfvwrite_r+0x2e0>
  4019d4:	4652      	mov	r2, sl
  4019d6:	6921      	ldr	r1, [r4, #16]
  4019d8:	f000 fc32 	bl	402240 <memcpy>
  4019dc:	89a3      	ldrh	r3, [r4, #12]
  4019de:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4019e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4019e6:	81a3      	strh	r3, [r4, #12]
  4019e8:	eb0b 000a 	add.w	r0, fp, sl
  4019ec:	eba8 030a 	sub.w	r3, r8, sl
  4019f0:	f8c4 b010 	str.w	fp, [r4, #16]
  4019f4:	f8c4 8014 	str.w	r8, [r4, #20]
  4019f8:	6020      	str	r0, [r4, #0]
  4019fa:	60a3      	str	r3, [r4, #8]
  4019fc:	46b8      	mov	r8, r7
  4019fe:	46ba      	mov	sl, r7
  401a00:	46bb      	mov	fp, r7
  401a02:	e721      	b.n	401848 <__sfvwrite_r+0xa8>
  401a04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  401a08:	42b9      	cmp	r1, r7
  401a0a:	bf28      	it	cs
  401a0c:	4639      	movcs	r1, r7
  401a0e:	464a      	mov	r2, r9
  401a10:	fb91 f1f3 	sdiv	r1, r1, r3
  401a14:	9800      	ldr	r0, [sp, #0]
  401a16:	6a66      	ldr	r6, [r4, #36]	; 0x24
  401a18:	fb03 f301 	mul.w	r3, r3, r1
  401a1c:	69e1      	ldr	r1, [r4, #28]
  401a1e:	47b0      	blx	r6
  401a20:	f1b0 0a00 	subs.w	sl, r0, #0
  401a24:	f73f af1b 	bgt.w	40185e <__sfvwrite_r+0xbe>
  401a28:	e738      	b.n	40189c <__sfvwrite_r+0xfc>
  401a2a:	461a      	mov	r2, r3
  401a2c:	4629      	mov	r1, r5
  401a2e:	9301      	str	r3, [sp, #4]
  401a30:	f000 fca0 	bl	402374 <memmove>
  401a34:	6822      	ldr	r2, [r4, #0]
  401a36:	9b01      	ldr	r3, [sp, #4]
  401a38:	9800      	ldr	r0, [sp, #0]
  401a3a:	441a      	add	r2, r3
  401a3c:	6022      	str	r2, [r4, #0]
  401a3e:	4621      	mov	r1, r4
  401a40:	f7ff fcbc 	bl	4013bc <_fflush_r>
  401a44:	9b01      	ldr	r3, [sp, #4]
  401a46:	2800      	cmp	r0, #0
  401a48:	f47f af28 	bne.w	40189c <__sfvwrite_r+0xfc>
  401a4c:	461f      	mov	r7, r3
  401a4e:	e750      	b.n	4018f2 <__sfvwrite_r+0x152>
  401a50:	9800      	ldr	r0, [sp, #0]
  401a52:	f000 fcff 	bl	402454 <_realloc_r>
  401a56:	4683      	mov	fp, r0
  401a58:	2800      	cmp	r0, #0
  401a5a:	d1c5      	bne.n	4019e8 <__sfvwrite_r+0x248>
  401a5c:	9d00      	ldr	r5, [sp, #0]
  401a5e:	6921      	ldr	r1, [r4, #16]
  401a60:	4628      	mov	r0, r5
  401a62:	f7ff fdb7 	bl	4015d4 <_free_r>
  401a66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401a6a:	220c      	movs	r2, #12
  401a6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  401a70:	602a      	str	r2, [r5, #0]
  401a72:	e715      	b.n	4018a0 <__sfvwrite_r+0x100>
  401a74:	f106 0901 	add.w	r9, r6, #1
  401a78:	e722      	b.n	4018c0 <__sfvwrite_r+0x120>
  401a7a:	f04f 30ff 	mov.w	r0, #4294967295
  401a7e:	e6bf      	b.n	401800 <__sfvwrite_r+0x60>
  401a80:	9a00      	ldr	r2, [sp, #0]
  401a82:	230c      	movs	r3, #12
  401a84:	6013      	str	r3, [r2, #0]
  401a86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401a8a:	e709      	b.n	4018a0 <__sfvwrite_r+0x100>
  401a8c:	7ffffc00 	.word	0x7ffffc00

00401a90 <_fwalk>:
  401a90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401a94:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  401a98:	d01b      	beq.n	401ad2 <_fwalk+0x42>
  401a9a:	4688      	mov	r8, r1
  401a9c:	2600      	movs	r6, #0
  401a9e:	687d      	ldr	r5, [r7, #4]
  401aa0:	68bc      	ldr	r4, [r7, #8]
  401aa2:	3d01      	subs	r5, #1
  401aa4:	d40f      	bmi.n	401ac6 <_fwalk+0x36>
  401aa6:	89a3      	ldrh	r3, [r4, #12]
  401aa8:	2b01      	cmp	r3, #1
  401aaa:	f105 35ff 	add.w	r5, r5, #4294967295
  401aae:	d906      	bls.n	401abe <_fwalk+0x2e>
  401ab0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  401ab4:	3301      	adds	r3, #1
  401ab6:	4620      	mov	r0, r4
  401ab8:	d001      	beq.n	401abe <_fwalk+0x2e>
  401aba:	47c0      	blx	r8
  401abc:	4306      	orrs	r6, r0
  401abe:	1c6b      	adds	r3, r5, #1
  401ac0:	f104 0468 	add.w	r4, r4, #104	; 0x68
  401ac4:	d1ef      	bne.n	401aa6 <_fwalk+0x16>
  401ac6:	683f      	ldr	r7, [r7, #0]
  401ac8:	2f00      	cmp	r7, #0
  401aca:	d1e8      	bne.n	401a9e <_fwalk+0xe>
  401acc:	4630      	mov	r0, r6
  401ace:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401ad2:	463e      	mov	r6, r7
  401ad4:	4630      	mov	r0, r6
  401ad6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401ada:	bf00      	nop

00401adc <_fwalk_reent>:
  401adc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401ae0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  401ae4:	d01f      	beq.n	401b26 <_fwalk_reent+0x4a>
  401ae6:	4688      	mov	r8, r1
  401ae8:	4606      	mov	r6, r0
  401aea:	f04f 0900 	mov.w	r9, #0
  401aee:	687d      	ldr	r5, [r7, #4]
  401af0:	68bc      	ldr	r4, [r7, #8]
  401af2:	3d01      	subs	r5, #1
  401af4:	d411      	bmi.n	401b1a <_fwalk_reent+0x3e>
  401af6:	89a3      	ldrh	r3, [r4, #12]
  401af8:	2b01      	cmp	r3, #1
  401afa:	f105 35ff 	add.w	r5, r5, #4294967295
  401afe:	d908      	bls.n	401b12 <_fwalk_reent+0x36>
  401b00:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  401b04:	3301      	adds	r3, #1
  401b06:	4621      	mov	r1, r4
  401b08:	4630      	mov	r0, r6
  401b0a:	d002      	beq.n	401b12 <_fwalk_reent+0x36>
  401b0c:	47c0      	blx	r8
  401b0e:	ea49 0900 	orr.w	r9, r9, r0
  401b12:	1c6b      	adds	r3, r5, #1
  401b14:	f104 0468 	add.w	r4, r4, #104	; 0x68
  401b18:	d1ed      	bne.n	401af6 <_fwalk_reent+0x1a>
  401b1a:	683f      	ldr	r7, [r7, #0]
  401b1c:	2f00      	cmp	r7, #0
  401b1e:	d1e6      	bne.n	401aee <_fwalk_reent+0x12>
  401b20:	4648      	mov	r0, r9
  401b22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401b26:	46b9      	mov	r9, r7
  401b28:	4648      	mov	r0, r9
  401b2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401b2e:	bf00      	nop

00401b30 <__retarget_lock_init_recursive>:
  401b30:	4770      	bx	lr
  401b32:	bf00      	nop

00401b34 <__retarget_lock_close_recursive>:
  401b34:	4770      	bx	lr
  401b36:	bf00      	nop

00401b38 <__retarget_lock_acquire_recursive>:
  401b38:	4770      	bx	lr
  401b3a:	bf00      	nop

00401b3c <__retarget_lock_release_recursive>:
  401b3c:	4770      	bx	lr
  401b3e:	bf00      	nop

00401b40 <__swhatbuf_r>:
  401b40:	b570      	push	{r4, r5, r6, lr}
  401b42:	460c      	mov	r4, r1
  401b44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  401b48:	2900      	cmp	r1, #0
  401b4a:	b090      	sub	sp, #64	; 0x40
  401b4c:	4615      	mov	r5, r2
  401b4e:	461e      	mov	r6, r3
  401b50:	db14      	blt.n	401b7c <__swhatbuf_r+0x3c>
  401b52:	aa01      	add	r2, sp, #4
  401b54:	f001 f85e 	bl	402c14 <_fstat_r>
  401b58:	2800      	cmp	r0, #0
  401b5a:	db0f      	blt.n	401b7c <__swhatbuf_r+0x3c>
  401b5c:	9a02      	ldr	r2, [sp, #8]
  401b5e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  401b62:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  401b66:	fab2 f282 	clz	r2, r2
  401b6a:	0952      	lsrs	r2, r2, #5
  401b6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401b70:	f44f 6000 	mov.w	r0, #2048	; 0x800
  401b74:	6032      	str	r2, [r6, #0]
  401b76:	602b      	str	r3, [r5, #0]
  401b78:	b010      	add	sp, #64	; 0x40
  401b7a:	bd70      	pop	{r4, r5, r6, pc}
  401b7c:	89a2      	ldrh	r2, [r4, #12]
  401b7e:	2300      	movs	r3, #0
  401b80:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  401b84:	6033      	str	r3, [r6, #0]
  401b86:	d004      	beq.n	401b92 <__swhatbuf_r+0x52>
  401b88:	2240      	movs	r2, #64	; 0x40
  401b8a:	4618      	mov	r0, r3
  401b8c:	602a      	str	r2, [r5, #0]
  401b8e:	b010      	add	sp, #64	; 0x40
  401b90:	bd70      	pop	{r4, r5, r6, pc}
  401b92:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401b96:	602b      	str	r3, [r5, #0]
  401b98:	b010      	add	sp, #64	; 0x40
  401b9a:	bd70      	pop	{r4, r5, r6, pc}

00401b9c <__smakebuf_r>:
  401b9c:	898a      	ldrh	r2, [r1, #12]
  401b9e:	0792      	lsls	r2, r2, #30
  401ba0:	460b      	mov	r3, r1
  401ba2:	d506      	bpl.n	401bb2 <__smakebuf_r+0x16>
  401ba4:	f101 0243 	add.w	r2, r1, #67	; 0x43
  401ba8:	2101      	movs	r1, #1
  401baa:	601a      	str	r2, [r3, #0]
  401bac:	611a      	str	r2, [r3, #16]
  401bae:	6159      	str	r1, [r3, #20]
  401bb0:	4770      	bx	lr
  401bb2:	b5f0      	push	{r4, r5, r6, r7, lr}
  401bb4:	b083      	sub	sp, #12
  401bb6:	ab01      	add	r3, sp, #4
  401bb8:	466a      	mov	r2, sp
  401bba:	460c      	mov	r4, r1
  401bbc:	4606      	mov	r6, r0
  401bbe:	f7ff ffbf 	bl	401b40 <__swhatbuf_r>
  401bc2:	9900      	ldr	r1, [sp, #0]
  401bc4:	4605      	mov	r5, r0
  401bc6:	4630      	mov	r0, r6
  401bc8:	f000 f83a 	bl	401c40 <_malloc_r>
  401bcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401bd0:	b1d8      	cbz	r0, 401c0a <__smakebuf_r+0x6e>
  401bd2:	9a01      	ldr	r2, [sp, #4]
  401bd4:	4f15      	ldr	r7, [pc, #84]	; (401c2c <__smakebuf_r+0x90>)
  401bd6:	9900      	ldr	r1, [sp, #0]
  401bd8:	63f7      	str	r7, [r6, #60]	; 0x3c
  401bda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401bde:	81a3      	strh	r3, [r4, #12]
  401be0:	6020      	str	r0, [r4, #0]
  401be2:	6120      	str	r0, [r4, #16]
  401be4:	6161      	str	r1, [r4, #20]
  401be6:	b91a      	cbnz	r2, 401bf0 <__smakebuf_r+0x54>
  401be8:	432b      	orrs	r3, r5
  401bea:	81a3      	strh	r3, [r4, #12]
  401bec:	b003      	add	sp, #12
  401bee:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401bf0:	4630      	mov	r0, r6
  401bf2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  401bf6:	f001 f821 	bl	402c3c <_isatty_r>
  401bfa:	b1a0      	cbz	r0, 401c26 <__smakebuf_r+0x8a>
  401bfc:	89a3      	ldrh	r3, [r4, #12]
  401bfe:	f023 0303 	bic.w	r3, r3, #3
  401c02:	f043 0301 	orr.w	r3, r3, #1
  401c06:	b21b      	sxth	r3, r3
  401c08:	e7ee      	b.n	401be8 <__smakebuf_r+0x4c>
  401c0a:	059a      	lsls	r2, r3, #22
  401c0c:	d4ee      	bmi.n	401bec <__smakebuf_r+0x50>
  401c0e:	f023 0303 	bic.w	r3, r3, #3
  401c12:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401c16:	f043 0302 	orr.w	r3, r3, #2
  401c1a:	2101      	movs	r1, #1
  401c1c:	81a3      	strh	r3, [r4, #12]
  401c1e:	6022      	str	r2, [r4, #0]
  401c20:	6122      	str	r2, [r4, #16]
  401c22:	6161      	str	r1, [r4, #20]
  401c24:	e7e2      	b.n	401bec <__smakebuf_r+0x50>
  401c26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401c2a:	e7dd      	b.n	401be8 <__smakebuf_r+0x4c>
  401c2c:	00401435 	.word	0x00401435

00401c30 <malloc>:
  401c30:	4b02      	ldr	r3, [pc, #8]	; (401c3c <malloc+0xc>)
  401c32:	4601      	mov	r1, r0
  401c34:	6818      	ldr	r0, [r3, #0]
  401c36:	f000 b803 	b.w	401c40 <_malloc_r>
  401c3a:	bf00      	nop
  401c3c:	20000014 	.word	0x20000014

00401c40 <_malloc_r>:
  401c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401c44:	f101 060b 	add.w	r6, r1, #11
  401c48:	2e16      	cmp	r6, #22
  401c4a:	b083      	sub	sp, #12
  401c4c:	4605      	mov	r5, r0
  401c4e:	f240 809e 	bls.w	401d8e <_malloc_r+0x14e>
  401c52:	f036 0607 	bics.w	r6, r6, #7
  401c56:	f100 80bd 	bmi.w	401dd4 <_malloc_r+0x194>
  401c5a:	42b1      	cmp	r1, r6
  401c5c:	f200 80ba 	bhi.w	401dd4 <_malloc_r+0x194>
  401c60:	f000 fbec 	bl	40243c <__malloc_lock>
  401c64:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  401c68:	f0c0 8293 	bcc.w	402192 <_malloc_r+0x552>
  401c6c:	0a73      	lsrs	r3, r6, #9
  401c6e:	f000 80b8 	beq.w	401de2 <_malloc_r+0x1a2>
  401c72:	2b04      	cmp	r3, #4
  401c74:	f200 8179 	bhi.w	401f6a <_malloc_r+0x32a>
  401c78:	09b3      	lsrs	r3, r6, #6
  401c7a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  401c7e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  401c82:	00c3      	lsls	r3, r0, #3
  401c84:	4fbf      	ldr	r7, [pc, #764]	; (401f84 <_malloc_r+0x344>)
  401c86:	443b      	add	r3, r7
  401c88:	f1a3 0108 	sub.w	r1, r3, #8
  401c8c:	685c      	ldr	r4, [r3, #4]
  401c8e:	42a1      	cmp	r1, r4
  401c90:	d106      	bne.n	401ca0 <_malloc_r+0x60>
  401c92:	e00c      	b.n	401cae <_malloc_r+0x6e>
  401c94:	2a00      	cmp	r2, #0
  401c96:	f280 80aa 	bge.w	401dee <_malloc_r+0x1ae>
  401c9a:	68e4      	ldr	r4, [r4, #12]
  401c9c:	42a1      	cmp	r1, r4
  401c9e:	d006      	beq.n	401cae <_malloc_r+0x6e>
  401ca0:	6863      	ldr	r3, [r4, #4]
  401ca2:	f023 0303 	bic.w	r3, r3, #3
  401ca6:	1b9a      	subs	r2, r3, r6
  401ca8:	2a0f      	cmp	r2, #15
  401caa:	ddf3      	ble.n	401c94 <_malloc_r+0x54>
  401cac:	4670      	mov	r0, lr
  401cae:	693c      	ldr	r4, [r7, #16]
  401cb0:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 401f98 <_malloc_r+0x358>
  401cb4:	4574      	cmp	r4, lr
  401cb6:	f000 81ab 	beq.w	402010 <_malloc_r+0x3d0>
  401cba:	6863      	ldr	r3, [r4, #4]
  401cbc:	f023 0303 	bic.w	r3, r3, #3
  401cc0:	1b9a      	subs	r2, r3, r6
  401cc2:	2a0f      	cmp	r2, #15
  401cc4:	f300 8190 	bgt.w	401fe8 <_malloc_r+0x3a8>
  401cc8:	2a00      	cmp	r2, #0
  401cca:	f8c7 e014 	str.w	lr, [r7, #20]
  401cce:	f8c7 e010 	str.w	lr, [r7, #16]
  401cd2:	f280 809d 	bge.w	401e10 <_malloc_r+0x1d0>
  401cd6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  401cda:	f080 8161 	bcs.w	401fa0 <_malloc_r+0x360>
  401cde:	08db      	lsrs	r3, r3, #3
  401ce0:	f103 0c01 	add.w	ip, r3, #1
  401ce4:	1099      	asrs	r1, r3, #2
  401ce6:	687a      	ldr	r2, [r7, #4]
  401ce8:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  401cec:	f8c4 8008 	str.w	r8, [r4, #8]
  401cf0:	2301      	movs	r3, #1
  401cf2:	408b      	lsls	r3, r1
  401cf4:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  401cf8:	4313      	orrs	r3, r2
  401cfa:	3908      	subs	r1, #8
  401cfc:	60e1      	str	r1, [r4, #12]
  401cfe:	607b      	str	r3, [r7, #4]
  401d00:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  401d04:	f8c8 400c 	str.w	r4, [r8, #12]
  401d08:	1082      	asrs	r2, r0, #2
  401d0a:	2401      	movs	r4, #1
  401d0c:	4094      	lsls	r4, r2
  401d0e:	429c      	cmp	r4, r3
  401d10:	f200 808b 	bhi.w	401e2a <_malloc_r+0x1ea>
  401d14:	421c      	tst	r4, r3
  401d16:	d106      	bne.n	401d26 <_malloc_r+0xe6>
  401d18:	f020 0003 	bic.w	r0, r0, #3
  401d1c:	0064      	lsls	r4, r4, #1
  401d1e:	421c      	tst	r4, r3
  401d20:	f100 0004 	add.w	r0, r0, #4
  401d24:	d0fa      	beq.n	401d1c <_malloc_r+0xdc>
  401d26:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  401d2a:	46cc      	mov	ip, r9
  401d2c:	4680      	mov	r8, r0
  401d2e:	f8dc 300c 	ldr.w	r3, [ip, #12]
  401d32:	459c      	cmp	ip, r3
  401d34:	d107      	bne.n	401d46 <_malloc_r+0x106>
  401d36:	e16d      	b.n	402014 <_malloc_r+0x3d4>
  401d38:	2a00      	cmp	r2, #0
  401d3a:	f280 817b 	bge.w	402034 <_malloc_r+0x3f4>
  401d3e:	68db      	ldr	r3, [r3, #12]
  401d40:	459c      	cmp	ip, r3
  401d42:	f000 8167 	beq.w	402014 <_malloc_r+0x3d4>
  401d46:	6859      	ldr	r1, [r3, #4]
  401d48:	f021 0103 	bic.w	r1, r1, #3
  401d4c:	1b8a      	subs	r2, r1, r6
  401d4e:	2a0f      	cmp	r2, #15
  401d50:	ddf2      	ble.n	401d38 <_malloc_r+0xf8>
  401d52:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  401d56:	f8d3 8008 	ldr.w	r8, [r3, #8]
  401d5a:	9300      	str	r3, [sp, #0]
  401d5c:	199c      	adds	r4, r3, r6
  401d5e:	4628      	mov	r0, r5
  401d60:	f046 0601 	orr.w	r6, r6, #1
  401d64:	f042 0501 	orr.w	r5, r2, #1
  401d68:	605e      	str	r6, [r3, #4]
  401d6a:	f8c8 c00c 	str.w	ip, [r8, #12]
  401d6e:	f8cc 8008 	str.w	r8, [ip, #8]
  401d72:	617c      	str	r4, [r7, #20]
  401d74:	613c      	str	r4, [r7, #16]
  401d76:	f8c4 e00c 	str.w	lr, [r4, #12]
  401d7a:	f8c4 e008 	str.w	lr, [r4, #8]
  401d7e:	6065      	str	r5, [r4, #4]
  401d80:	505a      	str	r2, [r3, r1]
  401d82:	f000 fb61 	bl	402448 <__malloc_unlock>
  401d86:	9b00      	ldr	r3, [sp, #0]
  401d88:	f103 0408 	add.w	r4, r3, #8
  401d8c:	e01e      	b.n	401dcc <_malloc_r+0x18c>
  401d8e:	2910      	cmp	r1, #16
  401d90:	d820      	bhi.n	401dd4 <_malloc_r+0x194>
  401d92:	f000 fb53 	bl	40243c <__malloc_lock>
  401d96:	2610      	movs	r6, #16
  401d98:	2318      	movs	r3, #24
  401d9a:	2002      	movs	r0, #2
  401d9c:	4f79      	ldr	r7, [pc, #484]	; (401f84 <_malloc_r+0x344>)
  401d9e:	443b      	add	r3, r7
  401da0:	f1a3 0208 	sub.w	r2, r3, #8
  401da4:	685c      	ldr	r4, [r3, #4]
  401da6:	4294      	cmp	r4, r2
  401da8:	f000 813d 	beq.w	402026 <_malloc_r+0x3e6>
  401dac:	6863      	ldr	r3, [r4, #4]
  401dae:	68e1      	ldr	r1, [r4, #12]
  401db0:	68a6      	ldr	r6, [r4, #8]
  401db2:	f023 0303 	bic.w	r3, r3, #3
  401db6:	4423      	add	r3, r4
  401db8:	4628      	mov	r0, r5
  401dba:	685a      	ldr	r2, [r3, #4]
  401dbc:	60f1      	str	r1, [r6, #12]
  401dbe:	f042 0201 	orr.w	r2, r2, #1
  401dc2:	608e      	str	r6, [r1, #8]
  401dc4:	605a      	str	r2, [r3, #4]
  401dc6:	f000 fb3f 	bl	402448 <__malloc_unlock>
  401dca:	3408      	adds	r4, #8
  401dcc:	4620      	mov	r0, r4
  401dce:	b003      	add	sp, #12
  401dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401dd4:	2400      	movs	r4, #0
  401dd6:	230c      	movs	r3, #12
  401dd8:	4620      	mov	r0, r4
  401dda:	602b      	str	r3, [r5, #0]
  401ddc:	b003      	add	sp, #12
  401dde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401de2:	2040      	movs	r0, #64	; 0x40
  401de4:	f44f 7300 	mov.w	r3, #512	; 0x200
  401de8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  401dec:	e74a      	b.n	401c84 <_malloc_r+0x44>
  401dee:	4423      	add	r3, r4
  401df0:	68e1      	ldr	r1, [r4, #12]
  401df2:	685a      	ldr	r2, [r3, #4]
  401df4:	68a6      	ldr	r6, [r4, #8]
  401df6:	f042 0201 	orr.w	r2, r2, #1
  401dfa:	60f1      	str	r1, [r6, #12]
  401dfc:	4628      	mov	r0, r5
  401dfe:	608e      	str	r6, [r1, #8]
  401e00:	605a      	str	r2, [r3, #4]
  401e02:	f000 fb21 	bl	402448 <__malloc_unlock>
  401e06:	3408      	adds	r4, #8
  401e08:	4620      	mov	r0, r4
  401e0a:	b003      	add	sp, #12
  401e0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401e10:	4423      	add	r3, r4
  401e12:	4628      	mov	r0, r5
  401e14:	685a      	ldr	r2, [r3, #4]
  401e16:	f042 0201 	orr.w	r2, r2, #1
  401e1a:	605a      	str	r2, [r3, #4]
  401e1c:	f000 fb14 	bl	402448 <__malloc_unlock>
  401e20:	3408      	adds	r4, #8
  401e22:	4620      	mov	r0, r4
  401e24:	b003      	add	sp, #12
  401e26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401e2a:	68bc      	ldr	r4, [r7, #8]
  401e2c:	6863      	ldr	r3, [r4, #4]
  401e2e:	f023 0803 	bic.w	r8, r3, #3
  401e32:	45b0      	cmp	r8, r6
  401e34:	d304      	bcc.n	401e40 <_malloc_r+0x200>
  401e36:	eba8 0306 	sub.w	r3, r8, r6
  401e3a:	2b0f      	cmp	r3, #15
  401e3c:	f300 8085 	bgt.w	401f4a <_malloc_r+0x30a>
  401e40:	f8df 9158 	ldr.w	r9, [pc, #344]	; 401f9c <_malloc_r+0x35c>
  401e44:	4b50      	ldr	r3, [pc, #320]	; (401f88 <_malloc_r+0x348>)
  401e46:	f8d9 2000 	ldr.w	r2, [r9]
  401e4a:	681b      	ldr	r3, [r3, #0]
  401e4c:	3201      	adds	r2, #1
  401e4e:	4433      	add	r3, r6
  401e50:	eb04 0a08 	add.w	sl, r4, r8
  401e54:	f000 8155 	beq.w	402102 <_malloc_r+0x4c2>
  401e58:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  401e5c:	330f      	adds	r3, #15
  401e5e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  401e62:	f02b 0b0f 	bic.w	fp, fp, #15
  401e66:	4659      	mov	r1, fp
  401e68:	4628      	mov	r0, r5
  401e6a:	f000 fd2d 	bl	4028c8 <_sbrk_r>
  401e6e:	1c41      	adds	r1, r0, #1
  401e70:	4602      	mov	r2, r0
  401e72:	f000 80fc 	beq.w	40206e <_malloc_r+0x42e>
  401e76:	4582      	cmp	sl, r0
  401e78:	f200 80f7 	bhi.w	40206a <_malloc_r+0x42a>
  401e7c:	4b43      	ldr	r3, [pc, #268]	; (401f8c <_malloc_r+0x34c>)
  401e7e:	6819      	ldr	r1, [r3, #0]
  401e80:	4459      	add	r1, fp
  401e82:	6019      	str	r1, [r3, #0]
  401e84:	f000 814d 	beq.w	402122 <_malloc_r+0x4e2>
  401e88:	f8d9 0000 	ldr.w	r0, [r9]
  401e8c:	3001      	adds	r0, #1
  401e8e:	bf1b      	ittet	ne
  401e90:	eba2 0a0a 	subne.w	sl, r2, sl
  401e94:	4451      	addne	r1, sl
  401e96:	f8c9 2000 	streq.w	r2, [r9]
  401e9a:	6019      	strne	r1, [r3, #0]
  401e9c:	f012 0107 	ands.w	r1, r2, #7
  401ea0:	f000 8115 	beq.w	4020ce <_malloc_r+0x48e>
  401ea4:	f1c1 0008 	rsb	r0, r1, #8
  401ea8:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  401eac:	4402      	add	r2, r0
  401eae:	3108      	adds	r1, #8
  401eb0:	eb02 090b 	add.w	r9, r2, fp
  401eb4:	f3c9 090b 	ubfx	r9, r9, #0, #12
  401eb8:	eba1 0909 	sub.w	r9, r1, r9
  401ebc:	4649      	mov	r1, r9
  401ebe:	4628      	mov	r0, r5
  401ec0:	9301      	str	r3, [sp, #4]
  401ec2:	9200      	str	r2, [sp, #0]
  401ec4:	f000 fd00 	bl	4028c8 <_sbrk_r>
  401ec8:	1c43      	adds	r3, r0, #1
  401eca:	e89d 000c 	ldmia.w	sp, {r2, r3}
  401ece:	f000 8143 	beq.w	402158 <_malloc_r+0x518>
  401ed2:	1a80      	subs	r0, r0, r2
  401ed4:	4448      	add	r0, r9
  401ed6:	f040 0001 	orr.w	r0, r0, #1
  401eda:	6819      	ldr	r1, [r3, #0]
  401edc:	60ba      	str	r2, [r7, #8]
  401ede:	4449      	add	r1, r9
  401ee0:	42bc      	cmp	r4, r7
  401ee2:	6050      	str	r0, [r2, #4]
  401ee4:	6019      	str	r1, [r3, #0]
  401ee6:	d017      	beq.n	401f18 <_malloc_r+0x2d8>
  401ee8:	f1b8 0f0f 	cmp.w	r8, #15
  401eec:	f240 80fb 	bls.w	4020e6 <_malloc_r+0x4a6>
  401ef0:	6860      	ldr	r0, [r4, #4]
  401ef2:	f1a8 020c 	sub.w	r2, r8, #12
  401ef6:	f022 0207 	bic.w	r2, r2, #7
  401efa:	eb04 0e02 	add.w	lr, r4, r2
  401efe:	f000 0001 	and.w	r0, r0, #1
  401f02:	f04f 0c05 	mov.w	ip, #5
  401f06:	4310      	orrs	r0, r2
  401f08:	2a0f      	cmp	r2, #15
  401f0a:	6060      	str	r0, [r4, #4]
  401f0c:	f8ce c004 	str.w	ip, [lr, #4]
  401f10:	f8ce c008 	str.w	ip, [lr, #8]
  401f14:	f200 8117 	bhi.w	402146 <_malloc_r+0x506>
  401f18:	4b1d      	ldr	r3, [pc, #116]	; (401f90 <_malloc_r+0x350>)
  401f1a:	68bc      	ldr	r4, [r7, #8]
  401f1c:	681a      	ldr	r2, [r3, #0]
  401f1e:	4291      	cmp	r1, r2
  401f20:	bf88      	it	hi
  401f22:	6019      	strhi	r1, [r3, #0]
  401f24:	4b1b      	ldr	r3, [pc, #108]	; (401f94 <_malloc_r+0x354>)
  401f26:	681a      	ldr	r2, [r3, #0]
  401f28:	4291      	cmp	r1, r2
  401f2a:	6862      	ldr	r2, [r4, #4]
  401f2c:	bf88      	it	hi
  401f2e:	6019      	strhi	r1, [r3, #0]
  401f30:	f022 0203 	bic.w	r2, r2, #3
  401f34:	4296      	cmp	r6, r2
  401f36:	eba2 0306 	sub.w	r3, r2, r6
  401f3a:	d801      	bhi.n	401f40 <_malloc_r+0x300>
  401f3c:	2b0f      	cmp	r3, #15
  401f3e:	dc04      	bgt.n	401f4a <_malloc_r+0x30a>
  401f40:	4628      	mov	r0, r5
  401f42:	f000 fa81 	bl	402448 <__malloc_unlock>
  401f46:	2400      	movs	r4, #0
  401f48:	e740      	b.n	401dcc <_malloc_r+0x18c>
  401f4a:	19a2      	adds	r2, r4, r6
  401f4c:	f043 0301 	orr.w	r3, r3, #1
  401f50:	f046 0601 	orr.w	r6, r6, #1
  401f54:	6066      	str	r6, [r4, #4]
  401f56:	4628      	mov	r0, r5
  401f58:	60ba      	str	r2, [r7, #8]
  401f5a:	6053      	str	r3, [r2, #4]
  401f5c:	f000 fa74 	bl	402448 <__malloc_unlock>
  401f60:	3408      	adds	r4, #8
  401f62:	4620      	mov	r0, r4
  401f64:	b003      	add	sp, #12
  401f66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f6a:	2b14      	cmp	r3, #20
  401f6c:	d971      	bls.n	402052 <_malloc_r+0x412>
  401f6e:	2b54      	cmp	r3, #84	; 0x54
  401f70:	f200 80a3 	bhi.w	4020ba <_malloc_r+0x47a>
  401f74:	0b33      	lsrs	r3, r6, #12
  401f76:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  401f7a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  401f7e:	00c3      	lsls	r3, r0, #3
  401f80:	e680      	b.n	401c84 <_malloc_r+0x44>
  401f82:	bf00      	nop
  401f84:	20000444 	.word	0x20000444
  401f88:	20000918 	.word	0x20000918
  401f8c:	200008e8 	.word	0x200008e8
  401f90:	20000910 	.word	0x20000910
  401f94:	20000914 	.word	0x20000914
  401f98:	2000044c 	.word	0x2000044c
  401f9c:	2000084c 	.word	0x2000084c
  401fa0:	0a5a      	lsrs	r2, r3, #9
  401fa2:	2a04      	cmp	r2, #4
  401fa4:	d95b      	bls.n	40205e <_malloc_r+0x41e>
  401fa6:	2a14      	cmp	r2, #20
  401fa8:	f200 80ae 	bhi.w	402108 <_malloc_r+0x4c8>
  401fac:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  401fb0:	00c9      	lsls	r1, r1, #3
  401fb2:	325b      	adds	r2, #91	; 0x5b
  401fb4:	eb07 0c01 	add.w	ip, r7, r1
  401fb8:	5879      	ldr	r1, [r7, r1]
  401fba:	f1ac 0c08 	sub.w	ip, ip, #8
  401fbe:	458c      	cmp	ip, r1
  401fc0:	f000 8088 	beq.w	4020d4 <_malloc_r+0x494>
  401fc4:	684a      	ldr	r2, [r1, #4]
  401fc6:	f022 0203 	bic.w	r2, r2, #3
  401fca:	4293      	cmp	r3, r2
  401fcc:	d273      	bcs.n	4020b6 <_malloc_r+0x476>
  401fce:	6889      	ldr	r1, [r1, #8]
  401fd0:	458c      	cmp	ip, r1
  401fd2:	d1f7      	bne.n	401fc4 <_malloc_r+0x384>
  401fd4:	f8dc 200c 	ldr.w	r2, [ip, #12]
  401fd8:	687b      	ldr	r3, [r7, #4]
  401fda:	60e2      	str	r2, [r4, #12]
  401fdc:	f8c4 c008 	str.w	ip, [r4, #8]
  401fe0:	6094      	str	r4, [r2, #8]
  401fe2:	f8cc 400c 	str.w	r4, [ip, #12]
  401fe6:	e68f      	b.n	401d08 <_malloc_r+0xc8>
  401fe8:	19a1      	adds	r1, r4, r6
  401fea:	f046 0c01 	orr.w	ip, r6, #1
  401fee:	f042 0601 	orr.w	r6, r2, #1
  401ff2:	f8c4 c004 	str.w	ip, [r4, #4]
  401ff6:	4628      	mov	r0, r5
  401ff8:	6179      	str	r1, [r7, #20]
  401ffa:	6139      	str	r1, [r7, #16]
  401ffc:	f8c1 e00c 	str.w	lr, [r1, #12]
  402000:	f8c1 e008 	str.w	lr, [r1, #8]
  402004:	604e      	str	r6, [r1, #4]
  402006:	50e2      	str	r2, [r4, r3]
  402008:	f000 fa1e 	bl	402448 <__malloc_unlock>
  40200c:	3408      	adds	r4, #8
  40200e:	e6dd      	b.n	401dcc <_malloc_r+0x18c>
  402010:	687b      	ldr	r3, [r7, #4]
  402012:	e679      	b.n	401d08 <_malloc_r+0xc8>
  402014:	f108 0801 	add.w	r8, r8, #1
  402018:	f018 0f03 	tst.w	r8, #3
  40201c:	f10c 0c08 	add.w	ip, ip, #8
  402020:	f47f ae85 	bne.w	401d2e <_malloc_r+0xee>
  402024:	e02d      	b.n	402082 <_malloc_r+0x442>
  402026:	68dc      	ldr	r4, [r3, #12]
  402028:	42a3      	cmp	r3, r4
  40202a:	bf08      	it	eq
  40202c:	3002      	addeq	r0, #2
  40202e:	f43f ae3e 	beq.w	401cae <_malloc_r+0x6e>
  402032:	e6bb      	b.n	401dac <_malloc_r+0x16c>
  402034:	4419      	add	r1, r3
  402036:	461c      	mov	r4, r3
  402038:	684a      	ldr	r2, [r1, #4]
  40203a:	68db      	ldr	r3, [r3, #12]
  40203c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  402040:	f042 0201 	orr.w	r2, r2, #1
  402044:	604a      	str	r2, [r1, #4]
  402046:	4628      	mov	r0, r5
  402048:	60f3      	str	r3, [r6, #12]
  40204a:	609e      	str	r6, [r3, #8]
  40204c:	f000 f9fc 	bl	402448 <__malloc_unlock>
  402050:	e6bc      	b.n	401dcc <_malloc_r+0x18c>
  402052:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  402056:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40205a:	00c3      	lsls	r3, r0, #3
  40205c:	e612      	b.n	401c84 <_malloc_r+0x44>
  40205e:	099a      	lsrs	r2, r3, #6
  402060:	f102 0139 	add.w	r1, r2, #57	; 0x39
  402064:	00c9      	lsls	r1, r1, #3
  402066:	3238      	adds	r2, #56	; 0x38
  402068:	e7a4      	b.n	401fb4 <_malloc_r+0x374>
  40206a:	42bc      	cmp	r4, r7
  40206c:	d054      	beq.n	402118 <_malloc_r+0x4d8>
  40206e:	68bc      	ldr	r4, [r7, #8]
  402070:	6862      	ldr	r2, [r4, #4]
  402072:	f022 0203 	bic.w	r2, r2, #3
  402076:	e75d      	b.n	401f34 <_malloc_r+0x2f4>
  402078:	f859 3908 	ldr.w	r3, [r9], #-8
  40207c:	4599      	cmp	r9, r3
  40207e:	f040 8086 	bne.w	40218e <_malloc_r+0x54e>
  402082:	f010 0f03 	tst.w	r0, #3
  402086:	f100 30ff 	add.w	r0, r0, #4294967295
  40208a:	d1f5      	bne.n	402078 <_malloc_r+0x438>
  40208c:	687b      	ldr	r3, [r7, #4]
  40208e:	ea23 0304 	bic.w	r3, r3, r4
  402092:	607b      	str	r3, [r7, #4]
  402094:	0064      	lsls	r4, r4, #1
  402096:	429c      	cmp	r4, r3
  402098:	f63f aec7 	bhi.w	401e2a <_malloc_r+0x1ea>
  40209c:	2c00      	cmp	r4, #0
  40209e:	f43f aec4 	beq.w	401e2a <_malloc_r+0x1ea>
  4020a2:	421c      	tst	r4, r3
  4020a4:	4640      	mov	r0, r8
  4020a6:	f47f ae3e 	bne.w	401d26 <_malloc_r+0xe6>
  4020aa:	0064      	lsls	r4, r4, #1
  4020ac:	421c      	tst	r4, r3
  4020ae:	f100 0004 	add.w	r0, r0, #4
  4020b2:	d0fa      	beq.n	4020aa <_malloc_r+0x46a>
  4020b4:	e637      	b.n	401d26 <_malloc_r+0xe6>
  4020b6:	468c      	mov	ip, r1
  4020b8:	e78c      	b.n	401fd4 <_malloc_r+0x394>
  4020ba:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4020be:	d815      	bhi.n	4020ec <_malloc_r+0x4ac>
  4020c0:	0bf3      	lsrs	r3, r6, #15
  4020c2:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4020c6:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4020ca:	00c3      	lsls	r3, r0, #3
  4020cc:	e5da      	b.n	401c84 <_malloc_r+0x44>
  4020ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4020d2:	e6ed      	b.n	401eb0 <_malloc_r+0x270>
  4020d4:	687b      	ldr	r3, [r7, #4]
  4020d6:	1092      	asrs	r2, r2, #2
  4020d8:	2101      	movs	r1, #1
  4020da:	fa01 f202 	lsl.w	r2, r1, r2
  4020de:	4313      	orrs	r3, r2
  4020e0:	607b      	str	r3, [r7, #4]
  4020e2:	4662      	mov	r2, ip
  4020e4:	e779      	b.n	401fda <_malloc_r+0x39a>
  4020e6:	2301      	movs	r3, #1
  4020e8:	6053      	str	r3, [r2, #4]
  4020ea:	e729      	b.n	401f40 <_malloc_r+0x300>
  4020ec:	f240 5254 	movw	r2, #1364	; 0x554
  4020f0:	4293      	cmp	r3, r2
  4020f2:	d822      	bhi.n	40213a <_malloc_r+0x4fa>
  4020f4:	0cb3      	lsrs	r3, r6, #18
  4020f6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4020fa:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4020fe:	00c3      	lsls	r3, r0, #3
  402100:	e5c0      	b.n	401c84 <_malloc_r+0x44>
  402102:	f103 0b10 	add.w	fp, r3, #16
  402106:	e6ae      	b.n	401e66 <_malloc_r+0x226>
  402108:	2a54      	cmp	r2, #84	; 0x54
  40210a:	d829      	bhi.n	402160 <_malloc_r+0x520>
  40210c:	0b1a      	lsrs	r2, r3, #12
  40210e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  402112:	00c9      	lsls	r1, r1, #3
  402114:	326e      	adds	r2, #110	; 0x6e
  402116:	e74d      	b.n	401fb4 <_malloc_r+0x374>
  402118:	4b20      	ldr	r3, [pc, #128]	; (40219c <_malloc_r+0x55c>)
  40211a:	6819      	ldr	r1, [r3, #0]
  40211c:	4459      	add	r1, fp
  40211e:	6019      	str	r1, [r3, #0]
  402120:	e6b2      	b.n	401e88 <_malloc_r+0x248>
  402122:	f3ca 000b 	ubfx	r0, sl, #0, #12
  402126:	2800      	cmp	r0, #0
  402128:	f47f aeae 	bne.w	401e88 <_malloc_r+0x248>
  40212c:	eb08 030b 	add.w	r3, r8, fp
  402130:	68ba      	ldr	r2, [r7, #8]
  402132:	f043 0301 	orr.w	r3, r3, #1
  402136:	6053      	str	r3, [r2, #4]
  402138:	e6ee      	b.n	401f18 <_malloc_r+0x2d8>
  40213a:	207f      	movs	r0, #127	; 0x7f
  40213c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  402140:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  402144:	e59e      	b.n	401c84 <_malloc_r+0x44>
  402146:	f104 0108 	add.w	r1, r4, #8
  40214a:	4628      	mov	r0, r5
  40214c:	9300      	str	r3, [sp, #0]
  40214e:	f7ff fa41 	bl	4015d4 <_free_r>
  402152:	9b00      	ldr	r3, [sp, #0]
  402154:	6819      	ldr	r1, [r3, #0]
  402156:	e6df      	b.n	401f18 <_malloc_r+0x2d8>
  402158:	2001      	movs	r0, #1
  40215a:	f04f 0900 	mov.w	r9, #0
  40215e:	e6bc      	b.n	401eda <_malloc_r+0x29a>
  402160:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402164:	d805      	bhi.n	402172 <_malloc_r+0x532>
  402166:	0bda      	lsrs	r2, r3, #15
  402168:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40216c:	00c9      	lsls	r1, r1, #3
  40216e:	3277      	adds	r2, #119	; 0x77
  402170:	e720      	b.n	401fb4 <_malloc_r+0x374>
  402172:	f240 5154 	movw	r1, #1364	; 0x554
  402176:	428a      	cmp	r2, r1
  402178:	d805      	bhi.n	402186 <_malloc_r+0x546>
  40217a:	0c9a      	lsrs	r2, r3, #18
  40217c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  402180:	00c9      	lsls	r1, r1, #3
  402182:	327c      	adds	r2, #124	; 0x7c
  402184:	e716      	b.n	401fb4 <_malloc_r+0x374>
  402186:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40218a:	227e      	movs	r2, #126	; 0x7e
  40218c:	e712      	b.n	401fb4 <_malloc_r+0x374>
  40218e:	687b      	ldr	r3, [r7, #4]
  402190:	e780      	b.n	402094 <_malloc_r+0x454>
  402192:	08f0      	lsrs	r0, r6, #3
  402194:	f106 0308 	add.w	r3, r6, #8
  402198:	e600      	b.n	401d9c <_malloc_r+0x15c>
  40219a:	bf00      	nop
  40219c:	200008e8 	.word	0x200008e8

004021a0 <memchr>:
  4021a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4021a4:	2a10      	cmp	r2, #16
  4021a6:	db2b      	blt.n	402200 <memchr+0x60>
  4021a8:	f010 0f07 	tst.w	r0, #7
  4021ac:	d008      	beq.n	4021c0 <memchr+0x20>
  4021ae:	f810 3b01 	ldrb.w	r3, [r0], #1
  4021b2:	3a01      	subs	r2, #1
  4021b4:	428b      	cmp	r3, r1
  4021b6:	d02d      	beq.n	402214 <memchr+0x74>
  4021b8:	f010 0f07 	tst.w	r0, #7
  4021bc:	b342      	cbz	r2, 402210 <memchr+0x70>
  4021be:	d1f6      	bne.n	4021ae <memchr+0xe>
  4021c0:	b4f0      	push	{r4, r5, r6, r7}
  4021c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4021c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4021ca:	f022 0407 	bic.w	r4, r2, #7
  4021ce:	f07f 0700 	mvns.w	r7, #0
  4021d2:	2300      	movs	r3, #0
  4021d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4021d8:	3c08      	subs	r4, #8
  4021da:	ea85 0501 	eor.w	r5, r5, r1
  4021de:	ea86 0601 	eor.w	r6, r6, r1
  4021e2:	fa85 f547 	uadd8	r5, r5, r7
  4021e6:	faa3 f587 	sel	r5, r3, r7
  4021ea:	fa86 f647 	uadd8	r6, r6, r7
  4021ee:	faa5 f687 	sel	r6, r5, r7
  4021f2:	b98e      	cbnz	r6, 402218 <memchr+0x78>
  4021f4:	d1ee      	bne.n	4021d4 <memchr+0x34>
  4021f6:	bcf0      	pop	{r4, r5, r6, r7}
  4021f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4021fc:	f002 0207 	and.w	r2, r2, #7
  402200:	b132      	cbz	r2, 402210 <memchr+0x70>
  402202:	f810 3b01 	ldrb.w	r3, [r0], #1
  402206:	3a01      	subs	r2, #1
  402208:	ea83 0301 	eor.w	r3, r3, r1
  40220c:	b113      	cbz	r3, 402214 <memchr+0x74>
  40220e:	d1f8      	bne.n	402202 <memchr+0x62>
  402210:	2000      	movs	r0, #0
  402212:	4770      	bx	lr
  402214:	3801      	subs	r0, #1
  402216:	4770      	bx	lr
  402218:	2d00      	cmp	r5, #0
  40221a:	bf06      	itte	eq
  40221c:	4635      	moveq	r5, r6
  40221e:	3803      	subeq	r0, #3
  402220:	3807      	subne	r0, #7
  402222:	f015 0f01 	tst.w	r5, #1
  402226:	d107      	bne.n	402238 <memchr+0x98>
  402228:	3001      	adds	r0, #1
  40222a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40222e:	bf02      	ittt	eq
  402230:	3001      	addeq	r0, #1
  402232:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  402236:	3001      	addeq	r0, #1
  402238:	bcf0      	pop	{r4, r5, r6, r7}
  40223a:	3801      	subs	r0, #1
  40223c:	4770      	bx	lr
  40223e:	bf00      	nop

00402240 <memcpy>:
  402240:	4684      	mov	ip, r0
  402242:	ea41 0300 	orr.w	r3, r1, r0
  402246:	f013 0303 	ands.w	r3, r3, #3
  40224a:	d16d      	bne.n	402328 <memcpy+0xe8>
  40224c:	3a40      	subs	r2, #64	; 0x40
  40224e:	d341      	bcc.n	4022d4 <memcpy+0x94>
  402250:	f851 3b04 	ldr.w	r3, [r1], #4
  402254:	f840 3b04 	str.w	r3, [r0], #4
  402258:	f851 3b04 	ldr.w	r3, [r1], #4
  40225c:	f840 3b04 	str.w	r3, [r0], #4
  402260:	f851 3b04 	ldr.w	r3, [r1], #4
  402264:	f840 3b04 	str.w	r3, [r0], #4
  402268:	f851 3b04 	ldr.w	r3, [r1], #4
  40226c:	f840 3b04 	str.w	r3, [r0], #4
  402270:	f851 3b04 	ldr.w	r3, [r1], #4
  402274:	f840 3b04 	str.w	r3, [r0], #4
  402278:	f851 3b04 	ldr.w	r3, [r1], #4
  40227c:	f840 3b04 	str.w	r3, [r0], #4
  402280:	f851 3b04 	ldr.w	r3, [r1], #4
  402284:	f840 3b04 	str.w	r3, [r0], #4
  402288:	f851 3b04 	ldr.w	r3, [r1], #4
  40228c:	f840 3b04 	str.w	r3, [r0], #4
  402290:	f851 3b04 	ldr.w	r3, [r1], #4
  402294:	f840 3b04 	str.w	r3, [r0], #4
  402298:	f851 3b04 	ldr.w	r3, [r1], #4
  40229c:	f840 3b04 	str.w	r3, [r0], #4
  4022a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4022a4:	f840 3b04 	str.w	r3, [r0], #4
  4022a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4022ac:	f840 3b04 	str.w	r3, [r0], #4
  4022b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4022b4:	f840 3b04 	str.w	r3, [r0], #4
  4022b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4022bc:	f840 3b04 	str.w	r3, [r0], #4
  4022c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4022c4:	f840 3b04 	str.w	r3, [r0], #4
  4022c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4022cc:	f840 3b04 	str.w	r3, [r0], #4
  4022d0:	3a40      	subs	r2, #64	; 0x40
  4022d2:	d2bd      	bcs.n	402250 <memcpy+0x10>
  4022d4:	3230      	adds	r2, #48	; 0x30
  4022d6:	d311      	bcc.n	4022fc <memcpy+0xbc>
  4022d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4022dc:	f840 3b04 	str.w	r3, [r0], #4
  4022e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4022e4:	f840 3b04 	str.w	r3, [r0], #4
  4022e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4022ec:	f840 3b04 	str.w	r3, [r0], #4
  4022f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4022f4:	f840 3b04 	str.w	r3, [r0], #4
  4022f8:	3a10      	subs	r2, #16
  4022fa:	d2ed      	bcs.n	4022d8 <memcpy+0x98>
  4022fc:	320c      	adds	r2, #12
  4022fe:	d305      	bcc.n	40230c <memcpy+0xcc>
  402300:	f851 3b04 	ldr.w	r3, [r1], #4
  402304:	f840 3b04 	str.w	r3, [r0], #4
  402308:	3a04      	subs	r2, #4
  40230a:	d2f9      	bcs.n	402300 <memcpy+0xc0>
  40230c:	3204      	adds	r2, #4
  40230e:	d008      	beq.n	402322 <memcpy+0xe2>
  402310:	07d2      	lsls	r2, r2, #31
  402312:	bf1c      	itt	ne
  402314:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402318:	f800 3b01 	strbne.w	r3, [r0], #1
  40231c:	d301      	bcc.n	402322 <memcpy+0xe2>
  40231e:	880b      	ldrh	r3, [r1, #0]
  402320:	8003      	strh	r3, [r0, #0]
  402322:	4660      	mov	r0, ip
  402324:	4770      	bx	lr
  402326:	bf00      	nop
  402328:	2a08      	cmp	r2, #8
  40232a:	d313      	bcc.n	402354 <memcpy+0x114>
  40232c:	078b      	lsls	r3, r1, #30
  40232e:	d08d      	beq.n	40224c <memcpy+0xc>
  402330:	f010 0303 	ands.w	r3, r0, #3
  402334:	d08a      	beq.n	40224c <memcpy+0xc>
  402336:	f1c3 0304 	rsb	r3, r3, #4
  40233a:	1ad2      	subs	r2, r2, r3
  40233c:	07db      	lsls	r3, r3, #31
  40233e:	bf1c      	itt	ne
  402340:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402344:	f800 3b01 	strbne.w	r3, [r0], #1
  402348:	d380      	bcc.n	40224c <memcpy+0xc>
  40234a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40234e:	f820 3b02 	strh.w	r3, [r0], #2
  402352:	e77b      	b.n	40224c <memcpy+0xc>
  402354:	3a04      	subs	r2, #4
  402356:	d3d9      	bcc.n	40230c <memcpy+0xcc>
  402358:	3a01      	subs	r2, #1
  40235a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40235e:	f800 3b01 	strb.w	r3, [r0], #1
  402362:	d2f9      	bcs.n	402358 <memcpy+0x118>
  402364:	780b      	ldrb	r3, [r1, #0]
  402366:	7003      	strb	r3, [r0, #0]
  402368:	784b      	ldrb	r3, [r1, #1]
  40236a:	7043      	strb	r3, [r0, #1]
  40236c:	788b      	ldrb	r3, [r1, #2]
  40236e:	7083      	strb	r3, [r0, #2]
  402370:	4660      	mov	r0, ip
  402372:	4770      	bx	lr

00402374 <memmove>:
  402374:	4288      	cmp	r0, r1
  402376:	b5f0      	push	{r4, r5, r6, r7, lr}
  402378:	d90d      	bls.n	402396 <memmove+0x22>
  40237a:	188b      	adds	r3, r1, r2
  40237c:	4298      	cmp	r0, r3
  40237e:	d20a      	bcs.n	402396 <memmove+0x22>
  402380:	1884      	adds	r4, r0, r2
  402382:	2a00      	cmp	r2, #0
  402384:	d051      	beq.n	40242a <memmove+0xb6>
  402386:	4622      	mov	r2, r4
  402388:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40238c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  402390:	4299      	cmp	r1, r3
  402392:	d1f9      	bne.n	402388 <memmove+0x14>
  402394:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402396:	2a0f      	cmp	r2, #15
  402398:	d948      	bls.n	40242c <memmove+0xb8>
  40239a:	ea41 0300 	orr.w	r3, r1, r0
  40239e:	079b      	lsls	r3, r3, #30
  4023a0:	d146      	bne.n	402430 <memmove+0xbc>
  4023a2:	f100 0410 	add.w	r4, r0, #16
  4023a6:	f101 0310 	add.w	r3, r1, #16
  4023aa:	4615      	mov	r5, r2
  4023ac:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4023b0:	f844 6c10 	str.w	r6, [r4, #-16]
  4023b4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4023b8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4023bc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4023c0:	f844 6c08 	str.w	r6, [r4, #-8]
  4023c4:	3d10      	subs	r5, #16
  4023c6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4023ca:	f844 6c04 	str.w	r6, [r4, #-4]
  4023ce:	2d0f      	cmp	r5, #15
  4023d0:	f103 0310 	add.w	r3, r3, #16
  4023d4:	f104 0410 	add.w	r4, r4, #16
  4023d8:	d8e8      	bhi.n	4023ac <memmove+0x38>
  4023da:	f1a2 0310 	sub.w	r3, r2, #16
  4023de:	f023 030f 	bic.w	r3, r3, #15
  4023e2:	f002 0e0f 	and.w	lr, r2, #15
  4023e6:	3310      	adds	r3, #16
  4023e8:	f1be 0f03 	cmp.w	lr, #3
  4023ec:	4419      	add	r1, r3
  4023ee:	4403      	add	r3, r0
  4023f0:	d921      	bls.n	402436 <memmove+0xc2>
  4023f2:	1f1e      	subs	r6, r3, #4
  4023f4:	460d      	mov	r5, r1
  4023f6:	4674      	mov	r4, lr
  4023f8:	3c04      	subs	r4, #4
  4023fa:	f855 7b04 	ldr.w	r7, [r5], #4
  4023fe:	f846 7f04 	str.w	r7, [r6, #4]!
  402402:	2c03      	cmp	r4, #3
  402404:	d8f8      	bhi.n	4023f8 <memmove+0x84>
  402406:	f1ae 0404 	sub.w	r4, lr, #4
  40240a:	f024 0403 	bic.w	r4, r4, #3
  40240e:	3404      	adds	r4, #4
  402410:	4421      	add	r1, r4
  402412:	4423      	add	r3, r4
  402414:	f002 0203 	and.w	r2, r2, #3
  402418:	b162      	cbz	r2, 402434 <memmove+0xc0>
  40241a:	3b01      	subs	r3, #1
  40241c:	440a      	add	r2, r1
  40241e:	f811 4b01 	ldrb.w	r4, [r1], #1
  402422:	f803 4f01 	strb.w	r4, [r3, #1]!
  402426:	428a      	cmp	r2, r1
  402428:	d1f9      	bne.n	40241e <memmove+0xaa>
  40242a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40242c:	4603      	mov	r3, r0
  40242e:	e7f3      	b.n	402418 <memmove+0xa4>
  402430:	4603      	mov	r3, r0
  402432:	e7f2      	b.n	40241a <memmove+0xa6>
  402434:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402436:	4672      	mov	r2, lr
  402438:	e7ee      	b.n	402418 <memmove+0xa4>
  40243a:	bf00      	nop

0040243c <__malloc_lock>:
  40243c:	4801      	ldr	r0, [pc, #4]	; (402444 <__malloc_lock+0x8>)
  40243e:	f7ff bb7b 	b.w	401b38 <__retarget_lock_acquire_recursive>
  402442:	bf00      	nop
  402444:	2000093c 	.word	0x2000093c

00402448 <__malloc_unlock>:
  402448:	4801      	ldr	r0, [pc, #4]	; (402450 <__malloc_unlock+0x8>)
  40244a:	f7ff bb77 	b.w	401b3c <__retarget_lock_release_recursive>
  40244e:	bf00      	nop
  402450:	2000093c 	.word	0x2000093c

00402454 <_realloc_r>:
  402454:	2900      	cmp	r1, #0
  402456:	f000 8095 	beq.w	402584 <_realloc_r+0x130>
  40245a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40245e:	460d      	mov	r5, r1
  402460:	4616      	mov	r6, r2
  402462:	b083      	sub	sp, #12
  402464:	4680      	mov	r8, r0
  402466:	f106 070b 	add.w	r7, r6, #11
  40246a:	f7ff ffe7 	bl	40243c <__malloc_lock>
  40246e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  402472:	2f16      	cmp	r7, #22
  402474:	f02e 0403 	bic.w	r4, lr, #3
  402478:	f1a5 0908 	sub.w	r9, r5, #8
  40247c:	d83c      	bhi.n	4024f8 <_realloc_r+0xa4>
  40247e:	2210      	movs	r2, #16
  402480:	4617      	mov	r7, r2
  402482:	42be      	cmp	r6, r7
  402484:	d83d      	bhi.n	402502 <_realloc_r+0xae>
  402486:	4294      	cmp	r4, r2
  402488:	da43      	bge.n	402512 <_realloc_r+0xbe>
  40248a:	4bc4      	ldr	r3, [pc, #784]	; (40279c <_realloc_r+0x348>)
  40248c:	6899      	ldr	r1, [r3, #8]
  40248e:	eb09 0004 	add.w	r0, r9, r4
  402492:	4288      	cmp	r0, r1
  402494:	f000 80b4 	beq.w	402600 <_realloc_r+0x1ac>
  402498:	6843      	ldr	r3, [r0, #4]
  40249a:	f023 0101 	bic.w	r1, r3, #1
  40249e:	4401      	add	r1, r0
  4024a0:	6849      	ldr	r1, [r1, #4]
  4024a2:	07c9      	lsls	r1, r1, #31
  4024a4:	d54c      	bpl.n	402540 <_realloc_r+0xec>
  4024a6:	f01e 0f01 	tst.w	lr, #1
  4024aa:	f000 809b 	beq.w	4025e4 <_realloc_r+0x190>
  4024ae:	4631      	mov	r1, r6
  4024b0:	4640      	mov	r0, r8
  4024b2:	f7ff fbc5 	bl	401c40 <_malloc_r>
  4024b6:	4606      	mov	r6, r0
  4024b8:	2800      	cmp	r0, #0
  4024ba:	d03a      	beq.n	402532 <_realloc_r+0xde>
  4024bc:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4024c0:	f023 0301 	bic.w	r3, r3, #1
  4024c4:	444b      	add	r3, r9
  4024c6:	f1a0 0208 	sub.w	r2, r0, #8
  4024ca:	429a      	cmp	r2, r3
  4024cc:	f000 8121 	beq.w	402712 <_realloc_r+0x2be>
  4024d0:	1f22      	subs	r2, r4, #4
  4024d2:	2a24      	cmp	r2, #36	; 0x24
  4024d4:	f200 8107 	bhi.w	4026e6 <_realloc_r+0x292>
  4024d8:	2a13      	cmp	r2, #19
  4024da:	f200 80db 	bhi.w	402694 <_realloc_r+0x240>
  4024de:	4603      	mov	r3, r0
  4024e0:	462a      	mov	r2, r5
  4024e2:	6811      	ldr	r1, [r2, #0]
  4024e4:	6019      	str	r1, [r3, #0]
  4024e6:	6851      	ldr	r1, [r2, #4]
  4024e8:	6059      	str	r1, [r3, #4]
  4024ea:	6892      	ldr	r2, [r2, #8]
  4024ec:	609a      	str	r2, [r3, #8]
  4024ee:	4629      	mov	r1, r5
  4024f0:	4640      	mov	r0, r8
  4024f2:	f7ff f86f 	bl	4015d4 <_free_r>
  4024f6:	e01c      	b.n	402532 <_realloc_r+0xde>
  4024f8:	f027 0707 	bic.w	r7, r7, #7
  4024fc:	2f00      	cmp	r7, #0
  4024fe:	463a      	mov	r2, r7
  402500:	dabf      	bge.n	402482 <_realloc_r+0x2e>
  402502:	2600      	movs	r6, #0
  402504:	230c      	movs	r3, #12
  402506:	4630      	mov	r0, r6
  402508:	f8c8 3000 	str.w	r3, [r8]
  40250c:	b003      	add	sp, #12
  40250e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402512:	462e      	mov	r6, r5
  402514:	1be3      	subs	r3, r4, r7
  402516:	2b0f      	cmp	r3, #15
  402518:	d81e      	bhi.n	402558 <_realloc_r+0x104>
  40251a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40251e:	f003 0301 	and.w	r3, r3, #1
  402522:	4323      	orrs	r3, r4
  402524:	444c      	add	r4, r9
  402526:	f8c9 3004 	str.w	r3, [r9, #4]
  40252a:	6863      	ldr	r3, [r4, #4]
  40252c:	f043 0301 	orr.w	r3, r3, #1
  402530:	6063      	str	r3, [r4, #4]
  402532:	4640      	mov	r0, r8
  402534:	f7ff ff88 	bl	402448 <__malloc_unlock>
  402538:	4630      	mov	r0, r6
  40253a:	b003      	add	sp, #12
  40253c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402540:	f023 0303 	bic.w	r3, r3, #3
  402544:	18e1      	adds	r1, r4, r3
  402546:	4291      	cmp	r1, r2
  402548:	db1f      	blt.n	40258a <_realloc_r+0x136>
  40254a:	68c3      	ldr	r3, [r0, #12]
  40254c:	6882      	ldr	r2, [r0, #8]
  40254e:	462e      	mov	r6, r5
  402550:	60d3      	str	r3, [r2, #12]
  402552:	460c      	mov	r4, r1
  402554:	609a      	str	r2, [r3, #8]
  402556:	e7dd      	b.n	402514 <_realloc_r+0xc0>
  402558:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40255c:	eb09 0107 	add.w	r1, r9, r7
  402560:	f002 0201 	and.w	r2, r2, #1
  402564:	444c      	add	r4, r9
  402566:	f043 0301 	orr.w	r3, r3, #1
  40256a:	4317      	orrs	r7, r2
  40256c:	f8c9 7004 	str.w	r7, [r9, #4]
  402570:	604b      	str	r3, [r1, #4]
  402572:	6863      	ldr	r3, [r4, #4]
  402574:	f043 0301 	orr.w	r3, r3, #1
  402578:	3108      	adds	r1, #8
  40257a:	6063      	str	r3, [r4, #4]
  40257c:	4640      	mov	r0, r8
  40257e:	f7ff f829 	bl	4015d4 <_free_r>
  402582:	e7d6      	b.n	402532 <_realloc_r+0xde>
  402584:	4611      	mov	r1, r2
  402586:	f7ff bb5b 	b.w	401c40 <_malloc_r>
  40258a:	f01e 0f01 	tst.w	lr, #1
  40258e:	d18e      	bne.n	4024ae <_realloc_r+0x5a>
  402590:	f855 1c08 	ldr.w	r1, [r5, #-8]
  402594:	eba9 0a01 	sub.w	sl, r9, r1
  402598:	f8da 1004 	ldr.w	r1, [sl, #4]
  40259c:	f021 0103 	bic.w	r1, r1, #3
  4025a0:	440b      	add	r3, r1
  4025a2:	4423      	add	r3, r4
  4025a4:	4293      	cmp	r3, r2
  4025a6:	db25      	blt.n	4025f4 <_realloc_r+0x1a0>
  4025a8:	68c2      	ldr	r2, [r0, #12]
  4025aa:	6881      	ldr	r1, [r0, #8]
  4025ac:	4656      	mov	r6, sl
  4025ae:	60ca      	str	r2, [r1, #12]
  4025b0:	6091      	str	r1, [r2, #8]
  4025b2:	f8da 100c 	ldr.w	r1, [sl, #12]
  4025b6:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4025ba:	1f22      	subs	r2, r4, #4
  4025bc:	2a24      	cmp	r2, #36	; 0x24
  4025be:	60c1      	str	r1, [r0, #12]
  4025c0:	6088      	str	r0, [r1, #8]
  4025c2:	f200 8094 	bhi.w	4026ee <_realloc_r+0x29a>
  4025c6:	2a13      	cmp	r2, #19
  4025c8:	d96f      	bls.n	4026aa <_realloc_r+0x256>
  4025ca:	6829      	ldr	r1, [r5, #0]
  4025cc:	f8ca 1008 	str.w	r1, [sl, #8]
  4025d0:	6869      	ldr	r1, [r5, #4]
  4025d2:	f8ca 100c 	str.w	r1, [sl, #12]
  4025d6:	2a1b      	cmp	r2, #27
  4025d8:	f200 80a2 	bhi.w	402720 <_realloc_r+0x2cc>
  4025dc:	3508      	adds	r5, #8
  4025de:	f10a 0210 	add.w	r2, sl, #16
  4025e2:	e063      	b.n	4026ac <_realloc_r+0x258>
  4025e4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4025e8:	eba9 0a03 	sub.w	sl, r9, r3
  4025ec:	f8da 1004 	ldr.w	r1, [sl, #4]
  4025f0:	f021 0103 	bic.w	r1, r1, #3
  4025f4:	1863      	adds	r3, r4, r1
  4025f6:	4293      	cmp	r3, r2
  4025f8:	f6ff af59 	blt.w	4024ae <_realloc_r+0x5a>
  4025fc:	4656      	mov	r6, sl
  4025fe:	e7d8      	b.n	4025b2 <_realloc_r+0x15e>
  402600:	6841      	ldr	r1, [r0, #4]
  402602:	f021 0b03 	bic.w	fp, r1, #3
  402606:	44a3      	add	fp, r4
  402608:	f107 0010 	add.w	r0, r7, #16
  40260c:	4583      	cmp	fp, r0
  40260e:	da56      	bge.n	4026be <_realloc_r+0x26a>
  402610:	f01e 0f01 	tst.w	lr, #1
  402614:	f47f af4b 	bne.w	4024ae <_realloc_r+0x5a>
  402618:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40261c:	eba9 0a01 	sub.w	sl, r9, r1
  402620:	f8da 1004 	ldr.w	r1, [sl, #4]
  402624:	f021 0103 	bic.w	r1, r1, #3
  402628:	448b      	add	fp, r1
  40262a:	4558      	cmp	r0, fp
  40262c:	dce2      	bgt.n	4025f4 <_realloc_r+0x1a0>
  40262e:	4656      	mov	r6, sl
  402630:	f8da 100c 	ldr.w	r1, [sl, #12]
  402634:	f856 0f08 	ldr.w	r0, [r6, #8]!
  402638:	1f22      	subs	r2, r4, #4
  40263a:	2a24      	cmp	r2, #36	; 0x24
  40263c:	60c1      	str	r1, [r0, #12]
  40263e:	6088      	str	r0, [r1, #8]
  402640:	f200 808f 	bhi.w	402762 <_realloc_r+0x30e>
  402644:	2a13      	cmp	r2, #19
  402646:	f240 808a 	bls.w	40275e <_realloc_r+0x30a>
  40264a:	6829      	ldr	r1, [r5, #0]
  40264c:	f8ca 1008 	str.w	r1, [sl, #8]
  402650:	6869      	ldr	r1, [r5, #4]
  402652:	f8ca 100c 	str.w	r1, [sl, #12]
  402656:	2a1b      	cmp	r2, #27
  402658:	f200 808a 	bhi.w	402770 <_realloc_r+0x31c>
  40265c:	3508      	adds	r5, #8
  40265e:	f10a 0210 	add.w	r2, sl, #16
  402662:	6829      	ldr	r1, [r5, #0]
  402664:	6011      	str	r1, [r2, #0]
  402666:	6869      	ldr	r1, [r5, #4]
  402668:	6051      	str	r1, [r2, #4]
  40266a:	68a9      	ldr	r1, [r5, #8]
  40266c:	6091      	str	r1, [r2, #8]
  40266e:	eb0a 0107 	add.w	r1, sl, r7
  402672:	ebab 0207 	sub.w	r2, fp, r7
  402676:	f042 0201 	orr.w	r2, r2, #1
  40267a:	6099      	str	r1, [r3, #8]
  40267c:	604a      	str	r2, [r1, #4]
  40267e:	f8da 3004 	ldr.w	r3, [sl, #4]
  402682:	f003 0301 	and.w	r3, r3, #1
  402686:	431f      	orrs	r7, r3
  402688:	4640      	mov	r0, r8
  40268a:	f8ca 7004 	str.w	r7, [sl, #4]
  40268e:	f7ff fedb 	bl	402448 <__malloc_unlock>
  402692:	e751      	b.n	402538 <_realloc_r+0xe4>
  402694:	682b      	ldr	r3, [r5, #0]
  402696:	6003      	str	r3, [r0, #0]
  402698:	686b      	ldr	r3, [r5, #4]
  40269a:	6043      	str	r3, [r0, #4]
  40269c:	2a1b      	cmp	r2, #27
  40269e:	d82d      	bhi.n	4026fc <_realloc_r+0x2a8>
  4026a0:	f100 0308 	add.w	r3, r0, #8
  4026a4:	f105 0208 	add.w	r2, r5, #8
  4026a8:	e71b      	b.n	4024e2 <_realloc_r+0x8e>
  4026aa:	4632      	mov	r2, r6
  4026ac:	6829      	ldr	r1, [r5, #0]
  4026ae:	6011      	str	r1, [r2, #0]
  4026b0:	6869      	ldr	r1, [r5, #4]
  4026b2:	6051      	str	r1, [r2, #4]
  4026b4:	68a9      	ldr	r1, [r5, #8]
  4026b6:	6091      	str	r1, [r2, #8]
  4026b8:	461c      	mov	r4, r3
  4026ba:	46d1      	mov	r9, sl
  4026bc:	e72a      	b.n	402514 <_realloc_r+0xc0>
  4026be:	eb09 0107 	add.w	r1, r9, r7
  4026c2:	ebab 0b07 	sub.w	fp, fp, r7
  4026c6:	f04b 0201 	orr.w	r2, fp, #1
  4026ca:	6099      	str	r1, [r3, #8]
  4026cc:	604a      	str	r2, [r1, #4]
  4026ce:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4026d2:	f003 0301 	and.w	r3, r3, #1
  4026d6:	431f      	orrs	r7, r3
  4026d8:	4640      	mov	r0, r8
  4026da:	f845 7c04 	str.w	r7, [r5, #-4]
  4026de:	f7ff feb3 	bl	402448 <__malloc_unlock>
  4026e2:	462e      	mov	r6, r5
  4026e4:	e728      	b.n	402538 <_realloc_r+0xe4>
  4026e6:	4629      	mov	r1, r5
  4026e8:	f7ff fe44 	bl	402374 <memmove>
  4026ec:	e6ff      	b.n	4024ee <_realloc_r+0x9a>
  4026ee:	4629      	mov	r1, r5
  4026f0:	4630      	mov	r0, r6
  4026f2:	461c      	mov	r4, r3
  4026f4:	46d1      	mov	r9, sl
  4026f6:	f7ff fe3d 	bl	402374 <memmove>
  4026fa:	e70b      	b.n	402514 <_realloc_r+0xc0>
  4026fc:	68ab      	ldr	r3, [r5, #8]
  4026fe:	6083      	str	r3, [r0, #8]
  402700:	68eb      	ldr	r3, [r5, #12]
  402702:	60c3      	str	r3, [r0, #12]
  402704:	2a24      	cmp	r2, #36	; 0x24
  402706:	d017      	beq.n	402738 <_realloc_r+0x2e4>
  402708:	f100 0310 	add.w	r3, r0, #16
  40270c:	f105 0210 	add.w	r2, r5, #16
  402710:	e6e7      	b.n	4024e2 <_realloc_r+0x8e>
  402712:	f850 3c04 	ldr.w	r3, [r0, #-4]
  402716:	f023 0303 	bic.w	r3, r3, #3
  40271a:	441c      	add	r4, r3
  40271c:	462e      	mov	r6, r5
  40271e:	e6f9      	b.n	402514 <_realloc_r+0xc0>
  402720:	68a9      	ldr	r1, [r5, #8]
  402722:	f8ca 1010 	str.w	r1, [sl, #16]
  402726:	68e9      	ldr	r1, [r5, #12]
  402728:	f8ca 1014 	str.w	r1, [sl, #20]
  40272c:	2a24      	cmp	r2, #36	; 0x24
  40272e:	d00c      	beq.n	40274a <_realloc_r+0x2f6>
  402730:	3510      	adds	r5, #16
  402732:	f10a 0218 	add.w	r2, sl, #24
  402736:	e7b9      	b.n	4026ac <_realloc_r+0x258>
  402738:	692b      	ldr	r3, [r5, #16]
  40273a:	6103      	str	r3, [r0, #16]
  40273c:	696b      	ldr	r3, [r5, #20]
  40273e:	6143      	str	r3, [r0, #20]
  402740:	f105 0218 	add.w	r2, r5, #24
  402744:	f100 0318 	add.w	r3, r0, #24
  402748:	e6cb      	b.n	4024e2 <_realloc_r+0x8e>
  40274a:	692a      	ldr	r2, [r5, #16]
  40274c:	f8ca 2018 	str.w	r2, [sl, #24]
  402750:	696a      	ldr	r2, [r5, #20]
  402752:	f8ca 201c 	str.w	r2, [sl, #28]
  402756:	3518      	adds	r5, #24
  402758:	f10a 0220 	add.w	r2, sl, #32
  40275c:	e7a6      	b.n	4026ac <_realloc_r+0x258>
  40275e:	4632      	mov	r2, r6
  402760:	e77f      	b.n	402662 <_realloc_r+0x20e>
  402762:	4629      	mov	r1, r5
  402764:	4630      	mov	r0, r6
  402766:	9301      	str	r3, [sp, #4]
  402768:	f7ff fe04 	bl	402374 <memmove>
  40276c:	9b01      	ldr	r3, [sp, #4]
  40276e:	e77e      	b.n	40266e <_realloc_r+0x21a>
  402770:	68a9      	ldr	r1, [r5, #8]
  402772:	f8ca 1010 	str.w	r1, [sl, #16]
  402776:	68e9      	ldr	r1, [r5, #12]
  402778:	f8ca 1014 	str.w	r1, [sl, #20]
  40277c:	2a24      	cmp	r2, #36	; 0x24
  40277e:	d003      	beq.n	402788 <_realloc_r+0x334>
  402780:	3510      	adds	r5, #16
  402782:	f10a 0218 	add.w	r2, sl, #24
  402786:	e76c      	b.n	402662 <_realloc_r+0x20e>
  402788:	692a      	ldr	r2, [r5, #16]
  40278a:	f8ca 2018 	str.w	r2, [sl, #24]
  40278e:	696a      	ldr	r2, [r5, #20]
  402790:	f8ca 201c 	str.w	r2, [sl, #28]
  402794:	3518      	adds	r5, #24
  402796:	f10a 0220 	add.w	r2, sl, #32
  40279a:	e762      	b.n	402662 <_realloc_r+0x20e>
  40279c:	20000444 	.word	0x20000444

004027a0 <lflush>:
  4027a0:	8983      	ldrh	r3, [r0, #12]
  4027a2:	f003 0309 	and.w	r3, r3, #9
  4027a6:	2b09      	cmp	r3, #9
  4027a8:	d001      	beq.n	4027ae <lflush+0xe>
  4027aa:	2000      	movs	r0, #0
  4027ac:	4770      	bx	lr
  4027ae:	f7fe be2f 	b.w	401410 <fflush>
  4027b2:	bf00      	nop

004027b4 <__srefill_r>:
  4027b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4027b6:	460c      	mov	r4, r1
  4027b8:	4605      	mov	r5, r0
  4027ba:	b110      	cbz	r0, 4027c2 <__srefill_r+0xe>
  4027bc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4027be:	2b00      	cmp	r3, #0
  4027c0:	d045      	beq.n	40284e <__srefill_r+0x9a>
  4027c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4027c6:	b29a      	uxth	r2, r3
  4027c8:	0497      	lsls	r7, r2, #18
  4027ca:	d407      	bmi.n	4027dc <__srefill_r+0x28>
  4027cc:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4027ce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4027d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  4027d6:	6662      	str	r2, [r4, #100]	; 0x64
  4027d8:	81a3      	strh	r3, [r4, #12]
  4027da:	b29a      	uxth	r2, r3
  4027dc:	2100      	movs	r1, #0
  4027de:	0696      	lsls	r6, r2, #26
  4027e0:	6061      	str	r1, [r4, #4]
  4027e2:	d431      	bmi.n	402848 <__srefill_r+0x94>
  4027e4:	0750      	lsls	r0, r2, #29
  4027e6:	d522      	bpl.n	40282e <__srefill_r+0x7a>
  4027e8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4027ea:	b161      	cbz	r1, 402806 <__srefill_r+0x52>
  4027ec:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4027f0:	4299      	cmp	r1, r3
  4027f2:	d002      	beq.n	4027fa <__srefill_r+0x46>
  4027f4:	4628      	mov	r0, r5
  4027f6:	f7fe feed 	bl	4015d4 <_free_r>
  4027fa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4027fc:	6063      	str	r3, [r4, #4]
  4027fe:	2000      	movs	r0, #0
  402800:	6320      	str	r0, [r4, #48]	; 0x30
  402802:	2b00      	cmp	r3, #0
  402804:	d13f      	bne.n	402886 <__srefill_r+0xd2>
  402806:	6923      	ldr	r3, [r4, #16]
  402808:	2b00      	cmp	r3, #0
  40280a:	d04c      	beq.n	4028a6 <__srefill_r+0xf2>
  40280c:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
  402810:	b2be      	uxth	r6, r7
  402812:	07b3      	lsls	r3, r6, #30
  402814:	d11e      	bne.n	402854 <__srefill_r+0xa0>
  402816:	6922      	ldr	r2, [r4, #16]
  402818:	6022      	str	r2, [r4, #0]
  40281a:	4628      	mov	r0, r5
  40281c:	6963      	ldr	r3, [r4, #20]
  40281e:	6a25      	ldr	r5, [r4, #32]
  402820:	69e1      	ldr	r1, [r4, #28]
  402822:	47a8      	blx	r5
  402824:	2800      	cmp	r0, #0
  402826:	6060      	str	r0, [r4, #4]
  402828:	dd09      	ble.n	40283e <__srefill_r+0x8a>
  40282a:	2000      	movs	r0, #0
  40282c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40282e:	06d1      	lsls	r1, r2, #27
  402830:	d53e      	bpl.n	4028b0 <__srefill_r+0xfc>
  402832:	0712      	lsls	r2, r2, #28
  402834:	d42a      	bmi.n	40288c <__srefill_r+0xd8>
  402836:	f043 0304 	orr.w	r3, r3, #4
  40283a:	81a3      	strh	r3, [r4, #12]
  40283c:	e7e3      	b.n	402806 <__srefill_r+0x52>
  40283e:	89a3      	ldrh	r3, [r4, #12]
  402840:	d119      	bne.n	402876 <__srefill_r+0xc2>
  402842:	f043 0320 	orr.w	r3, r3, #32
  402846:	81a3      	strh	r3, [r4, #12]
  402848:	f04f 30ff 	mov.w	r0, #4294967295
  40284c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40284e:	f7fe fe1f 	bl	401490 <__sinit>
  402852:	e7b6      	b.n	4027c2 <__srefill_r+0xe>
  402854:	4b1a      	ldr	r3, [pc, #104]	; (4028c0 <__srefill_r+0x10c>)
  402856:	491b      	ldr	r1, [pc, #108]	; (4028c4 <__srefill_r+0x110>)
  402858:	6818      	ldr	r0, [r3, #0]
  40285a:	2301      	movs	r3, #1
  40285c:	81a3      	strh	r3, [r4, #12]
  40285e:	f006 0609 	and.w	r6, r6, #9
  402862:	f7ff f915 	bl	401a90 <_fwalk>
  402866:	2e09      	cmp	r6, #9
  402868:	81a7      	strh	r7, [r4, #12]
  40286a:	d1d4      	bne.n	402816 <__srefill_r+0x62>
  40286c:	4621      	mov	r1, r4
  40286e:	4628      	mov	r0, r5
  402870:	f7fe fd04 	bl	40127c <__sflush_r>
  402874:	e7cf      	b.n	402816 <__srefill_r+0x62>
  402876:	2200      	movs	r2, #0
  402878:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40287c:	81a3      	strh	r3, [r4, #12]
  40287e:	6062      	str	r2, [r4, #4]
  402880:	f04f 30ff 	mov.w	r0, #4294967295
  402884:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402886:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402888:	6023      	str	r3, [r4, #0]
  40288a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40288c:	4621      	mov	r1, r4
  40288e:	4628      	mov	r0, r5
  402890:	f7fe fd94 	bl	4013bc <_fflush_r>
  402894:	2800      	cmp	r0, #0
  402896:	d1d7      	bne.n	402848 <__srefill_r+0x94>
  402898:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40289c:	60a0      	str	r0, [r4, #8]
  40289e:	61a0      	str	r0, [r4, #24]
  4028a0:	f023 0308 	bic.w	r3, r3, #8
  4028a4:	e7c7      	b.n	402836 <__srefill_r+0x82>
  4028a6:	4621      	mov	r1, r4
  4028a8:	4628      	mov	r0, r5
  4028aa:	f7ff f977 	bl	401b9c <__smakebuf_r>
  4028ae:	e7ad      	b.n	40280c <__srefill_r+0x58>
  4028b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4028b4:	2209      	movs	r2, #9
  4028b6:	602a      	str	r2, [r5, #0]
  4028b8:	f04f 30ff 	mov.w	r0, #4294967295
  4028bc:	81a3      	strh	r3, [r4, #12]
  4028be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4028c0:	00402d54 	.word	0x00402d54
  4028c4:	004027a1 	.word	0x004027a1

004028c8 <_sbrk_r>:
  4028c8:	b538      	push	{r3, r4, r5, lr}
  4028ca:	4c07      	ldr	r4, [pc, #28]	; (4028e8 <_sbrk_r+0x20>)
  4028cc:	2300      	movs	r3, #0
  4028ce:	4605      	mov	r5, r0
  4028d0:	4608      	mov	r0, r1
  4028d2:	6023      	str	r3, [r4, #0]
  4028d4:	f7fe f928 	bl	400b28 <_sbrk>
  4028d8:	1c43      	adds	r3, r0, #1
  4028da:	d000      	beq.n	4028de <_sbrk_r+0x16>
  4028dc:	bd38      	pop	{r3, r4, r5, pc}
  4028de:	6823      	ldr	r3, [r4, #0]
  4028e0:	2b00      	cmp	r3, #0
  4028e2:	d0fb      	beq.n	4028dc <_sbrk_r+0x14>
  4028e4:	602b      	str	r3, [r5, #0]
  4028e6:	bd38      	pop	{r3, r4, r5, pc}
  4028e8:	20000950 	.word	0x20000950

004028ec <__sread>:
  4028ec:	b510      	push	{r4, lr}
  4028ee:	460c      	mov	r4, r1
  4028f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4028f4:	f000 f9ca 	bl	402c8c <_read_r>
  4028f8:	2800      	cmp	r0, #0
  4028fa:	db03      	blt.n	402904 <__sread+0x18>
  4028fc:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4028fe:	4403      	add	r3, r0
  402900:	6523      	str	r3, [r4, #80]	; 0x50
  402902:	bd10      	pop	{r4, pc}
  402904:	89a3      	ldrh	r3, [r4, #12]
  402906:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40290a:	81a3      	strh	r3, [r4, #12]
  40290c:	bd10      	pop	{r4, pc}
  40290e:	bf00      	nop

00402910 <__swrite>:
  402910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402914:	4616      	mov	r6, r2
  402916:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40291a:	461f      	mov	r7, r3
  40291c:	05d3      	lsls	r3, r2, #23
  40291e:	460c      	mov	r4, r1
  402920:	4605      	mov	r5, r0
  402922:	d507      	bpl.n	402934 <__swrite+0x24>
  402924:	2200      	movs	r2, #0
  402926:	2302      	movs	r3, #2
  402928:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40292c:	f000 f998 	bl	402c60 <_lseek_r>
  402930:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402934:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402938:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40293c:	81a2      	strh	r2, [r4, #12]
  40293e:	463b      	mov	r3, r7
  402940:	4632      	mov	r2, r6
  402942:	4628      	mov	r0, r5
  402944:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402948:	f000 b814 	b.w	402974 <_write_r>

0040294c <__sseek>:
  40294c:	b510      	push	{r4, lr}
  40294e:	460c      	mov	r4, r1
  402950:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402954:	f000 f984 	bl	402c60 <_lseek_r>
  402958:	89a3      	ldrh	r3, [r4, #12]
  40295a:	1c42      	adds	r2, r0, #1
  40295c:	bf0e      	itee	eq
  40295e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  402962:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  402966:	6520      	strne	r0, [r4, #80]	; 0x50
  402968:	81a3      	strh	r3, [r4, #12]
  40296a:	bd10      	pop	{r4, pc}

0040296c <__sclose>:
  40296c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402970:	f000 b8dc 	b.w	402b2c <_close_r>

00402974 <_write_r>:
  402974:	b570      	push	{r4, r5, r6, lr}
  402976:	460d      	mov	r5, r1
  402978:	4c08      	ldr	r4, [pc, #32]	; (40299c <_write_r+0x28>)
  40297a:	4611      	mov	r1, r2
  40297c:	4606      	mov	r6, r0
  40297e:	461a      	mov	r2, r3
  402980:	4628      	mov	r0, r5
  402982:	2300      	movs	r3, #0
  402984:	6023      	str	r3, [r4, #0]
  402986:	f7fd ff51 	bl	40082c <_write>
  40298a:	1c43      	adds	r3, r0, #1
  40298c:	d000      	beq.n	402990 <_write_r+0x1c>
  40298e:	bd70      	pop	{r4, r5, r6, pc}
  402990:	6823      	ldr	r3, [r4, #0]
  402992:	2b00      	cmp	r3, #0
  402994:	d0fb      	beq.n	40298e <_write_r+0x1a>
  402996:	6033      	str	r3, [r6, #0]
  402998:	bd70      	pop	{r4, r5, r6, pc}
  40299a:	bf00      	nop
  40299c:	20000950 	.word	0x20000950

004029a0 <__swsetup_r>:
  4029a0:	b538      	push	{r3, r4, r5, lr}
  4029a2:	4b30      	ldr	r3, [pc, #192]	; (402a64 <__swsetup_r+0xc4>)
  4029a4:	681b      	ldr	r3, [r3, #0]
  4029a6:	4605      	mov	r5, r0
  4029a8:	460c      	mov	r4, r1
  4029aa:	b113      	cbz	r3, 4029b2 <__swsetup_r+0x12>
  4029ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4029ae:	2a00      	cmp	r2, #0
  4029b0:	d038      	beq.n	402a24 <__swsetup_r+0x84>
  4029b2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4029b6:	b293      	uxth	r3, r2
  4029b8:	0718      	lsls	r0, r3, #28
  4029ba:	d50c      	bpl.n	4029d6 <__swsetup_r+0x36>
  4029bc:	6920      	ldr	r0, [r4, #16]
  4029be:	b1a8      	cbz	r0, 4029ec <__swsetup_r+0x4c>
  4029c0:	f013 0201 	ands.w	r2, r3, #1
  4029c4:	d01e      	beq.n	402a04 <__swsetup_r+0x64>
  4029c6:	6963      	ldr	r3, [r4, #20]
  4029c8:	2200      	movs	r2, #0
  4029ca:	425b      	negs	r3, r3
  4029cc:	61a3      	str	r3, [r4, #24]
  4029ce:	60a2      	str	r2, [r4, #8]
  4029d0:	b1f0      	cbz	r0, 402a10 <__swsetup_r+0x70>
  4029d2:	2000      	movs	r0, #0
  4029d4:	bd38      	pop	{r3, r4, r5, pc}
  4029d6:	06d9      	lsls	r1, r3, #27
  4029d8:	d53c      	bpl.n	402a54 <__swsetup_r+0xb4>
  4029da:	0758      	lsls	r0, r3, #29
  4029dc:	d426      	bmi.n	402a2c <__swsetup_r+0x8c>
  4029de:	6920      	ldr	r0, [r4, #16]
  4029e0:	f042 0308 	orr.w	r3, r2, #8
  4029e4:	81a3      	strh	r3, [r4, #12]
  4029e6:	b29b      	uxth	r3, r3
  4029e8:	2800      	cmp	r0, #0
  4029ea:	d1e9      	bne.n	4029c0 <__swsetup_r+0x20>
  4029ec:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4029f0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4029f4:	d0e4      	beq.n	4029c0 <__swsetup_r+0x20>
  4029f6:	4628      	mov	r0, r5
  4029f8:	4621      	mov	r1, r4
  4029fa:	f7ff f8cf 	bl	401b9c <__smakebuf_r>
  4029fe:	89a3      	ldrh	r3, [r4, #12]
  402a00:	6920      	ldr	r0, [r4, #16]
  402a02:	e7dd      	b.n	4029c0 <__swsetup_r+0x20>
  402a04:	0799      	lsls	r1, r3, #30
  402a06:	bf58      	it	pl
  402a08:	6962      	ldrpl	r2, [r4, #20]
  402a0a:	60a2      	str	r2, [r4, #8]
  402a0c:	2800      	cmp	r0, #0
  402a0e:	d1e0      	bne.n	4029d2 <__swsetup_r+0x32>
  402a10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402a14:	061a      	lsls	r2, r3, #24
  402a16:	d5dd      	bpl.n	4029d4 <__swsetup_r+0x34>
  402a18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402a1c:	81a3      	strh	r3, [r4, #12]
  402a1e:	f04f 30ff 	mov.w	r0, #4294967295
  402a22:	bd38      	pop	{r3, r4, r5, pc}
  402a24:	4618      	mov	r0, r3
  402a26:	f7fe fd33 	bl	401490 <__sinit>
  402a2a:	e7c2      	b.n	4029b2 <__swsetup_r+0x12>
  402a2c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402a2e:	b151      	cbz	r1, 402a46 <__swsetup_r+0xa6>
  402a30:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402a34:	4299      	cmp	r1, r3
  402a36:	d004      	beq.n	402a42 <__swsetup_r+0xa2>
  402a38:	4628      	mov	r0, r5
  402a3a:	f7fe fdcb 	bl	4015d4 <_free_r>
  402a3e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402a42:	2300      	movs	r3, #0
  402a44:	6323      	str	r3, [r4, #48]	; 0x30
  402a46:	2300      	movs	r3, #0
  402a48:	6920      	ldr	r0, [r4, #16]
  402a4a:	6063      	str	r3, [r4, #4]
  402a4c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  402a50:	6020      	str	r0, [r4, #0]
  402a52:	e7c5      	b.n	4029e0 <__swsetup_r+0x40>
  402a54:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  402a58:	2309      	movs	r3, #9
  402a5a:	602b      	str	r3, [r5, #0]
  402a5c:	f04f 30ff 	mov.w	r0, #4294967295
  402a60:	81a2      	strh	r2, [r4, #12]
  402a62:	bd38      	pop	{r3, r4, r5, pc}
  402a64:	20000014 	.word	0x20000014

00402a68 <__register_exitproc>:
  402a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402a6c:	4d2c      	ldr	r5, [pc, #176]	; (402b20 <__register_exitproc+0xb8>)
  402a6e:	4606      	mov	r6, r0
  402a70:	6828      	ldr	r0, [r5, #0]
  402a72:	4698      	mov	r8, r3
  402a74:	460f      	mov	r7, r1
  402a76:	4691      	mov	r9, r2
  402a78:	f7ff f85e 	bl	401b38 <__retarget_lock_acquire_recursive>
  402a7c:	4b29      	ldr	r3, [pc, #164]	; (402b24 <__register_exitproc+0xbc>)
  402a7e:	681c      	ldr	r4, [r3, #0]
  402a80:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  402a84:	2b00      	cmp	r3, #0
  402a86:	d03e      	beq.n	402b06 <__register_exitproc+0x9e>
  402a88:	685a      	ldr	r2, [r3, #4]
  402a8a:	2a1f      	cmp	r2, #31
  402a8c:	dc1c      	bgt.n	402ac8 <__register_exitproc+0x60>
  402a8e:	f102 0e01 	add.w	lr, r2, #1
  402a92:	b176      	cbz	r6, 402ab2 <__register_exitproc+0x4a>
  402a94:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  402a98:	2401      	movs	r4, #1
  402a9a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  402a9e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  402aa2:	4094      	lsls	r4, r2
  402aa4:	4320      	orrs	r0, r4
  402aa6:	2e02      	cmp	r6, #2
  402aa8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  402aac:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  402ab0:	d023      	beq.n	402afa <__register_exitproc+0x92>
  402ab2:	3202      	adds	r2, #2
  402ab4:	f8c3 e004 	str.w	lr, [r3, #4]
  402ab8:	6828      	ldr	r0, [r5, #0]
  402aba:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  402abe:	f7ff f83d 	bl	401b3c <__retarget_lock_release_recursive>
  402ac2:	2000      	movs	r0, #0
  402ac4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402ac8:	4b17      	ldr	r3, [pc, #92]	; (402b28 <__register_exitproc+0xc0>)
  402aca:	b30b      	cbz	r3, 402b10 <__register_exitproc+0xa8>
  402acc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  402ad0:	f7ff f8ae 	bl	401c30 <malloc>
  402ad4:	4603      	mov	r3, r0
  402ad6:	b1d8      	cbz	r0, 402b10 <__register_exitproc+0xa8>
  402ad8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  402adc:	6002      	str	r2, [r0, #0]
  402ade:	2100      	movs	r1, #0
  402ae0:	6041      	str	r1, [r0, #4]
  402ae2:	460a      	mov	r2, r1
  402ae4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  402ae8:	f04f 0e01 	mov.w	lr, #1
  402aec:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  402af0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  402af4:	2e00      	cmp	r6, #0
  402af6:	d0dc      	beq.n	402ab2 <__register_exitproc+0x4a>
  402af8:	e7cc      	b.n	402a94 <__register_exitproc+0x2c>
  402afa:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  402afe:	430c      	orrs	r4, r1
  402b00:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  402b04:	e7d5      	b.n	402ab2 <__register_exitproc+0x4a>
  402b06:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  402b0a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  402b0e:	e7bb      	b.n	402a88 <__register_exitproc+0x20>
  402b10:	6828      	ldr	r0, [r5, #0]
  402b12:	f7ff f813 	bl	401b3c <__retarget_lock_release_recursive>
  402b16:	f04f 30ff 	mov.w	r0, #4294967295
  402b1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402b1e:	bf00      	nop
  402b20:	20000440 	.word	0x20000440
  402b24:	00402d54 	.word	0x00402d54
  402b28:	00401c31 	.word	0x00401c31

00402b2c <_close_r>:
  402b2c:	b538      	push	{r3, r4, r5, lr}
  402b2e:	4c07      	ldr	r4, [pc, #28]	; (402b4c <_close_r+0x20>)
  402b30:	2300      	movs	r3, #0
  402b32:	4605      	mov	r5, r0
  402b34:	4608      	mov	r0, r1
  402b36:	6023      	str	r3, [r4, #0]
  402b38:	f7fe f812 	bl	400b60 <_close>
  402b3c:	1c43      	adds	r3, r0, #1
  402b3e:	d000      	beq.n	402b42 <_close_r+0x16>
  402b40:	bd38      	pop	{r3, r4, r5, pc}
  402b42:	6823      	ldr	r3, [r4, #0]
  402b44:	2b00      	cmp	r3, #0
  402b46:	d0fb      	beq.n	402b40 <_close_r+0x14>
  402b48:	602b      	str	r3, [r5, #0]
  402b4a:	bd38      	pop	{r3, r4, r5, pc}
  402b4c:	20000950 	.word	0x20000950

00402b50 <_fclose_r>:
  402b50:	b570      	push	{r4, r5, r6, lr}
  402b52:	b159      	cbz	r1, 402b6c <_fclose_r+0x1c>
  402b54:	4605      	mov	r5, r0
  402b56:	460c      	mov	r4, r1
  402b58:	b110      	cbz	r0, 402b60 <_fclose_r+0x10>
  402b5a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402b5c:	2b00      	cmp	r3, #0
  402b5e:	d03c      	beq.n	402bda <_fclose_r+0x8a>
  402b60:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402b62:	07d8      	lsls	r0, r3, #31
  402b64:	d505      	bpl.n	402b72 <_fclose_r+0x22>
  402b66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402b6a:	b92b      	cbnz	r3, 402b78 <_fclose_r+0x28>
  402b6c:	2600      	movs	r6, #0
  402b6e:	4630      	mov	r0, r6
  402b70:	bd70      	pop	{r4, r5, r6, pc}
  402b72:	89a3      	ldrh	r3, [r4, #12]
  402b74:	0599      	lsls	r1, r3, #22
  402b76:	d53c      	bpl.n	402bf2 <_fclose_r+0xa2>
  402b78:	4621      	mov	r1, r4
  402b7a:	4628      	mov	r0, r5
  402b7c:	f7fe fb7e 	bl	40127c <__sflush_r>
  402b80:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  402b82:	4606      	mov	r6, r0
  402b84:	b133      	cbz	r3, 402b94 <_fclose_r+0x44>
  402b86:	69e1      	ldr	r1, [r4, #28]
  402b88:	4628      	mov	r0, r5
  402b8a:	4798      	blx	r3
  402b8c:	2800      	cmp	r0, #0
  402b8e:	bfb8      	it	lt
  402b90:	f04f 36ff 	movlt.w	r6, #4294967295
  402b94:	89a3      	ldrh	r3, [r4, #12]
  402b96:	061a      	lsls	r2, r3, #24
  402b98:	d422      	bmi.n	402be0 <_fclose_r+0x90>
  402b9a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402b9c:	b141      	cbz	r1, 402bb0 <_fclose_r+0x60>
  402b9e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402ba2:	4299      	cmp	r1, r3
  402ba4:	d002      	beq.n	402bac <_fclose_r+0x5c>
  402ba6:	4628      	mov	r0, r5
  402ba8:	f7fe fd14 	bl	4015d4 <_free_r>
  402bac:	2300      	movs	r3, #0
  402bae:	6323      	str	r3, [r4, #48]	; 0x30
  402bb0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  402bb2:	b121      	cbz	r1, 402bbe <_fclose_r+0x6e>
  402bb4:	4628      	mov	r0, r5
  402bb6:	f7fe fd0d 	bl	4015d4 <_free_r>
  402bba:	2300      	movs	r3, #0
  402bbc:	6463      	str	r3, [r4, #68]	; 0x44
  402bbe:	f7fe fc93 	bl	4014e8 <__sfp_lock_acquire>
  402bc2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402bc4:	2200      	movs	r2, #0
  402bc6:	07db      	lsls	r3, r3, #31
  402bc8:	81a2      	strh	r2, [r4, #12]
  402bca:	d50e      	bpl.n	402bea <_fclose_r+0x9a>
  402bcc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402bce:	f7fe ffb1 	bl	401b34 <__retarget_lock_close_recursive>
  402bd2:	f7fe fc8f 	bl	4014f4 <__sfp_lock_release>
  402bd6:	4630      	mov	r0, r6
  402bd8:	bd70      	pop	{r4, r5, r6, pc}
  402bda:	f7fe fc59 	bl	401490 <__sinit>
  402bde:	e7bf      	b.n	402b60 <_fclose_r+0x10>
  402be0:	6921      	ldr	r1, [r4, #16]
  402be2:	4628      	mov	r0, r5
  402be4:	f7fe fcf6 	bl	4015d4 <_free_r>
  402be8:	e7d7      	b.n	402b9a <_fclose_r+0x4a>
  402bea:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402bec:	f7fe ffa6 	bl	401b3c <__retarget_lock_release_recursive>
  402bf0:	e7ec      	b.n	402bcc <_fclose_r+0x7c>
  402bf2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402bf4:	f7fe ffa0 	bl	401b38 <__retarget_lock_acquire_recursive>
  402bf8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402bfc:	2b00      	cmp	r3, #0
  402bfe:	d1bb      	bne.n	402b78 <_fclose_r+0x28>
  402c00:	6e66      	ldr	r6, [r4, #100]	; 0x64
  402c02:	f016 0601 	ands.w	r6, r6, #1
  402c06:	d1b1      	bne.n	402b6c <_fclose_r+0x1c>
  402c08:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402c0a:	f7fe ff97 	bl	401b3c <__retarget_lock_release_recursive>
  402c0e:	4630      	mov	r0, r6
  402c10:	bd70      	pop	{r4, r5, r6, pc}
  402c12:	bf00      	nop

00402c14 <_fstat_r>:
  402c14:	b538      	push	{r3, r4, r5, lr}
  402c16:	460b      	mov	r3, r1
  402c18:	4c07      	ldr	r4, [pc, #28]	; (402c38 <_fstat_r+0x24>)
  402c1a:	4605      	mov	r5, r0
  402c1c:	4611      	mov	r1, r2
  402c1e:	4618      	mov	r0, r3
  402c20:	2300      	movs	r3, #0
  402c22:	6023      	str	r3, [r4, #0]
  402c24:	f7fd ff9f 	bl	400b66 <_fstat>
  402c28:	1c43      	adds	r3, r0, #1
  402c2a:	d000      	beq.n	402c2e <_fstat_r+0x1a>
  402c2c:	bd38      	pop	{r3, r4, r5, pc}
  402c2e:	6823      	ldr	r3, [r4, #0]
  402c30:	2b00      	cmp	r3, #0
  402c32:	d0fb      	beq.n	402c2c <_fstat_r+0x18>
  402c34:	602b      	str	r3, [r5, #0]
  402c36:	bd38      	pop	{r3, r4, r5, pc}
  402c38:	20000950 	.word	0x20000950

00402c3c <_isatty_r>:
  402c3c:	b538      	push	{r3, r4, r5, lr}
  402c3e:	4c07      	ldr	r4, [pc, #28]	; (402c5c <_isatty_r+0x20>)
  402c40:	2300      	movs	r3, #0
  402c42:	4605      	mov	r5, r0
  402c44:	4608      	mov	r0, r1
  402c46:	6023      	str	r3, [r4, #0]
  402c48:	f7fd ff92 	bl	400b70 <_isatty>
  402c4c:	1c43      	adds	r3, r0, #1
  402c4e:	d000      	beq.n	402c52 <_isatty_r+0x16>
  402c50:	bd38      	pop	{r3, r4, r5, pc}
  402c52:	6823      	ldr	r3, [r4, #0]
  402c54:	2b00      	cmp	r3, #0
  402c56:	d0fb      	beq.n	402c50 <_isatty_r+0x14>
  402c58:	602b      	str	r3, [r5, #0]
  402c5a:	bd38      	pop	{r3, r4, r5, pc}
  402c5c:	20000950 	.word	0x20000950

00402c60 <_lseek_r>:
  402c60:	b570      	push	{r4, r5, r6, lr}
  402c62:	460d      	mov	r5, r1
  402c64:	4c08      	ldr	r4, [pc, #32]	; (402c88 <_lseek_r+0x28>)
  402c66:	4611      	mov	r1, r2
  402c68:	4606      	mov	r6, r0
  402c6a:	461a      	mov	r2, r3
  402c6c:	4628      	mov	r0, r5
  402c6e:	2300      	movs	r3, #0
  402c70:	6023      	str	r3, [r4, #0]
  402c72:	f7fd ff7f 	bl	400b74 <_lseek>
  402c76:	1c43      	adds	r3, r0, #1
  402c78:	d000      	beq.n	402c7c <_lseek_r+0x1c>
  402c7a:	bd70      	pop	{r4, r5, r6, pc}
  402c7c:	6823      	ldr	r3, [r4, #0]
  402c7e:	2b00      	cmp	r3, #0
  402c80:	d0fb      	beq.n	402c7a <_lseek_r+0x1a>
  402c82:	6033      	str	r3, [r6, #0]
  402c84:	bd70      	pop	{r4, r5, r6, pc}
  402c86:	bf00      	nop
  402c88:	20000950 	.word	0x20000950

00402c8c <_read_r>:
  402c8c:	b570      	push	{r4, r5, r6, lr}
  402c8e:	460d      	mov	r5, r1
  402c90:	4c08      	ldr	r4, [pc, #32]	; (402cb4 <_read_r+0x28>)
  402c92:	4611      	mov	r1, r2
  402c94:	4606      	mov	r6, r0
  402c96:	461a      	mov	r2, r3
  402c98:	4628      	mov	r0, r5
  402c9a:	2300      	movs	r3, #0
  402c9c:	6023      	str	r3, [r4, #0]
  402c9e:	f7fd fa7d 	bl	40019c <_read>
  402ca2:	1c43      	adds	r3, r0, #1
  402ca4:	d000      	beq.n	402ca8 <_read_r+0x1c>
  402ca6:	bd70      	pop	{r4, r5, r6, pc}
  402ca8:	6823      	ldr	r3, [r4, #0]
  402caa:	2b00      	cmp	r3, #0
  402cac:	d0fb      	beq.n	402ca6 <_read_r+0x1a>
  402cae:	6033      	str	r3, [r6, #0]
  402cb0:	bd70      	pop	{r4, r5, r6, pc}
  402cb2:	bf00      	nop
  402cb4:	20000950 	.word	0x20000950
  402cb8:	45203a31 	.word	0x45203a31
  402cbc:	69626978 	.word	0x69626978
  402cc0:	656d2072 	.word	0x656d2072
  402cc4:	6e20756e 	.word	0x6e20756e
  402cc8:	6d61766f 	.word	0x6d61766f
  402ccc:	65746e65 	.word	0x65746e65
  402cd0:	200d0a2e 	.word	0x200d0a2e
  402cd4:	41203a32 	.word	0x41203a32
  402cd8:	61766974 	.word	0x61766974
  402cdc:	206f2072 	.word	0x206f2072
  402ce0:	2044454c 	.word	0x2044454c
  402ce4:	4c555a41 	.word	0x4c555a41
  402ce8:	200d0a20 	.word	0x200d0a20
  402cec:	44203a33 	.word	0x44203a33
  402cf0:	696c7365 	.word	0x696c7365
  402cf4:	20726167 	.word	0x20726167
  402cf8:	454c206f 	.word	0x454c206f
  402cfc:	5a412044 	.word	0x5a412044
  402d00:	0a204c55 	.word	0x0a204c55
  402d04:	3a34200d 	.word	0x3a34200d
  402d08:	69744120 	.word	0x69744120
  402d0c:	20726176 	.word	0x20726176
  402d10:	454c206f 	.word	0x454c206f
  402d14:	45562044 	.word	0x45562044
  402d18:	20454452 	.word	0x20454452
  402d1c:	35200d0a 	.word	0x35200d0a
  402d20:	6544203a 	.word	0x6544203a
  402d24:	67696c73 	.word	0x67696c73
  402d28:	6f207261 	.word	0x6f207261
  402d2c:	44454c20 	.word	0x44454c20
  402d30:	52455620 	.word	0x52455620
  402d34:	0a204544 	.word	0x0a204544
  402d38:	0000000d 	.word	0x0000000d
  402d3c:	e3e7704f 	.word	0xe3e7704f
  402d40:	6e49206f 	.word	0x6e49206f
  402d44:	696c6176 	.word	0x696c6176
  402d48:	0a216164 	.word	0x0a216164
  402d4c:	0000000d 	.word	0x0000000d
  402d50:	00000d0a 	.word	0x00000d0a

00402d54 <_global_impure_ptr>:
  402d54:	20000018 0000000a                       ... ....

00402d5c <_init>:
  402d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402d5e:	bf00      	nop
  402d60:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402d62:	bc08      	pop	{r3}
  402d64:	469e      	mov	lr, r3
  402d66:	4770      	bx	lr

00402d68 <__init_array_start>:
  402d68:	0040125d 	.word	0x0040125d

00402d6c <__frame_dummy_init_array_entry>:
  402d6c:	004000f1                                ..@.

00402d70 <_fini>:
  402d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402d72:	bf00      	nop
  402d74:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402d76:	bc08      	pop	{r3}
  402d78:	469e      	mov	lr, r3
  402d7a:	4770      	bx	lr

00402d7c <__fini_array_start>:
  402d7c:	004000cd 	.word	0x004000cd
