/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [6:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [23:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [17:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[60] & in_data[17]);
  assign celloutsig_0_3z = ~(celloutsig_0_2z[0] & celloutsig_0_1z);
  assign celloutsig_0_8z = ~(in_data[71] & celloutsig_0_7z);
  assign celloutsig_0_36z = !(celloutsig_0_11z ? celloutsig_0_18z : celloutsig_0_26z);
  assign celloutsig_0_11z = !(celloutsig_0_2z[2] ? celloutsig_0_7z : celloutsig_0_0z);
  assign celloutsig_0_1z = !(in_data[87] ? in_data[92] : celloutsig_0_0z);
  assign celloutsig_0_23z = !(celloutsig_0_8z ? celloutsig_0_13z : celloutsig_0_10z[1]);
  assign celloutsig_1_1z = ~((in_data[130] | in_data[120]) & celloutsig_1_0z[8]);
  assign celloutsig_1_13z = ~((celloutsig_1_5z[7] | celloutsig_1_11z[6]) & celloutsig_1_10z[3]);
  assign celloutsig_1_16z = ~((celloutsig_1_7z[8] | celloutsig_1_6z) & celloutsig_1_7z[15]);
  assign celloutsig_1_8z = ~((celloutsig_1_6z | celloutsig_1_5z[9]) & (celloutsig_1_5z[7] | celloutsig_1_4z[1]));
  assign celloutsig_0_18z = ~((celloutsig_0_10z[2] | celloutsig_0_2z[1]) & (celloutsig_0_6z | celloutsig_0_16z[4]));
  assign celloutsig_0_24z = ~((celloutsig_0_0z | celloutsig_0_23z) & (celloutsig_0_3z | celloutsig_0_7z));
  assign celloutsig_0_26z = ~((celloutsig_0_1z | celloutsig_0_9z[8]) & (celloutsig_0_11z | celloutsig_0_10z[1]));
  assign celloutsig_1_3z = { celloutsig_1_0z[9:4], celloutsig_1_1z, celloutsig_1_0z } & { in_data[136:121], celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_4z[2:0], celloutsig_1_2z } & { celloutsig_1_5z[6:4], celloutsig_1_1z };
  assign celloutsig_0_37z = celloutsig_0_16z[6:0] <= { celloutsig_0_36z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_24z };
  assign celloutsig_1_9z = { celloutsig_1_4z[2:1], celloutsig_1_6z } <= { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_7z = { celloutsig_0_5z[12], celloutsig_0_4z } <= { celloutsig_0_2z[1], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_6z = { celloutsig_1_0z[6:3], celloutsig_1_4z } && celloutsig_1_5z[7:0];
  assign celloutsig_0_6z = { celloutsig_0_5z[12:10], celloutsig_0_3z } && { in_data[31:27], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_9z[3:1], celloutsig_0_11z } && celloutsig_0_5z[21:18];
  assign celloutsig_1_0z = in_data[129:120] % { 1'h1, in_data[112:104] };
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z } % { 7'h40, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_16z = { celloutsig_0_9z[6:4], celloutsig_0_6z, celloutsig_0_14z } % { 1'h1, celloutsig_0_14z[4:0], celloutsig_0_2z };
  assign celloutsig_1_2z = ^ in_data[127:122];
  assign celloutsig_1_18z = ^ { celloutsig_1_0z[6:0], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_8z };
  assign celloutsig_0_38z = { celloutsig_0_14z[4:0], celloutsig_0_37z, celloutsig_0_7z } >> { celloutsig_0_5z[12:10], 4'h0 };
  assign celloutsig_1_7z = { celloutsig_1_0z[6:0], celloutsig_1_2z, celloutsig_1_0z } >> { celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_4z = { celloutsig_0_2z[2:0], celloutsig_0_3z, celloutsig_0_3z } >>> { in_data[65:62], celloutsig_0_0z };
  assign celloutsig_1_5z = celloutsig_1_0z >>> { celloutsig_1_0z[9:7], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_5z[3:0], celloutsig_1_5z, celloutsig_1_4z } >>> { celloutsig_1_3z[8:1], celloutsig_1_0z };
  assign celloutsig_0_14z = celloutsig_0_9z[8:3] >>> { celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } ~^ celloutsig_1_0z[7:4];
  assign celloutsig_1_19z = { in_data[108:103], celloutsig_1_1z, celloutsig_1_18z, celloutsig_1_6z } ~^ { celloutsig_1_11z[7:0], celloutsig_1_16z };
  assign celloutsig_0_2z = in_data[74:71] ^ { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_10z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_10z = { celloutsig_0_6z, celloutsig_0_2z };
  assign { celloutsig_0_5z[20:19], celloutsig_0_5z[13], celloutsig_0_5z[18], celloutsig_0_5z[12], celloutsig_0_5z[17], celloutsig_0_5z[11], celloutsig_0_5z[16], celloutsig_0_5z[10], celloutsig_0_5z[23:21], celloutsig_0_5z[15] } = { celloutsig_0_4z[4:3], celloutsig_0_4z[3:2], celloutsig_0_4z[2:1], celloutsig_0_4z[1:0], celloutsig_0_4z[0], in_data[8:6], celloutsig_0_0z } ^ { celloutsig_0_4z[0], celloutsig_0_3z, celloutsig_0_2z[3], celloutsig_0_4z[4], celloutsig_0_2z[2], celloutsig_0_4z[3], celloutsig_0_2z[1], celloutsig_0_4z[2], celloutsig_0_2z[0], celloutsig_0_4z[3:1], celloutsig_0_4z[1] };
  assign { celloutsig_0_5z[14], celloutsig_0_5z[9:0] } = { celloutsig_0_5z[20], 10'h000 };
  assign { out_data[128], out_data[104:96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
