// Seed: 2288527694
module module_0 (
    input logic id_0,
    input id_1,
    output wand id_2
);
  initial begin
    id_2[1] <= 1;
  end
endmodule
