
*** Running vivado
    with args -log CTRL_FPGA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CTRL_FPGA.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CTRL_FPGA.tcl -notrace
Command: synth_design -top CTRL_FPGA -part xc7a100tftg256-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12904 
WARNING: [Synth 8-2611] redeclaration of ansi port irq_valid is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/current_value_delay.v:22]
WARNING: [Synth 8-2611] redeclaration of ansi port reg_value_limit is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/current_value_delay.v:23]
WARNING: [Synth 8-2611] redeclaration of ansi port o is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/current_value_delay.v:24]
WARNING: [Synth 8-2611] redeclaration of ansi port irq_valid is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:22]
WARNING: [Synth 8-2611] redeclaration of ansi port reg_value_limit is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:23]
WARNING: [Synth 8-2611] redeclaration of ansi port o is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 422.828 ; gain = 108.008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CTRL_FPGA' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:7]
	Parameter SYS_FREQ bound to: 25000000 - type: integer 
	Parameter RSTN_SHIFT_WID bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'value_delay' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:4]
	Parameter LEVEL bound to: 3 - type: integer 
	Parameter RST_V bound to: 0 - type: integer 
	Parameter BIT_WID bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'value_delay' (1#1) [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:4]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'sync' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/sync.v:5]
	Parameter LEVEL bound to: 3 - type: integer 
	Parameter RST_V bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync' (3#1) [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/sync.v:5]
INFO: [Synth 8-6157] synthesizing module 'amp_ctrl' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/amp_ctrl.v:8]
	Parameter SYS_FREQ bound to: 25000000 - type: integer 
	Parameter I2C_FREQ bound to: 10000 - type: integer 
	Parameter R_ISL95811_ADDR bound to: 7'b0101000 
	Parameter E_PAC1710_ADDR bound to: 7'b0011000 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter CFG1_GO bound to: 1 - type: integer 
	Parameter CFG1_BUSY bound to: 2 - type: integer 
	Parameter CFG1_END bound to: 3 - type: integer 
	Parameter CFG2_GO bound to: 4 - type: integer 
	Parameter CFG2_BUSY bound to: 5 - type: integer 
	Parameter CFG2_END bound to: 6 - type: integer 
	Parameter CFG3_GO bound to: 7 - type: integer 
	Parameter CFG3_BUSY bound to: 8 - type: integer 
	Parameter CFG3_END bound to: 9 - type: integer 
	Parameter RD_V_GO bound to: 10 - type: integer 
	Parameter RD_V_BUSY bound to: 11 - type: integer 
	Parameter RD_V_END bound to: 12 - type: integer 
	Parameter RD_I_GO bound to: 13 - type: integer 
	Parameter RD_I_BUSY bound to: 14 - type: integer 
	Parameter RD_I_END bound to: 15 - type: integer 
	Parameter RD_R_GO bound to: 16 - type: integer 
	Parameter RD_R_BUSY bound to: 17 - type: integer 
	Parameter RD_R_END bound to: 18 - type: integer 
	Parameter WR_R_SETUP bound to: 19 - type: integer 
	Parameter WR_R_GO bound to: 20 - type: integer 
	Parameter WR_R_BUSY bound to: 21 - type: integer 
	Parameter WR_R_END bound to: 22 - type: integer 
	Parameter VI_ERR bound to: 23 - type: integer 
	Parameter R_ERR bound to: 24 - type: integer 
	Parameter ERROR_SLEEP bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'i2cMaster' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:11]
	Parameter SYS_FREQ bound to: 25000000 - type: integer 
	Parameter I2C_FREQ bound to: 10000 - type: integer 
	Parameter MUTEX_ENABLE bound to: 0 - type: integer 
	Parameter WR_LEN_BIT_WID bound to: 2 - type: integer 
	Parameter WR_BUF_BYTE_NUM bound to: 2 - type: integer 
	Parameter RD_LEN_BIT_WID bound to: 1 - type: integer 
	Parameter RD_BUF_BYTE_NUM bound to: 1 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter MUTEX bound to: 4'b0001 
	Parameter START1 bound to: 4'b0010 
	Parameter START2 bound to: 4'b0011 
	Parameter WR1 bound to: 4'b0100 
	Parameter WR2 bound to: 4'b0101 
	Parameter SACK1 bound to: 4'b0110 
	Parameter SACK2 bound to: 4'b0111 
	Parameter RD1 bound to: 4'b1000 
	Parameter RD2 bound to: 4'b1001 
	Parameter MACK1 bound to: 4'b1010 
	Parameter MACK2 bound to: 4'b1011 
	Parameter STOP1 bound to: 4'b1100 
	Parameter STOP2 bound to: 4'b1101 
	Parameter ERR_LINE bound to: 4'b1110 
	Parameter ERR_NACK bound to: 4'b1111 
	Parameter SDA_DELAY bound to: 4 - type: integer 
	Parameter MUTEX_DELAY bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i2cMaster' (4#1) [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:11]
INFO: [Synth 8-6155] done synthesizing module 'amp_ctrl' (5#1) [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/amp_ctrl.v:8]
INFO: [Synth 8-6157] synthesizing module 'value_delay__parameterized0' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:4]
	Parameter LEVEL bound to: 4 - type: integer 
	Parameter RST_V bound to: 0 - type: integer 
	Parameter BIT_WID bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'value_delay__parameterized0' (5#1) [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:4]
INFO: [Synth 8-6157] synthesizing module 'current_value_delay' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/current_value_delay.v:4]
	Parameter LEVEL bound to: 4 - type: integer 
	Parameter RST_V bound to: 0 - type: integer 
	Parameter BIT_WID bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'current_value_delay' (6#1) [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/current_value_delay.v:4]
INFO: [Synth 8-6157] synthesizing module 'i2cSlave' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/i2cSlave.v:46]
	Parameter I2C_ADDRESS bound to: 55 - type: integer 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'serialInterface' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/serialInterface.v:58]
	Parameter I2C_ADDRESS bound to: 55 - type: integer 
	Parameter I2C_ADDR_BYTE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/serialInterface.v:146]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/serialInterface.v:146]
INFO: [Synth 8-6155] done synthesizing module 'serialInterface' (7#1) [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/serialInterface.v:58]
INFO: [Synth 8-6155] done synthesizing module 'i2cSlave' (8#1) [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/i2cSlave.v:46]
INFO: [Synth 8-6157] synthesizing module 'fan_temp' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/fan_temp.v:10]
	Parameter SYS_FREQ bound to: 25000000 - type: integer 
	Parameter I2C_FREQ bound to: 100000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fan_ctrl' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/fan_ctrl.v:10]
	Parameter SYS_FREQ bound to: 25000000 - type: integer 
	Parameter PWM_FREQ bound to: 20000 - type: integer 
	Parameter PWM0_HIGH_CNT bound to: 0 - type: integer 
	Parameter PWM1_HIGH_CNT bound to: 250 - type: integer 
	Parameter PWM2_HIGH_CNT bound to: 500 - type: integer 
	Parameter PWM3_HIGH_CNT bound to: 750 - type: integer 
	Parameter PWM4_HIGH_CNT bound to: 1000 - type: integer 
	Parameter PWM5_HIGH_CNT bound to: 1250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fan_ctrl' (9#1) [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/fan_ctrl.v:10]
INFO: [Synth 8-6157] synthesizing module 'i2c_read_loop' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/i2c_read_loop.v:7]
	Parameter SYS_FREQ bound to: 25000000 - type: integer 
	Parameter I2C_FREQ bound to: 100000 - type: integer 
	Parameter CHN bound to: 2 - type: integer 
	Parameter CHN_BIT_WID bound to: 1 - type: integer 
	Parameter HEAD_ADDR bound to: 6'b100100 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter RD_GO bound to: 1 - type: integer 
	Parameter RD_BUSY bound to: 2 - type: integer 
	Parameter RD_END bound to: 3 - type: integer 
	Parameter ERR_SLEEP bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'i2cMaster__parameterized0' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:11]
	Parameter SYS_FREQ bound to: 25000000 - type: integer 
	Parameter I2C_FREQ bound to: 100000 - type: integer 
	Parameter MUTEX_ENABLE bound to: 0 - type: integer 
	Parameter WR_LEN_BIT_WID bound to: 1 - type: integer 
	Parameter WR_BUF_BYTE_NUM bound to: 1 - type: integer 
	Parameter RD_LEN_BIT_WID bound to: 1 - type: integer 
	Parameter RD_BUF_BYTE_NUM bound to: 1 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter MUTEX bound to: 4'b0001 
	Parameter START1 bound to: 4'b0010 
	Parameter START2 bound to: 4'b0011 
	Parameter WR1 bound to: 4'b0100 
	Parameter WR2 bound to: 4'b0101 
	Parameter SACK1 bound to: 4'b0110 
	Parameter SACK2 bound to: 4'b0111 
	Parameter RD1 bound to: 4'b1000 
	Parameter RD2 bound to: 4'b1001 
	Parameter MACK1 bound to: 4'b1010 
	Parameter MACK2 bound to: 4'b1011 
	Parameter STOP1 bound to: 4'b1100 
	Parameter STOP2 bound to: 4'b1101 
	Parameter ERR_LINE bound to: 4'b1110 
	Parameter ERR_NACK bound to: 4'b1111 
	Parameter SDA_DELAY bound to: 4 - type: integer 
	Parameter MUTEX_DELAY bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i2cMaster__parameterized0' (9#1) [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:11]
INFO: [Synth 8-6155] done synthesizing module 'i2c_read_loop' (10#1) [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/i2c_read_loop.v:7]
INFO: [Synth 8-6157] synthesizing module 'i2c_read_loop__parameterized0' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/i2c_read_loop.v:7]
	Parameter SYS_FREQ bound to: 25000000 - type: integer 
	Parameter I2C_FREQ bound to: 100000 - type: integer 
	Parameter CHN bound to: 4 - type: integer 
	Parameter CHN_BIT_WID bound to: 2 - type: integer 
	Parameter HEAD_ADDR bound to: 5'b10010 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter RD_GO bound to: 1 - type: integer 
	Parameter RD_BUSY bound to: 2 - type: integer 
	Parameter RD_END bound to: 3 - type: integer 
	Parameter ERR_SLEEP bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i2c_read_loop__parameterized0' (10#1) [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/i2c_read_loop.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fan_temp' (11#1) [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/fan_temp.v:10]
INFO: [Synth 8-6157] synthesizing module 'dna' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/dna.v:3]
	Parameter DNA_PORT_START_CNT bound to: 10 - type: integer 
	Parameter DNA_PORT_BYTE_WIDTH bound to: 57 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3034]
	Parameter SIM_DNA_VALUE bound to: 57'b000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (12#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3034]
INFO: [Synth 8-6155] done synthesizing module 'dna' (13#1) [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/dna.v:3]
WARNING: [Synth 8-6014] Unused sequential element genblk9[0].reg_in_air_tv_r_reg[0] was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:563]
WARNING: [Synth 8-6014] Unused sequential element genblk9[0].in_air_value_update_r_reg[0] was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:564]
WARNING: [Synth 8-6014] Unused sequential element genblk9[0].reg_in_air_tl_r_reg[0] was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:565]
WARNING: [Synth 8-6014] Unused sequential element genblk9[1].reg_in_air_tv_r_reg[1] was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:563]
WARNING: [Synth 8-6014] Unused sequential element genblk9[1].in_air_value_update_r_reg[1] was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:564]
WARNING: [Synth 8-6014] Unused sequential element genblk9[1].reg_in_air_tl_r_reg[1] was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:565]
WARNING: [Synth 8-6014] Unused sequential element genblk10[0].reg_out_air_tv_r_reg[0] was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:579]
WARNING: [Synth 8-6014] Unused sequential element genblk10[0].out_air_value_update_r_reg[0] was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:580]
WARNING: [Synth 8-6014] Unused sequential element genblk10[0].reg_out_air_tl_r_reg[0] was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:581]
WARNING: [Synth 8-6014] Unused sequential element genblk10[1].reg_out_air_tv_r_reg[1] was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:579]
WARNING: [Synth 8-6014] Unused sequential element genblk10[1].out_air_value_update_r_reg[1] was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:580]
WARNING: [Synth 8-6014] Unused sequential element genblk10[1].reg_out_air_tl_r_reg[1] was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:581]
WARNING: [Synth 8-6014] Unused sequential element genblk10[2].reg_out_air_tv_r_reg[2] was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:579]
WARNING: [Synth 8-6014] Unused sequential element genblk10[2].out_air_value_update_r_reg[2] was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:580]
WARNING: [Synth 8-6014] Unused sequential element genblk10[2].reg_out_air_tl_r_reg[2] was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:581]
WARNING: [Synth 8-6014] Unused sequential element genblk10[3].reg_out_air_tv_r_reg[3] was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:579]
WARNING: [Synth 8-6014] Unused sequential element genblk10[3].out_air_value_update_r_reg[3] was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:580]
WARNING: [Synth 8-6014] Unused sequential element genblk10[3].reg_out_air_tl_r_reg[3] was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:581]
WARNING: [Synth 8-3848] Net out_write[0].out_air_value_update_r[0] in module/entity CTRL_FPGA does not have driver. [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:557]
WARNING: [Synth 8-3848] Net out_write[0].reg_out_air_tl_r[0] in module/entity CTRL_FPGA does not have driver. [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:555]
WARNING: [Synth 8-3848] Net out_write[0].reg_out_air_tv_r[0] in module/entity CTRL_FPGA does not have driver. [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:553]
WARNING: [Synth 8-3848] Net out_write[0].out_air_value_update_r[1] in module/entity CTRL_FPGA does not have driver. [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:557]
WARNING: [Synth 8-3848] Net out_write[0].reg_out_air_tl_r[1] in module/entity CTRL_FPGA does not have driver. [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:555]
WARNING: [Synth 8-3848] Net out_write[0].reg_out_air_tv_r[1] in module/entity CTRL_FPGA does not have driver. [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:553]
WARNING: [Synth 8-3848] Net out_write[0].out_air_value_update_r[2] in module/entity CTRL_FPGA does not have driver. [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:557]
WARNING: [Synth 8-3848] Net out_write[0].reg_out_air_tl_r[2] in module/entity CTRL_FPGA does not have driver. [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:555]
WARNING: [Synth 8-3848] Net out_write[0].reg_out_air_tv_r[2] in module/entity CTRL_FPGA does not have driver. [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:553]
WARNING: [Synth 8-3848] Net out_write[0].out_air_value_update_r[3] in module/entity CTRL_FPGA does not have driver. [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:557]
WARNING: [Synth 8-3848] Net out_write[0].reg_out_air_tl_r[3] in module/entity CTRL_FPGA does not have driver. [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:555]
WARNING: [Synth 8-3848] Net out_write[0].reg_out_air_tv_r[3] in module/entity CTRL_FPGA does not have driver. [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:553]
WARNING: [Synth 8-3848] Net in_write[0].in_air_value_update_r[0] in module/entity CTRL_FPGA does not have driver. [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:556]
WARNING: [Synth 8-3848] Net in_write[0].reg_in_air_tl_r[0] in module/entity CTRL_FPGA does not have driver. [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:554]
WARNING: [Synth 8-3848] Net in_write[0].reg_in_air_tv_r[0] in module/entity CTRL_FPGA does not have driver. [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:552]
WARNING: [Synth 8-3848] Net in_write[0].in_air_value_update_r[1] in module/entity CTRL_FPGA does not have driver. [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:556]
WARNING: [Synth 8-3848] Net in_write[0].reg_in_air_tl_r[1] in module/entity CTRL_FPGA does not have driver. [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:554]
WARNING: [Synth 8-3848] Net in_write[0].reg_in_air_tv_r[1] in module/entity CTRL_FPGA does not have driver. [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:552]
INFO: [Synth 8-6155] done synthesizing module 'CTRL_FPGA' (14#1) [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:7]
WARNING: [Synth 8-3917] design CTRL_FPGA has port LED_COM driven by constant 0
WARNING: [Synth 8-3917] design CTRL_FPGA has port LED_PWR_OUT driven by constant 0
WARNING: [Synth 8-3917] design CTRL_FPGA has port EXT_IO[3] driven by constant 0
WARNING: [Synth 8-3917] design CTRL_FPGA has port EXT_IO[2] driven by constant 0
WARNING: [Synth 8-3917] design CTRL_FPGA has port EXT_IO[1] driven by constant 0
WARNING: [Synth 8-3917] design CTRL_FPGA has port EXT_IO[0] driven by constant 0
WARNING: [Synth 8-3917] design CTRL_FPGA has port SPI_CLK driven by constant 0
WARNING: [Synth 8-3917] design CTRL_FPGA has port SPI_SS driven by constant 0
WARNING: [Synth 8-3331] design i2cMaster has unconnected port mutexGet
WARNING: [Synth 8-3331] design i2cMaster__parameterized0 has unconnected port mutexGet
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port SWITCH[7]
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port SWITCH[6]
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port SWITCH[5]
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port SWITCH[4]
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port SWITCH[3]
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port SWITCH[2]
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port SWITCH[1]
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port SWITCH[0]
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port SPI_SO
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port SCL_PROB
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port SDA_PROB
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port TRIGGER_IN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 551.844 ; gain = 237.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin in_write[0].sdip_reg_in_air_tv_delay:value_update to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[0].sdip_reg_in_air_tv_delay:reg_value_limit[7] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[0].sdip_reg_in_air_tv_delay:reg_value_limit[6] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[0].sdip_reg_in_air_tv_delay:reg_value_limit[5] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[0].sdip_reg_in_air_tv_delay:reg_value_limit[4] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[0].sdip_reg_in_air_tv_delay:reg_value_limit[3] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[0].sdip_reg_in_air_tv_delay:reg_value_limit[2] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[0].sdip_reg_in_air_tv_delay:reg_value_limit[1] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[0].sdip_reg_in_air_tv_delay:reg_value_limit[0] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[0].sdip_reg_in_air_tv_delay:i[7] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[0].sdip_reg_in_air_tv_delay:i[6] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[0].sdip_reg_in_air_tv_delay:i[5] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[0].sdip_reg_in_air_tv_delay:i[4] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[0].sdip_reg_in_air_tv_delay:i[3] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[0].sdip_reg_in_air_tv_delay:i[2] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[0].sdip_reg_in_air_tv_delay:i[1] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[0].sdip_reg_in_air_tv_delay:i[0] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[1].sdip_reg_in_air_tv_delay:value_update to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[1].sdip_reg_in_air_tv_delay:reg_value_limit[7] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[1].sdip_reg_in_air_tv_delay:reg_value_limit[6] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[1].sdip_reg_in_air_tv_delay:reg_value_limit[5] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[1].sdip_reg_in_air_tv_delay:reg_value_limit[4] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[1].sdip_reg_in_air_tv_delay:reg_value_limit[3] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[1].sdip_reg_in_air_tv_delay:reg_value_limit[2] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[1].sdip_reg_in_air_tv_delay:reg_value_limit[1] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[1].sdip_reg_in_air_tv_delay:reg_value_limit[0] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[1].sdip_reg_in_air_tv_delay:i[7] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[1].sdip_reg_in_air_tv_delay:i[6] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[1].sdip_reg_in_air_tv_delay:i[5] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[1].sdip_reg_in_air_tv_delay:i[4] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[1].sdip_reg_in_air_tv_delay:i[3] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[1].sdip_reg_in_air_tv_delay:i[2] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[1].sdip_reg_in_air_tv_delay:i[1] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin in_write[1].sdip_reg_in_air_tv_delay:i[0] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:406]
WARNING: [Synth 8-3295] tying undriven pin out_write[0].sdip_reg_out_air_tv_delay:value_update to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[0].sdip_reg_out_air_tv_delay:reg_value_limit[7] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[0].sdip_reg_out_air_tv_delay:reg_value_limit[6] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[0].sdip_reg_out_air_tv_delay:reg_value_limit[5] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[0].sdip_reg_out_air_tv_delay:reg_value_limit[4] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[0].sdip_reg_out_air_tv_delay:reg_value_limit[3] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[0].sdip_reg_out_air_tv_delay:reg_value_limit[2] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[0].sdip_reg_out_air_tv_delay:reg_value_limit[1] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[0].sdip_reg_out_air_tv_delay:reg_value_limit[0] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[0].sdip_reg_out_air_tv_delay:i[7] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[0].sdip_reg_out_air_tv_delay:i[6] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[0].sdip_reg_out_air_tv_delay:i[5] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[0].sdip_reg_out_air_tv_delay:i[4] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[0].sdip_reg_out_air_tv_delay:i[3] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[0].sdip_reg_out_air_tv_delay:i[2] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[0].sdip_reg_out_air_tv_delay:i[1] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[0].sdip_reg_out_air_tv_delay:i[0] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[1].sdip_reg_out_air_tv_delay:value_update to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[1].sdip_reg_out_air_tv_delay:reg_value_limit[7] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[1].sdip_reg_out_air_tv_delay:reg_value_limit[6] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[1].sdip_reg_out_air_tv_delay:reg_value_limit[5] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[1].sdip_reg_out_air_tv_delay:reg_value_limit[4] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[1].sdip_reg_out_air_tv_delay:reg_value_limit[3] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[1].sdip_reg_out_air_tv_delay:reg_value_limit[2] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[1].sdip_reg_out_air_tv_delay:reg_value_limit[1] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[1].sdip_reg_out_air_tv_delay:reg_value_limit[0] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[1].sdip_reg_out_air_tv_delay:i[7] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[1].sdip_reg_out_air_tv_delay:i[6] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[1].sdip_reg_out_air_tv_delay:i[5] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[1].sdip_reg_out_air_tv_delay:i[4] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[1].sdip_reg_out_air_tv_delay:i[3] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[1].sdip_reg_out_air_tv_delay:i[2] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[1].sdip_reg_out_air_tv_delay:i[1] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[1].sdip_reg_out_air_tv_delay:i[0] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[2].sdip_reg_out_air_tv_delay:value_update to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[2].sdip_reg_out_air_tv_delay:reg_value_limit[7] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[2].sdip_reg_out_air_tv_delay:reg_value_limit[6] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[2].sdip_reg_out_air_tv_delay:reg_value_limit[5] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[2].sdip_reg_out_air_tv_delay:reg_value_limit[4] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[2].sdip_reg_out_air_tv_delay:reg_value_limit[3] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[2].sdip_reg_out_air_tv_delay:reg_value_limit[2] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[2].sdip_reg_out_air_tv_delay:reg_value_limit[1] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[2].sdip_reg_out_air_tv_delay:reg_value_limit[0] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[2].sdip_reg_out_air_tv_delay:i[7] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[2].sdip_reg_out_air_tv_delay:i[6] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[2].sdip_reg_out_air_tv_delay:i[5] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[2].sdip_reg_out_air_tv_delay:i[4] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[2].sdip_reg_out_air_tv_delay:i[3] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[2].sdip_reg_out_air_tv_delay:i[2] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[2].sdip_reg_out_air_tv_delay:i[1] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[2].sdip_reg_out_air_tv_delay:i[0] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[3].sdip_reg_out_air_tv_delay:value_update to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[3].sdip_reg_out_air_tv_delay:reg_value_limit[7] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[3].sdip_reg_out_air_tv_delay:reg_value_limit[6] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[3].sdip_reg_out_air_tv_delay:reg_value_limit[5] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[3].sdip_reg_out_air_tv_delay:reg_value_limit[4] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[3].sdip_reg_out_air_tv_delay:reg_value_limit[3] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[3].sdip_reg_out_air_tv_delay:reg_value_limit[2] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[3].sdip_reg_out_air_tv_delay:reg_value_limit[1] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[3].sdip_reg_out_air_tv_delay:reg_value_limit[0] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[3].sdip_reg_out_air_tv_delay:i[7] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[3].sdip_reg_out_air_tv_delay:i[6] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[3].sdip_reg_out_air_tv_delay:i[5] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[3].sdip_reg_out_air_tv_delay:i[4] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[3].sdip_reg_out_air_tv_delay:i[3] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
WARNING: [Synth 8-3295] tying undriven pin out_write[3].sdip_reg_out_air_tv_delay:i[2] to constant 0 [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:434]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 551.844 ; gain = 237.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 551.844 ; gain = 237.023
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 134 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tftg256-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTR_FPGA.xdc]
Finished Parsing XDC File [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTR_FPGA.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTR_FPGA.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CTRL_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CTRL_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 134 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 982.625 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 982.625 ; gain = 667.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tftg256-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 982.625 ; gain = 667.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 982.625 ; gain = 667.805
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CurrState_SISt_reg' in module 'serialInterface'
INFO: [Synth 8-5544] ROM "next_sdaOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_streamSt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_txData" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_rxData" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_bitCnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_bitCnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState_SISt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState_SISt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState_SISt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState_SISt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pwm_high_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nSTATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nSTATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "value_update" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "value_update" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dna_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nSTATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nSTATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'amp_ctrl'
INFO: [Synth 8-5546] ROM "next_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_r_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_vi_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_update" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_update" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                             0000 |                             0000
                 iSTATE6 |                             0001 |                             0001
                 iSTATE2 |                             0010 |                             0010
                 iSTATE0 |                             0011 |                             0011
                  iSTATE |                             0100 |                             0100
                iSTATE14 |                             0101 |                             0101
                iSTATE10 |                             0110 |                             0110
                iSTATE11 |                             0111 |                             1000
                 iSTATE9 |                             1000 |                             0111
                iSTATE12 |                             1001 |                             1111
                 iSTATE3 |                             1010 |                             1011
                 iSTATE5 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                 iSTATE1 |                             1110 |                             1101
                 iSTATE4 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00000 |                            00000
                 CFG1_GO |                            00001 |                            00001
               CFG1_BUSY |                            00010 |                            00010
                CFG1_END |                            00011 |                            00011
                 CFG2_GO |                            00100 |                            00100
               CFG2_BUSY |                            00101 |                            00101
                CFG2_END |                            00110 |                            00110
                 CFG3_GO |                            00111 |                            00111
               CFG3_BUSY |                            01000 |                            01000
                CFG3_END |                            01001 |                            01001
                 RD_V_GO |                            01010 |                            01010
               RD_V_BUSY |                            01011 |                            01011
                RD_V_END |                            01100 |                            01100
                 RD_I_GO |                            01101 |                            01101
               RD_I_BUSY |                            01110 |                            01110
                  VI_ERR |                            01111 |                            10111
                RD_I_END |                            10000 |                            01111
                 RD_R_GO |                            10001 |                            10000
               RD_R_BUSY |                            10010 |                            10001
                RD_R_END |                            10011 |                            10010
              WR_R_SETUP |                            10100 |                            10011
                 WR_R_GO |                            10101 |                            10100
               WR_R_BUSY |                            10110 |                            10101
                   R_ERR |                            10111 |                            11000
             ERROR_SLEEP |                            11000 |                            11001
                WR_R_END |                            11001 |                            10110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'amp_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 982.625 ; gain = 667.805
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'in_write[0].sdip_reg_in_air_tv_delay' (value_delay) to 'in_write[1].sdip_reg_in_air_tv_delay'
INFO: [Synth 8-223] decloning instance 'in_write[0].sdip_reg_in_air_tv_delay' (value_delay) to 'out_write[0].sdip_reg_out_air_tv_delay'
INFO: [Synth 8-223] decloning instance 'in_write[0].sdip_reg_in_air_tv_delay' (value_delay) to 'out_write[1].sdip_reg_out_air_tv_delay'
INFO: [Synth 8-223] decloning instance 'in_write[0].sdip_reg_in_air_tv_delay' (value_delay) to 'out_write[2].sdip_reg_out_air_tv_delay'
INFO: [Synth 8-223] decloning instance 'in_write[0].sdip_reg_in_air_tv_delay' (value_delay) to 'out_write[3].sdip_reg_out_air_tv_delay'

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |CTRL_FPGA__GCB0  |           1|     32983|
|2     |CTRL_FPGA__GCB1  |           1|     10937|
|3     |CTRL_FPGA__GCB2  |           1|     13396|
|4     |CTRL_FPGA__GCB3  |           1|     15148|
|5     |CTRL_FPGA__GCB4  |           1|     17642|
|6     |CTRL_FPGA__GCB5  |           1|     36041|
|7     |CTRL_FPGA__GCB6  |           1|     30057|
|8     |CTRL_FPGA__GCB7  |           1|     28811|
|9     |CTRL_FPGA__GCB8  |           1|     10031|
|10    |CTRL_FPGA__GCB9  |           1|     24480|
|11    |CTRL_FPGA__GCB10 |           1|     21236|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 14    
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 128   
	   2 Input      3 Bit       Adders := 200   
	   2 Input      2 Bit       Adders := 70    
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               32 Bit    Registers := 131   
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               16 Bit    Registers := 132   
	                8 Bit    Registers := 526   
	                7 Bit    Registers := 66    
	                6 Bit    Registers := 66    
	                4 Bit    Registers := 259   
	                3 Bit    Registers := 206   
	                2 Bit    Registers := 68    
	                1 Bit    Registers := 1713  
+---Muxes : 
	   7 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 3     
	   6 Input    512 Bit        Muxes := 1     
	   5 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 66    
	   2 Input     16 Bit        Muxes := 68    
	  26 Input     16 Bit        Muxes := 64    
	  16 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 66    
	   2 Input     14 Bit        Muxes := 132   
	   2 Input     13 Bit        Muxes := 194   
	   3 Input     13 Bit        Muxes := 68    
	   2 Input     12 Bit        Muxes := 66    
	   3 Input     11 Bit        Muxes := 66    
	   7 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 66    
	   2 Input      8 Bit        Muxes := 109   
	   4 Input      8 Bit        Muxes := 8     
	  16 Input      8 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 66    
	  26 Input      7 Bit        Muxes := 64    
	   2 Input      6 Bit        Muxes := 66    
	   2 Input      5 Bit        Muxes := 2370  
	   3 Input      5 Bit        Muxes := 384   
	  26 Input      5 Bit        Muxes := 192   
	   2 Input      4 Bit        Muxes := 71    
	  16 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 72    
	  16 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	  26 Input      2 Bit        Muxes := 64    
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1205  
	  26 Input      1 Bit        Muxes := 896   
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CTRL_FPGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 14    
	   2 Input     10 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 263   
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 726   
+---Muxes : 
	   7 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 3     
	   6 Input    512 Bit        Muxes := 1     
	   5 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 37    
	   2 Input      1 Bit        Muxes := 595   
Module i2cMaster__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module value_delay__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module value_delay__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module value_delay__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module value_delay__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module value_delay__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module value_delay 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module serialInterface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 3     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 14    
Module i2cSlave 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fan_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     11 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
Module i2cMaster__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module i2c_read_loop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module i2cMaster__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module i2c_read_loop__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module fan_temp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
Module dna 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               57 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module i2cMaster__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module i2cMaster__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module current_value_delay__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module current_value_delay__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module current_value_delay__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module sync__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module current_value_delay__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module sync__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module current_value_delay__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module sync__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module current_value_delay__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module sync__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__26 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__27 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__28 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__29 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__30 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__31 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__32 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__33 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__34 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__35 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__36 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__37 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__38 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__39 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__40 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__41 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__42 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__43 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__44 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__45 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__46 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__47 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__48 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__49 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__50 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__51 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__52 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__53 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__54 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__55 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__56 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__57 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__58 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__59 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__60 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__61 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__62 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__63 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__64 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__65 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__66 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__67 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__68 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__69 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__70 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__71 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__72 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__73 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__74 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__75 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__76 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__77 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__78 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__79 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__80 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__81 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__82 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__83 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__84 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__85 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__86 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__87 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__88 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__89 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__90 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__91 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__92 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__93 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__94 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module current_value_delay__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module sync__95 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__96 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__97 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__98 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__99 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__100 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module current_value_delay__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module sync__101 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__102 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__103 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__104 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__105 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__106 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module current_value_delay__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module sync__107 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__108 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__109 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__110 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__111 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__112 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__113 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__114 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__115 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__116 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__117 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__118 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__119 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__120 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module current_value_delay__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module sync__121 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__122 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module current_value_delay 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module value_delay__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module i2cMaster 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module amp_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  26 Input     16 Bit        Muxes := 1     
	  26 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  26 Input      1 Bit        Muxes := 14    
Module sync__123 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__124 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__125 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__126 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__127 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__128 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__129 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__130 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__131 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync__132 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sync 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design CTRL_FPGA has port LED_COM driven by constant 0
WARNING: [Synth 8-3917] design CTRL_FPGA has port LED_PWR_OUT driven by constant 0
WARNING: [Synth 8-3917] design CTRL_FPGA has port EXT_IO[3] driven by constant 0
WARNING: [Synth 8-3917] design CTRL_FPGA has port EXT_IO[2] driven by constant 0
WARNING: [Synth 8-3917] design CTRL_FPGA has port EXT_IO[1] driven by constant 0
WARNING: [Synth 8-3917] design CTRL_FPGA has port EXT_IO[0] driven by constant 0
WARNING: [Synth 8-3917] design CTRL_FPGA has port SPI_CLK driven by constant 0
WARNING: [Synth 8-3917] design CTRL_FPGA has port SPI_SS driven by constant 0
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port SWITCH[7]
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port SWITCH[6]
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port SWITCH[5]
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port SWITCH[4]
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port SWITCH[3]
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port SWITCH[2]
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port SWITCH[1]
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port SWITCH[0]
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port SPI_SO
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port SCL_PROB
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port SDA_PROB
WARNING: [Synth 8-3331] design CTRL_FPGA has unconnected port TRIGGER_IN
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaOri_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:233]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaDly_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:74]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/busy_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:170]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaOri_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:233]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaDly_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:74]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/busy_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:170]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaOri_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:233]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaDly_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:74]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/busy_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:170]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaOri_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:233]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaDly_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:74]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/busy_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:170]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaOri_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:233]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaDly_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:74]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/busy_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:170]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaOri_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:233]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaDly_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:74]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/busy_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:170]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaOri_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:233]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaDly_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:74]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/busy_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:170]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaOri_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:233]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaDly_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:74]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/busy_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:170]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaOri_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:233]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaDly_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:74]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/busy_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:170]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaOri_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:233]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaDly_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:74]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/busy_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:170]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaOri_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:233]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaDly_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:74]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/busy_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:170]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-3917] design CTRL_FPGA__GCB0 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design CTRL_FPGA__GCB0 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design CTRL_FPGA__GCB0 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design CTRL_FPGA__GCB0 has port O4[2] driven by constant 0
WARNING: [Synth 8-3917] design CTRL_FPGA__GCB0 has port O4[1] driven by constant 0
WARNING: [Synth 8-3917] design CTRL_FPGA__GCB0 has port O4[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[15].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[15].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[15].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[15].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[15].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[15].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[15].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[15].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[15].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[15].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[15].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[15].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[15].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[15].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[15].u_amp_ctrl/addr_reg[1]' (FDRE) to 'amp_ctrl_inst[15].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[15].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[48].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[48].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[48].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[48].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[48].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[48].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[48].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[48].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[48].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[48].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[48].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[48].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[48].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[48].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[48].u_amp_ctrl/addr_reg[1]' (FDRE) to 'amp_ctrl_inst[48].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[48].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[49].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[49].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[49].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[49].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[49].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[49].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[49].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[49].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[49].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[49].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[49].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[49].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[49].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[49].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[49].u_amp_ctrl/addr_reg[1]' (FDRE) to 'amp_ctrl_inst[49].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[49].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[42].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[42].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[42].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[42].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[42].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[42].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[42].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[42].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[42].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[42].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[42].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[42].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[42].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[42].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[42].u_amp_ctrl/addr_reg[1]' (FDRE) to 'amp_ctrl_inst[42].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[42].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[55].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[55].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[55].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[55].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[55].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[55].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[55].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[55].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[55].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[55].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[55].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[55].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[55].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[55].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[55].u_amp_ctrl/addr_reg[1]' (FDRE) to 'amp_ctrl_inst[55].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[55].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[9].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[9].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[9].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[9].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[9].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[9].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[9].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[9].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[9].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[9].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[9].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[9].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[9].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[9].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[9].u_amp_ctrl/addr_reg[1]' (FDRE) to 'amp_ctrl_inst[9].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[9].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[21].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[21].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[21].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[21].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[21].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[21].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[21].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[21].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[21].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[21].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[21].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[21].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[21].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[21].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[21].u_amp_ctrl/addr_reg[1]' (FDRE) to 'amp_ctrl_inst[21].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[21].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[31].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[31].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[31].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[31].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[31].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[31].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[31].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[31].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[31].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[31].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[31].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[31].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[31].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[31].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[31].u_amp_ctrl/addr_reg[1]' (FDRE) to 'amp_ctrl_inst[31].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[31].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[30].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[30].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[30].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[30].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[30].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[30].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[30].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[30].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[30].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[30].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[30].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[30].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[30].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[30].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[30].u_amp_ctrl/addr_reg[1]' (FDRE) to 'amp_ctrl_inst[30].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[30].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[26].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[26].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[26].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[26].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[26].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[26].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[26].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[26].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[26].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[26].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[26].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[26].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[26].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[26].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[26].u_amp_ctrl/addr_reg[1]' (FDRE) to 'amp_ctrl_inst[26].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[26].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[25].u_amp_ctrl/wrBuf_reg[7]' (FDRE) to 'amp_ctrl_inst[25].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[25].u_amp_ctrl/wrBuf_reg[6]' (FDRE) to 'amp_ctrl_inst[25].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[25].u_amp_ctrl/wrBuf_reg[5]' (FDRE) to 'amp_ctrl_inst[25].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[25].u_amp_ctrl/wrBuf_reg[3]' (FDRE) to 'amp_ctrl_inst[25].u_amp_ctrl/wrBuf_reg[2]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[25].u_amp_ctrl/wrBuf_reg[1]' (FDRE) to 'amp_ctrl_inst[25].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[25].u_amp_ctrl/addr_reg[6]' (FDRE) to 'amp_ctrl_inst[25].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[25].u_amp_ctrl/addr_reg[2]' (FDRE) to 'amp_ctrl_inst[25].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[25].u_amp_ctrl/addr_reg[1]' (FDRE) to 'amp_ctrl_inst[25].u_amp_ctrl/addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[25].u_amp_ctrl /\addr_reg[0] )
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__1.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__2.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__3.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__4.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__5.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__6.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__7.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__8.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__9.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__10.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__11.
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[15].u_amp_ctrl/wrLen_reg[0]' (FDRE) to 'amp_ctrl_inst[15].u_amp_ctrl/rdLen_reg'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[48].u_amp_ctrl/wrLen_reg[0]' (FDRE) to 'amp_ctrl_inst[48].u_amp_ctrl/rdLen_reg'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[49].u_amp_ctrl/wrLen_reg[0]' (FDRE) to 'amp_ctrl_inst[49].u_amp_ctrl/rdLen_reg'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[42].u_amp_ctrl/wrLen_reg[0]' (FDRE) to 'amp_ctrl_inst[42].u_amp_ctrl/rdLen_reg'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[55].u_amp_ctrl/wrLen_reg[0]' (FDRE) to 'amp_ctrl_inst[55].u_amp_ctrl/rdLen_reg'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[9].u_amp_ctrl/wrLen_reg[0]' (FDRE) to 'amp_ctrl_inst[9].u_amp_ctrl/rdLen_reg'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[21].u_amp_ctrl/wrLen_reg[0]' (FDRE) to 'amp_ctrl_inst[21].u_amp_ctrl/rdLen_reg'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[31].u_amp_ctrl/wrLen_reg[0]' (FDRE) to 'amp_ctrl_inst[31].u_amp_ctrl/rdLen_reg'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[30].u_amp_ctrl/wrLen_reg[0]' (FDRE) to 'amp_ctrl_inst[30].u_amp_ctrl/rdLen_reg'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[26].u_amp_ctrl/wrLen_reg[0]' (FDRE) to 'amp_ctrl_inst[26].u_amp_ctrl/rdLen_reg'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[25].u_amp_ctrl/wrLen_reg[0]' (FDRE) to 'amp_ctrl_inst[25].u_amp_ctrl/rdLen_reg'
INFO: [Synth 8-3886] merging instance 'amp_ctrl_inst[15].u_amp_ctrl/addr_reg[4]' (FDRE) to 'amp_ctrl_inst[15].u_amp_ctrl/wrBuf_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[12].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[29].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[18].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[44].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[47].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[34].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[37].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[45].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[4].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[5].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[7].u_amp_ctrl /\addr_reg[0] )
WARNING: [Synth 8-3332] Sequential element (i_r_reg[31]) is unused and will be removed from module current_value_delay__7.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[23]) is unused and will be removed from module current_value_delay__7.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[15]) is unused and will be removed from module current_value_delay__7.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[7]) is unused and will be removed from module current_value_delay__7.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__17.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[31]) is unused and will be removed from module current_value_delay__8.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[23]) is unused and will be removed from module current_value_delay__8.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[15]) is unused and will be removed from module current_value_delay__8.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[7]) is unused and will be removed from module current_value_delay__8.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__18.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__19.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[31]) is unused and will be removed from module current_value_delay__9.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[23]) is unused and will be removed from module current_value_delay__9.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[15]) is unused and will be removed from module current_value_delay__9.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[7]) is unused and will be removed from module current_value_delay__9.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__20.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[31]) is unused and will be removed from module current_value_delay__10.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[23]) is unused and will be removed from module current_value_delay__10.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[15]) is unused and will be removed from module current_value_delay__10.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[7]) is unused and will be removed from module current_value_delay__10.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__21.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[31]) is unused and will be removed from module current_value_delay__11.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[23]) is unused and will be removed from module current_value_delay__11.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[15]) is unused and will be removed from module current_value_delay__11.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[7]) is unused and will be removed from module current_value_delay__11.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__22.
INFO: [Synth 8-4471] merging register 'out_write[1].reg_out_air_tol_irq_valid_reg[1:1]' into 'out_write[0].reg_out_air_tol_irq_valid_reg[0:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:437]
INFO: [Synth 8-4471] merging register 'out_write[2].reg_out_air_tol_irq_valid_reg[2:2]' into 'out_write[0].reg_out_air_tol_irq_valid_reg[0:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:437]
INFO: [Synth 8-4471] merging register 'out_write[3].reg_out_air_tol_irq_valid_reg[3:3]' into 'out_write[0].reg_out_air_tol_irq_valid_reg[0:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:437]
INFO: [Synth 8-4471] merging register 'in_write[0].reg_in_air_tol_irq_valid_reg[0:0]' into 'out_write[0].reg_out_air_tol_irq_valid_reg[0:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:409]
INFO: [Synth 8-4471] merging register 'in_write[1].reg_in_air_tol_irq_valid_reg[1:1]' into 'out_write[0].reg_out_air_tol_irq_valid_reg[0:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/CTRL_FPGA.v:409]
WARNING: [Synth 8-3917] design CTRL_FPGA__GCB3 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design CTRL_FPGA__GCB3 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design CTRL_FPGA__GCB3 has port P[0] driven by constant 0
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[11].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[20].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[24].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[33].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[36].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[46].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[56].u_amp_ctrl /\addr_reg[0] )
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__23.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[31]) is unused and will be removed from module current_value_delay__19.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[23]) is unused and will be removed from module current_value_delay__19.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[15]) is unused and will be removed from module current_value_delay__19.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[7]) is unused and will be removed from module current_value_delay__19.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__24.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[31]) is unused and will be removed from module current_value_delay__20.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[23]) is unused and will be removed from module current_value_delay__20.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[15]) is unused and will be removed from module current_value_delay__20.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[7]) is unused and will be removed from module current_value_delay__20.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__25.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[31]) is unused and will be removed from module current_value_delay__21.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[23]) is unused and will be removed from module current_value_delay__21.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[15]) is unused and will be removed from module current_value_delay__21.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[7]) is unused and will be removed from module current_value_delay__21.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__26.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[31]) is unused and will be removed from module current_value_delay__22.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[23]) is unused and will be removed from module current_value_delay__22.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[15]) is unused and will be removed from module current_value_delay__22.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[7]) is unused and will be removed from module current_value_delay__22.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__27.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[31]) is unused and will be removed from module current_value_delay__23.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[23]) is unused and will be removed from module current_value_delay__23.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[15]) is unused and will be removed from module current_value_delay__23.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[7]) is unused and will be removed from module current_value_delay__23.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__28.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[31]) is unused and will be removed from module current_value_delay__24.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[23]) is unused and will be removed from module current_value_delay__24.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[15]) is unused and will be removed from module current_value_delay__24.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[7]) is unused and will be removed from module current_value_delay__24.
WARNING: [Synth 8-3332] Sequential element (addr_reg[0]) is unused and will be removed from module amp_ctrl__29.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[31]) is unused and will be removed from module current_value_delay__25.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[23]) is unused and will be removed from module current_value_delay__25.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[15]) is unused and will be removed from module current_value_delay__25.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[7]) is unused and will be removed from module current_value_delay__25.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[31]) is unused and will be removed from module current_value_delay__26.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[23]) is unused and will be removed from module current_value_delay__26.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[15]) is unused and will be removed from module current_value_delay__26.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[7]) is unused and will be removed from module current_value_delay__26.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[31]) is unused and will be removed from module current_value_delay__27.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[23]) is unused and will be removed from module current_value_delay__27.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[15]) is unused and will be removed from module current_value_delay__27.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[7]) is unused and will be removed from module current_value_delay__27.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[31]) is unused and will be removed from module current_value_delay__28.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[23]) is unused and will be removed from module current_value_delay__28.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[15]) is unused and will be removed from module current_value_delay__28.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[7]) is unused and will be removed from module current_value_delay__28.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[31]) is unused and will be removed from module current_value_delay__29.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[23]) is unused and will be removed from module current_value_delay__29.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[15]) is unused and will be removed from module current_value_delay__29.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[7]) is unused and will be removed from module current_value_delay__29.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[31]) is unused and will be removed from module current_value_delay__30.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[23]) is unused and will be removed from module current_value_delay__30.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[15]) is unused and will be removed from module current_value_delay__30.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[7]) is unused and will be removed from module current_value_delay__30.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[31]) is unused and will be removed from module current_value_delay__31.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[23]) is unused and will be removed from module current_value_delay__31.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[15]) is unused and will be removed from module current_value_delay__31.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[7]) is unused and will be removed from module current_value_delay__31.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[31]) is unused and will be removed from module current_value_delay__32.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[23]) is unused and will be removed from module current_value_delay__32.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[15]) is unused and will be removed from module current_value_delay__32.
WARNING: [Synth 8-3332] Sequential element (i_r_reg[7]) is unused and will be removed from module current_value_delay__32.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaOri_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:233]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaDly_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:74]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/busy_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:170]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/I2CMaster.v:191]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[0].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[1].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[14].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[17].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[19].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[41].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[43].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[53].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[57].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[58].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[59].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[60].u_amp_ctrl /\addr_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_write[0].sdip_reg_in_air_tv_delay /\i_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_write[0].sdip_reg_in_air_tv_delay /\i_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\in_write[0].sdip_reg_in_air_tv_delay /\i_r_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "u_dna_master/dna_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[52].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[51].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[50].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[40].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[32].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[28].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[27].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[23].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[22].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[8].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[6].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_fan_temp/\out_temp/addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_fan_temp/\in_temp/addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_fan_temp/\fan/pwm_high_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_fan_temp/\fan/pwm_high_cnt_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[35].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[38].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[39].u_amp_ctrl /\addr_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[2].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[3].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[10].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[13].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[16].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[54].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[61].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[62].u_amp_ctrl /\addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\amp_ctrl_inst[63].u_amp_ctrl /\addr_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:39 . Memory (MB): peak = 982.625 ; gain = 667.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |CTRL_FPGA__GCB0  |           1|     13167|
|2     |CTRL_FPGA__GCB1  |           1|      6209|
|3     |CTRL_FPGA__GCB2  |           1|      7764|
|4     |CTRL_FPGA__GCB3  |           1|      8265|
|5     |CTRL_FPGA__GCB4  |           1|      9968|
|6     |CTRL_FPGA__GCB5  |           1|     11835|
|7     |CTRL_FPGA__GCB6  |           1|     17755|
|8     |CTRL_FPGA__GCB7  |           1|     13897|
|9     |CTRL_FPGA__GCB8  |           1|      5278|
|10    |CTRL_FPGA__GCB9  |           1|      7644|
|11    |CTRL_FPGA__GCB10 |           1|     12560|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:48 . Memory (MB): peak = 982.625 ; gain = 667.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\out_write[0].reg_out_air_tol_irq_valid_reg[0] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:42 ; elapsed = 00:03:06 . Memory (MB): peak = 1162.082 ; gain = 847.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |CTRL_FPGA__GCB0  |           1|     13166|
|2     |CTRL_FPGA__GCB1  |           1|      6209|
|3     |CTRL_FPGA__GCB2  |           1|      7763|
|4     |CTRL_FPGA__GCB6  |           1|     17755|
|5     |CTRL_FPGA__GCB9  |           1|      2976|
|6     |CTRL_FPGA__GCB10 |           1|     12560|
|7     |CTRL_FPGA_GT2    |           1|         7|
|8     |CTRL_FPGA_GT7    |           1|         7|
|9     |CTRL_FPGA_GT8    |           1|        32|
|10    |CTRL_FPGA_GT0    |           1|     48093|
|11    |CTRL_FPGA_GT1    |           1|         3|
|12    |CTRL_FPGA_GT2__1 |           1|         3|
|13    |CTRL_FPGA_GT3    |           1|         3|
|14    |CTRL_FPGA_GT4    |           1|         3|
|15    |CTRL_FPGA_GT5    |           1|         3|
|16    |CTRL_FPGA_GT6    |           1|         3|
|17    |CTRL_FPGA_GT7__1 |           1|         3|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:54 ; elapsed = 00:03:28 . Memory (MB): peak = 1162.082 ; gain = 847.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |CTRL_FPGA__GCB0  |           1|      5974|
|2     |CTRL_FPGA__GCB1  |           1|      2641|
|3     |CTRL_FPGA__GCB2  |           1|      3412|
|4     |CTRL_FPGA__GCB6  |           1|      8031|
|5     |CTRL_FPGA__GCB10 |           1|      5677|
|6     |CTRL_FPGA_GT2    |           1|         7|
|7     |CTRL_FPGA_GT7    |           1|         7|
|8     |CTRL_FPGA_GT8    |           1|        32|
|9     |CTRL_FPGA_GT0    |           1|     22420|
|10    |CTRL_FPGA_GT1    |           1|         3|
|11    |CTRL_FPGA_GT2__1 |           1|         3|
|12    |CTRL_FPGA_GT3    |           1|         3|
|13    |CTRL_FPGA_GT4    |           1|         3|
|14    |CTRL_FPGA_GT5    |           1|         3|
|15    |CTRL_FPGA_GT6    |           1|         3|
|16    |CTRL_FPGA_GT7__1 |           1|         3|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:00 ; elapsed = 00:03:34 . Memory (MB): peak = 1162.082 ; gain = 847.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:00 ; elapsed = 00:03:35 . Memory (MB): peak = 1162.082 ; gain = 847.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:07 ; elapsed = 00:03:41 . Memory (MB): peak = 1162.082 ; gain = 847.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:07 ; elapsed = 00:03:42 . Memory (MB): peak = 1162.082 ; gain = 847.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:08 ; elapsed = 00:03:43 . Memory (MB): peak = 1162.082 ; gain = 847.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:08 ; elapsed = 00:03:43 . Memory (MB): peak = 1162.082 ; gain = 847.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|CTRL_FPGA   | rstn_shift_reg[31]                                   | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|CTRL_FPGA   | amp_ctrl_inst[25].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3] | 4      | 64    | YES          | NO                 | YES               | 64     | 0       | 
|CTRL_FPGA   | i2cSlaveInst/sclDelayed_reg[19]                      | 20     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|CTRL_FPGA   | i2cSlaveInst/sdaDelayed_reg[6]                       | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CTRL_FPGA   | u_fan_temp/in_temp/i2cm/sdaOutDly_reg[3]             | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CTRL_FPGA   | u_fan_temp/out_temp/i2cm/sdaOutDly_reg[3]            | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |  1656|
|3     |DNA_PORT |     1|
|4     |LUT1     |   443|
|5     |LUT2     |  2139|
|6     |LUT3     |  4028|
|7     |LUT4     |  6381|
|8     |LUT5     |  4179|
|9     |LUT6     | 10694|
|10    |MUXF7    |   340|
|11    |MUXF8    |    37|
|12    |SRL16E   |    67|
|13    |SRLC32E  |     2|
|14    |FDRE     | 17118|
|15    |FDSE     |  1136|
|16    |IBUF     |     2|
|17    |IOBUF    |   134|
|18    |OBUF     |    12|
|19    |OBUFT    |     1|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------+--------------------------------+------+
|      |Instance                                    |Module                          |Cells |
+------+--------------------------------------------+--------------------------------+------+
|1     |top                                         |                                | 48371|
|2     |  \amp_ctrl_inst[48].sdip_reg_amp_av_delay  |current_value_delay_206         |    73|
|3     |  \amp_ctrl_inst[4].sdip_reg_amp_av_delay   |current_value_delay_216         |    73|
|4     |  \amp_ctrl_inst[47].sdip_reg_amp_av_delay  |current_value_delay_201         |    73|
|5     |  \amp_ctrl_inst[18].sdip_reg_amp_av_delay  |current_value_delay_41          |    73|
|6     |  \amp_ctrl_inst[21].sdip_reg_amp_av_delay  |current_value_delay_61          |    73|
|7     |  \amp_ctrl_inst[25].sdip_reg_amp_av_delay  |current_value_delay_81          |    73|
|8     |  \amp_ctrl_inst[7].sdip_reg_amp_av_delay   |current_value_delay_301         |    73|
|9     |  \amp_ctrl_inst[5].sdip_reg_amp_av_delay   |current_value_delay_271         |    73|
|10    |  \amp_ctrl_inst[45].sdip_reg_amp_av_delay  |current_value_delay_191         |    73|
|11    |  \amp_ctrl_inst[37].sdip_reg_amp_av_delay  |current_value_delay_146         |    73|
|12    |  \amp_ctrl_inst[34].sdip_reg_amp_av_delay  |current_value_delay_131         |    73|
|13    |  \amp_ctrl_inst[60].sdip_reg_amp_av_delay  |current_value_delay_276         |    73|
|14    |  \amp_ctrl_inst[59].sdip_reg_amp_av_delay  |current_value_delay_266         |    73|
|15    |  \amp_ctrl_inst[58].sdip_reg_amp_av_delay  |current_value_delay_261         |    73|
|16    |  \amp_ctrl_inst[57].sdip_reg_amp_av_delay  |current_value_delay_256         |    73|
|17    |  \amp_ctrl_inst[56].sdip_reg_amp_av_delay  |current_value_delay_251         |    73|
|18    |  \amp_ctrl_inst[55].sdip_reg_amp_av_delay  |current_value_delay_246         |    73|
|19    |  \amp_ctrl_inst[53].sdip_reg_amp_av_delay  |current_value_delay_236         |    73|
|20    |  \amp_ctrl_inst[49].sdip_reg_amp_av_delay  |current_value_delay_211         |    73|
|21    |  \amp_ctrl_inst[44].sdip_reg_amp_av_delay  |current_value_delay_186         |    73|
|22    |  \amp_ctrl_inst[43].sdip_reg_amp_av_delay  |current_value_delay_181         |    73|
|23    |  \amp_ctrl_inst[41].sdip_reg_amp_av_delay  |current_value_delay_171         |    73|
|24    |  \amp_ctrl_inst[29].sdip_reg_amp_av_delay  |current_value_delay_101         |    73|
|25    |  \amp_ctrl_inst[19].sdip_reg_amp_av_delay  |current_value_delay_46          |    73|
|26    |  \amp_ctrl_inst[14].sdip_reg_amp_av_delay  |current_value_delay_21          |    73|
|27    |  \amp_ctrl_inst[1].sdip_reg_amp_av_delay   |current_value_delay_51          |    73|
|28    |  \amp_ctrl_inst[0].sdip_reg_amp_av_delay   |current_value_delay             |    73|
|29    |  \amp_ctrl_inst[63].sdip_reg_amp_av_delay  |current_value_delay_291         |    73|
|30    |  \amp_ctrl_inst[62].sdip_reg_amp_av_delay  |current_value_delay_286         |    73|
|31    |  \amp_ctrl_inst[61].sdip_reg_amp_av_delay  |current_value_delay_281         |    73|
|32    |  \amp_ctrl_inst[54].sdip_reg_amp_av_delay  |current_value_delay_241         |    73|
|33    |  \amp_ctrl_inst[16].sdip_reg_amp_av_delay  |current_value_delay_31          |    73|
|34    |  \amp_ctrl_inst[13].sdip_reg_amp_av_delay  |current_value_delay_16          |    73|
|35    |  \amp_ctrl_inst[10].sdip_reg_amp_av_delay  |current_value_delay_1           |    73|
|36    |  \amp_ctrl_inst[3].sdip_reg_amp_av_delay   |current_value_delay_161         |    73|
|37    |  \amp_ctrl_inst[2].sdip_reg_amp_av_delay   |current_value_delay_106         |    73|
|38    |  \amp_ctrl_inst[0].u_sync_amp_scl          |sync                            |     3|
|39    |  \amp_ctrl_inst[26].sdip_reg_amp_av_delay  |current_value_delay_86          |    73|
|40    |  \amp_ctrl_inst[9].sdip_reg_amp_av_delay   |current_value_delay_311         |    73|
|41    |  \amp_ctrl_inst[12].sdip_reg_amp_av_delay  |current_value_delay_11          |    73|
|42    |  \amp_ctrl_inst[15].sdip_reg_amp_av_delay  |current_value_delay_26          |    73|
|43    |  \amp_ctrl_inst[30].sdip_reg_amp_av_delay  |current_value_delay_111         |    73|
|44    |  \amp_ctrl_inst[31].sdip_reg_amp_av_delay  |current_value_delay_116         |    73|
|45    |  \amp_ctrl_inst[42].sdip_reg_amp_av_delay  |current_value_delay_176         |    73|
|46    |  \amp_ctrl_inst[52].sdip_reg_amp_av_delay  |current_value_delay_231         |    73|
|47    |  \amp_ctrl_inst[51].sdip_reg_amp_av_delay  |current_value_delay_226         |    73|
|48    |  \amp_ctrl_inst[50].sdip_reg_amp_av_delay  |current_value_delay_221         |    73|
|49    |  \amp_ctrl_inst[40].sdip_reg_amp_av_delay  |current_value_delay_166         |    73|
|50    |  \amp_ctrl_inst[39].sdip_reg_amp_av_delay  |current_value_delay_156         |    73|
|51    |  \amp_ctrl_inst[38].sdip_reg_amp_av_delay  |current_value_delay_151         |    73|
|52    |  \amp_ctrl_inst[35].sdip_reg_amp_av_delay  |current_value_delay_136         |    73|
|53    |  \amp_ctrl_inst[32].sdip_reg_amp_av_delay  |current_value_delay_121         |    73|
|54    |  \amp_ctrl_inst[28].sdip_reg_amp_av_delay  |current_value_delay_96          |    73|
|55    |  \amp_ctrl_inst[27].sdip_reg_amp_av_delay  |current_value_delay_91          |    73|
|56    |  \amp_ctrl_inst[23].sdip_reg_amp_av_delay  |current_value_delay_71          |    73|
|57    |  \amp_ctrl_inst[22].sdip_reg_amp_av_delay  |current_value_delay_66          |    73|
|58    |  \amp_ctrl_inst[17].sdip_reg_amp_av_delay  |current_value_delay_36          |    73|
|59    |  \amp_ctrl_inst[8].sdip_reg_amp_av_delay   |current_value_delay_306         |    73|
|60    |  \amp_ctrl_inst[6].sdip_reg_amp_av_delay   |current_value_delay_296         |    73|
|61    |  \amp_ctrl_inst[46].sdip_reg_amp_av_delay  |current_value_delay_196         |    73|
|62    |  \amp_ctrl_inst[36].sdip_reg_amp_av_delay  |current_value_delay_141         |    73|
|63    |  \amp_ctrl_inst[33].sdip_reg_amp_av_delay  |current_value_delay_126         |    73|
|64    |  \amp_ctrl_inst[24].sdip_reg_amp_av_delay  |current_value_delay_76          |    73|
|65    |  \amp_ctrl_inst[20].sdip_reg_amp_av_delay  |current_value_delay_56          |    73|
|66    |  \amp_ctrl_inst[11].sdip_reg_amp_av_delay  |current_value_delay_6           |    73|
|67    |  \amp_ctrl_inst[0].sdip_reg_amp_vv_delay   |value_delay__parameterized0     |    69|
|68    |  \amp_ctrl_inst[0].u_amp_ctrl              |amp_ctrl                        |   451|
|69    |    u_i2cm                                  |i2cMaster_384                   |   270|
|70    |  \amp_ctrl_inst[0].u_sync_amp_sda          |sync_0                          |     4|
|71    |  \amp_ctrl_inst[10].sdip_reg_amp_vv_delay  |value_delay__parameterized0_2   |    69|
|72    |  \amp_ctrl_inst[10].u_amp_ctrl             |amp_ctrl_3                      |   429|
|73    |    u_i2cm                                  |i2cMaster_383                   |   257|
|74    |  \amp_ctrl_inst[10].u_sync_amp_scl         |sync_4                          |     3|
|75    |  \amp_ctrl_inst[10].u_sync_amp_sda         |sync_5                          |     4|
|76    |  \amp_ctrl_inst[11].sdip_reg_amp_vv_delay  |value_delay__parameterized0_7   |    69|
|77    |  \amp_ctrl_inst[11].u_amp_ctrl             |amp_ctrl_8                      |   425|
|78    |    u_i2cm                                  |i2cMaster_382                   |   256|
|79    |  \amp_ctrl_inst[11].u_sync_amp_scl         |sync_9                          |     3|
|80    |  \amp_ctrl_inst[11].u_sync_amp_sda         |sync_10                         |     4|
|81    |  \amp_ctrl_inst[12].sdip_reg_amp_vv_delay  |value_delay__parameterized0_12  |    69|
|82    |  \amp_ctrl_inst[12].u_amp_ctrl             |amp_ctrl_13                     |   429|
|83    |    u_i2cm                                  |i2cMaster_381                   |   257|
|84    |  \amp_ctrl_inst[12].u_sync_amp_scl         |sync_14                         |     3|
|85    |  \amp_ctrl_inst[12].u_sync_amp_sda         |sync_15                         |     4|
|86    |  \amp_ctrl_inst[13].sdip_reg_amp_vv_delay  |value_delay__parameterized0_17  |    69|
|87    |  \amp_ctrl_inst[13].u_amp_ctrl             |amp_ctrl_18                     |   439|
|88    |    u_i2cm                                  |i2cMaster_380                   |   262|
|89    |  \amp_ctrl_inst[13].u_sync_amp_scl         |sync_19                         |     3|
|90    |  \amp_ctrl_inst[13].u_sync_amp_sda         |sync_20                         |     4|
|91    |  \amp_ctrl_inst[14].sdip_reg_amp_vv_delay  |value_delay__parameterized0_22  |    69|
|92    |  \amp_ctrl_inst[14].u_amp_ctrl             |amp_ctrl_23                     |   451|
|93    |    u_i2cm                                  |i2cMaster_379                   |   270|
|94    |  \amp_ctrl_inst[14].u_sync_amp_scl         |sync_24                         |     3|
|95    |  \amp_ctrl_inst[14].u_sync_amp_sda         |sync_25                         |     4|
|96    |  \amp_ctrl_inst[15].sdip_reg_amp_vv_delay  |value_delay__parameterized0_27  |    69|
|97    |  \amp_ctrl_inst[15].u_amp_ctrl             |amp_ctrl_28                     |   429|
|98    |    u_i2cm                                  |i2cMaster_378                   |   257|
|99    |  \amp_ctrl_inst[15].u_sync_amp_scl         |sync_29                         |     3|
|100   |  \amp_ctrl_inst[15].u_sync_amp_sda         |sync_30                         |     4|
|101   |  \amp_ctrl_inst[16].sdip_reg_amp_vv_delay  |value_delay__parameterized0_32  |    69|
|102   |  \amp_ctrl_inst[16].u_amp_ctrl             |amp_ctrl_33                     |   439|
|103   |    u_i2cm                                  |i2cMaster_377                   |   262|
|104   |  \amp_ctrl_inst[16].u_sync_amp_scl         |sync_34                         |     3|
|105   |  \amp_ctrl_inst[16].u_sync_amp_sda         |sync_35                         |     4|
|106   |  \amp_ctrl_inst[17].sdip_reg_amp_vv_delay  |value_delay__parameterized0_37  |    69|
|107   |  \amp_ctrl_inst[17].u_amp_ctrl             |amp_ctrl_38                     |   451|
|108   |    u_i2cm                                  |i2cMaster_376                   |   270|
|109   |  \amp_ctrl_inst[17].u_sync_amp_scl         |sync_39                         |     3|
|110   |  \amp_ctrl_inst[17].u_sync_amp_sda         |sync_40                         |     4|
|111   |  \amp_ctrl_inst[18].sdip_reg_amp_vv_delay  |value_delay__parameterized0_42  |    69|
|112   |  \amp_ctrl_inst[18].u_amp_ctrl             |amp_ctrl_43                     |   429|
|113   |    u_i2cm                                  |i2cMaster_375                   |   257|
|114   |  \amp_ctrl_inst[18].u_sync_amp_scl         |sync_44                         |     3|
|115   |  \amp_ctrl_inst[18].u_sync_amp_sda         |sync_45                         |     4|
|116   |  \amp_ctrl_inst[19].sdip_reg_amp_vv_delay  |value_delay__parameterized0_47  |    69|
|117   |  \amp_ctrl_inst[19].u_amp_ctrl             |amp_ctrl_48                     |   451|
|118   |    u_i2cm                                  |i2cMaster_374                   |   270|
|119   |  \amp_ctrl_inst[19].u_sync_amp_scl         |sync_49                         |     3|
|120   |  \amp_ctrl_inst[19].u_sync_amp_sda         |sync_50                         |     4|
|121   |  \amp_ctrl_inst[1].sdip_reg_amp_vv_delay   |value_delay__parameterized0_52  |    69|
|122   |  \amp_ctrl_inst[1].u_amp_ctrl              |amp_ctrl_53                     |   451|
|123   |    u_i2cm                                  |i2cMaster_373                   |   270|
|124   |  \amp_ctrl_inst[1].u_sync_amp_scl          |sync_54                         |     3|
|125   |  \amp_ctrl_inst[1].u_sync_amp_sda          |sync_55                         |     4|
|126   |  \amp_ctrl_inst[20].sdip_reg_amp_vv_delay  |value_delay__parameterized0_57  |    69|
|127   |  \amp_ctrl_inst[20].u_amp_ctrl             |amp_ctrl_58                     |   424|
|128   |    u_i2cm                                  |i2cMaster_372                   |   256|
|129   |  \amp_ctrl_inst[20].u_sync_amp_scl         |sync_59                         |     3|
|130   |  \amp_ctrl_inst[20].u_sync_amp_sda         |sync_60                         |     4|
|131   |  \amp_ctrl_inst[21].sdip_reg_amp_vv_delay  |value_delay__parameterized0_62  |    69|
|132   |  \amp_ctrl_inst[21].u_amp_ctrl             |amp_ctrl_63                     |   429|
|133   |    u_i2cm                                  |i2cMaster_371                   |   257|
|134   |  \amp_ctrl_inst[21].u_sync_amp_scl         |sync_64                         |     3|
|135   |  \amp_ctrl_inst[21].u_sync_amp_sda         |sync_65                         |     4|
|136   |  \amp_ctrl_inst[22].sdip_reg_amp_vv_delay  |value_delay__parameterized0_67  |    69|
|137   |  \amp_ctrl_inst[22].u_amp_ctrl             |amp_ctrl_68                     |   425|
|138   |    u_i2cm                                  |i2cMaster_370                   |   256|
|139   |  \amp_ctrl_inst[22].u_sync_amp_scl         |sync_69                         |     3|
|140   |  \amp_ctrl_inst[22].u_sync_amp_sda         |sync_70                         |     4|
|141   |  \amp_ctrl_inst[23].sdip_reg_amp_vv_delay  |value_delay__parameterized0_72  |    69|
|142   |  \amp_ctrl_inst[23].u_amp_ctrl             |amp_ctrl_73                     |   425|
|143   |    u_i2cm                                  |i2cMaster_369                   |   256|
|144   |  \amp_ctrl_inst[23].u_sync_amp_scl         |sync_74                         |     3|
|145   |  \amp_ctrl_inst[23].u_sync_amp_sda         |sync_75                         |     4|
|146   |  \amp_ctrl_inst[24].sdip_reg_amp_vv_delay  |value_delay__parameterized0_77  |    69|
|147   |  \amp_ctrl_inst[24].u_amp_ctrl             |amp_ctrl_78                     |   424|
|148   |    u_i2cm                                  |i2cMaster_368                   |   256|
|149   |  \amp_ctrl_inst[24].u_sync_amp_scl         |sync_79                         |     3|
|150   |  \amp_ctrl_inst[24].u_sync_amp_sda         |sync_80                         |     4|
|151   |  \amp_ctrl_inst[25].sdip_reg_amp_vv_delay  |value_delay__parameterized0_82  |    69|
|152   |  \amp_ctrl_inst[25].u_amp_ctrl             |amp_ctrl_83                     |   439|
|153   |    u_i2cm                                  |i2cMaster_367                   |   262|
|154   |  \amp_ctrl_inst[25].u_sync_amp_scl         |sync_84                         |     3|
|155   |  \amp_ctrl_inst[25].u_sync_amp_sda         |sync_85                         |     4|
|156   |  \amp_ctrl_inst[26].sdip_reg_amp_vv_delay  |value_delay__parameterized0_87  |    69|
|157   |  \amp_ctrl_inst[26].u_amp_ctrl             |amp_ctrl_88                     |   429|
|158   |    u_i2cm                                  |i2cMaster_366                   |   257|
|159   |  \amp_ctrl_inst[26].u_sync_amp_scl         |sync_89                         |     3|
|160   |  \amp_ctrl_inst[26].u_sync_amp_sda         |sync_90                         |     4|
|161   |  \amp_ctrl_inst[27].sdip_reg_amp_vv_delay  |value_delay__parameterized0_92  |    69|
|162   |  \amp_ctrl_inst[27].u_amp_ctrl             |amp_ctrl_93                     |   425|
|163   |    u_i2cm                                  |i2cMaster_365                   |   256|
|164   |  \amp_ctrl_inst[27].u_sync_amp_scl         |sync_94                         |     3|
|165   |  \amp_ctrl_inst[27].u_sync_amp_sda         |sync_95                         |     4|
|166   |  \amp_ctrl_inst[28].sdip_reg_amp_vv_delay  |value_delay__parameterized0_97  |    69|
|167   |  \amp_ctrl_inst[28].u_amp_ctrl             |amp_ctrl_98                     |   425|
|168   |    u_i2cm                                  |i2cMaster_364                   |   256|
|169   |  \amp_ctrl_inst[28].u_sync_amp_scl         |sync_99                         |     3|
|170   |  \amp_ctrl_inst[28].u_sync_amp_sda         |sync_100                        |     4|
|171   |  \amp_ctrl_inst[29].sdip_reg_amp_vv_delay  |value_delay__parameterized0_102 |    69|
|172   |  \amp_ctrl_inst[29].u_amp_ctrl             |amp_ctrl_103                    |   429|
|173   |    u_i2cm                                  |i2cMaster_363                   |   257|
|174   |  \amp_ctrl_inst[29].u_sync_amp_scl         |sync_104                        |     3|
|175   |  \amp_ctrl_inst[29].u_sync_amp_sda         |sync_105                        |     4|
|176   |  \amp_ctrl_inst[2].sdip_reg_amp_vv_delay   |value_delay__parameterized0_107 |    69|
|177   |  \amp_ctrl_inst[2].u_amp_ctrl              |amp_ctrl_108                    |   439|
|178   |    u_i2cm                                  |i2cMaster_362                   |   262|
|179   |  \amp_ctrl_inst[2].u_sync_amp_scl          |sync_109                        |     3|
|180   |  \amp_ctrl_inst[2].u_sync_amp_sda          |sync_110                        |     4|
|181   |  \amp_ctrl_inst[30].sdip_reg_amp_vv_delay  |value_delay__parameterized0_112 |    69|
|182   |  \amp_ctrl_inst[30].u_amp_ctrl             |amp_ctrl_113                    |   429|
|183   |    u_i2cm                                  |i2cMaster_361                   |   257|
|184   |  \amp_ctrl_inst[30].u_sync_amp_scl         |sync_114                        |     3|
|185   |  \amp_ctrl_inst[30].u_sync_amp_sda         |sync_115                        |     4|
|186   |  \amp_ctrl_inst[31].sdip_reg_amp_vv_delay  |value_delay__parameterized0_117 |    69|
|187   |  \amp_ctrl_inst[31].u_amp_ctrl             |amp_ctrl_118                    |   429|
|188   |    u_i2cm                                  |i2cMaster_360                   |   257|
|189   |  \amp_ctrl_inst[31].u_sync_amp_scl         |sync_119                        |     3|
|190   |  \amp_ctrl_inst[31].u_sync_amp_sda         |sync_120                        |     4|
|191   |  \amp_ctrl_inst[32].sdip_reg_amp_vv_delay  |value_delay__parameterized0_122 |    69|
|192   |  \amp_ctrl_inst[32].u_amp_ctrl             |amp_ctrl_123                    |   425|
|193   |    u_i2cm                                  |i2cMaster_359                   |   256|
|194   |  \amp_ctrl_inst[32].u_sync_amp_scl         |sync_124                        |     3|
|195   |  \amp_ctrl_inst[32].u_sync_amp_sda         |sync_125                        |     4|
|196   |  \amp_ctrl_inst[33].sdip_reg_amp_vv_delay  |value_delay__parameterized0_127 |    69|
|197   |  \amp_ctrl_inst[33].u_amp_ctrl             |amp_ctrl_128                    |   425|
|198   |    u_i2cm                                  |i2cMaster_358                   |   256|
|199   |  \amp_ctrl_inst[33].u_sync_amp_scl         |sync_129                        |     3|
|200   |  \amp_ctrl_inst[33].u_sync_amp_sda         |sync_130                        |     4|
|201   |  \amp_ctrl_inst[34].sdip_reg_amp_vv_delay  |value_delay__parameterized0_132 |    69|
|202   |  \amp_ctrl_inst[34].u_amp_ctrl             |amp_ctrl_133                    |   439|
|203   |    u_i2cm                                  |i2cMaster_357                   |   262|
|204   |  \amp_ctrl_inst[34].u_sync_amp_scl         |sync_134                        |     3|
|205   |  \amp_ctrl_inst[34].u_sync_amp_sda         |sync_135                        |     4|
|206   |  \amp_ctrl_inst[35].sdip_reg_amp_vv_delay  |value_delay__parameterized0_137 |    69|
|207   |  \amp_ctrl_inst[35].u_amp_ctrl             |amp_ctrl_138                    |   425|
|208   |    u_i2cm                                  |i2cMaster_356                   |   256|
|209   |  \amp_ctrl_inst[35].u_sync_amp_scl         |sync_139                        |     3|
|210   |  \amp_ctrl_inst[35].u_sync_amp_sda         |sync_140                        |     4|
|211   |  \amp_ctrl_inst[36].sdip_reg_amp_vv_delay  |value_delay__parameterized0_142 |    69|
|212   |  \amp_ctrl_inst[36].u_amp_ctrl             |amp_ctrl_143                    |   425|
|213   |    u_i2cm                                  |i2cMaster_355                   |   256|
|214   |  \amp_ctrl_inst[36].u_sync_amp_scl         |sync_144                        |     3|
|215   |  \amp_ctrl_inst[36].u_sync_amp_sda         |sync_145                        |     4|
|216   |  \amp_ctrl_inst[37].sdip_reg_amp_vv_delay  |value_delay__parameterized0_147 |    69|
|217   |  \amp_ctrl_inst[37].u_amp_ctrl             |amp_ctrl_148                    |   439|
|218   |    u_i2cm                                  |i2cMaster_354                   |   262|
|219   |  \amp_ctrl_inst[37].u_sync_amp_scl         |sync_149                        |     3|
|220   |  \amp_ctrl_inst[37].u_sync_amp_sda         |sync_150                        |     4|
|221   |  \amp_ctrl_inst[38].sdip_reg_amp_vv_delay  |value_delay__parameterized0_152 |    69|
|222   |  \amp_ctrl_inst[38].u_amp_ctrl             |amp_ctrl_153                    |   425|
|223   |    u_i2cm                                  |i2cMaster_353                   |   256|
|224   |  \amp_ctrl_inst[38].u_sync_amp_scl         |sync_154                        |     3|
|225   |  \amp_ctrl_inst[38].u_sync_amp_sda         |sync_155                        |     4|
|226   |  \amp_ctrl_inst[39].sdip_reg_amp_vv_delay  |value_delay__parameterized0_157 |    69|
|227   |  \amp_ctrl_inst[39].u_amp_ctrl             |amp_ctrl_158                    |   425|
|228   |    u_i2cm                                  |i2cMaster_352                   |   256|
|229   |  \amp_ctrl_inst[39].u_sync_amp_scl         |sync_159                        |     3|
|230   |  \amp_ctrl_inst[39].u_sync_amp_sda         |sync_160                        |     4|
|231   |  \amp_ctrl_inst[3].sdip_reg_amp_vv_delay   |value_delay__parameterized0_162 |    69|
|232   |  \amp_ctrl_inst[3].u_amp_ctrl              |amp_ctrl_163                    |   439|
|233   |    u_i2cm                                  |i2cMaster_351                   |   262|
|234   |  \amp_ctrl_inst[3].u_sync_amp_scl          |sync_164                        |     3|
|235   |  \amp_ctrl_inst[3].u_sync_amp_sda          |sync_165                        |     4|
|236   |  \amp_ctrl_inst[40].sdip_reg_amp_vv_delay  |value_delay__parameterized0_167 |    69|
|237   |  \amp_ctrl_inst[40].u_amp_ctrl             |amp_ctrl_168                    |   425|
|238   |    u_i2cm                                  |i2cMaster_350                   |   256|
|239   |  \amp_ctrl_inst[40].u_sync_amp_scl         |sync_169                        |     3|
|240   |  \amp_ctrl_inst[40].u_sync_amp_sda         |sync_170                        |     4|
|241   |  \amp_ctrl_inst[41].sdip_reg_amp_vv_delay  |value_delay__parameterized0_172 |    69|
|242   |  \amp_ctrl_inst[41].u_amp_ctrl             |amp_ctrl_173                    |   451|
|243   |    u_i2cm                                  |i2cMaster_349                   |   270|
|244   |  \amp_ctrl_inst[41].u_sync_amp_scl         |sync_174                        |     3|
|245   |  \amp_ctrl_inst[41].u_sync_amp_sda         |sync_175                        |     4|
|246   |  \amp_ctrl_inst[42].sdip_reg_amp_vv_delay  |value_delay__parameterized0_177 |    69|
|247   |  \amp_ctrl_inst[42].u_amp_ctrl             |amp_ctrl_178                    |   429|
|248   |    u_i2cm                                  |i2cMaster_348                   |   257|
|249   |  \amp_ctrl_inst[42].u_sync_amp_scl         |sync_179                        |     3|
|250   |  \amp_ctrl_inst[42].u_sync_amp_sda         |sync_180                        |     4|
|251   |  \amp_ctrl_inst[43].sdip_reg_amp_vv_delay  |value_delay__parameterized0_182 |    69|
|252   |  \amp_ctrl_inst[43].u_amp_ctrl             |amp_ctrl_183                    |   451|
|253   |    u_i2cm                                  |i2cMaster_347                   |   270|
|254   |  \amp_ctrl_inst[43].u_sync_amp_scl         |sync_184                        |     3|
|255   |  \amp_ctrl_inst[43].u_sync_amp_sda         |sync_185                        |     4|
|256   |  \amp_ctrl_inst[44].sdip_reg_amp_vv_delay  |value_delay__parameterized0_187 |    69|
|257   |  \amp_ctrl_inst[44].u_amp_ctrl             |amp_ctrl_188                    |   429|
|258   |    u_i2cm                                  |i2cMaster_346                   |   257|
|259   |  \amp_ctrl_inst[44].u_sync_amp_scl         |sync_189                        |     3|
|260   |  \amp_ctrl_inst[44].u_sync_amp_sda         |sync_190                        |     4|
|261   |  \amp_ctrl_inst[45].sdip_reg_amp_vv_delay  |value_delay__parameterized0_192 |    69|
|262   |  \amp_ctrl_inst[45].u_amp_ctrl             |amp_ctrl_193                    |   439|
|263   |    u_i2cm                                  |i2cMaster_345                   |   262|
|264   |  \amp_ctrl_inst[45].u_sync_amp_scl         |sync_194                        |     3|
|265   |  \amp_ctrl_inst[45].u_sync_amp_sda         |sync_195                        |     4|
|266   |  \amp_ctrl_inst[46].sdip_reg_amp_vv_delay  |value_delay__parameterized0_197 |    69|
|267   |  \amp_ctrl_inst[46].u_amp_ctrl             |amp_ctrl_198                    |   425|
|268   |    u_i2cm                                  |i2cMaster_344                   |   256|
|269   |  \amp_ctrl_inst[46].u_sync_amp_scl         |sync_199                        |     3|
|270   |  \amp_ctrl_inst[46].u_sync_amp_sda         |sync_200                        |     4|
|271   |  \amp_ctrl_inst[47].sdip_reg_amp_vv_delay  |value_delay__parameterized0_202 |    69|
|272   |  \amp_ctrl_inst[47].u_amp_ctrl             |amp_ctrl_203                    |   429|
|273   |    u_i2cm                                  |i2cMaster_343                   |   257|
|274   |  \amp_ctrl_inst[47].u_sync_amp_scl         |sync_204                        |     3|
|275   |  \amp_ctrl_inst[47].u_sync_amp_sda         |sync_205                        |     4|
|276   |  \amp_ctrl_inst[48].sdip_reg_amp_vv_delay  |value_delay__parameterized0_207 |    69|
|277   |  \amp_ctrl_inst[48].u_amp_ctrl             |amp_ctrl_208                    |   429|
|278   |    u_i2cm                                  |i2cMaster_342                   |   257|
|279   |  \amp_ctrl_inst[48].u_sync_amp_scl         |sync_209                        |     3|
|280   |  \amp_ctrl_inst[48].u_sync_amp_sda         |sync_210                        |     4|
|281   |  \amp_ctrl_inst[49].sdip_reg_amp_vv_delay  |value_delay__parameterized0_212 |    69|
|282   |  \amp_ctrl_inst[49].u_amp_ctrl             |amp_ctrl_213                    |   429|
|283   |    u_i2cm                                  |i2cMaster_341                   |   257|
|284   |  \amp_ctrl_inst[49].u_sync_amp_scl         |sync_214                        |     3|
|285   |  \amp_ctrl_inst[49].u_sync_amp_sda         |sync_215                        |     4|
|286   |  \amp_ctrl_inst[4].sdip_reg_amp_vv_delay   |value_delay__parameterized0_217 |    69|
|287   |  \amp_ctrl_inst[4].u_amp_ctrl              |amp_ctrl_218                    |   429|
|288   |    u_i2cm                                  |i2cMaster_340                   |   257|
|289   |  \amp_ctrl_inst[4].u_sync_amp_scl          |sync_219                        |     3|
|290   |  \amp_ctrl_inst[4].u_sync_amp_sda          |sync_220                        |     4|
|291   |  \amp_ctrl_inst[50].sdip_reg_amp_vv_delay  |value_delay__parameterized0_222 |    69|
|292   |  \amp_ctrl_inst[50].u_amp_ctrl             |amp_ctrl_223                    |   425|
|293   |    u_i2cm                                  |i2cMaster_339                   |   256|
|294   |  \amp_ctrl_inst[50].u_sync_amp_scl         |sync_224                        |     3|
|295   |  \amp_ctrl_inst[50].u_sync_amp_sda         |sync_225                        |     4|
|296   |  \amp_ctrl_inst[51].sdip_reg_amp_vv_delay  |value_delay__parameterized0_227 |    69|
|297   |  \amp_ctrl_inst[51].u_amp_ctrl             |amp_ctrl_228                    |   425|
|298   |    u_i2cm                                  |i2cMaster_338                   |   256|
|299   |  \amp_ctrl_inst[51].u_sync_amp_scl         |sync_229                        |     3|
|300   |  \amp_ctrl_inst[51].u_sync_amp_sda         |sync_230                        |     4|
|301   |  \amp_ctrl_inst[52].sdip_reg_amp_vv_delay  |value_delay__parameterized0_232 |    69|
|302   |  \amp_ctrl_inst[52].u_amp_ctrl             |amp_ctrl_233                    |   425|
|303   |    u_i2cm                                  |i2cMaster_337                   |   256|
|304   |  \amp_ctrl_inst[52].u_sync_amp_scl         |sync_234                        |     3|
|305   |  \amp_ctrl_inst[52].u_sync_amp_sda         |sync_235                        |     4|
|306   |  \amp_ctrl_inst[53].sdip_reg_amp_vv_delay  |value_delay__parameterized0_237 |    69|
|307   |  \amp_ctrl_inst[53].u_amp_ctrl             |amp_ctrl_238                    |   451|
|308   |    u_i2cm                                  |i2cMaster_336                   |   270|
|309   |  \amp_ctrl_inst[53].u_sync_amp_scl         |sync_239                        |     3|
|310   |  \amp_ctrl_inst[53].u_sync_amp_sda         |sync_240                        |     4|
|311   |  \amp_ctrl_inst[54].sdip_reg_amp_vv_delay  |value_delay__parameterized0_242 |    69|
|312   |  \amp_ctrl_inst[54].u_amp_ctrl             |amp_ctrl_243                    |   439|
|313   |    u_i2cm                                  |i2cMaster_335                   |   262|
|314   |  \amp_ctrl_inst[54].u_sync_amp_scl         |sync_244                        |     3|
|315   |  \amp_ctrl_inst[54].u_sync_amp_sda         |sync_245                        |     4|
|316   |  \amp_ctrl_inst[55].sdip_reg_amp_vv_delay  |value_delay__parameterized0_247 |    69|
|317   |  \amp_ctrl_inst[55].u_amp_ctrl             |amp_ctrl_248                    |   429|
|318   |    u_i2cm                                  |i2cMaster_334                   |   257|
|319   |  \amp_ctrl_inst[55].u_sync_amp_scl         |sync_249                        |     3|
|320   |  \amp_ctrl_inst[55].u_sync_amp_sda         |sync_250                        |     4|
|321   |  \amp_ctrl_inst[56].sdip_reg_amp_vv_delay  |value_delay__parameterized0_252 |    69|
|322   |  \amp_ctrl_inst[56].u_amp_ctrl             |amp_ctrl_253                    |   425|
|323   |    u_i2cm                                  |i2cMaster_333                   |   256|
|324   |  \amp_ctrl_inst[56].u_sync_amp_scl         |sync_254                        |     3|
|325   |  \amp_ctrl_inst[56].u_sync_amp_sda         |sync_255                        |     4|
|326   |  \amp_ctrl_inst[57].sdip_reg_amp_vv_delay  |value_delay__parameterized0_257 |    69|
|327   |  \amp_ctrl_inst[57].u_amp_ctrl             |amp_ctrl_258                    |   451|
|328   |    u_i2cm                                  |i2cMaster_332                   |   270|
|329   |  \amp_ctrl_inst[57].u_sync_amp_scl         |sync_259                        |     3|
|330   |  \amp_ctrl_inst[57].u_sync_amp_sda         |sync_260                        |     4|
|331   |  \amp_ctrl_inst[58].sdip_reg_amp_vv_delay  |value_delay__parameterized0_262 |    69|
|332   |  \amp_ctrl_inst[58].u_amp_ctrl             |amp_ctrl_263                    |   451|
|333   |    u_i2cm                                  |i2cMaster_331                   |   270|
|334   |  \amp_ctrl_inst[58].u_sync_amp_scl         |sync_264                        |     3|
|335   |  \amp_ctrl_inst[58].u_sync_amp_sda         |sync_265                        |     4|
|336   |  \amp_ctrl_inst[59].sdip_reg_amp_vv_delay  |value_delay__parameterized0_267 |    69|
|337   |  \amp_ctrl_inst[59].u_amp_ctrl             |amp_ctrl_268                    |   451|
|338   |    u_i2cm                                  |i2cMaster_330                   |   270|
|339   |  \amp_ctrl_inst[59].u_sync_amp_scl         |sync_269                        |     3|
|340   |  \amp_ctrl_inst[59].u_sync_amp_sda         |sync_270                        |     4|
|341   |  \amp_ctrl_inst[5].sdip_reg_amp_vv_delay   |value_delay__parameterized0_272 |    69|
|342   |  \amp_ctrl_inst[5].u_amp_ctrl              |amp_ctrl_273                    |   429|
|343   |    u_i2cm                                  |i2cMaster_329                   |   257|
|344   |  \amp_ctrl_inst[5].u_sync_amp_scl          |sync_274                        |     3|
|345   |  \amp_ctrl_inst[5].u_sync_amp_sda          |sync_275                        |     4|
|346   |  \amp_ctrl_inst[60].sdip_reg_amp_vv_delay  |value_delay__parameterized0_277 |    69|
|347   |  \amp_ctrl_inst[60].u_amp_ctrl             |amp_ctrl_278                    |   451|
|348   |    u_i2cm                                  |i2cMaster_328                   |   270|
|349   |  \amp_ctrl_inst[60].u_sync_amp_scl         |sync_279                        |     3|
|350   |  \amp_ctrl_inst[60].u_sync_amp_sda         |sync_280                        |     4|
|351   |  \amp_ctrl_inst[61].sdip_reg_amp_vv_delay  |value_delay__parameterized0_282 |    69|
|352   |  \amp_ctrl_inst[61].u_amp_ctrl             |amp_ctrl_283                    |   439|
|353   |    u_i2cm                                  |i2cMaster_327                   |   262|
|354   |  \amp_ctrl_inst[61].u_sync_amp_scl         |sync_284                        |     3|
|355   |  \amp_ctrl_inst[61].u_sync_amp_sda         |sync_285                        |     4|
|356   |  \amp_ctrl_inst[62].sdip_reg_amp_vv_delay  |value_delay__parameterized0_287 |    69|
|357   |  \amp_ctrl_inst[62].u_amp_ctrl             |amp_ctrl_288                    |   439|
|358   |    u_i2cm                                  |i2cMaster_326                   |   262|
|359   |  \amp_ctrl_inst[62].u_sync_amp_scl         |sync_289                        |     3|
|360   |  \amp_ctrl_inst[62].u_sync_amp_sda         |sync_290                        |     4|
|361   |  \amp_ctrl_inst[63].sdip_reg_amp_vv_delay  |value_delay__parameterized0_292 |    69|
|362   |  \amp_ctrl_inst[63].u_amp_ctrl             |amp_ctrl_293                    |   429|
|363   |    u_i2cm                                  |i2cMaster_325                   |   257|
|364   |  \amp_ctrl_inst[63].u_sync_amp_scl         |sync_294                        |     3|
|365   |  \amp_ctrl_inst[63].u_sync_amp_sda         |sync_295                        |     4|
|366   |  \amp_ctrl_inst[6].sdip_reg_amp_vv_delay   |value_delay__parameterized0_297 |    69|
|367   |  \amp_ctrl_inst[6].u_amp_ctrl              |amp_ctrl_298                    |   424|
|368   |    u_i2cm                                  |i2cMaster_324                   |   256|
|369   |  \amp_ctrl_inst[6].u_sync_amp_scl          |sync_299                        |     3|
|370   |  \amp_ctrl_inst[6].u_sync_amp_sda          |sync_300                        |     4|
|371   |  \amp_ctrl_inst[7].sdip_reg_amp_vv_delay   |value_delay__parameterized0_302 |    69|
|372   |  \amp_ctrl_inst[7].u_amp_ctrl              |amp_ctrl_303                    |   429|
|373   |    u_i2cm                                  |i2cMaster_323                   |   257|
|374   |  \amp_ctrl_inst[7].u_sync_amp_scl          |sync_304                        |     3|
|375   |  \amp_ctrl_inst[7].u_sync_amp_sda          |sync_305                        |     4|
|376   |  \amp_ctrl_inst[8].sdip_reg_amp_vv_delay   |value_delay__parameterized0_307 |    69|
|377   |  \amp_ctrl_inst[8].u_amp_ctrl              |amp_ctrl_308                    |   425|
|378   |    u_i2cm                                  |i2cMaster_322                   |   256|
|379   |  \amp_ctrl_inst[8].u_sync_amp_scl          |sync_309                        |     3|
|380   |  \amp_ctrl_inst[8].u_sync_amp_sda          |sync_310                        |     4|
|381   |  \amp_ctrl_inst[9].sdip_reg_amp_vv_delay   |value_delay__parameterized0_312 |    69|
|382   |  \amp_ctrl_inst[9].u_amp_ctrl              |amp_ctrl_313                    |   429|
|383   |    u_i2cm                                  |i2cMaster                       |   257|
|384   |  \amp_ctrl_inst[9].u_sync_amp_scl          |sync_314                        |     3|
|385   |  \amp_ctrl_inst[9].u_sync_amp_sda          |sync_315                        |     4|
|386   |  i2cSlaveInst                              |i2cSlave                        |  4807|
|387   |    u_serialInterface                       |serialInterface                 |  4717|
|388   |  u_dna_master                              |dna                             |    95|
|389   |  u_fan_temp                                |fan_temp                        |   791|
|390   |    fan                                     |fan_ctrl                        |    97|
|391   |    in_temp                                 |i2c_read_loop                   |   317|
|392   |      i2cm                                  |i2cMaster__parameterized0_321   |   172|
|393   |    out_temp                                |i2c_read_loop__parameterized0   |   377|
|394   |      i2cm                                  |i2cMaster__parameterized0       |   192|
|395   |  u_sync_inlet_scl                          |sync_316                        |     3|
|396   |  u_sync_inlet_sda                          |sync_317                        |     3|
|397   |  u_sync_outlet_scl                         |sync_318                        |     3|
|398   |  u_sync_outlet_sda                         |sync_319                        |     3|
|399   |  u_sync_pres                               |sync_320                        |     3|
+------+--------------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:08 ; elapsed = 00:03:43 . Memory (MB): peak = 1162.082 ; gain = 847.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 418 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:51 ; elapsed = 00:03:31 . Memory (MB): peak = 1162.082 ; gain = 416.480
Synthesis Optimization Complete : Time (s): cpu = 00:03:09 ; elapsed = 00:03:43 . Memory (MB): peak = 1162.082 ; gain = 847.262
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 134 instances

INFO: [Common 17-83] Releasing license: Synthesis
374 Infos, 375 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:16 ; elapsed = 00:03:52 . Memory (MB): peak = 1162.082 ; gain = 860.273
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1/CTRL_FPGA.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1162.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file CTRL_FPGA_utilization_synth.rpt -pb CTRL_FPGA_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.279 . Memory (MB): peak = 1162.082 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 14:51:10 2019...
