diff -Naurp u-boot-2009.08/lib_arm/dmac.h u-boot-2009.08.new/lib_arm/dmac.h
--- u-boot-2009.08/lib_arm/dmac.h	2011-03-30 13:23:05.000000000 -0500
+++ u-boot-2009.08.new/lib_arm/dmac.h	2011-03-30 13:26:56.000000000 -0500
@@ -1,1268 +1,88 @@
-/*
-#===========================================================
-#        COPYRIGHT (c) NXP B.V. 2009
-#        All rights are reserved. Reproduction in whole or in part is
-#        prohibited without the written consent of the copyright owner.
-#
-#        Author   : Makarand Pawagi
-#
-#        Filename : ip1902dmac.h
-#
-#        Purpose  : GCS DMAC Drivar Related definitions
-#===========================================================
-*/
-#ifndef __IP1902DMAC_H
-#define __IP1902DMAC_H
-
-/****************
-* Include Files *
-*****************/
-#include "nor.h"
-
-#include "ldr_common.h"
-#if 0
-#include <linux/mtd/mtd.h>
-#include <command.h>
-#include <watchdog.h>
-#include <malloc.h>
-#include <asm/byteorder.h>
-#include <jffs2/jffs2.h>
-#include <nand.h>
-#endif
-
-/**********************
-* Function Prototypes *
-***********************/
-void nx_nand_dmac_init_sg(u_int32 pagesize, u_int32 oobsize, u_int8 * dmabuf) ;
-void nx_dmac_trf_start_sg(u_int32 dest) ;
-//int nx_dmac_trans_comp(void) ;
-retcode_t nx_dmac_trans_comp(void) ;
-
-//void nx_dmac_trans_start(u_int32 dest, u_int32 src1, bool read_page, flashtype_t eFlashtype) ;
-void nx_dmac_trans_start(u_int32 dest, u_int32 src, u_int32 chan_control,  u_int32 chan_config) ;
-
-
-/*************************
-* DMAC Register specific *
-* local defines          *
-**************************/
-#ifdef TEST_VPE
-#define NX_GCS_DMAC_BASE            (0xE0600000 + 0x30000 +0x4000)
-#else
-//#define NX_GCS_DMAC_BASE            IPBGCSFLSHNTWK_DMAC_DMACINTSTATUS_REG
-#endif
-
-#define  NX_DMAC_INT_STATUS         (0x000)
-#define  NX_DMAC_INT_TC_STATUS      (0x004)
-#define  NX_DMAC_INT_TC_CLR         (0x008)
-#define  NX_DMAC_INT_ERR_STATUS     (0x00C)
-#define  NX_DMAC_INT_ERR_CLR        (0x010)
-#define  NX_DMAC_INT_RAW_TC_STATUS  (0x014)
-#define  NX_DMAC_INT_RAW_ERR_STATUS (0x018)
-#define  NX_DMAC_ENLD_CHANS         (0x01C)
-#define  NX_DMAC_SOFT_BREQ          (0x020)
-#define  NX_DMAC_SOFT_SREQ          (0x024)
-#define  NX_DMAC_SOFT_LBREQ         (0x028)
-#define  NX_DMAC_SOFT_LSREQ         (0x02C)
-#define  NX_DMAC_CONFIG             (0x030)
-#define  NX_DMAC_SYNC               (0x034)
-#define  NX_DMAC_CHAN0_SRC          (0x100)
-#define  NX_DMAC_CHAN0_DST          (0x104)
-#define  NX_DMAC_CHAN0_LLI          (0x108)
-#define  NX_DMAC_CHAN0_CTRL         (0x10C)
-#define  NX_DMAC_CHAN0_CONFIG       (0x110)
-#define  NX_DMAC_PERI_ID0           (0xFE0)
-#define  NX_DMAC_PERI_ID1           (0xFE4)
-#define  NX_DMAC_PERI_ID2           (0xFE8)
-#define  NX_DMAC_PERI_ID3           (0xFEC)
-#define  NX_DMAC_CELL_ID0           (0xFF0)
-#define  NX_DMAC_CELL_ID1           (0xFF4)
-#define  NX_DMAC_CELL_ID2           (0xFF8)
-#define  NX_DMAC_CELL_ID3           (0xFFC)
-
-/* Channel 0 to use for NAND DMA transfers -- removed from GCS.h to here */
-#define NX_NAND_DMAC_CHANNEL        (0)
-#define  NX_DMAC_CHAN_OFF           (0x020)
-
-
-
-
-
-
-
-
-
-
-#define IPBGCSFLSHNTWK_DMAC_DMACINTSTATUS_REG  (IPBGCSFLSHNTWK_BASE + 0x4000)
-#define IPBGCSFLSHNTWK_DMAC_DMACINTSTATUS_UNDEFINED_R (0x07fffff << 8)
-#define IPBGCSFLSHNTWK_DMAC_DMACINTSTATUS_UNDEFINED_SHIFT 8
-#define IPBGCSFLSHNTWK_DMAC_DMACINTSTATUS_INTSTATUS_R (0x0ff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACINTSTATUS_INTSTATUS_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACINTTCSTATUS_REG  (IPBGCSFLSHNTWK_BASE + 0x4004)
-#define IPBGCSFLSHNTWK_DMAC_DMACINTTCSTATUS_UNDEFINED_R (0x07fffff << 8)
-#define IPBGCSFLSHNTWK_DMAC_DMACINTTCSTATUS_UNDEFINED_SHIFT 8
-#define IPBGCSFLSHNTWK_DMAC_DMACINTTCSTATUS_INTTCSTATUS_R (0x0ff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACINTTCSTATUS_INTTCSTATUS_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACINTTCCLEAR_REG	(IPBGCSFLSHNTWK_BASE + 0x4008)
-#define IPBGCSFLSHNTWK_DMAC_DMACINTTCCLEAR_UNDEFINED_R (0x07fffff << 8)
-#define IPBGCSFLSHNTWK_DMAC_DMACINTTCCLEAR_UNDEFINED_SHIFT 8
-#define IPBGCSFLSHNTWK_DMAC_DMACINTTCCLEAR_INTTCCLEAR_R (0x0ff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACINTTCCLEAR_INTTCCLEAR_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACINTERRORSTATUS_REG	(IPBGCSFLSHNTWK_BASE + 0x400c)
-#define IPBGCSFLSHNTWK_DMAC_DMACINTERRORSTATUS_UNDEFINED_R (0x07fffff << 8)
-#define IPBGCSFLSHNTWK_DMAC_DMACINTERRORSTATUS_UNDEFINED_SHIFT 8
-#define IPBGCSFLSHNTWK_DMAC_DMACINTERRORSTATUS_INTERRORSTATUS_R (0x0ff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACINTERRORSTATUS_INTERRORSTATUS_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACINTERRCLR_REG  (IPBGCSFLSHNTWK_BASE + 0x4010)
-#define IPBGCSFLSHNTWK_DMAC_DMACINTERRCLR_UNDEFINED_R (0x07fffff << 8)
-#define IPBGCSFLSHNTWK_DMAC_DMACINTERRCLR_UNDEFINED_SHIFT 8
-#define IPBGCSFLSHNTWK_DMAC_DMACINTERRCLR_INTERRCLR_R (0x0ff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACINTERRCLR_INTERRCLR_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACRAWINTTCSTATUS_REG	(IPBGCSFLSHNTWK_BASE + 0x4014)
-#define IPBGCSFLSHNTWK_DMAC_DMACRAWINTTCSTATUS_UNDEFINED_R (0x07fffff << 8)
-#define IPBGCSFLSHNTWK_DMAC_DMACRAWINTTCSTATUS_UNDEFINED_SHIFT 8
-#define IPBGCSFLSHNTWK_DMAC_DMACRAWINTTCSTATUS_RAWINTTCSTATUS_R (0x0ff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACRAWINTTCSTATUS_RAWINTTCSTATUS_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACRAWINTERRORSTATUS_REG  (IPBGCSFLSHNTWK_BASE + 0x4018)
-#define IPBGCSFLSHNTWK_DMAC_DMACRAWINTERRORSTATUS_UNDEFINED_R (0x07fffff << 8)
-#define IPBGCSFLSHNTWK_DMAC_DMACRAWINTERRORSTATUS_UNDEFINED_SHIFT 8
-#define IPBGCSFLSHNTWK_DMAC_DMACRAWINTERRORSTATUS_RAWINTERRORSTATUS_R (0x0ff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACRAWINTERRORSTATUS_RAWINTERRORSTATUS_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACENBLDCHNS_REG  (IPBGCSFLSHNTWK_BASE + 0x401c)
-#define IPBGCSFLSHNTWK_DMAC_DMACENBLDCHNS_UNDEFINED_R (0x07fffff << 8)
-#define IPBGCSFLSHNTWK_DMAC_DMACENBLDCHNS_UNDEFINED_SHIFT 8
-#define IPBGCSFLSHNTWK_DMAC_DMACENBLDCHNS_ENABLEDCHANNELS_R (0x0ff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACENBLDCHNS_ENABLEDCHANNELS_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACSOFTBREQ_REG  (IPBGCSFLSHNTWK_BASE + 0x4020)
-#define IPBGCSFLSHNTWK_DMAC_DMACSOFTBREQ_UNDEFINED_RW (0x07fff << 16)
-#define IPBGCSFLSHNTWK_DMAC_DMACSOFTBREQ_UNDEFINED_SHIFT 16
-#define IPBGCSFLSHNTWK_DMAC_DMACSOFTBREQ_SOFTBREQ_RW (0x0ffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACSOFTBREQ_SOFTBREQ_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACSOFTSREQ_REG  (IPBGCSFLSHNTWK_BASE + 0x4024)
-#define IPBGCSFLSHNTWK_DMAC_DMACSOFTSREQ_UNDEFINED_RW (0x07fff << 16)
-#define IPBGCSFLSHNTWK_DMAC_DMACSOFTSREQ_UNDEFINED_SHIFT 16
-#define IPBGCSFLSHNTWK_DMAC_DMACSOFTSREQ_SOFTSREQ_RW (0x0ffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACSOFTSREQ_SOFTSREQ_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACSOFTLBREQ_REG  (IPBGCSFLSHNTWK_BASE + 0x4028)
-#define IPBGCSFLSHNTWK_DMAC_DMACSOFTLBREQ_UNDEFINED_RW (0x07fff << 16)
-#define IPBGCSFLSHNTWK_DMAC_DMACSOFTLBREQ_UNDEFINED_SHIFT 16
-#define IPBGCSFLSHNTWK_DMAC_DMACSOFTLBREQ_SOFTLBREQ_RW (0x0ffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACSOFTLBREQ_SOFTLBREQ_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACSOFTLSREQ_REG  (IPBGCSFLSHNTWK_BASE + 0x402c)
-#define IPBGCSFLSHNTWK_DMAC_DMACSOFTLSREQ_UNDEFINED_RW (0x07fff << 16)
-#define IPBGCSFLSHNTWK_DMAC_DMACSOFTLSREQ_UNDEFINED_SHIFT 16
-#define IPBGCSFLSHNTWK_DMAC_DMACSOFTLSREQ_SOFTLSREQ_RW (0x0ffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACSOFTLSREQ_SOFTLSREQ_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACCONFIGURATION_REG  (IPBGCSFLSHNTWK_BASE + 0x4030)
-#define IPBGCSFLSHNTWK_DMAC_DMACCONFIGURATION_UNDEFINED_RW (0x0fffffff << 3)
-#define IPBGCSFLSHNTWK_DMAC_DMACCONFIGURATION_UNDEFINED_SHIFT 3
-#define IPBGCSFLSHNTWK_DMAC_DMACCONFIGURATION_M2_RW (0x01 << 2)
-#define IPBGCSFLSHNTWK_DMAC_DMACCONFIGURATION_M2_SHIFT 2
-#define IPBGCSFLSHNTWK_DMAC_DMACCONFIGURATION_M2_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACCONFIGURATION_M2_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACCONFIGURATION_M1_RW (0x01 << 1)
-#define IPBGCSFLSHNTWK_DMAC_DMACCONFIGURATION_M1_SHIFT 1
-#define IPBGCSFLSHNTWK_DMAC_DMACCONFIGURATION_M1_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACCONFIGURATION_M1_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACCONFIGURATION_E_RW (0x01 << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACCONFIGURATION_E_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACCONFIGURATION_E_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACCONFIGURATION_E_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACSYNC_REG  (IPBGCSFLSHNTWK_BASE + 0x4034)
-#define IPBGCSFLSHNTWK_DMAC_DMACSYNC_UNDEFINED_RW (0x07fff << 16)
-#define IPBGCSFLSHNTWK_DMAC_DMACSYNC_UNDEFINED_SHIFT 16
-#define IPBGCSFLSHNTWK_DMAC_DMACSYNC_DMACSYNC_RW (0x0ffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACSYNC_DMACSYNC_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC0SRCADDR_REG  (IPBGCSFLSHNTWK_BASE + 0x4100)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0SRCADDR_SRCADDR_RW (0x07fffffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0SRCADDR_SRCADDR_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC0DESTADDR_REG	(IPBGCSFLSHNTWK_BASE + 0x4104)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0DESTADDR_DESTADDR_RW (0x07fffffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0DESTADDR_DESTADDR_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC0LLI_REG  (IPBGCSFLSHNTWK_BASE + 0x4108)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0LLI_LLI_RW (0x01fffffff << 2)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0LLI_LLI_SHIFT 2
-#define IPBGCSFLSHNTWK_DMAC_DMACC0LLI_UNDEFINED_RW (0x01 << 1)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0LLI_UNDEFINED_SHIFT 1
-#define IPBGCSFLSHNTWK_DMAC_DMACC0LLI_UNDEFINED_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC0LLI_UNDEFINED_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC0LLI_LM_RW (0x01 << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0LLI_LM_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC0LLI_LM_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC0LLI_LM_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_REG  (IPBGCSFLSHNTWK_BASE + 0x410c)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_I_RW (0x01 << 31)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_I_SHIFT 31
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_I_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_I_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_PROT_RW (0x03 << 28)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_PROT_SHIFT 28
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_PROT_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_PROT_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_PROT_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_PROT_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_DI_RW (0x01 << 27)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_DI_SHIFT 27
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_DI_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_DI_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_SI_RW (0x01 << 26)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_SI_SHIFT 26
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_SI_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_SI_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_D_RW (0x01 << 25)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_D_SHIFT 25
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_D_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_D_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_S_RW (0x01 << 24)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_S_SHIFT 24
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_S_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_S_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_DWIDTH_RW (0x03 << 21)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_DWIDTH_SHIFT 21
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_DWIDTH_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_DWIDTH_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_DWIDTH_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_DWIDTH_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_SWIDTH_RW (0x03 << 18)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_SWIDTH_SHIFT 18
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_SWIDTH_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_SWIDTH_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_SWIDTH_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_SWIDTH_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_DBSIZE_RW (0x03 << 15)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_DBSIZE_SHIFT 15
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_DBSIZE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_DBSIZE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_DBSIZE_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_DBSIZE_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_SBSIZE_RW (0x03 << 12)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_SBSIZE_SHIFT 12
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_SBSIZE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_SBSIZE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_SBSIZE_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_SBSIZE_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_TRANSFERSIZE_RW (0x0fff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONTROL_TRANSFERSIZE_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_REG  (IPBGCSFLSHNTWK_BASE + 0x4110)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_H_RW (0x01 << 18)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_H_SHIFT 18
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_H_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_H_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_A_R (0x01 << 17)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_A_SHIFT 17
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_A_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_A_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_L_RW (0x01 << 16)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_L_SHIFT 16
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_L_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_L_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_ITC_RW (0x01 << 15)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_ITC_SHIFT 15
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_ITC_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_ITC_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_IE_RW (0x01 << 14)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_IE_SHIFT 14
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_IE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_IE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_FLOWCNTRL_RW (0x03 << 11)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_FLOWCNTRL_SHIFT 11
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_FLOWCNTRL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_FLOWCNTRL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_FLOWCNTRL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_FLOWCNTRL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_DESTPERIPHERAL_RW (0x07 << 6)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_DESTPERIPHERAL_SHIFT 6
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_DESTPERIPHERAL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_DESTPERIPHERAL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_DESTPERIPHERAL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_DESTPERIPHERAL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_DESTPERIPHERAL_VAL4 0x04
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_DESTPERIPHERAL_VAL5 0x05
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_DESTPERIPHERAL_VAL6 0x06
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_DESTPERIPHERAL_VAL7 0x07
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_SRCPERIPHERAL_RW (0x07 << 1)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_SRCPERIPHERAL_SHIFT 1
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_SRCPERIPHERAL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_SRCPERIPHERAL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_SRCPERIPHERAL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_SRCPERIPHERAL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_SRCPERIPHERAL_VAL4 0x04
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_SRCPERIPHERAL_VAL5 0x05
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_SRCPERIPHERAL_VAL6 0x06
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_SRCPERIPHERAL_VAL7 0x07
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_E_RW (0x01 << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_E_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_E_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC0CONFIGURATION_E_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC1SRCADDR_REG  (IPBGCSFLSHNTWK_BASE + 0x4120)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1SRCADDR_SRCADDR_RW (0x07fffffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1SRCADDR_SRCADDR_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC1DESTADDR_REG	(IPBGCSFLSHNTWK_BASE + 0x4124)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1DESTADDR_DESTADDR_RW (0x07fffffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1DESTADDR_DESTADDR_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC1LLI_REG  (IPBGCSFLSHNTWK_BASE + 0x4128)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1LLI_LLI_RW (0x01fffffff << 2)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1LLI_LLI_SHIFT 2
-#define IPBGCSFLSHNTWK_DMAC_DMACC1LLI_UNDEFINED_RW (0x01 << 1)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1LLI_UNDEFINED_SHIFT 1
-#define IPBGCSFLSHNTWK_DMAC_DMACC1LLI_UNDEFINED_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC1LLI_UNDEFINED_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC1LLI_LM_RW (0x01 << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1LLI_LM_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC1LLI_LM_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC1LLI_LM_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_REG  (IPBGCSFLSHNTWK_BASE + 0x412c)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_I_RW (0x01 << 31)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_I_SHIFT 31
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_I_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_I_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_PROT_RW (0x03 << 28)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_PROT_SHIFT 28
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_PROT_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_PROT_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_PROT_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_PROT_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_DI_RW (0x01 << 27)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_DI_SHIFT 27
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_DI_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_DI_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_SI_RW (0x01 << 26)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_SI_SHIFT 26
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_SI_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_SI_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_D_RW (0x01 << 25)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_D_SHIFT 25
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_D_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_D_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_S_RW (0x01 << 24)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_S_SHIFT 24
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_S_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_S_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_DWIDTH_RW (0x03 << 21)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_DWIDTH_SHIFT 21
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_DWIDTH_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_DWIDTH_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_DWIDTH_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_DWIDTH_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_SWIDTH_RW (0x03 << 18)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_SWIDTH_SHIFT 18
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_SWIDTH_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_SWIDTH_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_SWIDTH_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_SWIDTH_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_DBSIZE_RW (0x03 << 15)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_DBSIZE_SHIFT 15
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_DBSIZE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_DBSIZE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_DBSIZE_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_DBSIZE_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_SBSIZE_RW (0x03 << 12)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_SBSIZE_SHIFT 12
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_SBSIZE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_SBSIZE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_SBSIZE_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_SBSIZE_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_TRANSFERSIZE_RW (0x0fff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONTROL_TRANSFERSIZE_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_REG  (IPBGCSFLSHNTWK_BASE + 0x4130)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_H_RW (0x01 << 18)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_H_SHIFT 18
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_H_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_H_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_A_R (0x01 << 17)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_A_SHIFT 17
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_A_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_A_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_L_RW (0x01 << 16)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_L_SHIFT 16
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_L_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_L_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_ITC_RW (0x01 << 15)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_ITC_SHIFT 15
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_ITC_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_ITC_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_IE_RW (0x01 << 14)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_IE_SHIFT 14
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_IE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_IE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_FLOWCNTRL_RW (0x03 << 11)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_FLOWCNTRL_SHIFT 11
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_FLOWCNTRL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_FLOWCNTRL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_FLOWCNTRL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_FLOWCNTRL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_DESTPERIPHERAL_RW (0x07 << 6)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_DESTPERIPHERAL_SHIFT 6
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_DESTPERIPHERAL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_DESTPERIPHERAL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_DESTPERIPHERAL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_DESTPERIPHERAL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_DESTPERIPHERAL_VAL4 0x04
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_DESTPERIPHERAL_VAL5 0x05
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_DESTPERIPHERAL_VAL6 0x06
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_DESTPERIPHERAL_VAL7 0x07
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_SRCPERIPHERAL_RW (0x07 << 1)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_SRCPERIPHERAL_SHIFT 1
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_SRCPERIPHERAL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_SRCPERIPHERAL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_SRCPERIPHERAL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_SRCPERIPHERAL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_SRCPERIPHERAL_VAL4 0x04
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_SRCPERIPHERAL_VAL5 0x05
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_SRCPERIPHERAL_VAL6 0x06
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_SRCPERIPHERAL_VAL7 0x07
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_E_RW (0x01 << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_E_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_E_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC1CONFIGURATION_E_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC2SRCADDR_REG  (IPBGCSFLSHNTWK_BASE + 0x4140)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2SRCADDR_SRCADDR_RW (0x07fffffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2SRCADDR_SRCADDR_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC2DESTADDR_REG	(IPBGCSFLSHNTWK_BASE + 0x4144)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2DESTADDR_DESTADDR_RW (0x07fffffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2DESTADDR_DESTADDR_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC2LLI_REG  (IPBGCSFLSHNTWK_BASE + 0x4148)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2LLI_LLI_RW (0x01fffffff << 2)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2LLI_LLI_SHIFT 2
-#define IPBGCSFLSHNTWK_DMAC_DMACC2LLI_UNDEFINED_RW (0x01 << 1)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2LLI_UNDEFINED_SHIFT 1
-#define IPBGCSFLSHNTWK_DMAC_DMACC2LLI_UNDEFINED_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC2LLI_UNDEFINED_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC2LLI_LM_RW (0x01 << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2LLI_LM_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC2LLI_LM_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC2LLI_LM_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_REG  (IPBGCSFLSHNTWK_BASE + 0x414c)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_I_RW (0x01 << 31)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_I_SHIFT 31
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_I_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_I_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_PROT_RW (0x03 << 28)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_PROT_SHIFT 28
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_PROT_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_PROT_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_PROT_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_PROT_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_DI_RW (0x01 << 27)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_DI_SHIFT 27
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_DI_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_DI_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_SI_RW (0x01 << 26)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_SI_SHIFT 26
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_SI_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_SI_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_D_RW (0x01 << 25)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_D_SHIFT 25
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_D_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_D_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_S_RW (0x01 << 24)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_S_SHIFT 24
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_S_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_S_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_DWIDTH_RW (0x03 << 21)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_DWIDTH_SHIFT 21
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_DWIDTH_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_DWIDTH_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_DWIDTH_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_DWIDTH_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_SWIDTH_RW (0x03 << 18)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_SWIDTH_SHIFT 18
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_SWIDTH_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_SWIDTH_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_SWIDTH_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_SWIDTH_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_DBSIZE_RW (0x03 << 15)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_DBSIZE_SHIFT 15
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_DBSIZE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_DBSIZE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_DBSIZE_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_DBSIZE_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_SBSIZE_RW (0x03 << 12)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_SBSIZE_SHIFT 12
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_SBSIZE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_SBSIZE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_SBSIZE_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_SBSIZE_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_TRANSFERSIZE_RW (0x0fff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONTROL_TRANSFERSIZE_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_REG  (IPBGCSFLSHNTWK_BASE + 0x4150)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_H_RW (0x01 << 18)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_H_SHIFT 18
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_H_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_H_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_A_R (0x01 << 17)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_A_SHIFT 17
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_A_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_A_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_L_RW (0x01 << 16)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_L_SHIFT 16
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_L_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_L_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_ITC_RW (0x01 << 15)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_ITC_SHIFT 15
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_ITC_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_ITC_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_IE_RW (0x01 << 14)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_IE_SHIFT 14
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_IE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_IE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_FLOWCNTRL_RW (0x03 << 11)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_FLOWCNTRL_SHIFT 11
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_FLOWCNTRL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_FLOWCNTRL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_FLOWCNTRL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_FLOWCNTRL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_DESTPERIPHERAL_RW (0x07 << 6)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_DESTPERIPHERAL_SHIFT 6
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_DESTPERIPHERAL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_DESTPERIPHERAL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_DESTPERIPHERAL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_DESTPERIPHERAL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_DESTPERIPHERAL_VAL4 0x04
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_DESTPERIPHERAL_VAL5 0x05
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_DESTPERIPHERAL_VAL6 0x06
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_DESTPERIPHERAL_VAL7 0x07
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_SRCPERIPHERAL_RW (0x07 << 1)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_SRCPERIPHERAL_SHIFT 1
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_SRCPERIPHERAL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_SRCPERIPHERAL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_SRCPERIPHERAL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_SRCPERIPHERAL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_SRCPERIPHERAL_VAL4 0x04
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_SRCPERIPHERAL_VAL5 0x05
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_SRCPERIPHERAL_VAL6 0x06
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_SRCPERIPHERAL_VAL7 0x07
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_E_RW (0x01 << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_E_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_E_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC2CONFIGURATION_E_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC3SRCADDR_REG  (IPBGCSFLSHNTWK_BASE + 0x4160)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3SRCADDR_SRCADDR_RW (0x07fffffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3SRCADDR_SRCADDR_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC3DESTADDR_REG	(IPBGCSFLSHNTWK_BASE + 0x4164)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3DESTADDR_DESTADDR_RW (0x07fffffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3DESTADDR_DESTADDR_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC3LLI_REG  (IPBGCSFLSHNTWK_BASE + 0x4168)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3LLI_LLI_RW (0x01fffffff << 2)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3LLI_LLI_SHIFT 2
-#define IPBGCSFLSHNTWK_DMAC_DMACC3LLI_UNDEFINED_RW (0x01 << 1)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3LLI_UNDEFINED_SHIFT 1
-#define IPBGCSFLSHNTWK_DMAC_DMACC3LLI_UNDEFINED_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC3LLI_UNDEFINED_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC3LLI_LM_RW (0x01 << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3LLI_LM_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC3LLI_LM_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC3LLI_LM_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_REG  (IPBGCSFLSHNTWK_BASE + 0x416c)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_I_RW (0x01 << 31)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_I_SHIFT 31
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_I_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_I_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_PROT_RW (0x03 << 28)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_PROT_SHIFT 28
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_PROT_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_PROT_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_PROT_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_PROT_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_DI_RW (0x01 << 27)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_DI_SHIFT 27
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_DI_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_DI_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_SI_RW (0x01 << 26)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_SI_SHIFT 26
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_SI_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_SI_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_D_RW (0x01 << 25)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_D_SHIFT 25
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_D_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_D_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_S_RW (0x01 << 24)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_S_SHIFT 24
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_S_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_S_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_DWIDTH_RW (0x03 << 21)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_DWIDTH_SHIFT 21
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_DWIDTH_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_DWIDTH_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_DWIDTH_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_DWIDTH_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_SWIDTH_RW (0x03 << 18)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_SWIDTH_SHIFT 18
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_SWIDTH_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_SWIDTH_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_SWIDTH_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_SWIDTH_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_DBSIZE_RW (0x03 << 15)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_DBSIZE_SHIFT 15
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_DBSIZE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_DBSIZE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_DBSIZE_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_DBSIZE_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_SBSIZE_RW (0x03 << 12)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_SBSIZE_SHIFT 12
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_SBSIZE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_SBSIZE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_SBSIZE_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_SBSIZE_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_TRANSFERSIZE_RW (0x0fff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONTROL_TRANSFERSIZE_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_REG  (IPBGCSFLSHNTWK_BASE + 0x4170)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_H_RW (0x01 << 18)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_H_SHIFT 18
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_H_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_H_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_A_R (0x01 << 17)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_A_SHIFT 17
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_A_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_A_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_L_RW (0x01 << 16)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_L_SHIFT 16
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_L_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_L_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_ITC_RW (0x01 << 15)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_ITC_SHIFT 15
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_ITC_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_ITC_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_IE_RW (0x01 << 14)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_IE_SHIFT 14
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_IE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_IE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_FLOWCNTRL_RW (0x03 << 11)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_FLOWCNTRL_SHIFT 11
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_FLOWCNTRL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_FLOWCNTRL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_FLOWCNTRL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_FLOWCNTRL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_DESTPERIPHERAL_RW (0x07 << 6)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_DESTPERIPHERAL_SHIFT 6
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_DESTPERIPHERAL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_DESTPERIPHERAL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_DESTPERIPHERAL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_DESTPERIPHERAL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_DESTPERIPHERAL_VAL4 0x04
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_DESTPERIPHERAL_VAL5 0x05
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_DESTPERIPHERAL_VAL6 0x06
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_DESTPERIPHERAL_VAL7 0x07
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_SRCPERIPHERAL_RW (0x07 << 1)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_SRCPERIPHERAL_SHIFT 1
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_SRCPERIPHERAL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_SRCPERIPHERAL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_SRCPERIPHERAL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_SRCPERIPHERAL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_SRCPERIPHERAL_VAL4 0x04
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_SRCPERIPHERAL_VAL5 0x05
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_SRCPERIPHERAL_VAL6 0x06
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_SRCPERIPHERAL_VAL7 0x07
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_E_RW (0x01 << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_E_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_E_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC3CONFIGURATION_E_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC4SRCADDR_REG  (IPBGCSFLSHNTWK_BASE + 0x4180)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4SRCADDR_SRCADDR_RW (0x07fffffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4SRCADDR_SRCADDR_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC4DESTADDR_REG	(IPBGCSFLSHNTWK_BASE + 0x4184)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4DESTADDR_DESTADDR_RW (0x07fffffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4DESTADDR_DESTADDR_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC4LLI_REG  (IPBGCSFLSHNTWK_BASE + 0x4188)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4LLI_LLI_RW (0x01fffffff << 2)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4LLI_LLI_SHIFT 2
-#define IPBGCSFLSHNTWK_DMAC_DMACC4LLI_UNDEFINED_RW (0x01 << 1)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4LLI_UNDEFINED_SHIFT 1
-#define IPBGCSFLSHNTWK_DMAC_DMACC4LLI_UNDEFINED_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC4LLI_UNDEFINED_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC4LLI_LM_RW (0x01 << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4LLI_LM_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC4LLI_LM_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC4LLI_LM_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_REG  (IPBGCSFLSHNTWK_BASE + 0x418c)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_I_RW (0x01 << 31)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_I_SHIFT 31
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_I_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_I_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_PROT_RW (0x03 << 28)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_PROT_SHIFT 28
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_PROT_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_PROT_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_PROT_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_PROT_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_DI_RW (0x01 << 27)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_DI_SHIFT 27
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_DI_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_DI_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_SI_RW (0x01 << 26)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_SI_SHIFT 26
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_SI_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_SI_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_D_RW (0x01 << 25)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_D_SHIFT 25
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_D_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_D_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_S_RW (0x01 << 24)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_S_SHIFT 24
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_S_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_S_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_DWIDTH_RW (0x03 << 21)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_DWIDTH_SHIFT 21
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_DWIDTH_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_DWIDTH_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_DWIDTH_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_DWIDTH_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_SWIDTH_RW (0x03 << 18)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_SWIDTH_SHIFT 18
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_SWIDTH_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_SWIDTH_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_SWIDTH_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_SWIDTH_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_DBSIZE_RW (0x03 << 15)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_DBSIZE_SHIFT 15
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_DBSIZE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_DBSIZE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_DBSIZE_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_DBSIZE_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_SBSIZE_RW (0x03 << 12)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_SBSIZE_SHIFT 12
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_SBSIZE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_SBSIZE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_SBSIZE_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_SBSIZE_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_TRANSFERSIZE_RW (0x0fff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONTROL_TRANSFERSIZE_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_REG  (IPBGCSFLSHNTWK_BASE + 0x4190)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_H_RW (0x01 << 18)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_H_SHIFT 18
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_H_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_H_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_A_R (0x01 << 17)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_A_SHIFT 17
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_A_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_A_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_L_RW (0x01 << 16)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_L_SHIFT 16
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_L_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_L_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_ITC_RW (0x01 << 15)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_ITC_SHIFT 15
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_ITC_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_ITC_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_IE_RW (0x01 << 14)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_IE_SHIFT 14
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_IE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_IE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_FLOWCNTRL_RW (0x03 << 11)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_FLOWCNTRL_SHIFT 11
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_FLOWCNTRL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_FLOWCNTRL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_FLOWCNTRL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_FLOWCNTRL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_DESTPERIPHERAL_RW (0x07 << 6)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_DESTPERIPHERAL_SHIFT 6
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_DESTPERIPHERAL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_DESTPERIPHERAL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_DESTPERIPHERAL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_DESTPERIPHERAL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_DESTPERIPHERAL_VAL4 0x04
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_DESTPERIPHERAL_VAL5 0x05
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_DESTPERIPHERAL_VAL6 0x06
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_DESTPERIPHERAL_VAL7 0x07
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_SRCPERIPHERAL_RW (0x07 << 1)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_SRCPERIPHERAL_SHIFT 1
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_SRCPERIPHERAL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_SRCPERIPHERAL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_SRCPERIPHERAL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_SRCPERIPHERAL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_SRCPERIPHERAL_VAL4 0x04
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_SRCPERIPHERAL_VAL5 0x05
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_SRCPERIPHERAL_VAL6 0x06
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_SRCPERIPHERAL_VAL7 0x07
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_E_RW (0x01 << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_E_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_E_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC4CONFIGURATION_E_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC5SRCADDR_REG  (IPBGCSFLSHNTWK_BASE + 0x41a0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5SRCADDR_SRCADDR_RW (0x07fffffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5SRCADDR_SRCADDR_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC5DESTADDR_REG	(IPBGCSFLSHNTWK_BASE + 0x41a4)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5DESTADDR_DESTADDR_RW (0x07fffffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5DESTADDR_DESTADDR_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC5LLI_REG  (IPBGCSFLSHNTWK_BASE + 0x41a8)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5LLI_LLI_RW (0x01fffffff << 2)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5LLI_LLI_SHIFT 2
-#define IPBGCSFLSHNTWK_DMAC_DMACC5LLI_UNDEFINED_RW (0x01 << 1)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5LLI_UNDEFINED_SHIFT 1
-#define IPBGCSFLSHNTWK_DMAC_DMACC5LLI_UNDEFINED_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC5LLI_UNDEFINED_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC5LLI_LM_RW (0x01 << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5LLI_LM_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC5LLI_LM_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC5LLI_LM_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_REG  (IPBGCSFLSHNTWK_BASE + 0x41ac)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_I_RW (0x01 << 31)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_I_SHIFT 31
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_I_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_I_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_PROT_RW (0x03 << 28)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_PROT_SHIFT 28
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_PROT_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_PROT_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_PROT_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_PROT_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_DI_RW (0x01 << 27)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_DI_SHIFT 27
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_DI_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_DI_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_SI_RW (0x01 << 26)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_SI_SHIFT 26
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_SI_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_SI_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_D_RW (0x01 << 25)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_D_SHIFT 25
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_D_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_D_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_S_RW (0x01 << 24)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_S_SHIFT 24
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_S_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_S_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_DWIDTH_RW (0x03 << 21)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_DWIDTH_SHIFT 21
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_DWIDTH_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_DWIDTH_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_DWIDTH_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_DWIDTH_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_SWIDTH_RW (0x03 << 18)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_SWIDTH_SHIFT 18
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_SWIDTH_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_SWIDTH_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_SWIDTH_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_SWIDTH_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_DBSIZE_RW (0x03 << 15)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_DBSIZE_SHIFT 15
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_DBSIZE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_DBSIZE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_DBSIZE_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_DBSIZE_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_SBSIZE_RW (0x03 << 12)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_SBSIZE_SHIFT 12
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_SBSIZE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_SBSIZE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_SBSIZE_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_SBSIZE_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_TRANSFERSIZE_RW (0x0fff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONTROL_TRANSFERSIZE_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_REG  (IPBGCSFLSHNTWK_BASE + 0x41b0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_H_RW (0x01 << 18)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_H_SHIFT 18
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_H_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_H_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_A_R (0x01 << 17)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_A_SHIFT 17
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_A_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_A_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_L_RW (0x01 << 16)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_L_SHIFT 16
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_L_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_L_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_ITC_RW (0x01 << 15)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_ITC_SHIFT 15
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_ITC_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_ITC_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_IE_RW (0x01 << 14)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_IE_SHIFT 14
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_IE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_IE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_FLOWCNTRL_RW (0x03 << 11)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_FLOWCNTRL_SHIFT 11
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_FLOWCNTRL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_FLOWCNTRL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_FLOWCNTRL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_FLOWCNTRL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_DESTPERIPHERAL_RW (0x07 << 6)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_DESTPERIPHERAL_SHIFT 6
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_DESTPERIPHERAL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_DESTPERIPHERAL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_DESTPERIPHERAL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_DESTPERIPHERAL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_DESTPERIPHERAL_VAL4 0x04
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_DESTPERIPHERAL_VAL5 0x05
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_DESTPERIPHERAL_VAL6 0x06
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_DESTPERIPHERAL_VAL7 0x07
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_SRCPERIPHERAL_RW (0x07 << 1)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_SRCPERIPHERAL_SHIFT 1
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_SRCPERIPHERAL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_SRCPERIPHERAL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_SRCPERIPHERAL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_SRCPERIPHERAL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_SRCPERIPHERAL_VAL4 0x04
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_SRCPERIPHERAL_VAL5 0x05
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_SRCPERIPHERAL_VAL6 0x06
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_SRCPERIPHERAL_VAL7 0x07
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_E_RW (0x01 << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_E_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_E_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC5CONFIGURATION_E_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC6SRCADDR_REG  (IPBGCSFLSHNTWK_BASE + 0x41c0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6SRCADDR_SRCADDR_RW (0x07fffffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6SRCADDR_SRCADDR_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC6DESTADDR_REG	(IPBGCSFLSHNTWK_BASE + 0x41c4)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6DESTADDR_DESTADDR_RW (0x07fffffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6DESTADDR_DESTADDR_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC6LLI_REG  (IPBGCSFLSHNTWK_BASE + 0x41c8)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6LLI_LLI_RW (0x01fffffff << 2)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6LLI_LLI_SHIFT 2
-#define IPBGCSFLSHNTWK_DMAC_DMACC6LLI_UNDEFINED_RW (0x01 << 1)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6LLI_UNDEFINED_SHIFT 1
-#define IPBGCSFLSHNTWK_DMAC_DMACC6LLI_UNDEFINED_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC6LLI_UNDEFINED_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC6LLI_LM_RW (0x01 << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6LLI_LM_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC6LLI_LM_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC6LLI_LM_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_REG  (IPBGCSFLSHNTWK_BASE + 0x41cc)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_I_RW (0x01 << 31)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_I_SHIFT 31
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_I_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_I_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_PROT_RW (0x03 << 28)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_PROT_SHIFT 28
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_PROT_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_PROT_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_PROT_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_PROT_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_DI_RW (0x01 << 27)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_DI_SHIFT 27
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_DI_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_DI_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_SI_RW (0x01 << 26)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_SI_SHIFT 26
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_SI_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_SI_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_D_RW (0x01 << 25)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_D_SHIFT 25
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_D_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_D_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_S_RW (0x01 << 24)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_S_SHIFT 24
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_S_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_S_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_DWIDTH_RW (0x03 << 21)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_DWIDTH_SHIFT 21
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_DWIDTH_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_DWIDTH_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_DWIDTH_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_DWIDTH_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_SWIDTH_RW (0x03 << 18)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_SWIDTH_SHIFT 18
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_SWIDTH_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_SWIDTH_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_SWIDTH_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_SWIDTH_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_DBSIZE_RW (0x03 << 15)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_DBSIZE_SHIFT 15
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_DBSIZE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_DBSIZE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_DBSIZE_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_DBSIZE_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_SBSIZE_RW (0x03 << 12)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_SBSIZE_SHIFT 12
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_SBSIZE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_SBSIZE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_SBSIZE_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_SBSIZE_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_TRANSFERSIZE_RW (0x0fff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONTROL_TRANSFERSIZE_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_REG  (IPBGCSFLSHNTWK_BASE + 0x41d0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_H_RW (0x01 << 18)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_H_SHIFT 18
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_H_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_H_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_A_R (0x01 << 17)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_A_SHIFT 17
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_A_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_A_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_L_RW (0x01 << 16)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_L_SHIFT 16
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_L_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_L_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_ITC_RW (0x01 << 15)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_ITC_SHIFT 15
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_ITC_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_ITC_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_IE_RW (0x01 << 14)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_IE_SHIFT 14
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_IE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_IE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_FLOWCNTRL_RW (0x03 << 11)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_FLOWCNTRL_SHIFT 11
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_FLOWCNTRL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_FLOWCNTRL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_FLOWCNTRL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_FLOWCNTRL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_DESTPERIPHERAL_RW (0x07 << 6)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_DESTPERIPHERAL_SHIFT 6
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_DESTPERIPHERAL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_DESTPERIPHERAL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_DESTPERIPHERAL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_DESTPERIPHERAL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_DESTPERIPHERAL_VAL4 0x04
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_DESTPERIPHERAL_VAL5 0x05
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_DESTPERIPHERAL_VAL6 0x06
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_DESTPERIPHERAL_VAL7 0x07
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_SRCPERIPHERAL_RW (0x07 << 1)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_SRCPERIPHERAL_SHIFT 1
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_SRCPERIPHERAL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_SRCPERIPHERAL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_SRCPERIPHERAL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_SRCPERIPHERAL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_SRCPERIPHERAL_VAL4 0x04
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_SRCPERIPHERAL_VAL5 0x05
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_SRCPERIPHERAL_VAL6 0x06
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_SRCPERIPHERAL_VAL7 0x07
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_E_RW (0x01 << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_E_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_E_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC6CONFIGURATION_E_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC7SRCADDR_REG  (IPBGCSFLSHNTWK_BASE + 0x41e0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7SRCADDR_SRCADDR_RW (0x07fffffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7SRCADDR_SRCADDR_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC7DESTADDR_REG	(IPBGCSFLSHNTWK_BASE + 0x41e4)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7DESTADDR_DESTADDR_RW (0x07fffffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7DESTADDR_DESTADDR_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC7LLI_REG  (IPBGCSFLSHNTWK_BASE + 0x41e8)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7LLI_LLI_RW (0x01fffffff << 2)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7LLI_LLI_SHIFT 2
-#define IPBGCSFLSHNTWK_DMAC_DMACC7LLI_UNDEFINED_RW (0x01 << 1)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7LLI_UNDEFINED_SHIFT 1
-#define IPBGCSFLSHNTWK_DMAC_DMACC7LLI_UNDEFINED_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC7LLI_UNDEFINED_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC7LLI_LM_RW (0x01 << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7LLI_LM_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC7LLI_LM_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC7LLI_LM_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_REG  (IPBGCSFLSHNTWK_BASE + 0x41ec)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_I_RW (0x01 << 31)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_I_SHIFT 31
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_I_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_I_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_PROT_RW (0x03 << 28)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_PROT_SHIFT 28
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_PROT_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_PROT_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_PROT_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_PROT_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_DI_RW (0x01 << 27)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_DI_SHIFT 27
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_DI_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_DI_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_SI_RW (0x01 << 26)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_SI_SHIFT 26
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_SI_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_SI_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_D_RW (0x01 << 25)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_D_SHIFT 25
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_D_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_D_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_S_RW (0x01 << 24)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_S_SHIFT 24
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_S_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_S_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_DWIDTH_RW (0x03 << 21)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_DWIDTH_SHIFT 21
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_DWIDTH_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_DWIDTH_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_DWIDTH_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_DWIDTH_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_SWIDTH_RW (0x03 << 18)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_SWIDTH_SHIFT 18
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_SWIDTH_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_SWIDTH_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_SWIDTH_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_SWIDTH_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_DBSIZE_RW (0x03 << 15)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_DBSIZE_SHIFT 15
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_DBSIZE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_DBSIZE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_DBSIZE_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_DBSIZE_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_SBSIZE_RW (0x03 << 12)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_SBSIZE_SHIFT 12
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_SBSIZE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_SBSIZE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_SBSIZE_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_SBSIZE_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_TRANSFERSIZE_RW (0x0fff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONTROL_TRANSFERSIZE_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_REG  (IPBGCSFLSHNTWK_BASE + 0x41f0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_H_RW (0x01 << 18)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_H_SHIFT 18
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_H_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_H_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_A_R (0x01 << 17)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_A_SHIFT 17
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_A_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_A_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_L_RW (0x01 << 16)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_L_SHIFT 16
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_L_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_L_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_ITC_RW (0x01 << 15)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_ITC_SHIFT 15
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_ITC_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_ITC_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_IE_RW (0x01 << 14)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_IE_SHIFT 14
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_IE_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_IE_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_FLOWCNTRL_RW (0x03 << 11)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_FLOWCNTRL_SHIFT 11
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_FLOWCNTRL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_FLOWCNTRL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_FLOWCNTRL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_FLOWCNTRL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_DESTPERIPHERAL_RW (0x07 << 6)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_DESTPERIPHERAL_SHIFT 6
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_DESTPERIPHERAL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_DESTPERIPHERAL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_DESTPERIPHERAL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_DESTPERIPHERAL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_DESTPERIPHERAL_VAL4 0x04
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_DESTPERIPHERAL_VAL5 0x05
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_DESTPERIPHERAL_VAL6 0x06
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_DESTPERIPHERAL_VAL7 0x07
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_SRCPERIPHERAL_RW (0x07 << 1)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_SRCPERIPHERAL_SHIFT 1
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_SRCPERIPHERAL_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_SRCPERIPHERAL_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_SRCPERIPHERAL_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_SRCPERIPHERAL_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_SRCPERIPHERAL_VAL4 0x04
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_SRCPERIPHERAL_VAL5 0x05
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_SRCPERIPHERAL_VAL6 0x06
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_SRCPERIPHERAL_VAL7 0x07
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_E_RW (0x01 << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_E_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_E_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACC7CONFIGURATION_E_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACITCR_REG  (IPBGCSFLSHNTWK_BASE + 0x4500)
-#define IPBGCSFLSHNTWK_DMAC_DMACITCR_UNDEFINED_RW (0x03fffffff << 1)
-#define IPBGCSFLSHNTWK_DMAC_DMACITCR_UNDEFINED_SHIFT 1
-#define IPBGCSFLSHNTWK_DMAC_DMACITCR_T_RW (0x01 << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACITCR_T_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACITCR_T_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACITCR_T_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACITOP1_REG  (IPBGCSFLSHNTWK_BASE + 0x4504)
-#define IPBGCSFLSHNTWK_DMAC_DMACITOP1_UNDEFINED_RW (0x07fff << 16)
-#define IPBGCSFLSHNTWK_DMAC_DMACITOP1_UNDEFINED_SHIFT 16
-#define IPBGCSFLSHNTWK_DMAC_DMACITOP1_DMACCLR_RW (0x0ffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACITOP1_DMACCLR_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACITOP2_REG  (IPBGCSFLSHNTWK_BASE + 0x4508)
-#define IPBGCSFLSHNTWK_DMAC_DMACITOP2_UNDEFINED_RW (0x07fff << 16)
-#define IPBGCSFLSHNTWK_DMAC_DMACITOP2_UNDEFINED_SHIFT 16
-#define IPBGCSFLSHNTWK_DMAC_DMACITOP2_DMACCTC_RW (0x0ffff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACITOP2_DMACCTC_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACITOP3_REG  (IPBGCSFLSHNTWK_BASE + 0x450c)
-#define IPBGCSFLSHNTWK_DMAC_DMACITOP3_UNDEFINED_RW (0x01fffffff << 2)
-#define IPBGCSFLSHNTWK_DMAC_DMACITOP3_UNDEFINED_SHIFT 2
-#define IPBGCSFLSHNTWK_DMAC_DMACITOP3_TC_RW (0x01 << 1)
-#define IPBGCSFLSHNTWK_DMAC_DMACITOP3_TC_SHIFT 1
-#define IPBGCSFLSHNTWK_DMAC_DMACITOP3_TC_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACITOP3_TC_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACITOP3_E_RW (0x01 << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACITOP3_E_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACITOP3_E_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACITOP3_E_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID0_REG  (IPBGCSFLSHNTWK_BASE + 0x4fe0)
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID0_UNDEFINED_R (0x07fffff << 8)
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID0_UNDEFINED_SHIFT 8
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID0_PARTNUMBER0_R (0x0ff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID0_PARTNUMBER0_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_REG  (IPBGCSFLSHNTWK_BASE + 0x4fe4)
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_UNDEFINED_R (0x07fffff << 8)
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_UNDEFINED_SHIFT 8
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_DESIGNER0_R (0x07 << 4)
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_DESIGNER0_SHIFT 4
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_DESIGNER0_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_DESIGNER0_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_DESIGNER0_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_DESIGNER0_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_DESIGNER0_VAL4 0x04
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_DESIGNER0_VAL5 0x05
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_DESIGNER0_VAL6 0x06
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_DESIGNER0_VAL7 0x07
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_PARTNUMBER1_R (0x0f << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_PARTNUMBER1_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_PARTNUMBER1_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_PARTNUMBER1_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_PARTNUMBER1_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_PARTNUMBER1_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_PARTNUMBER1_VAL4 0x04
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_PARTNUMBER1_VAL5 0x05
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_PARTNUMBER1_VAL6 0x06
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_PARTNUMBER1_VAL7 0x07
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_PARTNUMBER1_VAL8 0x08
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_PARTNUMBER1_VAL9 0x09
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_PARTNUMBER1_VAL10 0x0a
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_PARTNUMBER1_VAL11 0x0b
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_PARTNUMBER1_VAL12 0x0c
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_PARTNUMBER1_VAL13 0x0d
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_PARTNUMBER1_VAL14 0x0e
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID1_PARTNUMBER1_VAL15 0x0f
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_REG  (IPBGCSFLSHNTWK_BASE + 0x4fe8)
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_UNDEFINED_R (0x07fffff << 8)
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_UNDEFINED_SHIFT 8
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_REVISION_R (0x07 << 4)
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_REVISION_SHIFT 4
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_REVISION_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_REVISION_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_REVISION_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_REVISION_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_REVISION_VAL4 0x04
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_REVISION_VAL5 0x05
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_REVISION_VAL6 0x06
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_REVISION_VAL7 0x07
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_DESIGNER1_R (0x0f << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_DESIGNER1_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_DESIGNER1_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_DESIGNER1_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_DESIGNER1_VAL2 0x02
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_DESIGNER1_VAL3 0x03
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_DESIGNER1_VAL4 0x04
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_DESIGNER1_VAL5 0x05
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_DESIGNER1_VAL6 0x06
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_DESIGNER1_VAL7 0x07
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_DESIGNER1_VAL8 0x08
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_DESIGNER1_VAL9 0x09
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_DESIGNER1_VAL10 0x0a
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_DESIGNER1_VAL11 0x0b
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_DESIGNER1_VAL12 0x0c
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_DESIGNER1_VAL13 0x0d
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_DESIGNER1_VAL14 0x0e
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID2_DESIGNER1_VAL15 0x0f
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID3_REG  (IPBGCSFLSHNTWK_BASE + 0x4fec)
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID3_UNDEFINED_R (0x07fffff << 8)
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID3_UNDEFINED_SHIFT 8
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID3_CONFIGURATION_R (0x01 << 7)
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID3_CONFIGURATION_SHIFT 7
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID3_CONFIGURATION_VAL0 0x00
-#define IPBGCSFLSHNTWK_DMAC_DMACPERIPHID3_CONFIGURATION_VAL1 0x01
-#define IPBGCSFLSHNTWK_DMAC_DMACPCELLID0_REG  (IPBGCSFLSHNTWK_BASE + 0x4ff0)
-#define IPBGCSFLSHNTWK_DMAC_DMACPCELLID0_UNDEFINED_R (0x07fffff << 8)
-#define IPBGCSFLSHNTWK_DMAC_DMACPCELLID0_UNDEFINED_SHIFT 8
-#define IPBGCSFLSHNTWK_DMAC_DMACPCELLID0_DMACPCELLID0_R (0x0ff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACPCELLID0_DMACPCELLID0_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACPCELLID1_REG  (IPBGCSFLSHNTWK_BASE + 0x4ff4)
-#define IPBGCSFLSHNTWK_DMAC_DMACPCELLID1_UNDEFINED_R (0x07fffff << 8)
-#define IPBGCSFLSHNTWK_DMAC_DMACPCELLID1_UNDEFINED_SHIFT 8
-#define IPBGCSFLSHNTWK_DMAC_DMACPCELLID1_DMACPCELLID1_R (0x0ff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACPCELLID1_DMACPCELLID1_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACPCELLID2_REG  (IPBGCSFLSHNTWK_BASE + 0x4ff8)
-#define IPBGCSFLSHNTWK_DMAC_DMACPCELLID2_UNDEFINED_R (0x07fffff << 8)
-#define IPBGCSFLSHNTWK_DMAC_DMACPCELLID2_UNDEFINED_SHIFT 8
-#define IPBGCSFLSHNTWK_DMAC_DMACPCELLID2_DMACPCELLID2_R (0x0ff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACPCELLID2_DMACPCELLID2_SHIFT 0
-#define IPBGCSFLSHNTWK_DMAC_DMACPCELLID3_REG  (IPBGCSFLSHNTWK_BASE + 0x4ffc)
-#define IPBGCSFLSHNTWK_DMAC_DMACPCELLID3_UNDEFINED_R (0x07fffff << 8)
-#define IPBGCSFLSHNTWK_DMAC_DMACPCELLID3_UNDEFINED_SHIFT 8
-#define IPBGCSFLSHNTWK_DMAC_DMACPCELLID3_DMACPCELLID3_R (0x0ff << 0)
-#define IPBGCSFLSHNTWK_DMAC_DMACPCELLID3_DMACPCELLID3_SHIFT 0
-
-#endif /* __IP1902DMAC_H */
-
+/*
+#===========================================================
+#        COPYRIGHT (c) NXP B.V. 2009
+#        All rights are reserved. Reproduction in whole or in part is
+#        prohibited without the written consent of the copyright owner.
+#
+#        Author   : Makarand Pawagi
+#
+#        Filename : ip1902dmac.h
+#
+#        Purpose  : GCS DMAC Drivar Related definitions
+#===========================================================
+*/
+#ifndef __IP1902DMAC_H
+#define __IP1902DMAC_H
+
+/****************
+* Include Files *
+*****************/
+#include "nor.h"
+
+#include "ldr_common.h"
+#if 0
+#include <linux/mtd/mtd.h>
+#include <command.h>
+#include <watchdog.h>
+#include <malloc.h>
+#include <asm/byteorder.h>
+#include <jffs2/jffs2.h>
+#include <nand.h>
+#endif
+
+/**********************
+* Function Prototypes *
+***********************/
+void nx_nand_dmac_init_sg(u_int32 pagesize, u_int32 oobsize, u_int8 * dmabuf) ;
+void nx_dmac_trf_start_sg(u_int32 dest) ;
+//int nx_dmac_trans_comp(void) ;
+retcode_t nx_dmac_trans_comp(void) ;
+
+//void nx_dmac_trans_start(u_int32 dest, u_int32 src1, bool read_page, flashtype_t eFlashtype) ;
+void nx_dmac_trans_start(u_int32 dest, u_int32 src, u_int32 chan_control,  u_int32 chan_config) ;
+
+
+/*************************
+* DMAC Register specific *
+* local defines          *
+**************************/
+#ifdef TEST_VPE
+#define NX_GCS_DMAC_BASE            (0xE0600000 + 0x30000 +0x4000)
+#else
+//#define NX_GCS_DMAC_BASE            IPBGCSFLSHNTWK_DMAC_DMACINTSTATUS_REG
+#endif
+
+#define  NX_DMAC_INT_STATUS         (0x000)
+#define  NX_DMAC_INT_TC_STATUS      (0x004)
+#define  NX_DMAC_INT_TC_CLR         (0x008)
+#define  NX_DMAC_INT_ERR_STATUS     (0x00C)
+#define  NX_DMAC_INT_ERR_CLR        (0x010)
+#define  NX_DMAC_INT_RAW_TC_STATUS  (0x014)
+#define  NX_DMAC_INT_RAW_ERR_STATUS (0x018)
+#define  NX_DMAC_ENLD_CHANS         (0x01C)
+#define  NX_DMAC_SOFT_BREQ          (0x020)
+#define  NX_DMAC_SOFT_SREQ          (0x024)
+#define  NX_DMAC_SOFT_LBREQ         (0x028)
+#define  NX_DMAC_SOFT_LSREQ         (0x02C)
+#define  NX_DMAC_CONFIG             (0x030)
+#define  NX_DMAC_SYNC               (0x034)
+#define  NX_DMAC_CHAN0_SRC          (0x100)
+#define  NX_DMAC_CHAN0_DST          (0x104)
+#define  NX_DMAC_CHAN0_LLI          (0x108)
+#define  NX_DMAC_CHAN0_CTRL         (0x10C)
+#define  NX_DMAC_CHAN0_CONFIG       (0x110)
+#define  NX_DMAC_PERI_ID0           (0xFE0)
+#define  NX_DMAC_PERI_ID1           (0xFE4)
+#define  NX_DMAC_PERI_ID2           (0xFE8)
+#define  NX_DMAC_PERI_ID3           (0xFEC)
+#define  NX_DMAC_CELL_ID0           (0xFF0)
+#define  NX_DMAC_CELL_ID1           (0xFF4)
+#define  NX_DMAC_CELL_ID2           (0xFF8)
+#define  NX_DMAC_CELL_ID3           (0xFFC)
+
+/* Channel 0 to use for NAND DMA transfers -- removed from GCS.h to here */
+#define NX_NAND_DMAC_CHANNEL        (0)
+#define  NX_DMAC_CHAN_OFF           (0x020)
+
+#endif /* __IP1902DMAC_H */
+
