import "primitives/core.futil";
import "primitives/memories/comb.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    add0 = std_add(32);
    add1 = std_add(32);
    x_0 = std_reg(32);
  }
  wires {
    group upd0 {
      add0.left = x_0.out;
      add0.right = 32'd1;
      x_0.in = add0.out;
      x_0.write_en = 1'd1;
      upd0[done] = x_0.done ? 1'd1;
    }
    group upd1 {
      add0.left = x_0.out;
      add0.right = 32'd1;
      x_0.in = add0.out;
      x_0.write_en = 1'd1;
      upd1[done] = x_0.done ? 1'd1;
    }
  }
  control {
    seq {
      upd0;
      upd1;
    }
  }
}
