$date
	Sat Feb 05 18:39:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 2 ! y0 [1:0] $end
$var reg 1 " clk0 $end
$var reg 1 # rst0 $end
$var reg 1 $ w $end
$scope module FSM0 $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ w $end
$var wire 2 % y [1:0] $end
$var wire 2 & K [1:0] $end
$var wire 2 ' J [1:0] $end
$var reg 2 ( O [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
0$
1#
0"
b0 !
$end
#1
1"
#2
0#
0"
#3
b10 !
b10 %
b10 (
1"
b11 '
1$
#4
0"
b1 '
0$
#5
b0 '
b10 &
b11 !
b11 %
b11 (
1"
#6
0"
#7
b1 &
b1 !
b1 %
b1 (
1"
#8
0"
#9
b0 &
b0 !
b0 %
b0 (
1"
#10
0"
#11
1"
#12
0"
#13
1"
#14
0"
#15
1"
#16
0"
#17
1"
#18
0"
#19
1"
#20
0"
