//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Fri Aug  1 10:29:38 2014 (1406860178)
// Cuda compilation tools, release 6.5, V6.5.14
//

.version 4.1
.target sm_20
.address_size 64

// _Z17opticalFlowKernelPiS_S_S_iiiii$__cuda_local_var_34306_33_non_const_I_tile has been demoted
// _Z17opticalFlowKernelPiS_S_S_iiiii$__cuda_local_var_34307_33_non_const_J_tile has been demoted

.visible .entry _Z17opticalFlowKernelPiS_S_S_iiiii(
	.param .u64 _Z17opticalFlowKernelPiS_S_S_iiiii_param_0,
	.param .u64 _Z17opticalFlowKernelPiS_S_S_iiiii_param_1,
	.param .u64 _Z17opticalFlowKernelPiS_S_S_iiiii_param_2,
	.param .u64 _Z17opticalFlowKernelPiS_S_S_iiiii_param_3,
	.param .u32 _Z17opticalFlowKernelPiS_S_S_iiiii_param_4,
	.param .u32 _Z17opticalFlowKernelPiS_S_S_iiiii_param_5,
	.param .u32 _Z17opticalFlowKernelPiS_S_S_iiiii_param_6,
	.param .u32 _Z17opticalFlowKernelPiS_S_S_iiiii_param_7,
	.param .u32 _Z17opticalFlowKernelPiS_S_S_iiiii_param_8
)
{
	.reg .pred 	%p<33>;
	.reg .s32 	%r<112>;
	.reg .f32 	%f<88>;
	.reg .s64 	%rd<41>;
	// demoted variable
	.shared .align 4 .b8 _Z17opticalFlowKernelPiS_S_S_iiiii$__cuda_local_var_34306_33_non_const_I_tile[4096];
	// demoted variable
	.shared .align 4 .b8 _Z17opticalFlowKernelPiS_S_S_iiiii$__cuda_local_var_34307_33_non_const_J_tile[4096];

	ld.param.u64 	%rd5, [_Z17opticalFlowKernelPiS_S_S_iiiii_param_0];
	ld.param.u64 	%rd6, [_Z17opticalFlowKernelPiS_S_S_iiiii_param_1];
	ld.param.u64 	%rd7, [_Z17opticalFlowKernelPiS_S_S_iiiii_param_2];
	ld.param.u64 	%rd8, [_Z17opticalFlowKernelPiS_S_S_iiiii_param_3];
	ld.param.u32 	%r23, [_Z17opticalFlowKernelPiS_S_S_iiiii_param_5];
	ld.param.u32 	%r24, [_Z17opticalFlowKernelPiS_S_S_iiiii_param_6];
	ld.param.u32 	%r25, [_Z17opticalFlowKernelPiS_S_S_iiiii_param_7];
	ld.param.u32 	%r26, [_Z17opticalFlowKernelPiS_S_S_iiiii_param_8];
	cvta.to.global.u64 	%rd9, %rd8;
	mov.u32 	%r27, %ntid.x;
	mov.u32 	%r28, %ctaid.x;
	mov.u32 	%r29, %ntid.y;
	mov.u32 	%r30, %ctaid.y;
	mov.u32 	%r31, %tid.y;
	mad.lo.s32 	%r32, %r29, %r30, %r31;
	mov.u32 	%r33, %tid.x;
	mad.lo.s32 	%r34, %r27, %r28, %r33;
	mad.lo.s32 	%r35, %r32, %r23, %r34;
	cvta.to.global.u64 	%rd10, %rd7;
	mul.wide.s32 	%rd11, %r35, 4;
	add.s64 	%rd12, %rd10, %rd11;
	mul.wide.s32 	%rd13, %r31, 128;
	mov.u64 	%rd14, _Z17opticalFlowKernelPiS_S_S_iiiii$__cuda_local_var_34306_33_non_const_I_tile;
	add.s64 	%rd15, %rd14, %rd13;
	mul.wide.s32 	%rd16, %r33, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.u32 	%r36, [%rd12];
	st.shared.u32 	[%rd17], %r36;
	add.s64 	%rd18, %rd9, %rd11;
	mov.u64 	%rd19, _Z17opticalFlowKernelPiS_S_S_iiiii$__cuda_local_var_34307_33_non_const_J_tile;
	add.s64 	%rd20, %rd19, %rd13;
	add.s64 	%rd21, %rd20, %rd16;
	ld.global.u32 	%r37, [%rd18];
	st.shared.u32 	[%rd21], %r37;
	bar.sync 	0;
	neg.s32 	%r105, %r25;
	mov.f32 	%f81, 0f00000000;
	setp.le.s32	%p1, %r105, %r25;
	@%p1 bra 	BB0_2;

	mov.f32 	%f80, %f81;
	mov.f32 	%f79, %f81;
	bra.uni 	BB0_8;

BB0_2:
	mov.f32 	%f80, %f81;
	mov.f32 	%f79, %f81;

BB0_3:
	neg.s32 	%r106, %r24;
	setp.gt.s32	%p2, %r106, %r24;
	@%p2 bra 	BB0_7;

BB0_4:
	add.s32 	%r40, %r106, %r33;
	setp.gt.s32	%p3, %r40, 0;
	add.s32 	%r42, %r105, %r31;
	setp.gt.s32	%p4, %r42, 0;
	add.s32 	%r43, %r42, 1;
	setp.lt.s32	%p5, %r43, 32;
	and.pred  	%p6, %p4, %p5;
	and.pred  	%p7, %p6, %p3;
	add.s32 	%r5, %r40, 1;
	setp.lt.s32	%p8, %r5, 32;
	and.pred  	%p9, %p7, %p8;
	@!%p9 bra 	BB0_6;
	bra.uni 	BB0_5;

BB0_5:
	mul.wide.s32 	%rd22, %r42, 128;
	add.s64 	%rd24, %rd14, %rd22;
	mul.wide.s32 	%rd25, %r5, 4;
	add.s64 	%rd26, %rd24, %rd25;
	ld.shared.u32 	%r46, [%rd26+-8];
	ld.shared.u32 	%r47, [%rd26];
	sub.s32 	%r48, %r47, %r46;
	shr.u32 	%r49, %r48, 31;
	add.s32 	%r50, %r48, %r49;
	shr.s32 	%r51, %r50, 1;
	ld.shared.u32 	%r52, [%rd26+-132];
	ld.shared.u32 	%r53, [%rd26+124];
	sub.s32 	%r54, %r53, %r52;
	shr.u32 	%r55, %r54, 31;
	add.s32 	%r56, %r54, %r55;
	shr.s32 	%r57, %r56, 1;
	mul.lo.s32 	%r58, %r51, %r51;
	cvt.rn.f32.s32	%f50, %r58;
	add.f32 	%f81, %f81, %f50;
	mul.lo.s32 	%r59, %r57, %r51;
	cvt.rn.f32.s32	%f51, %r59;
	add.f32 	%f80, %f80, %f51;
	mul.lo.s32 	%r60, %r57, %r57;
	cvt.rn.f32.s32	%f52, %r60;
	add.f32 	%f79, %f79, %f52;

BB0_6:
	add.s32 	%r106, %r106, 1;
	setp.le.s32	%p10, %r106, %r24;
	@%p10 bra 	BB0_4;

BB0_7:
	add.s32 	%r105, %r105, 1;
	setp.le.s32	%p11, %r105, %r25;
	@%p11 bra 	BB0_3;

BB0_8:
	mul.f32 	%f56, %f80, %f80;
	mul.f32 	%f57, %f81, %f79;
	sub.f32 	%f19, %f57, %f56;
	setp.gt.f32	%p12, %f19, 0f3727C5AC;
	@%p12 bra 	BB0_10;

	mov.f32 	%f87, 0f00000000;
	mov.f32 	%f86, %f87;
	bra.uni 	BB0_26;

BB0_10:
	setp.gt.s32	%p13, %r26, 0;
	@%p13 bra 	BB0_12;

	mov.f32 	%f85, 0f00000000;
	mov.f32 	%f84, %f85;
	bra.uni 	BB0_25;

BB0_12:
	cvt.rn.f32.s32	%f20, %r33;
	cvt.rn.f32.s32	%f21, %r31;
	neg.f32 	%f22, %f79;
	mov.f32 	%f85, 0f00000000;
	mov.f32 	%f84, %f85;
	mov.u32 	%r107, 0;

BB0_13:
	add.f32 	%f64, %f20, %f85;
	cvt.rzi.s32.f32	%r9, %f64;
	add.f32 	%f65, %f21, %f84;
	cvt.rzi.s32.f32	%r10, %f65;
	setp.gt.s32	%p14, %r9, 0;
	add.s32 	%r64, %r9, 1;
	setp.lt.s32	%p15, %r64, 32;
	and.pred  	%p16, %p14, %p15;
	setp.gt.s32	%p17, %r10, 0;
	and.pred  	%p18, %p16, %p17;
	add.s32 	%r65, %r10, 1;
	setp.lt.s32	%p19, %r65, 32;
	and.pred  	%p20, %p18, %p19;
	@!%p20 bra 	BB0_24;
	bra.uni 	BB0_14;

BB0_14:
	neg.s32 	%r109, %r25;
	setp.le.s32	%p21, %r109, %r25;
	@%p21 bra 	BB0_16;

	mov.f32 	%f83, 0f00000000;
	mov.f32 	%f82, %f83;
	bra.uni 	BB0_23;

BB0_16:
	mul.wide.s32 	%rd27, %r10, 128;
	add.s64 	%rd29, %rd19, %rd27;
	mul.wide.s32 	%rd30, %r9, 4;
	add.s64 	%rd1, %rd29, %rd30;
	mov.u32 	%r108, 0;
	mov.f32 	%f83, 0f00000000;
	mov.f32 	%f82, %f83;

BB0_17:
	neg.s32 	%r111, %r24;
	setp.gt.s32	%p22, %r111, %r24;
	@%p22 bra 	BB0_22;

	sub.s32 	%r70, %r31, %r25;
	add.s32 	%r71, %r70, %r108;
	sub.s32 	%r110, %r33, %r24;
	mul.wide.s32 	%rd31, %r110, 4;
	add.s64 	%rd33, %rd14, %rd31;
	mul.wide.s32 	%rd34, %r71, 128;
	add.s64 	%rd40, %rd33, %rd34;

BB0_19:
	add.s32 	%r74, %r109, %r31;
	setp.gt.s32	%p23, %r74, 0;
	add.s32 	%r75, %r74, 1;
	setp.lt.s32	%p24, %r75, 32;
	and.pred  	%p25, %p23, %p24;
	setp.gt.s32	%p26, %r110, 0;
	and.pred  	%p27, %p25, %p26;
	add.s32 	%r110, %r110, 1;
	setp.lt.s32	%p28, %r110, 32;
	and.pred  	%p29, %p27, %p28;
	@!%p29 bra 	BB0_21;
	bra.uni 	BB0_20;

BB0_20:
	ld.shared.u32 	%r77, [%rd1];
	ld.shared.u32 	%r78, [%rd40];
	sub.s32 	%r79, %r78, %r77;
	ld.shared.u32 	%r80, [%rd40+-4];
	ld.shared.u32 	%r81, [%rd40+4];
	sub.s32 	%r82, %r81, %r80;
	shr.u32 	%r83, %r82, 31;
	add.s32 	%r84, %r82, %r83;
	shr.s32 	%r85, %r84, 1;
	ld.shared.u32 	%r86, [%rd40+-128];
	ld.shared.u32 	%r87, [%rd40+128];
	sub.s32 	%r88, %r87, %r86;
	shr.u32 	%r89, %r88, 31;
	add.s32 	%r90, %r88, %r89;
	shr.s32 	%r91, %r90, 1;
	mul.lo.s32 	%r92, %r85, %r79;
	cvt.rn.f32.s32	%f68, %r92;
	add.f32 	%f83, %f83, %f68;
	mul.lo.s32 	%r93, %r91, %r79;
	cvt.rn.f32.s32	%f69, %r93;
	add.f32 	%f82, %f82, %f69;

BB0_21:
	add.s64 	%rd40, %rd40, 4;
	add.s32 	%r111, %r111, 1;
	setp.le.s32	%p30, %r111, %r24;
	@%p30 bra 	BB0_19;

BB0_22:
	add.s32 	%r109, %r109, 1;
	add.s32 	%r108, %r108, 1;
	setp.le.s32	%p31, %r109, %r25;
	@%p31 bra 	BB0_17;

BB0_23:
	mul.f32 	%f72, %f80, %f82;
	fma.rn.f32 	%f73, %f83, %f22, %f72;
	div.rn.f32 	%f74, %f73, %f19;
	mul.f32 	%f75, %f81, %f82;
	mul.f32 	%f76, %f80, %f83;
	sub.f32 	%f77, %f76, %f75;
	div.rn.f32 	%f78, %f77, %f19;
	add.f32 	%f85, %f85, %f74;
	add.f32 	%f84, %f84, %f78;

BB0_24:
	add.s32 	%r107, %r107, 1;
	setp.lt.s32	%p32, %r107, %r26;
	@%p32 bra 	BB0_13;

BB0_25:
	add.f32 	%f86, %f85, 0f00000000;
	add.f32 	%f87, %f84, 0f00000000;

BB0_26:
	cvta.to.global.u64 	%rd35, %rd5;
	mul.wide.s32 	%rd36, %r35, 4;
	add.s64 	%rd37, %rd35, %rd36;
	cvt.rzi.s32.f32	%r103, %f86;
	st.global.u32 	[%rd37], %r103;
	cvta.to.global.u64 	%rd38, %rd6;
	add.s64 	%rd39, %rd38, %rd36;
	cvt.rzi.s32.f32	%r104, %f87;
	st.global.u32 	[%rd39], %r104;
	ret;
}


