
*** Running vivado
    with args -log mainTop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mainTop.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source mainTop.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 449.422 ; gain = 159.336
Command: read_checkpoint -auto_incremental -incremental D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/utils_1/imports/synth_1/divider.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/utils_1/imports/synth_1/divider.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mainTop -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17228
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.035 ; gain = 411.172
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mainTop' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/mainTop.vhd:15]
INFO: [Synth 8-638] synthesizing module 'main' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/main.vhd:15]
INFO: [Synth 8-638] synthesizing module 'UC' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/UC.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'UC' (0#1) [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/UC.vhd:19]
INFO: [Synth 8-638] synthesizing module 'assign_values' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'assign_values' (0#1) [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd:14]
INFO: [Synth 8-638] synthesizing module 'catch_exceptions' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/catch_exceptions.vhd:13]
WARNING: [Synth 8-614] signal 'ManB' is read in the process but is not in the sensitivity list [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/catch_exceptions.vhd:17]
WARNING: [Synth 8-614] signal 'ExpB' is read in the process but is not in the sensitivity list [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/catch_exceptions.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'catch_exceptions' (0#1) [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/catch_exceptions.vhd:13]
INFO: [Synth 8-638] synthesizing module 'divider' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/divider.vhd:18]
	Parameter n bound to: 48 - type: integer 
INFO: [Synth 8-638] synthesizing module 'UC_divider' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/UC_divider.vhd:22]
	Parameter n bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UC_divider' (0#1) [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/UC_divider.vhd:22]
INFO: [Synth 8-638] synthesizing module 'sumator' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/sumator.vhd:17]
	Parameter n bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sumator' (0#1) [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/sumator.vhd:17]
INFO: [Synth 8-638] synthesizing module 'reg_depl_stg' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/reg_depl_stg.vhd:18]
	Parameter n bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_depl_stg' (0#1) [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/reg_depl_stg.vhd:18]
INFO: [Synth 8-638] synthesizing module 'bistabil' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/bistabil.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'bistabil' (0#1) [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/bistabil.vhd:13]
INFO: [Synth 8-638] synthesizing module 'reg_depl_dr' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/reg_depl_dr.vhd:16]
	Parameter n bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_depl_dr' (0#1) [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/reg_depl_dr.vhd:16]
WARNING: [Synth 8-614] signal 'RegQ' is read in the process but is not in the sensitivity list [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/divider.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'divider' (0#1) [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/divider.vhd:18]
INFO: [Synth 8-638] synthesizing module 'exp_sgn' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/exp_sgn.vhd:17]
INFO: [Synth 8-638] synthesizing module 'exponent' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/exponent.vhd:15]
WARNING: [Synth 8-614] signal 'ManB' is read in the process but is not in the sensitivity list [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/exponent.vhd:21]
WARNING: [Synth 8-614] signal 'ManA' is read in the process but is not in the sensitivity list [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/exponent.vhd:21]
WARNING: [Synth 8-614] signal 'expp' is read in the process but is not in the sensitivity list [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/exponent.vhd:21]
WARNING: [Synth 8-614] signal 'deplOvf' is read in the process but is not in the sensitivity list [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/exponent.vhd:21]
WARNING: [Synth 8-614] signal 'deplUvf' is read in the process but is not in the sensitivity list [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/exponent.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'exponent' (0#1) [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/exponent.vhd:15]
INFO: [Synth 8-638] synthesizing module 'sign' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/sign.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sign' (0#1) [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/sign.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'exp_sgn' (0#1) [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/exp_sgn.vhd:17]
INFO: [Synth 8-638] synthesizing module 'normalization' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/normalization.vhd:25]
INFO: [Synth 8-638] synthesizing module 'UC_normalization' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/UC_normalization.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'UC_normalization' (0#1) [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/UC_normalization.vhd:16]
INFO: [Synth 8-638] synthesizing module 'rounding' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/rounding.vhd:15]
WARNING: [Synth 8-614] signal 'RestAfterDivide' is read in the process but is not in the sensitivity list [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/rounding.vhd:18]
WARNING: [Synth 8-614] signal 'QuotientAfterDivide' is read in the process but is not in the sensitivity list [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/rounding.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'rounding' (0#1) [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/rounding.vhd:15]
INFO: [Synth 8-638] synthesizing module 'normalizare_mantisa' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/normalizare_mantisa.vhd:21]
WARNING: [Synth 8-614] signal 'NoNormalization' is read in the process but is not in the sensitivity list [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/normalizare_mantisa.vhd:38]
WARNING: [Synth 8-614] signal 'ExpB' is read in the process but is not in the sensitivity list [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/normalizare_mantisa.vhd:38]
WARNING: [Synth 8-614] signal 'ManB' is read in the process but is not in the sensitivity list [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/normalizare_mantisa.vhd:38]
WARNING: [Synth 8-614] signal 'ExpA' is read in the process but is not in the sensitivity list [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/normalizare_mantisa.vhd:38]
WARNING: [Synth 8-614] signal 'ManA' is read in the process but is not in the sensitivity list [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/normalizare_mantisa.vhd:38]
WARNING: [Synth 8-614] signal 'MantisaAfterDivide' is read in the process but is not in the sensitivity list [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/normalizare_mantisa.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'normalizare_mantisa' (0#1) [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/normalizare_mantisa.vhd:21]
INFO: [Synth 8-638] synthesizing module 'normalizare_exponent' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/normalizare_exponent.vhd:16]
WARNING: [Synth 8-614] signal 'NrPozShift' is read in the process but is not in the sensitivity list [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/normalizare_exponent.vhd:19]
WARNING: [Synth 8-614] signal 'Exponent' is read in the process but is not in the sensitivity list [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/normalizare_exponent.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'normalizare_exponent' (0#1) [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/normalizare_exponent.vhd:16]
INFO: [Synth 8-638] synthesizing module 'assamble' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assamble.vhd:12]
WARNING: [Synth 8-614] signal 'Semn' is read in the process but is not in the sensitivity list [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assamble.vhd:16]
WARNING: [Synth 8-614] signal 'Exponent' is read in the process but is not in the sensitivity list [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assamble.vhd:16]
WARNING: [Synth 8-614] signal 'Mantisa' is read in the process but is not in the sensitivity list [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assamble.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'assamble' (0#1) [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assamble.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'normalization' (0#1) [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/normalization.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'main' (0#1) [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/main.vhd:15]
INFO: [Synth 8-638] synthesizing module 'display7seg' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/display7seg.vhd:15]
INFO: [Synth 8-226] default block is never used [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/display7seg.vhd:21]
INFO: [Synth 8-226] default block is never used [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/display7seg.vhd:21]
INFO: [Synth 8-226] default block is never used [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/display7seg.vhd:21]
INFO: [Synth 8-226] default block is never used [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/display7seg.vhd:21]
INFO: [Synth 8-226] default block is never used [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/display7seg.vhd:21]
INFO: [Synth 8-226] default block is never used [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/display7seg.vhd:21]
INFO: [Synth 8-226] default block is never used [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/display7seg.vhd:21]
INFO: [Synth 8-226] default block is never used [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/display7seg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'display7seg' (0#1) [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/display7seg.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'mainTop' (0#1) [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/mainTop.vhd:15]
WARNING: [Synth 8-7129] Port RestAfterDivide[23] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[22] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[21] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[20] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[19] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[18] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[17] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[16] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[15] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[14] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[13] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[12] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[11] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[10] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[9] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[8] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[7] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[6] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[5] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[4] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[3] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[2] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[1] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port RestAfterDivide[0] in module normalizare_mantisa is either unconnected or has no load
WARNING: [Synth 8-7129] Port Start in module exp_sgn is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[22] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[21] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[20] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[19] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[18] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[17] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[16] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[15] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[14] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[13] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[12] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[11] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[10] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[9] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[8] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[7] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[6] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[5] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[4] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[3] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[2] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[1] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[0] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ExpA[7] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ExpA[6] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ExpA[5] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ExpA[4] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ExpA[3] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ExpA[2] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ExpA[1] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ExpA[0] in module catch_exceptions is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1388.340 ; gain = 515.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1388.340 ; gain = 515.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1388.340 ; gain = 515.477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1388.340 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/constrs_1/new/divider_fp.xdc]
Finished Parsing XDC File [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/constrs_1/new/divider_fp.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/constrs_1/new/divider_fp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mainTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mainTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1488.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1488.875 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1488.875 ; gain = 616.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1488.875 ; gain = 616.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1488.875 ; gain = 616.012
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UC'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UC_divider'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UC_normalization'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              000 |                              000
            assignvalues |                              001 |                              001
         catchexceptions |                              010 |                              010
          dividemantises |                              011 |                              011
                exposign |                              100 |                              100
               normalize |                              101 |                              101
                    stop |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UC'
WARNING: [Synth 8-327] inferring latch for variable 'ManA_reg' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd:22]
WARNING: [Synth 8-327] inferring latch for variable 'ManB_reg' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'SignA_reg' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd:24]
WARNING: [Synth 8-327] inferring latch for variable 'SignB_reg' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd:28]
WARNING: [Synth 8-327] inferring latch for variable 'ExpA_reg' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd:23]
WARNING: [Synth 8-327] inferring latch for variable 'ExpB_reg' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd:27]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 startst |                             0000 |                             0000
                    init |                             0001 |                             0001
                 scadere |                             0010 |                             0011
              verifsigna |                             0011 |                             0100
                refacere |                             0100 |                             0101
                shiftare |                             0101 |                             0010
                     dec |                             0110 |                             0110
                  verifc |                             0111 |                             0111
                    stop |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UC_divider'
WARNING: [Synth 8-327] inferring latch for variable 'mannA_reg' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/divider.vhd:30]
WARNING: [Synth 8-327] inferring latch for variable 'mannA_reg' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/divider.vhd:31]
WARNING: [Synth 8-327] inferring latch for variable 'mannB_reg' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/divider.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'mannB_reg' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/divider.vhd:41]
WARNING: [Synth 8-327] inferring latch for variable 'Exceptie_reg' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/exponent.vhd:30]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                            00001 |                              000
                rounding |                            00010 |                              001
           normalization |                            00100 |                              010
                exponent |                            01000 |                              011
                    stop |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'UC_normalization'
WARNING: [Synth 8-327] inferring latch for variable 'Quotient_reg' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/rounding.vhd:22]
WARNING: [Synth 8-327] inferring latch for variable 'NrPozShift_reg' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/normalizare_mantisa.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'MantisaNormalizata_reg' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/normalizare_mantisa.vhd:44]
WARNING: [Synth 8-327] inferring latch for variable 'ExponentNorm_reg' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/normalizare_exponent.vhd:22]
WARNING: [Synth 8-327] inferring latch for variable 'isExceptionUnderflow_reg' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/normalizare_exponent.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'FinalResult_reg' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assamble.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1488.875 ; gain = 616.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 98    
	   3 Input      1 Bit         XORs := 96    
+---Registers : 
	               96 Bit    Registers := 3     
	               48 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 6     
	   2 Input   48 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   9 Input   31 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 3     
	   5 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	  10 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 18    
	   7 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port Start in module exp_sgn is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[22] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[21] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[20] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[19] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[18] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[17] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[16] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[15] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[14] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[13] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[12] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[11] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[10] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[9] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[8] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[7] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[6] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[5] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[4] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[3] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[2] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[1] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ManA[0] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ExpA[7] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ExpA[6] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ExpA[5] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ExpA[4] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ExpA[3] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ExpA[2] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ExpA[1] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-7129] Port ExpA[0] in module catch_exceptions is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (divider_fp/values/SignA_reg) is unused and will be removed from module mainTop.
WARNING: [Synth 8-3332] Sequential element (divider_fp/values/ManA_reg[43]) is unused and will be removed from module mainTop.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Exceptie with 1st driver pin 'divider_fp/check//isException' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/catch_exceptions.vhd:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Exceptie with 2nd driver pin 'GND' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/catch_exceptions.vhd:20]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Exceptie is connected to at least one constant driver which has been preserved, other driver is ignored [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/catch_exceptions.vhd:20]
WARNING: [Synth 8-3332] Sequential element (divider_fp/divide/mannA_reg[43]) is unused and will be removed from module mainTop.
WARNING: [Synth 8-3332] Sequential element (divider_fp/divide/mannA_reg[24]) is unused and will be removed from module mainTop.
WARNING: [Synth 8-3332] Sequential element (divider_fp/exponent_sign/expp/Exceptie_reg) is unused and will be removed from module mainTop.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Exceptie with 1st driver pin 'divider_fp/exponent_sign/expp/Exceptie_reg/Q' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/exponent.vhd:30]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Exceptie with 2nd driver pin 'GND' [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/exponent.vhd:30]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Exceptie is connected to at least one constant driver which has been preserved, other driver is ignored [D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/exponent.vhd:30]
WARNING: [Synth 8-3332] Sequential element (divider_fp/norm/mantisa/NrPozShift_reg[30]) is unused and will be removed from module mainTop.
WARNING: [Synth 8-3332] Sequential element (divider_fp/norm/mantisa/MantisaNormalizata_reg[0]) is unused and will be removed from module mainTop.
WARNING: [Synth 8-3332] Sequential element (divider_fp/norm/exponent_re/ExponentNorm_reg[7]) is unused and will be removed from module mainTop.
WARNING: [Synth 8-3332] Sequential element (divider_fp/norm/exponent_re/isExceptionUnderflow_reg) is unused and will be removed from module mainTop.
WARNING: [Synth 8-3332] Sequential element (divider_fp/norm/assamble_finalResult/FinalResult_reg[30]) is unused and will be removed from module mainTop.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1488.875 ; gain = 616.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1488.875 ; gain = 616.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1618.613 ; gain = 745.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1629.184 ; gain = 756.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1629.184 ; gain = 756.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1629.184 ; gain = 756.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1629.184 ; gain = 756.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1629.184 ; gain = 756.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1629.184 ; gain = 756.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1629.184 ; gain = 756.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    22|
|3     |LUT1   |    34|
|4     |LUT2   |   130|
|5     |LUT3   |    30|
|6     |LUT4   |    71|
|7     |LUT5   |   229|
|8     |LUT6   |   216|
|9     |MUXF7  |     5|
|10    |FDCE   |    11|
|11    |FDPE   |     1|
|12    |FDRE   |   317|
|13    |LD     |    90|
|14    |IBUF   |     3|
|15    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1629.184 ; gain = 756.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 60 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 1629.184 ; gain = 655.785
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1629.184 ; gain = 756.320
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1635.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1643.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  LD => LDCE: 90 instances

Synth Design complete | Checksum: a22e0df0
INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 137 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1643.625 ; gain = 1170.309
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/mainTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mainTop_utilization_synth.rpt -pb mainTop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 29 22:27:08 2023...
