<dec f='llvm/llvm/lib/Target/Sparc/Sparc.h' l='68' type='26'/>
<use f='llvm/llvm/lib/Target/Sparc/Sparc.h' l='122' c='_ZN4llvmL21SPARCCondCodeToStringENS_4SPCC9CondCodesE'/>
<doc f='llvm/llvm/lib/Target/Sparc/Sparc.h' l='68'>// Unordered or Equal</doc>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='1404' u='r' c='_ZL16FPCondCCodeToFCCN4llvm3ISD8CondCodeE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='2226' c='_ZNK4llvm19SparcTargetLowering16LowerF128CompareENS_7SDValueES1_RjRKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='2292' c='_ZNK4llvm19SparcTargetLowering16LowerF128CompareENS_7SDValueES1_RjRKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcInstrInfo.cpp' l='113' u='r' c='_ZL26GetOppositeBranchConditionN4llvm4SPCC9CondCodesE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcInstrInfo.cpp' l='114' c='_ZL26GetOppositeBranchConditionN4llvm4SPCC9CondCodesE'/>
