{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607342679915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607342679915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 13:04:38 2020 " "Processing started: Mon Dec 07 13:04:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607342679915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607342679915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_TOP -c DE0_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_TOP -c DE0_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607342679915 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607342680386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rising_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file rising_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_detector " "Found entity 1: rising_edge_detector" {  } { { "rising_edge_detector.v" "" { Text "D:/Drive/Projects/VLSI/stopwatch/DE0_TOP/rising_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607342680422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607342680422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.v" "" { Text "D:/Drive/Projects/VLSI/stopwatch/DE0_TOP/stopwatch.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607342680425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607342680425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "D:/Drive/Projects/VLSI/stopwatch/DE0_TOP/register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607342680428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607342680428 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \";\" my_top.v(45) " "Verilog HDL syntax error at my_top.v(45) near text \"<=\";  expecting \";\"" {  } { { "my_top.v" "" { Text "D:/Drive/Projects/VLSI/stopwatch/DE0_TOP/my_top.v" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1607342680430 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \";\" my_top.v(46) " "Verilog HDL syntax error at my_top.v(46) near text \"<=\";  expecting \";\"" {  } { { "my_top.v" "" { Text "D:/Drive/Projects/VLSI/stopwatch/DE0_TOP/my_top.v" 46 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1607342680430 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "my_top my_top.v(1) " "Ignored design unit \"my_top\" at my_top.v(1) due to previous errors" {  } { { "my_top.v" "" { Text "D:/Drive/Projects/VLSI/stopwatch/DE0_TOP/my_top.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1607342680431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_top.v 0 0 " "Found 0 design units, including 0 entities, in source file my_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607342680431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_TOP " "Found entity 1: DE0_TOP" {  } { { "DE0_TOP.v" "" { Text "D:/Drive/Projects/VLSI/stopwatch/DE0_TOP/DE0_TOP.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607342680434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607342680434 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607342680495 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 07 13:04:40 2020 " "Processing ended: Mon Dec 07 13:04:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607342680495 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607342680495 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607342680495 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607342680495 ""}
