Return-Path: <devicetree-owner@vger.kernel.org>
X-Original-To: lists+devicetree@lfdr.de
Delivered-To: lists+devicetree@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.lfdr.de (Postfix) with ESMTP id A5A8F131AB9
	for <lists+devicetree@lfdr.de>; Mon,  6 Jan 2020 22:52:26 +0100 (CET)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726794AbgAFVwW (ORCPT <rfc822;lists+devicetree@lfdr.de>);
        Mon, 6 Jan 2020 16:52:22 -0500
Received: from mail-pf1-f195.google.com ([209.85.210.195]:42551 "EHLO
        mail-pf1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726742AbgAFVwV (ORCPT
        <rfc822;devicetree@vger.kernel.org>); Mon, 6 Jan 2020 16:52:21 -0500
Received: by mail-pf1-f195.google.com with SMTP id 4so27541198pfz.9
        for <devicetree@vger.kernel.org>; Mon, 06 Jan 2020 13:52:21 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=chromium.org; s=google;
        h=from:to:cc:subject:date:message-id:mime-version
         :content-transfer-encoding;
        bh=WhqR1/1MlVUjoENfjGDIreOdfy6GfxPgEoAWtDhN0Q4=;
        b=gQK8DrKlDGQnDMNra0PlNsTOHREW1yC3sxVpzB0qZCb9UM+p091dInwOxPher9gV/n
         I2s8vDLkf6BIdgh67RftE5yaQ7X9Mcj9sFwRdkbu2b4fzWO/I4rY4FZNAnlTDPjNtVsy
         u7rqiyjs9BcaCVv7oGWGA8AeC2lBHg9f4lRr4=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version
         :content-transfer-encoding;
        bh=WhqR1/1MlVUjoENfjGDIreOdfy6GfxPgEoAWtDhN0Q4=;
        b=P1TlUYpz7JTgrj5bC0raJxopzyEMEZNgVj5O2CFf2Xpk1/uUo5VKHELcHFKCCR6Bs/
         bErPo41T34plvWegFZzT64v2rfkzSSTgTnhUyHJ6FvIHNuHLuLF3UxslI/5Liae/Dgk4
         HVHRWqUwE1i4h2d7mJbWb7YuBotbFo2GMvJ8VoXRS1kNLSYyUsCXSp9TIKHukX+scw6H
         WzN9LmO/132+xojXPc5sfwkix6PsJ2Qwi0205EYgzRTZcPaSE1FMtKOHHat4QHGdvtjx
         GxFtEmBnpBHa9F7IZe6Y40zmLuZ/uwoEWW8wo8IJ1usrH32CQB3FnTm2QCV5mVaOlUYF
         ujAg==
X-Gm-Message-State: APjAAAXsXoNN9qiFei1k5GpcFxN5dawSQnyYvhreeJr61QyuNSA4mmjx
        Z9t3mOHknIk90xGK9WM1UO0Ucg==
X-Google-Smtp-Source: APXvYqxyWaoI/OIl6fTrlNo3OKnYhN6S0VeCnD1VQu7xJTxqyHXS7GKPxBP+33HmV2tCGrUvChFyxQ==
X-Received: by 2002:a63:5920:: with SMTP id n32mr111368952pgb.443.1578347541160;
        Mon, 06 Jan 2020 13:52:21 -0800 (PST)
Received: from localhost ([2620:15c:202:1:4fff:7a6b:a335:8fde])
        by smtp.gmail.com with ESMTPSA id b193sm71513996pfb.57.2020.01.06.13.52.20
        (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
        Mon, 06 Jan 2020 13:52:20 -0800 (PST)
From:   Matthias Kaehlcke <mka@chromium.org>
To:     Heiko Stuebner <heiko@sntech.de>, Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>
Cc:     linux-rockchip@lists.infradead.org,
        Douglas Anderson <dianders@chromium.org>,
        linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
        devicetree@vger.kernel.org, Matthias Kaehlcke <mka@chromium.org>
Subject: [PATCH] ARM: dts: rockchip: Use ABI name for write protect pin on veyron fievel/tiger
Date:   Mon,  6 Jan 2020 13:52:13 -0800
Message-Id: <20200106135142.1.I3f99ac8399a564c88ff48ae6290cc691b47c16ae@changeid>
X-Mailer: git-send-email 2.24.1.735.g03f4e72817-goog
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Sender: devicetree-owner@vger.kernel.org
Precedence: bulk
List-ID: <devicetree.vger.kernel.org>
X-Mailing-List: devicetree@vger.kernel.org

The flash write protect pin is currently named 'FW_WP_AP', which is
how the signal is called in the schematics. The Chrome OS ABI
requires the pin to be named 'AP_FLASH_WP_L', which is also how
it is called on all other veyron devices. Rename the pin to match
the ABI.

Signed-off-by: Matthias Kaehlcke <mka@chromium.org>
---

 arch/arm/boot/dts/rk3288-veyron-fievel.dts | 6 +++++-
 1 file changed, 5 insertions(+), 1 deletion(-)

diff --git a/arch/arm/boot/dts/rk3288-veyron-fievel.dts b/arch/arm/boot/dts/rk3288-veyron-fievel.dts
index 9a0f55085839d9..d66e720390121d 100644
--- a/arch/arm/boot/dts/rk3288-veyron-fievel.dts
+++ b/arch/arm/boot/dts/rk3288-veyron-fievel.dts
@@ -382,7 +382,11 @@ &gpio7 {
 			  "PWR_LED1",
 			  "TPM_INT_H",
 			  "SPK_ON",
-			  "FW_WP_AP",
+			  /*
+			   * AP_FLASH_WP_L is Chrome OS ABI.  Schematics call
+			   * it FW_WP_AP.
+			   */
+			  "AP_FLASH_WP_L",
 			  "",
 
 			  "CPU_NMI",
-- 
2.24.1.735.g03f4e72817-goog

