                                                                            D-MEM Bus &
Cycle:      IF      |     ID      |     EX      |     MEM     |     WB      Reg Result
    0:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    1:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    2:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    3:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    4:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    5:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    6:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    7:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    8:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
    9:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   10:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   11:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   12:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   13:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   14:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   15:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   16:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   17:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   18:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   19:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   20:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   21:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   22:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
   23:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   24:    0:-           0:-       |   0:-       |   0:-       |   0:-       |   0:-       
