{"vcs1":{"timestamp_begin":1741688151.074628358, "rt":0.96, "ut":0.37, "st":0.34}}
{"vcselab":{"timestamp_begin":1741688152.155427824, "rt":0.41, "ut":0.25, "st":0.05}}
{"link":{"timestamp_begin":1741688152.657560746, "rt":0.78, "ut":0.32, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741688150.302187106}
{"VCS_COMP_START_TIME": 1741688150.302187106}
{"VCS_COMP_END_TIME": 1741688153.859171000}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_access -timescale=10ns/1ns -lca -kdb ../rtl/encoder.sv ./tb/enc_tb.sv -t encoder +define+SIM_TASKS"}
{"vcs1": {"peak_mem": 521080}}
{"vcselab": {"peak_mem": 224060}}
