<stg><name>ula_new::opUla</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i16* %A), !map !85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %B), !map !89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i3* %op), !map !93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %C), !map !97

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str, i32 0, [13 x i8]* @p_str1, [2 x i8]* @p_str2, i32 0, i32 0, i16* %A) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str, i32 0, [13 x i8]* @p_str1, [2 x i8]* @p_str3, i32 0, i32 0, i16* %B) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [3 x i8]* @p_str5, i32 0, i32 0, i3* %op) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str, i32 1, [13 x i8]* @p_str1, [2 x i8]* @p_str6, i32 0, i32 0, i16* %C) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecProcessDef([8 x i8]* @p_str, i32 0, [6 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:9  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecProtocol(i32 1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11  %val_V = call i3 @_ssdm_op_Read.ap_auto.volatile.i3P(i3* %op)

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
:12  switch i3 %val_V, label %._crit_edge [
    i3 1, label %1
    i3 2, label %2
    i3 3, label %3
    i3 -4, label %4
    i3 -3, label %5
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="val_V" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %val_V_9 = call i16 @_ssdm_op_Read.ap_auto.volatile.i16P(i16* %A)

]]></Node>
<StgValue><ssdm name="val_V_9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="val_V" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %val_V_10 = call i16 @_ssdm_op_Read.ap_auto.volatile.i16P(i16* %B)

]]></Node>
<StgValue><ssdm name="val_V_10"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="val_V" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %aux_V_3 = and i16 %val_V_10, %val_V_9

]]></Node>
<StgValue><ssdm name="aux_V_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="val_V" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="val_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %val_V_7 = call i16 @_ssdm_op_Read.ap_auto.volatile.i16P(i16* %A)

]]></Node>
<StgValue><ssdm name="val_V_7"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="val_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %val_V_8 = call i16 @_ssdm_op_Read.ap_auto.volatile.i16P(i16* %B)

]]></Node>
<StgValue><ssdm name="val_V_8"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="val_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_2 = icmp sgt i16 %val_V_7, %val_V_8

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="val_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="1">
<![CDATA[
:3  %p_s = zext i1 %tmp_2 to i16

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="val_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="val_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %val_V_5 = call i16 @_ssdm_op_Read.ap_auto.volatile.i16P(i16* %A)

]]></Node>
<StgValue><ssdm name="val_V_5"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="val_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %val_V_6 = call i16 @_ssdm_op_Read.ap_auto.volatile.i16P(i16* %B)

]]></Node>
<StgValue><ssdm name="val_V_6"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="val_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %aux_V_2 = mul i16 %val_V_6, %val_V_5

]]></Node>
<StgValue><ssdm name="aux_V_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="val_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="val_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %val_V_3 = call i16 @_ssdm_op_Read.ap_auto.volatile.i16P(i16* %A)

]]></Node>
<StgValue><ssdm name="val_V_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="val_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %val_V_4 = call i16 @_ssdm_op_Read.ap_auto.volatile.i16P(i16* %B)

]]></Node>
<StgValue><ssdm name="val_V_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="val_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %aux_V_1 = sub i16 %val_V_3, %val_V_4

]]></Node>
<StgValue><ssdm name="aux_V_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="val_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="val_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %val_V_1 = call i16 @_ssdm_op_Read.ap_auto.volatile.i16P(i16* %A)

]]></Node>
<StgValue><ssdm name="val_V_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="val_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %val_V_2 = call i16 @_ssdm_op_Read.ap_auto.volatile.i16P(i16* %B)

]]></Node>
<StgValue><ssdm name="val_V_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="val_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %aux_V = add i16 %val_V_2, %val_V_1

]]></Node>
<StgValue><ssdm name="aux_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="val_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
._crit_edge:0  %v_V = phi i16 [ %aux_V_3, %5 ], [ %p_s, %4 ], [ %aux_V_2, %3 ], [ %aux_V_1, %2 ], [ %aux_V, %1 ], [ 0, %0 ]

]]></Node>
<StgValue><ssdm name="v_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:1  call void @_ssdm_op_Write.ap_auto.volatile.i16P(i16* %C, i16 %v_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:2  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
._crit_edge:3  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
