// Seed: 3017915939
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = id_4;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  id_5(
      .id_0(1), .id_1(id_4)
  );
  wand id_6 = 1'h0;
  module_0(
      id_4, id_6, id_4, id_2, id_3, id_4, id_4
  ); id_7(
      .id_0(~1), .id_1(id_3), .id_2(id_1), .id_3(1'b0), .id_4(1), .id_5(id_1[1'h0])
  );
endmodule
