INFO: [VRFC 10-2263] Analyzing Verilog file "D:/documents/计算机组成原理/single_CPU/code/project_3.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/documents/计算机组成原理/single_CPU/code/project_3.srcs/sim_1/new/myALU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myALU_test
