// Seed: 757186639
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  always_comb deassign id_1;
  initial begin
    #1 begin
      if (1) id_1 = id_2;
      else begin
        id_1 = 1;
        $display(id_2 - id_2, id_2 <-> !1);
      end
    end
  end
  wire id_3;
  wire id_4;
  always @(1);
  assign id_3 = id_4;
  tri  id_5 = id_2;
  module_0();
  wire id_6;
  assign id_1 = id_2;
  initial $display(1 + 1);
endmodule
