sv work ../../../../../../bench/verilog/tests/core/wb/main/peripheral_tap_generator.sv
sv work ../../../../../../bench/verilog/tests/core/wb/main/peripheral_testbench_utils.sv

sv work ../../../../../../bench/verilog/tests/bfm/wb/peripheral_bfm_master_wb.sv
sv work ../../../../../../bench/verilog/tests/bfm/wb/peripheral_bfm_memory_wb.sv
sv work ../../../../../../bench/verilog/tests/bfm/wb/peripheral_bfm_slave_wb.sv
sv work ../../../../../../bench/verilog/tests/bfm/wb/peripheral_bfm_transactor_wb.sv
sv work ../../../../../../bench/verilog/tests/bfm/wb/peripheral_bfm_testbench.sv
