-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "06/01/2024 16:53:19"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hmpsoc_TopLevel IS
    PORT (
	CLOCK_50 : IN std_logic;
	CLOCK2_50 : IN std_logic;
	CLOCK3_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	LEDR : BUFFER std_logic_vector(9 DOWNTO 0);
	HEX0 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX3 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX4 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX5 : BUFFER std_logic_vector(6 DOWNTO 0)
	);
END hmpsoc_TopLevel;

-- Design Ports Information
-- CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK3_50	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF hmpsoc_TopLevel IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_CLOCK2_50 : std_logic;
SIGNAL ww_CLOCK3_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CLOCK2_50~input_o\ : std_logic;
SIGNAL \CLOCK3_50~input_o\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~1_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout\ : std_logic;
SIGNAL \recop|b2v_inst|currentState.Execute~q\ : std_logic;
SIGNAL \recop|b2v_inst|currentState.Writeback~q\ : std_logic;
SIGNAL \recop|b2v_inst|currentState.IDLE~feeder_combout\ : std_logic;
SIGNAL \recop|b2v_inst|currentState.IDLE~q\ : std_logic;
SIGNAL \recop|b2v_inst|nextState.FetchUpper~combout\ : std_logic;
SIGNAL \recop|b2v_inst|currentState.FetchUpper~q\ : std_logic;
SIGNAL \recop|b2v_inst|currentState.FetchLower~q\ : std_logic;
SIGNAL \recop|b2v_inst|currentState.Decode~q\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a196~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a212~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a244~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a228~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a180~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a164~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a132~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a148~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a222~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a206~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a254~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a238~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a190~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a142~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a158~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a174~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Selector1~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a93\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a221\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a157\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a237\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a45\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a173\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a109\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a141\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a77\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a205\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a61\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a125\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a253\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a189\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux22~9_combout\ : std_logic;
SIGNAL \recop|b2v_inst|currentState.Writeback~DUPLICATE_q\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a169~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a137~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a153~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a185~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a233~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a249~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a217~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a201~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst1|OP[1]~feeder_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a75\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a139\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a203\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a171\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a235\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a43\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a107\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a155\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a91\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a219\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a123\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a59\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a187\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a251\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux22~10_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a136~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a152~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a168~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a184~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a216~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a232~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a200~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a248~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux22~11_combout\ : std_logic;
SIGNAL \recop|b2v_inst|RFLoad~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|b2v_inst|Mux20~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux20~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux5~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux19~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|RFInputSel[2]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux21~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux4~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux0~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a243\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a179\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a115\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a51\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a67\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a131\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a195\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a163\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a99\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a35\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a227\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a211\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a147\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a83\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a87\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a151\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a215\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a71\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a135\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a199\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a247\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a119\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a55\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a183\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a167\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a39\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a231\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a103\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a178~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a162~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a130~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a146~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a194~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a210~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a242~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a226~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a198~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a214~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a230~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a246~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a150~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a166~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a134~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a182~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux16~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a192~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a224~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a240~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a208~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a176~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a128~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a144~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a160~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0_bypass[1]~feeder_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a129\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a193\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a65\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a113\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a49\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a241\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a177\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a81\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a145\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a209\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a33\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a225\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a161\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a97\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux16~0_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux14~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux14~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst1|Func[14]~feeder_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux13~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux13~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux13~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Equal0~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux14~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux32~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux20~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux15~4_combout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux15~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux6~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux15~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux4~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux11~0_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux11~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux22~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux22~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux22~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux8~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux22~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux5~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux9~0_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux14~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux14~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux14~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux15~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux16~5_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst8|Mux15~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|OP2|Dout[4]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux22~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Op1Load~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux15~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~66_cout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~13_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux15~1_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux15~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux15~5_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux16~6_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux32~6_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst7|Mux14~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux6~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux6~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux6~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux22~7_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux6~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|OP1|Dout[2]~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst8|Mux14~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux14~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~14\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~17_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux14~5_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux14~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux15~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux15~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux16~7_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst8|Mux13~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux16~8_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst8|Mux12~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux32~10_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst8|Mux10~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux32~11_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst8|Mux9~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux16~12_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst8|Mux8~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux32~13_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst8|Mux7~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux16~14_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst8|Mux6~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux32~15_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst8|Mux5~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux16~16_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst8|Mux4~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux14~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux32~7_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst7|Mux13~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux13~0_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux13~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux13~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~18\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~21_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux13~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux13~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux32~8_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst7|Mux12~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux12~0_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux12~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux12~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~22\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~25_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux12~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux12~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux32~9_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst8|Mux11~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux11~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~26\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~29_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux11~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux11~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux16~10_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst7|Mux10~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux10~0_combout\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux10~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|prev_result[5]~feeder_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux10~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~30\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~33_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux10~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux10~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux16~11_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst7|Mux9~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux9~0_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux9~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux9~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~34\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~37_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux9~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux9~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux32~12_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst7|Mux8~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux8~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~38\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~41_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux8~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux8~1_combout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux8~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux8~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux16~13_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst7|Mux7~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux7~0_combout\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux7~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux7~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~42\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~45_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux7~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux7~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux32~14_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst7|Mux6~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux6~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux6~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~46\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~49_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux6~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux6~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux16~15_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst7|Mux5~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|RFInputSel[0]~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~50\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~53_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux5~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux5~1_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux5~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux5~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux32~16_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst7|Mux4~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~54\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~57_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux4~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux4~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux0~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux0~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux4~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux4~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux4~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux4~5_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux32~17_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux16~17_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst8|Mux3~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst7|Mux3~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux3~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~58\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~61_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux3~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux3~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux3~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux3~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux3~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux16~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux32~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst8|Mux2~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux2~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~62\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~9_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux2~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux2~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux2~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux2~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux2~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux32~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux16~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst8|Mux1~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux1~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~10\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~5_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux1~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux1~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux1~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux1~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux1~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux16~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux32~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst7|Mux0~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux0~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~6\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Add0~1_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|Mux0~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux0~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux0~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux0~5_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux0~6_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux16~9_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst7|Mux11~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Selector3~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|z_flag~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|z_flag~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|z_flag~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|z_flag~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|z_flag~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|z_flag~5_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|z_flag~6_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|z_flag~q\ : std_logic;
SIGNAL \recop|b2v_inst|Selector1~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Selector1~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Selector1~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a138~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a202~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a154~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a218~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a170~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a234~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a186~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a250~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst1|OP[2]~feeder_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|b2v_inst|Mux22~5_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux22~6_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux22~8_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux7~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|OP1|Dout[2]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst7|Mux1~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst2|programCounterOut[14]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a172\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a156\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a140\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a188\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a60\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a44\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a108\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a124\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a76\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a92\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a220\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a252\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a236\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a204\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst1|OP[4]~feeder_combout\ : std_logic;
SIGNAL \recop|b2v_inst|Mux5~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|OP1|Dout[2]~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst7|Mux2~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a213\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a85\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a149\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a69\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a197\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a133\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a165\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a37\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a101\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a229\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a117\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a53\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a181\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a245\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux32~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|Mux32~5_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst7|Mux15~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~2\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~5_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~6\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~9_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~10\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~13_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~14\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~17_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~18\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~21_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~22\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~25_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~26\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~29_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~30\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~33_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~34\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~37_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~38\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~57_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~58\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~61_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~62\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~45_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~46\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~49_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~50\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~53_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~54\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst9|Add0~41_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a79\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a207\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a143\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a175\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a111\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a47\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a239\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a223\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a159\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a95\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a63\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a191\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a255\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a127\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst8|Mux0~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst2|programCounterOut\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|instALU|prev_result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst1|Func\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|OP2|Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|OP1|Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst1|OP\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\ : std_logic_vector(0 TO 24);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst1|AM\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\ : std_logic_vector(0 TO 24);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst1|RZ\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|instOtherRegisters|sip_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|OP1|ALT_INV_Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|OP2|ALT_INV_Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst1|ALT_INV_RZ\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux22~11_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux22~10_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_RFInputSel[2]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux22~9_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_currentState.Writeback~q\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_prev_result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_currentState.FetchLower~q\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst1|ALT_INV_Func\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux32~17_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux16~17_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux32~16_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux16~16_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux32~15_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux16~15_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux32~14_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux16~14_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux32~13_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux16~13_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux32~12_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux16~12_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux32~11_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux16~11_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux32~10_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux16~10_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux32~9_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux16~9_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux32~8_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux16~8_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux32~7_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux16~7_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux32~6_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux16~6_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux22~8_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux22~7_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux22~6_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux22~5_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux16~5_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux32~5_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_currentState.FetchUpper~q\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux32~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux16~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux32~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux32~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst1|ALT_INV_AM\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|b2v_inst|ALT_INV_currentState.Decode~q\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|ALT_INV_w_anode840w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|ALT_INV_w_anode860w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|ALT_INV_w_anode900w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|ALT_INV_w_anode880w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|ALT_INV_w_anode890w[3]~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst1|ALT_INV_OP\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \recop|b2v_inst|ALT_INV_currentState.Execute~q\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w10_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a247\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a231\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a215\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a199\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a183\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a167\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a151\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a135\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a119\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a103\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a87\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a71\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a55\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a39\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a23\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a245\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a229\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a213\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a197\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a181\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a165\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a149\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a133\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a117\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a101\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a85\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a69\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a53\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a37\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a21\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a243\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a227\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a211\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a195\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a179\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a163\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a147\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a131\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a115\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a99\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a83\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a67\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a51\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a35\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a19\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a241\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a225\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a209\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a193\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a177\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a161\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a145\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a129\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a113\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a97\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a81\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a65\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a49\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a33\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a17\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a255\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a239\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a223\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a207\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a191\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a175\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a159\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a143\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a127\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a111\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a95\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a79\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a63\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a47\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a31\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a15\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a251\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a187\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a123\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a59\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a235\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a171\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a107\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a43\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a219\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a155\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a91\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a27\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a203\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a139\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a75\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a11\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a252\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a236\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a220\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a204\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a188\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a172\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a156\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a140\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a124\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a108\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a92\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a76\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a60\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a44\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a28\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a12\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a253\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a237\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a221\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a205\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a189\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a173\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a157\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a141\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a125\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a109\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a93\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a77\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a61\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a45\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a13\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a4\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a9\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a10\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a11\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a12\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a13\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a14\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a15\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a4\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a9\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a10\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a11\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a12\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a13\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a14\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a15\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_currentState.Writeback~DUPLICATE_q\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst1|ALT_INV_OP[2]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst1|ALT_INV_OP[0]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[14]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[13]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[4]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|b2v_inst_d|OP2|ALT_INV_Dout[12]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_z_flag~5_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_z_flag~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_z_flag~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_z_flag~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_z_flag~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_z_flag~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_RFInputSel[0]~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux14~5_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux14~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Selector3~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Selector1~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_z_flag~q\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux15~4_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_currentState.IDLE~q\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst10|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|instALU|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst|ALT_INV_Selector1~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~3_combout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_CLOCK2_50 <= CLOCK2_50;
ww_CLOCK3_50 <= CLOCK3_50;
ww_KEY <= KEY;
ww_SW <= SW;
LEDR <= ww_LEDR;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(1);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(1);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(1);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(1);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(1);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(1);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(1);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(1);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(2);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(2);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(2);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(2);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(2);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(2);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(2);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(2);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(3);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(3);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(3);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(3);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(3);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(3);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(3);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(3);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(4);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(4);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(4);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(4);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(4);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(4);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(4);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(4);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(5);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(5);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(5);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(5);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(5);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(5);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(5);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(5);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(6);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(6);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(6);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(6);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(6);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(6);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(6);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(6);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(7);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(7);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(7);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(7);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(7);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(7);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(7);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(7);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(8);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(8);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(8);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(8);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(8);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(8);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(8);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(8);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(9);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(9);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(9);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(9);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(9);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(9);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(9);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(9);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\recop|b2v_inst_d|inst10|Mux15~5_combout\ & \recop|b2v_inst_d|inst10|Mux14~2_combout\ & \recop|b2v_inst_d|inst10|Mux13~2_combout\ & \recop|b2v_inst_d|inst10|Mux12~2_combout\ & \recop|b2v_inst_d|inst10|Mux11~2_combout\ & 
\recop|b2v_inst_d|inst10|Mux10~2_combout\ & \recop|b2v_inst_d|inst10|Mux9~2_combout\ & \recop|b2v_inst_d|inst10|Mux8~2_combout\ & \recop|b2v_inst_d|inst10|Mux7~2_combout\ & \recop|b2v_inst_d|inst10|Mux6~2_combout\ & 
\recop|b2v_inst_d|inst10|Mux5~2_combout\ & \recop|b2v_inst_d|inst10|Mux4~5_combout\ & \recop|b2v_inst_d|inst10|Mux3~3_combout\ & \recop|b2v_inst_d|inst10|Mux2~3_combout\ & \recop|b2v_inst_d|inst10|Mux1~3_combout\ & \recop|b2v_inst_d|inst10|Mux0~6_combout\
);

\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst1|RZ\(3) & \recop|b2v_inst_d|inst1|RZ\(2) & \recop|b2v_inst_d|inst1|RZ\(1) & \recop|b2v_inst_d|inst1|RZ\(0));

\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~4_combout\ & 
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~4_combout\ & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~4_combout\ & 
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\);

\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a1\ <= \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a2\ <= \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a3\ <= \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a4\ <= \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a5\ <= \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a6\ <= \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a7\ <= \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a8\ <= \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a9\ <= \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a10\ <= \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a11\ <= \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a12\ <= \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a13\ <= \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a14\ <= \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a15\ <= \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);

\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\recop|b2v_inst_d|inst10|Mux15~5_combout\ & \recop|b2v_inst_d|inst10|Mux14~2_combout\ & \recop|b2v_inst_d|inst10|Mux13~2_combout\ & \recop|b2v_inst_d|inst10|Mux12~2_combout\ & \recop|b2v_inst_d|inst10|Mux11~2_combout\ & 
\recop|b2v_inst_d|inst10|Mux10~2_combout\ & \recop|b2v_inst_d|inst10|Mux9~2_combout\ & \recop|b2v_inst_d|inst10|Mux8~2_combout\ & \recop|b2v_inst_d|inst10|Mux7~2_combout\ & \recop|b2v_inst_d|inst10|Mux6~2_combout\ & 
\recop|b2v_inst_d|inst10|Mux5~2_combout\ & \recop|b2v_inst_d|inst10|Mux4~5_combout\ & \recop|b2v_inst_d|inst10|Mux3~3_combout\ & \recop|b2v_inst_d|inst10|Mux2~3_combout\ & \recop|b2v_inst_d|inst10|Mux1~3_combout\ & \recop|b2v_inst_d|inst10|Mux0~6_combout\
);

\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst1|RZ\(3) & \recop|b2v_inst_d|inst1|RZ\(2) & \recop|b2v_inst_d|inst1|RZ\(1) & \recop|b2v_inst_d|inst1|RZ\(0));

\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\ & 
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\ & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\ & 
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\);

\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0~portbdataout\ <= \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a1\ <= \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a2\ <= \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a3\ <= \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a4\ <= \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a5\ <= \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a6\ <= \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a7\ <= \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a8\ <= \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a9\ <= \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a10\ <= \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a11\ <= \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a12\ <= \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a13\ <= \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a14\ <= \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a15\ <= \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a13\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a29\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a45\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a61\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a77\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a93\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a109\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a125\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a137~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a141\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a153~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a157\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a169~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a173\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a185~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a189\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a201~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a205\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a217~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a221\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a233~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a237\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a249~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a253\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a12\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a28\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a44\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a60\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a76\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a92\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a108\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a124\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a136~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a140\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a152~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a156\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a168~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a172\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a184~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a188\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a200~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a204\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a216~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a220\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a232~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a236\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a248~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a252\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a11\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a75\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a138~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a139\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a202~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a203\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a27\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a91\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a154~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a155\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a218~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a219\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a43\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a107\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a170~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a171\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a234~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a235\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a59\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a123\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a186~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a187\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a250~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a251\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a15\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a31\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a47\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a63\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a78~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a79\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a95\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a110~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a111\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a127\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a142~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a143\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a158~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a159\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a174~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a175\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a190~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a191\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a206~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a207\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a222~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a223\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a238~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a239\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a254~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a255\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(15);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(15);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(15);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(15);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(15);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(15);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(15);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(15);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a1\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a17\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a33\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a49\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a65\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a81\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a97\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a113\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a128~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a129\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a144~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a145\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a160~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a161\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a176~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a177\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a192~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a193\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a208~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a209\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a224~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a225\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a240~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a241\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a3\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a19\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a35\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a51\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a67\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a83\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a99\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a115\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a130~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a131\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a146~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a147\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a162~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a163\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a178~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a179\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a194~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a195\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a210~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a211\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a226~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a227\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a242~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a243\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a5\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a21\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a37\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a53\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a69\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a85\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a101\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a117\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a132~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a133\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a148~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a149\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a164~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a165\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a180~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a181\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a196~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a197\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a212~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a213\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a228~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a229\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a244~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a245\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a7\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a23\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a39\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a55\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a71\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a87\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a103\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a119\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a134~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a135\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a150~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a151\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a166~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a167\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a182~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a183\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a198~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a199\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a214~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a215\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a230~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a231\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\ <= (\recop|b2v_inst_d|inst2|programCounterOut\(11) & \recop|b2v_inst_d|inst2|programCounterOut\(10) & \recop|b2v_inst_d|inst2|programCounterOut\(9) & 
\recop|b2v_inst_d|inst2|programCounterOut\(8) & \recop|b2v_inst_d|inst2|programCounterOut\(7) & \recop|b2v_inst_d|inst2|programCounterOut\(6) & \recop|b2v_inst_d|inst2|programCounterOut\(5) & 
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & \recop|b2v_inst_d|inst2|programCounterOut\(3) & \recop|b2v_inst_d|inst2|programCounterOut\(2) & \recop|b2v_inst_d|inst2|programCounterOut\(1) & 
\recop|b2v_inst_d|inst2|programCounterOut\(0));

\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a246~portadataout\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a247\ <= \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\(1);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(14);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(14);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(14);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(14);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(14);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(14);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(14);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(14);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(13);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(13);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(13);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(13);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(13);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(13);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(13);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(13);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(11);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(11);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(11);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(11);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(11);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(11);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(11);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(11);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(12);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(12);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(12);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(12);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(12);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(12);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(12);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(12);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(10);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(10);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(10);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(10);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(10);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(10);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(10);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \recop|b2v_inst_d|OP1|Dout\(10);

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ & \recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|OP2|Dout\(10) & \recop|b2v_inst_d|OP2|Dout\(9) & 
\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|OP2|Dout\(7) & \recop|b2v_inst_d|OP2|Dout\(6) & \recop|b2v_inst_d|OP2|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP2|Dout\(3) & \recop|b2v_inst_d|OP2|Dout\(2) & 
\recop|b2v_inst_d|OP2|Dout\(1) & \recop|b2v_inst_d|OP2|Dout\(0));

\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);
\recop|b2v_inst_d|OP1|ALT_INV_Dout\(1) <= NOT \recop|b2v_inst_d|OP1|Dout\(1);
\recop|b2v_inst_d|OP2|ALT_INV_Dout\(12) <= NOT \recop|b2v_inst_d|OP2|Dout\(12);
\recop|b2v_inst_d|OP2|ALT_INV_Dout\(11) <= NOT \recop|b2v_inst_d|OP2|Dout\(11);
\recop|b2v_inst_d|OP2|ALT_INV_Dout\(10) <= NOT \recop|b2v_inst_d|OP2|Dout\(10);
\recop|b2v_inst_d|OP2|ALT_INV_Dout\(9) <= NOT \recop|b2v_inst_d|OP2|Dout\(9);
\recop|b2v_inst_d|OP2|ALT_INV_Dout\(8) <= NOT \recop|b2v_inst_d|OP2|Dout\(8);
\recop|b2v_inst_d|OP2|ALT_INV_Dout\(7) <= NOT \recop|b2v_inst_d|OP2|Dout\(7);
\recop|b2v_inst_d|OP2|ALT_INV_Dout\(6) <= NOT \recop|b2v_inst_d|OP2|Dout\(6);
\recop|b2v_inst_d|OP2|ALT_INV_Dout\(5) <= NOT \recop|b2v_inst_d|OP2|Dout\(5);
\recop|b2v_inst_d|OP2|ALT_INV_Dout\(4) <= NOT \recop|b2v_inst_d|OP2|Dout\(4);
\recop|b2v_inst_d|OP2|ALT_INV_Dout\(3) <= NOT \recop|b2v_inst_d|OP2|Dout\(3);
\recop|b2v_inst_d|OP2|ALT_INV_Dout\(2) <= NOT \recop|b2v_inst_d|OP2|Dout\(2);
\recop|b2v_inst_d|OP2|ALT_INV_Dout\(1) <= NOT \recop|b2v_inst_d|OP2|Dout\(1);
\recop|b2v_inst_d|OP2|ALT_INV_Dout\(0) <= NOT \recop|b2v_inst_d|OP2|Dout\(0);
\recop|b2v_inst_d|OP1|ALT_INV_Dout\(0) <= NOT \recop|b2v_inst_d|OP1|Dout\(0);
\recop|b2v_inst_d|OP2|ALT_INV_Dout\(13) <= NOT \recop|b2v_inst_d|OP2|Dout\(13);
\recop|b2v_inst_d|OP2|ALT_INV_Dout\(14) <= NOT \recop|b2v_inst_d|OP2|Dout\(14);
\recop|b2v_inst_d|OP2|ALT_INV_Dout\(15) <= NOT \recop|b2v_inst_d|OP2|Dout\(15);
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst1|ALT_INV_RZ\(3) <= NOT \recop|b2v_inst_d|inst1|RZ\(3);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~3_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~3_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst1|ALT_INV_RZ\(1) <= NOT \recop|b2v_inst_d|inst1|RZ\(1);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~3_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst1|ALT_INV_RZ\(0) <= NOT \recop|b2v_inst_d|inst1|RZ\(0);
\recop|b2v_inst|ALT_INV_Mux22~11_combout\ <= NOT \recop|b2v_inst|Mux22~11_combout\;
\recop|b2v_inst|ALT_INV_Mux22~10_combout\ <= NOT \recop|b2v_inst|Mux22~10_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux0~5_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux0~5_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux0~4_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux0~4_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux0~3_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux0~3_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux0~2_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux0~2_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux0~1_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux0~1_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux4~1_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux4~1_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux0~0_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux0~0_combout\;
\recop|b2v_inst|ALT_INV_RFInputSel[2]~0_combout\ <= NOT \recop|b2v_inst|RFInputSel[2]~0_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux4~0_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux4~0_combout\;
\recop|b2v_inst|ALT_INV_Mux19~0_combout\ <= NOT \recop|b2v_inst|Mux19~0_combout\;
\recop|b2v_inst|ALT_INV_Mux21~0_combout\ <= NOT \recop|b2v_inst|Mux21~0_combout\;
\recop|b2v_inst|ALT_INV_Mux22~9_combout\ <= NOT \recop|b2v_inst|Mux22~9_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux5~0_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux5~0_combout\;
\recop|b2v_inst|ALT_INV_Mux20~1_combout\ <= NOT \recop|b2v_inst|Mux20~1_combout\;
\recop|b2v_inst|ALT_INV_Mux20~0_combout\ <= NOT \recop|b2v_inst|Mux20~0_combout\;
\recop|b2v_inst|ALT_INV_currentState.Writeback~q\ <= NOT \recop|b2v_inst|currentState.Writeback~q\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux0~1_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux0~1_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux0~0_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux0~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_prev_result\(15) <= NOT \recop|b2v_inst_d|instALU|prev_result\(15);
\recop|b2v_inst_d|instALU|ALT_INV_Mux14~3_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux14~3_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux14~2_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux14~2_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux14~1_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux14~1_combout\;
\recop|b2v_inst|ALT_INV_Mux14~0_combout\ <= NOT \recop|b2v_inst|Mux14~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux14~0_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux14~0_combout\;
\recop|b2v_inst|ALT_INV_Mux13~2_combout\ <= NOT \recop|b2v_inst|Mux13~2_combout\;
\recop|b2v_inst|ALT_INV_Mux13~1_combout\ <= NOT \recop|b2v_inst|Mux13~1_combout\;
\recop|b2v_inst|ALT_INV_Mux13~0_combout\ <= NOT \recop|b2v_inst|Mux13~0_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~4_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~4_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~3_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~3_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0_combout\;
\recop|b2v_inst|ALT_INV_currentState.FetchLower~q\ <= NOT \recop|b2v_inst|currentState.FetchLower~q\;
\recop|b2v_inst_d|inst1|ALT_INV_Func\(12) <= NOT \recop|b2v_inst_d|inst1|Func\(12);
\recop|b2v_inst_d|inst10|ALT_INV_Mux32~17_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux32~17_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(12) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(12);
\recop|b2v_inst_d|inst10|ALT_INV_Mux16~17_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux16~17_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(12) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(12);
\recop|b2v_inst_d|inst1|ALT_INV_Func\(11) <= NOT \recop|b2v_inst_d|inst1|Func\(11);
\recop|b2v_inst_d|inst10|ALT_INV_Mux32~16_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux32~16_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(13) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(13);
\recop|b2v_inst_d|inst10|ALT_INV_Mux16~16_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux16~16_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(13) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(13);
\recop|b2v_inst_d|inst1|ALT_INV_Func\(10) <= NOT \recop|b2v_inst_d|inst1|Func\(10);
\recop|b2v_inst_d|inst10|ALT_INV_Mux32~15_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux32~15_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(14) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(14);
\recop|b2v_inst_d|inst10|ALT_INV_Mux16~15_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux16~15_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(14) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(14);
\recop|b2v_inst_d|inst1|ALT_INV_Func\(9) <= NOT \recop|b2v_inst_d|inst1|Func\(9);
\recop|b2v_inst_d|inst10|ALT_INV_Mux32~14_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux32~14_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(15) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(15);
\recop|b2v_inst_d|inst10|ALT_INV_Mux16~14_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux16~14_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(15) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(15);
\recop|b2v_inst_d|inst1|ALT_INV_Func\(8) <= NOT \recop|b2v_inst_d|inst1|Func\(8);
\recop|b2v_inst_d|inst10|ALT_INV_Mux32~13_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux32~13_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(16) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(16);
\recop|b2v_inst_d|inst10|ALT_INV_Mux16~13_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux16~13_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(16) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(16);
\recop|b2v_inst_d|inst1|ALT_INV_Func\(7) <= NOT \recop|b2v_inst_d|inst1|Func\(7);
\recop|b2v_inst_d|inst10|ALT_INV_Mux32~12_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux32~12_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(17) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(17);
\recop|b2v_inst_d|inst10|ALT_INV_Mux16~12_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux16~12_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(17) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(17);
\recop|b2v_inst_d|inst1|ALT_INV_Func\(6) <= NOT \recop|b2v_inst_d|inst1|Func\(6);
\recop|b2v_inst_d|inst10|ALT_INV_Mux32~11_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux32~11_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(18) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(18);
\recop|b2v_inst_d|inst10|ALT_INV_Mux16~11_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux16~11_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(18) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(18);
\recop|b2v_inst_d|inst1|ALT_INV_Func\(5) <= NOT \recop|b2v_inst_d|inst1|Func\(5);
\recop|b2v_inst_d|inst10|ALT_INV_Mux32~10_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux32~10_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(19) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(19);
\recop|b2v_inst_d|inst10|ALT_INV_Mux16~10_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux16~10_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(19) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(19);
\recop|b2v_inst_d|inst1|ALT_INV_Func\(4) <= NOT \recop|b2v_inst_d|inst1|Func\(4);
\recop|b2v_inst_d|inst10|ALT_INV_Mux32~9_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux32~9_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(20) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(20);
\recop|b2v_inst_d|inst10|ALT_INV_Mux16~9_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux16~9_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(20) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(20);
\recop|b2v_inst_d|inst1|ALT_INV_Func\(3) <= NOT \recop|b2v_inst_d|inst1|Func\(3);
\recop|b2v_inst_d|inst10|ALT_INV_Mux32~8_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux32~8_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(21) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(21);
\recop|b2v_inst_d|inst10|ALT_INV_Mux16~8_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux16~8_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(21) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(21);
\recop|b2v_inst_d|inst1|ALT_INV_Func\(2) <= NOT \recop|b2v_inst_d|inst1|Func\(2);
\recop|b2v_inst_d|inst10|ALT_INV_Mux32~7_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux32~7_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(22) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(22);
\recop|b2v_inst_d|inst10|ALT_INV_Mux16~7_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux16~7_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(22) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(22);
\recop|b2v_inst_d|inst1|ALT_INV_Func\(1) <= NOT \recop|b2v_inst_d|inst1|Func\(1);
\recop|b2v_inst_d|inst10|ALT_INV_Mux32~6_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux32~6_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(23) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(23);
\recop|b2v_inst_d|inst10|ALT_INV_Mux16~6_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux16~6_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(23) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(23);
\recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~1_combout\ <= NOT \recop|b2v_inst_d|OP1|Dout[2]~1_combout\;
\recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~0_combout\ <= NOT \recop|b2v_inst_d|OP1|Dout[2]~0_combout\;
\recop|b2v_inst|ALT_INV_Mux6~3_combout\ <= NOT \recop|b2v_inst|Mux6~3_combout\;
\recop|b2v_inst|ALT_INV_Mux6~2_combout\ <= NOT \recop|b2v_inst|Mux6~2_combout\;
\recop|b2v_inst|ALT_INV_Mux6~1_combout\ <= NOT \recop|b2v_inst|Mux6~1_combout\;
\recop|b2v_inst|ALT_INV_Mux6~0_combout\ <= NOT \recop|b2v_inst|Mux6~0_combout\;
\recop|b2v_inst|ALT_INV_Mux7~0_combout\ <= NOT \recop|b2v_inst|Mux7~0_combout\;
\recop|b2v_inst|ALT_INV_Mux22~8_combout\ <= NOT \recop|b2v_inst|Mux22~8_combout\;
\recop|b2v_inst|ALT_INV_Mux22~7_combout\ <= NOT \recop|b2v_inst|Mux22~7_combout\;
\recop|b2v_inst|ALT_INV_Mux22~6_combout\ <= NOT \recop|b2v_inst|Mux22~6_combout\;
\recop|b2v_inst|ALT_INV_Mux22~5_combout\ <= NOT \recop|b2v_inst|Mux22~5_combout\;
\recop|b2v_inst|ALT_INV_Mux5~1_combout\ <= NOT \recop|b2v_inst|Mux5~1_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux16~5_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux16~5_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(24) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(24);
\recop|b2v_inst_d|inst1|ALT_INV_Func\(0) <= NOT \recop|b2v_inst_d|inst1|Func\(0);
\recop|b2v_inst_d|inst10|ALT_INV_Mux32~5_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux32~5_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(24) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(24);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~4_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~4_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~3_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~3_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~4_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~4_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~3_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~3_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~4_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~4_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~3_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~0_combout\;
\recop|b2v_inst|ALT_INV_currentState.FetchUpper~q\ <= NOT \recop|b2v_inst|currentState.FetchUpper~q\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~3_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3) <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2);
\recop|b2v_inst_d|inst1|ALT_INV_Func\(13) <= NOT \recop|b2v_inst_d|inst1|Func\(13);
\recop|b2v_inst_d|inst10|ALT_INV_Mux32~4_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux32~4_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(11) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(11);
\recop|b2v_inst_d|inst10|ALT_INV_Mux16~4_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux16~4_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(11) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(11);
\recop|b2v_inst_d|inst1|ALT_INV_Func\(14) <= NOT \recop|b2v_inst_d|inst1|Func\(14);
\recop|b2v_inst_d|inst10|ALT_INV_Mux32~3_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux32~3_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(10) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(10);
\recop|b2v_inst_d|inst10|ALT_INV_Mux16~3_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux16~3_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(10) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(10);
\recop|b2v_inst|ALT_INV_Mux22~4_combout\ <= NOT \recop|b2v_inst|Mux22~4_combout\;
\recop|b2v_inst_d|inst1|ALT_INV_Func\(15) <= NOT \recop|b2v_inst_d|inst1|Func\(15);
\recop|b2v_inst_d|inst10|ALT_INV_Mux32~2_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux32~2_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux32~1_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux32~1_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(8) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(8);
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(7) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(7);
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(6) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(6);
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(5) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(5);
\recop|b2v_inst_d|inst10|ALT_INV_Mux32~0_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux32~0_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(4) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(4);
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(3) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(3);
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(2) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(2);
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(1) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(1);
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(0) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(0);
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(9) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(9);
\recop|b2v_inst|ALT_INV_Mux9~0_combout\ <= NOT \recop|b2v_inst|Mux9~0_combout\;
\recop|b2v_inst|ALT_INV_Mux22~3_combout\ <= NOT \recop|b2v_inst|Mux22~3_combout\;
\recop|b2v_inst|ALT_INV_Mux5~0_combout\ <= NOT \recop|b2v_inst|Mux5~0_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux16~2_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux16~2_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux16~1_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux16~1_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(8) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(8);
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(7) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(7);
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(6) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(6);
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(5) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(5);
\recop|b2v_inst_d|inst10|ALT_INV_Mux16~0_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux16~0_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(4) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(4);
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(3) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(3);
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(2) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(2);
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(1) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(1);
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(0) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(0);
\recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(9) <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(9);
\recop|b2v_inst|ALT_INV_Mux8~0_combout\ <= NOT \recop|b2v_inst|Mux8~0_combout\;
\recop|b2v_inst|ALT_INV_Mux22~2_combout\ <= NOT \recop|b2v_inst|Mux22~2_combout\;
\recop|b2v_inst|ALT_INV_Mux22~1_combout\ <= NOT \recop|b2v_inst|Mux22~1_combout\;
\recop|b2v_inst|ALT_INV_Mux22~0_combout\ <= NOT \recop|b2v_inst|Mux22~0_combout\;
\recop|b2v_inst_d|inst1|ALT_INV_AM\(0) <= NOT \recop|b2v_inst_d|inst1|AM\(0);
\recop|b2v_inst_d|inst1|ALT_INV_AM\(1) <= NOT \recop|b2v_inst_d|inst1|AM\(1);
\recop|b2v_inst|ALT_INV_currentState.Decode~q\ <= NOT \recop|b2v_inst|currentState.Decode~q\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|ALT_INV_w_anode840w[3]~0_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|ALT_INV_w_anode860w[3]~0_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|ALT_INV_w_anode900w[3]~0_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|ALT_INV_w_anode880w[3]~0_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|ALT_INV_w_anode890w[3]~0_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout\;
\recop|b2v_inst|ALT_INV_Mux15~1_combout\ <= NOT \recop|b2v_inst|Mux15~1_combout\;
\recop|b2v_inst|ALT_INV_Mux15~0_combout\ <= NOT \recop|b2v_inst|Mux15~0_combout\;
\recop|b2v_inst_d|inst1|ALT_INV_OP\(2) <= NOT \recop|b2v_inst_d|inst1|OP\(2);
\recop|b2v_inst_d|inst1|ALT_INV_OP\(3) <= NOT \recop|b2v_inst_d|inst1|OP\(3);
\recop|b2v_inst_d|inst1|ALT_INV_OP\(4) <= NOT \recop|b2v_inst_d|inst1|OP\(4);
\recop|b2v_inst_d|inst1|ALT_INV_OP\(0) <= NOT \recop|b2v_inst_d|inst1|OP\(0);
\recop|b2v_inst_d|inst1|ALT_INV_OP\(1) <= NOT \recop|b2v_inst_d|inst1|OP\(1);
\recop|b2v_inst|ALT_INV_currentState.Execute~q\ <= NOT \recop|b2v_inst|currentState.Execute~q\;
\recop|b2v_inst_d|inst1|ALT_INV_OP\(5) <= NOT \recop|b2v_inst_d|inst1|OP\(5);
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1);
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0);
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2);
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w10_n0_mux_dataout~4_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~4_combout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76~portadataout\;
\recop|b2v_inst_d|instALU|ALT_INV_Add0~61_sumout\ <= NOT \recop|b2v_inst_d|instALU|Add0~61_sumout\;
\recop|b2v_inst_d|OP1|ALT_INV_Dout\(12) <= NOT \recop|b2v_inst_d|OP1|Dout\(12);
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75~portadataout\;
\recop|b2v_inst_d|instALU|ALT_INV_Add0~57_sumout\ <= NOT \recop|b2v_inst_d|instALU|Add0~57_sumout\;
\recop|b2v_inst_d|OP1|ALT_INV_Dout\(11) <= NOT \recop|b2v_inst_d|OP1|Dout\(11);
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w10_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Add0~53_sumout\ <= NOT \recop|b2v_inst_d|instALU|Add0~53_sumout\;
\recop|b2v_inst_d|OP1|ALT_INV_Dout\(10) <= NOT \recop|b2v_inst_d|OP1|Dout\(10);
\recop|b2v_inst_d|instALU|ALT_INV_Add0~49_sumout\ <= NOT \recop|b2v_inst_d|instALU|Add0~49_sumout\;
\recop|b2v_inst_d|instALU|ALT_INV_Add0~45_sumout\ <= NOT \recop|b2v_inst_d|instALU|Add0~45_sumout\;
\recop|b2v_inst_d|instALU|ALT_INV_Add0~41_sumout\ <= NOT \recop|b2v_inst_d|instALU|Add0~41_sumout\;
\recop|b2v_inst_d|instALU|ALT_INV_Add0~37_sumout\ <= NOT \recop|b2v_inst_d|instALU|Add0~37_sumout\;
\recop|b2v_inst_d|instALU|ALT_INV_Add0~33_sumout\ <= NOT \recop|b2v_inst_d|instALU|Add0~33_sumout\;
\recop|b2v_inst_d|instALU|ALT_INV_Add0~29_sumout\ <= NOT \recop|b2v_inst_d|instALU|Add0~29_sumout\;
\recop|b2v_inst_d|instALU|ALT_INV_Add0~25_sumout\ <= NOT \recop|b2v_inst_d|instALU|Add0~25_sumout\;
\recop|b2v_inst_d|instALU|ALT_INV_Add0~21_sumout\ <= NOT \recop|b2v_inst_d|instALU|Add0~21_sumout\;
\recop|b2v_inst_d|instALU|ALT_INV_Add0~17_sumout\ <= NOT \recop|b2v_inst_d|instALU|Add0~17_sumout\;
\recop|b2v_inst_d|instALU|ALT_INV_Add0~13_sumout\ <= NOT \recop|b2v_inst_d|instALU|Add0~13_sumout\;
\recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(11) <= NOT \recop|b2v_inst_d|inst2|programCounterOut\(11);
\recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(10) <= NOT \recop|b2v_inst_d|inst2|programCounterOut\(10);
\recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(14) <= NOT \recop|b2v_inst_d|inst2|programCounterOut\(14);
\recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(13) <= NOT \recop|b2v_inst_d|inst2|programCounterOut\(13);
\recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(12) <= NOT \recop|b2v_inst_d|inst2|programCounterOut\(12);
\recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(15) <= NOT \recop|b2v_inst_d|inst2|programCounterOut\(15);
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77~portadataout\;
\recop|b2v_inst_d|instALU|ALT_INV_Add0~9_sumout\ <= NOT \recop|b2v_inst_d|instALU|Add0~9_sumout\;
\recop|b2v_inst_d|OP1|ALT_INV_Dout\(13) <= NOT \recop|b2v_inst_d|OP1|Dout\(13);
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78~portadataout\;
\recop|b2v_inst_d|instALU|ALT_INV_Add0~5_sumout\ <= NOT \recop|b2v_inst_d|instALU|Add0~5_sumout\;
\recop|b2v_inst_d|OP1|ALT_INV_Dout\(14) <= NOT \recop|b2v_inst_d|OP1|Dout\(14);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a247\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a247\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a246~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a231\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a231\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a230~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a215\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a215\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a214~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a199\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a199\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a198~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a183\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a183\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a182~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a167\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a167\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a166~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a151\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a151\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a150~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a135\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a135\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a134~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a119\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a119\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a103\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a103\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a87\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a87\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a71\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a71\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a55\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a55\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a39\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a39\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a23\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a23\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a7\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a245\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a245\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a244~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a229\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a229\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a228~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a213\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a213\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a212~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a197\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a197\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a196~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a181\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a181\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a180~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a165\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a165\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a164~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a149\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a149\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a148~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a133\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a133\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a132~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a117\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a117\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a101\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a101\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a85\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a85\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a69\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a69\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a53\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a53\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a37\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a37\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a21\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a21\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a5\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a5\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a243\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a243\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a242~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a227\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a227\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a226~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a211\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a211\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a210~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a195\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a195\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a194~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a179\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a179\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a178~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a163\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a163\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a162~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a147\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a147\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a146~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a131\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a131\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a130~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a115\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a115\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a99\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a99\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a83\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a83\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a67\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a67\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a51\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a51\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a35\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a35\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a19\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a19\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a3\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a3\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a241\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a241\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a240~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a225\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a225\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a224~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a209\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a209\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a208~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a193\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a193\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a192~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a177\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a177\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a176~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a161\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a161\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a160~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a145\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a145\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a144~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a129\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a129\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a128~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a113\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a113\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a97\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a97\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a81\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a81\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a65\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a65\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a49\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a49\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a33\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a33\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a17\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a17\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a1\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a1\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95~portadataout\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79~portadataout\;
\recop|b2v_inst_d|instALU|ALT_INV_Add0~1_sumout\ <= NOT \recop|b2v_inst_d|instALU|Add0~1_sumout\;
\recop|b2v_inst_d|OP1|ALT_INV_Dout\(15) <= NOT \recop|b2v_inst_d|OP1|Dout\(15);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a255\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a255\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a254~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a239\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a239\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a238~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a223\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a223\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a222~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a207\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a207\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a206~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a191\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a191\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a190~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a175\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a175\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a174~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a159\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a159\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a158~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a143\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a143\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a142~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a127\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a127\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a111\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a111\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a110~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a95\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a95\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a79\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a79\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a78~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a63\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a63\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a47\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a47\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a31\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a31\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a15\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a15\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(9) <= NOT \recop|b2v_inst_d|inst2|programCounterOut\(9);
\recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(8) <= NOT \recop|b2v_inst_d|inst2|programCounterOut\(8);
\recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(7) <= NOT \recop|b2v_inst_d|inst2|programCounterOut\(7);
\recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(6) <= NOT \recop|b2v_inst_d|inst2|programCounterOut\(6);
\recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(5) <= NOT \recop|b2v_inst_d|inst2|programCounterOut\(5);
\recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(4) <= NOT \recop|b2v_inst_d|inst2|programCounterOut\(4);
\recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(3) <= NOT \recop|b2v_inst_d|inst2|programCounterOut\(3);
\recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(2) <= NOT \recop|b2v_inst_d|inst2|programCounterOut\(2);
\recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(1) <= NOT \recop|b2v_inst_d|inst2|programCounterOut\(1);
\recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(0) <= NOT \recop|b2v_inst_d|inst2|programCounterOut\(0);
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a251\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a251\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a250~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a187\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a187\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a186~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a123\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a123\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a59\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a59\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a235\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a235\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a234~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a171\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a171\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a170~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a107\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a107\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a43\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a43\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a219\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a219\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a218~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a155\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a155\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a154~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a91\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a91\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a27\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a27\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a203\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a203\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a202~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a139\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a139\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a138~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a75\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a75\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a11\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a11\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a252\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a252\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a248~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a236\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a236\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a232~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a220\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a220\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a216~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a204\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a204\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a200~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a188\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a188\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a184~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a172\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a172\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a168~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a156\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a156\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a152~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a140\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a140\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a136~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a124\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a124\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a108\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a108\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a92\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a92\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a76\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a76\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a60\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a60\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a44\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a44\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a28\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a28\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a12\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a12\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a253\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a253\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a249~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a237\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a237\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a233~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a221\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a221\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a217~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a205\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a205\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a201~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a189\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a189\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a185~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a173\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a173\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a169~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a157\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a157\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a153~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a141\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a141\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a137~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a125\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a125\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a109\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a109\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a93\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a93\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a77\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a77\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a61\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a61\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a45\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a45\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a29\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a13\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a13\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a1\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a1\;
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a2\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a2\;
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a3\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a3\;
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a4\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a4\;
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a5\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a5\;
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a6\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a6\;
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a7\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a7\;
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a8\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a8\;
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a9\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a9\;
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a10\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a10\;
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a11\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a11\;
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a12\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a12\;
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a13\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a13\;
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a14\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a14\;
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a15\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a15\;
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0~portbdataout\;
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a1\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a1\;
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a2\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a2\;
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a3\;
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a4\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a4\;
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a5\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a5\;
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a6\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a6\;
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a7\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a7\;
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a8\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a8\;
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a9\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a9\;
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a10\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a10\;
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a11\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a11\;
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a12\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a12\;
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a13\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a13\;
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a14\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a14\;
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a15\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a15\;
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0~portbdataout\;
\recop|b2v_inst_d|OP1|ALT_INV_Dout\(9) <= NOT \recop|b2v_inst_d|OP1|Dout\(9);
\recop|b2v_inst_d|OP1|ALT_INV_Dout\(8) <= NOT \recop|b2v_inst_d|OP1|Dout\(8);
\recop|b2v_inst_d|OP1|ALT_INV_Dout\(7) <= NOT \recop|b2v_inst_d|OP1|Dout\(7);
\recop|b2v_inst_d|OP1|ALT_INV_Dout\(6) <= NOT \recop|b2v_inst_d|OP1|Dout\(6);
\recop|b2v_inst_d|OP1|ALT_INV_Dout\(5) <= NOT \recop|b2v_inst_d|OP1|Dout\(5);
\recop|b2v_inst_d|OP1|ALT_INV_Dout\(4) <= NOT \recop|b2v_inst_d|OP1|Dout\(4);
\recop|b2v_inst_d|OP1|ALT_INV_Dout\(3) <= NOT \recop|b2v_inst_d|OP1|Dout\(3);
\recop|b2v_inst_d|OP1|ALT_INV_Dout\(2) <= NOT \recop|b2v_inst_d|OP1|Dout\(2);
\recop|b2v_inst|ALT_INV_currentState.Writeback~DUPLICATE_q\ <= NOT \recop|b2v_inst|currentState.Writeback~DUPLICATE_q\;
\recop|b2v_inst_d|inst1|ALT_INV_OP[2]~DUPLICATE_q\ <= NOT \recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\;
\recop|b2v_inst_d|inst1|ALT_INV_OP[0]~DUPLICATE_q\ <= NOT \recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\;
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\ <= NOT \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\;
\recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[14]~DUPLICATE_q\ <= NOT \recop|b2v_inst_d|inst2|programCounterOut[14]~DUPLICATE_q\;
\recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[13]~DUPLICATE_q\ <= NOT \recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE_q\;
\recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[4]~DUPLICATE_q\ <= NOT \recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\;
\recop|b2v_inst_d|OP2|ALT_INV_Dout[12]~DUPLICATE_q\ <= NOT \recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\;
\ALT_INV_CLOCK_50~inputCLKENA0_outclk\ <= NOT \CLOCK_50~inputCLKENA0_outclk\;
\recop|b2v_inst_d|instALU|ALT_INV_Equal0~0_combout\ <= NOT \recop|b2v_inst_d|instALU|Equal0~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_z_flag~5_combout\ <= NOT \recop|b2v_inst_d|instALU|z_flag~5_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_z_flag~4_combout\ <= NOT \recop|b2v_inst_d|instALU|z_flag~4_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_z_flag~3_combout\ <= NOT \recop|b2v_inst_d|instALU|z_flag~3_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_z_flag~2_combout\ <= NOT \recop|b2v_inst_d|instALU|z_flag~2_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_z_flag~1_combout\ <= NOT \recop|b2v_inst_d|instALU|z_flag~1_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_z_flag~0_combout\ <= NOT \recop|b2v_inst_d|instALU|z_flag~0_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux3~2_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux3~2_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux3~1_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux3~1_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux3~0_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux3~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux3~1_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux3~1_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux3~0_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux3~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_prev_result\(12) <= NOT \recop|b2v_inst_d|instALU|prev_result\(12);
\recop|b2v_inst_d|inst10|ALT_INV_Mux4~4_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux4~4_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux4~3_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux4~3_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux4~2_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux4~2_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux4~1_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux4~1_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux4~0_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux4~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_prev_result\(11) <= NOT \recop|b2v_inst_d|instALU|prev_result\(11);
\recop|b2v_inst_d|inst10|ALT_INV_Mux5~1_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux5~1_combout\;
\recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\(10) <= NOT \recop|b2v_inst_d|instOtherRegisters|sip_r\(10);
\recop|b2v_inst_d|instALU|ALT_INV_Mux5~1_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux5~1_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux5~0_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux5~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_prev_result\(10) <= NOT \recop|b2v_inst_d|instALU|prev_result\(10);
\recop|b2v_inst|ALT_INV_RFInputSel[0]~1_combout\ <= NOT \recop|b2v_inst|RFInputSel[0]~1_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux6~1_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux6~1_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux6~0_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux6~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_prev_result\(9) <= NOT \recop|b2v_inst_d|instALU|prev_result\(9);
\recop|b2v_inst_d|inst10|ALT_INV_Mux6~1_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux6~1_combout\;
\recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\(9) <= NOT \recop|b2v_inst_d|instOtherRegisters|sip_r\(9);
\recop|b2v_inst_d|inst10|ALT_INV_Mux6~0_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux6~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux7~1_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux7~1_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux7~0_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux7~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_prev_result\(8) <= NOT \recop|b2v_inst_d|instALU|prev_result\(8);
\recop|b2v_inst_d|inst10|ALT_INV_Mux7~1_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux7~1_combout\;
\recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\(8) <= NOT \recop|b2v_inst_d|instOtherRegisters|sip_r\(8);
\recop|b2v_inst_d|inst10|ALT_INV_Mux7~0_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux7~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux8~1_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux8~1_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux8~0_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux8~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_prev_result\(7) <= NOT \recop|b2v_inst_d|instALU|prev_result\(7);
\recop|b2v_inst_d|inst10|ALT_INV_Mux8~1_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux8~1_combout\;
\recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\(7) <= NOT \recop|b2v_inst_d|instOtherRegisters|sip_r\(7);
\recop|b2v_inst_d|inst10|ALT_INV_Mux8~0_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux8~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux9~1_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux9~1_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux9~0_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux9~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_prev_result\(6) <= NOT \recop|b2v_inst_d|instALU|prev_result\(6);
\recop|b2v_inst_d|inst10|ALT_INV_Mux9~1_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux9~1_combout\;
\recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\(6) <= NOT \recop|b2v_inst_d|instOtherRegisters|sip_r\(6);
\recop|b2v_inst_d|inst10|ALT_INV_Mux9~0_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux9~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux10~1_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux10~1_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux10~0_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux10~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_prev_result\(5) <= NOT \recop|b2v_inst_d|instALU|prev_result\(5);
\recop|b2v_inst_d|inst10|ALT_INV_Mux10~1_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux10~1_combout\;
\recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\(5) <= NOT \recop|b2v_inst_d|instOtherRegisters|sip_r\(5);
\recop|b2v_inst_d|inst10|ALT_INV_Mux10~0_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux10~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux11~1_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux11~1_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux11~0_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux11~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_prev_result\(4) <= NOT \recop|b2v_inst_d|instALU|prev_result\(4);
\recop|b2v_inst_d|inst10|ALT_INV_Mux11~1_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux11~1_combout\;
\recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\(4) <= NOT \recop|b2v_inst_d|instOtherRegisters|sip_r\(4);
\recop|b2v_inst_d|inst10|ALT_INV_Mux11~0_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux11~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux12~1_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux12~1_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux12~0_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux12~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_prev_result\(3) <= NOT \recop|b2v_inst_d|instALU|prev_result\(3);
\recop|b2v_inst_d|inst10|ALT_INV_Mux12~1_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux12~1_combout\;
\recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\(3) <= NOT \recop|b2v_inst_d|instOtherRegisters|sip_r\(3);
\recop|b2v_inst_d|inst10|ALT_INV_Mux12~0_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux12~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux13~1_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux13~1_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux13~0_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux13~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_prev_result\(2) <= NOT \recop|b2v_inst_d|instALU|prev_result\(2);
\recop|b2v_inst_d|inst10|ALT_INV_Mux13~1_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux13~1_combout\;
\recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\(2) <= NOT \recop|b2v_inst_d|instOtherRegisters|sip_r\(2);
\recop|b2v_inst_d|inst10|ALT_INV_Mux13~0_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux13~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux14~5_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux14~5_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux14~4_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux14~4_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_prev_result\(1) <= NOT \recop|b2v_inst_d|instALU|prev_result\(1);
\recop|b2v_inst_d|inst10|ALT_INV_Mux14~1_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux14~1_combout\;
\recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\(1) <= NOT \recop|b2v_inst_d|instOtherRegisters|sip_r\(1);
\recop|b2v_inst_d|inst10|ALT_INV_Mux14~0_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux14~0_combout\;
\recop|b2v_inst|ALT_INV_Selector3~0_combout\ <= NOT \recop|b2v_inst|Selector3~0_combout\;
\recop|b2v_inst|ALT_INV_Selector1~1_combout\ <= NOT \recop|b2v_inst|Selector1~1_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_z_flag~q\ <= NOT \recop|b2v_inst_d|instALU|z_flag~q\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux15~4_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux15~4_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux15~1_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux15~1_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux15~0_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux15~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_prev_result\(0) <= NOT \recop|b2v_inst_d|instALU|prev_result\(0);
\recop|b2v_inst_d|inst10|ALT_INV_Mux15~3_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux15~3_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux15~2_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux15~2_combout\;
\recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\(0) <= NOT \recop|b2v_inst_d|instOtherRegisters|sip_r\(0);
\recop|b2v_inst_d|inst10|ALT_INV_Mux15~1_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux15~1_combout\;
\recop|b2v_inst|ALT_INV_Mux20~2_combout\ <= NOT \recop|b2v_inst|Mux20~2_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux15~0_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux15~0_combout\;
\recop|b2v_inst|ALT_INV_currentState.IDLE~q\ <= NOT \recop|b2v_inst|currentState.IDLE~q\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux2~2_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux2~2_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux2~1_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux2~1_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux2~0_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux2~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux2~1_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux2~1_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux2~0_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux2~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_prev_result\(13) <= NOT \recop|b2v_inst_d|instALU|prev_result\(13);
\recop|b2v_inst_d|inst10|ALT_INV_Mux1~2_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux1~2_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux1~1_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux1~1_combout\;
\recop|b2v_inst_d|inst10|ALT_INV_Mux1~0_combout\ <= NOT \recop|b2v_inst_d|inst10|Mux1~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux1~1_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux1~1_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_Mux1~0_combout\ <= NOT \recop|b2v_inst_d|instALU|Mux1~0_combout\;
\recop|b2v_inst_d|instALU|ALT_INV_prev_result\(14) <= NOT \recop|b2v_inst_d|instALU|prev_result\(14);
\recop|b2v_inst|ALT_INV_Selector1~0_combout\ <= NOT \recop|b2v_inst|Selector1~0_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~3_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~3_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~3_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~3_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~2_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~1_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~0_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\;
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~3_combout\ <= NOT \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\;

-- Location: IOOBUF_X52_Y0_N2
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X52_Y0_N19
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X60_Y0_N2
\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X80_Y0_N2
\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X60_Y0_N19
\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X80_Y0_N19
\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X84_Y0_N2
\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X89_Y6_N5
\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X89_Y8_N5
\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X89_Y6_N22
\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X89_Y8_N39
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X89_Y11_N79
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X89_Y11_N96
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X89_Y4_N79
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X89_Y13_N56
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X89_Y13_N39
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X89_Y4_N96
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X89_Y6_N39
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X89_Y6_N56
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X89_Y16_N39
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X89_Y16_N56
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X89_Y15_N39
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X89_Y15_N56
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y8_N56
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X89_Y9_N22
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X89_Y23_N39
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X89_Y23_N56
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X89_Y20_N79
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X89_Y25_N39
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X89_Y20_N96
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X89_Y25_N56
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X89_Y16_N5
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X89_Y16_N22
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X89_Y4_N45
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X89_Y4_N62
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X89_Y21_N39
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X89_Y11_N62
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X89_Y9_N5
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X89_Y11_N45
\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X89_Y13_N5
\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X89_Y13_N22
\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X89_Y8_N22
\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X89_Y15_N22
\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X89_Y15_N5
\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X89_Y20_N45
\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X89_Y20_N62
\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X89_Y21_N56
\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X89_Y25_N22
\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X89_Y23_N22
\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X89_Y9_N56
\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X89_Y23_N5
\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X89_Y9_N39
\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G6
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: LABCELL_X43_Y18_N0
\recop|b2v_inst_d|inst9|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst9|Add0~1_sumout\ = SUM(( \recop|b2v_inst_d|inst2|programCounterOut\(0) ) + ( VCC ) + ( !VCC ))
-- \recop|b2v_inst_d|inst9|Add0~2\ = CARRY(( \recop|b2v_inst_d|inst2|programCounterOut\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(0),
	cin => GND,
	sumout => \recop|b2v_inst_d|inst9|Add0~1_sumout\,
	cout => \recop|b2v_inst_d|inst9|Add0~2\);

-- Location: LABCELL_X40_Y22_N36
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout\ = \recop|b2v_inst_d|inst2|programCounterOut\(15)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(15),
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout\);

-- Location: FF_X40_Y22_N37
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3));

-- Location: FF_X39_Y31_N32
\recop|b2v_inst|currentState.Execute\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst|currentState.Decode~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst|currentState.Execute~q\);

-- Location: FF_X45_Y21_N22
\recop|b2v_inst|currentState.Writeback\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst|currentState.Execute~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst|currentState.Writeback~q\);

-- Location: LABCELL_X42_Y25_N27
\recop|b2v_inst|currentState.IDLE~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|currentState.IDLE~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \recop|b2v_inst|currentState.IDLE~feeder_combout\);

-- Location: FF_X42_Y25_N28
\recop|b2v_inst|currentState.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst|currentState.IDLE~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst|currentState.IDLE~q\);

-- Location: LABCELL_X42_Y25_N24
\recop|b2v_inst|nextState.FetchUpper\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|nextState.FetchUpper~combout\ = ( \recop|b2v_inst|currentState.IDLE~q\ & ( \recop|b2v_inst|currentState.Writeback~q\ ) ) # ( !\recop|b2v_inst|currentState.IDLE~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst|ALT_INV_currentState.Writeback~q\,
	dataf => \recop|b2v_inst|ALT_INV_currentState.IDLE~q\,
	combout => \recop|b2v_inst|nextState.FetchUpper~combout\);

-- Location: FF_X42_Y25_N26
\recop|b2v_inst|currentState.FetchUpper\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst|nextState.FetchUpper~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst|currentState.FetchUpper~q\);

-- Location: FF_X40_Y29_N38
\recop|b2v_inst|currentState.FetchLower\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst|currentState.FetchUpper~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst|currentState.FetchLower~q\);

-- Location: FF_X40_Y29_N52
\recop|b2v_inst|currentState.Decode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst|currentState.FetchLower~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst|currentState.Decode~q\);

-- Location: LABCELL_X42_Y23_N45
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ = \recop|b2v_inst_d|inst2|programCounterOut\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(12),
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X42_Y23_N46
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: LABCELL_X42_Y22_N33
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\ = ( \recop|b2v_inst_d|inst2|programCounterOut\(15) & ( !\recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE_q\ & ( 
-- (!\recop|b2v_inst_d|inst2|programCounterOut\(14) & !\recop|b2v_inst_d|inst2|programCounterOut\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(14),
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(12),
	datae => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(15),
	dataf => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[13]~DUPLICATE_q\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\);

-- Location: LABCELL_X42_Y23_N9
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3) = ( !\recop|b2v_inst_d|inst2|programCounterOut\(12) & ( (!\recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE_q\ & (!\recop|b2v_inst_d|inst2|programCounterOut\(15) 
-- & !\recop|b2v_inst_d|inst2|programCounterOut[14]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[13]~DUPLICATE_q\,
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(15),
	datad => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[14]~DUPLICATE_q\,
	dataf => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(12),
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3));

-- Location: M10K_X38_Y21_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC141000114B84",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y22_N48
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\ = ( \recop|b2v_inst_d|inst2|programCounterOut\(12) & ( \recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE_q\ & ( 
-- (!\recop|b2v_inst_d|inst2|programCounterOut\(15) & !\recop|b2v_inst_d|inst2|programCounterOut\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(15),
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(14),
	datae => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(12),
	dataf => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[13]~DUPLICATE_q\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\);

-- Location: M10K_X26_Y22_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y23_N24
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\ = ( !\recop|b2v_inst_d|inst2|programCounterOut\(15) & ( (\recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE_q\ & 
-- (!\recop|b2v_inst_d|inst2|programCounterOut\(12) & !\recop|b2v_inst_d|inst2|programCounterOut[14]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[13]~DUPLICATE_q\,
	datab => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(12),
	datad => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[14]~DUPLICATE_q\,
	dataf => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(15),
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\);

-- Location: M10K_X26_Y20_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y21_N51
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\ = ( !\recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE_q\ & ( !\recop|b2v_inst_d|inst2|programCounterOut\(15) & ( 
-- (\recop|b2v_inst_d|inst2|programCounterOut\(12) & !\recop|b2v_inst_d|inst2|programCounterOut\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(12),
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(14),
	datae => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[13]~DUPLICATE_q\,
	dataf => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(15),
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\);

-- Location: M10K_X49_Y21_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y21_N45
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\)))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))))) 
-- ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\);

-- Location: M10K_X38_Y22_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y23_N21
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\ = ( \recop|b2v_inst_d|inst2|programCounterOut[14]~DUPLICATE_q\ & ( !\recop|b2v_inst_d|inst2|programCounterOut\(15) & ( 
-- (\recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE_q\ & !\recop|b2v_inst_d|inst2|programCounterOut\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[13]~DUPLICATE_q\,
	datab => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(12),
	datae => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[14]~DUPLICATE_q\,
	dataf => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(15),
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\);

-- Location: M10K_X38_Y19_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y23_N48
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\ = ( \recop|b2v_inst_d|inst2|programCounterOut[14]~DUPLICATE_q\ & ( !\recop|b2v_inst_d|inst2|programCounterOut\(15) & ( 
-- (\recop|b2v_inst_d|inst2|programCounterOut\(12) & !\recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(12),
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[13]~DUPLICATE_q\,
	datae => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[14]~DUPLICATE_q\,
	dataf => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(15),
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\);

-- Location: M10K_X14_Y23_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y22_N9
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\ = ( !\recop|b2v_inst_d|inst2|programCounterOut\(15) & ( \recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE_q\ & ( 
-- (\recop|b2v_inst_d|inst2|programCounterOut\(14) & \recop|b2v_inst_d|inst2|programCounterOut\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(14),
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(12),
	datae => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(15),
	dataf => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[13]~DUPLICATE_q\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\);

-- Location: M10K_X69_Y23_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y21_N24
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)))) 
-- ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X43_Y21_N30
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\ = ( \recop|b2v_inst_d|inst2|programCounterOut\(14) & ( \recop|b2v_inst_d|inst2|programCounterOut\(15) & ( 
-- (!\recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE_q\ & !\recop|b2v_inst_d|inst2|programCounterOut\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[13]~DUPLICATE_q\,
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(12),
	datae => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(14),
	dataf => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(15),
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\);

-- Location: M10K_X38_Y20_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a196\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y23_N54
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\ = ( \recop|b2v_inst_d|inst2|programCounterOut[14]~DUPLICATE_q\ & ( \recop|b2v_inst_d|inst2|programCounterOut\(15) & ( 
-- (\recop|b2v_inst_d|inst2|programCounterOut\(12) & !\recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(12),
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[13]~DUPLICATE_q\,
	datae => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[14]~DUPLICATE_q\,
	dataf => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(15),
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\);

-- Location: M10K_X49_Y23_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a212\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y22_N24
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\ = ( \recop|b2v_inst_d|inst2|programCounterOut\(12) & ( \recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE_q\ & ( 
-- (\recop|b2v_inst_d|inst2|programCounterOut\(15) & \recop|b2v_inst_d|inst2|programCounterOut\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(15),
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(14),
	datae => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(12),
	dataf => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[13]~DUPLICATE_q\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\);

-- Location: M10K_X14_Y19_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a244\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y23_N27
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\ = ( \recop|b2v_inst_d|inst2|programCounterOut\(15) & ( (\recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE_q\ & 
-- (!\recop|b2v_inst_d|inst2|programCounterOut\(12) & \recop|b2v_inst_d|inst2|programCounterOut[14]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[13]~DUPLICATE_q\,
	datab => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(12),
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[14]~DUPLICATE_q\,
	dataf => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(15),
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\);

-- Location: M10K_X26_Y26_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a228\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y21_N54
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a244~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a228~portadataout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a196~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a212~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a244~portadataout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a228~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a196~portadataout\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a212~portadataout\))))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a244~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a228~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a196~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a212~portadataout\))))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a244~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a228~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a196~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a212~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X43_Y21_N42
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\ = ( \recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE_q\ & ( \recop|b2v_inst_d|inst2|programCounterOut\(15) & ( 
-- (!\recop|b2v_inst_d|inst2|programCounterOut\(14) & \recop|b2v_inst_d|inst2|programCounterOut\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(14),
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(12),
	datae => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[13]~DUPLICATE_q\,
	dataf => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(15),
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\);

-- Location: M10K_X26_Y19_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a180\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y23_N6
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\ = ( \recop|b2v_inst_d|inst2|programCounterOut\(15) & ( (\recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE_q\ & 
-- (!\recop|b2v_inst_d|inst2|programCounterOut\(12) & !\recop|b2v_inst_d|inst2|programCounterOut[14]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[13]~DUPLICATE_q\,
	datab => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(12),
	datad => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[14]~DUPLICATE_q\,
	dataf => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(15),
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\);

-- Location: M10K_X38_Y23_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a164\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y22_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a132\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y23_N15
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\ = ( !\recop|b2v_inst_d|inst2|programCounterOut[14]~DUPLICATE_q\ & ( !\recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE_q\ & ( 
-- (\recop|b2v_inst_d|inst2|programCounterOut\(12) & \recop|b2v_inst_d|inst2|programCounterOut\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(12),
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(15),
	datae => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[14]~DUPLICATE_q\,
	dataf => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[13]~DUPLICATE_q\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\);

-- Location: M10K_X26_Y30_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a148\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y21_N3
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a132~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a148~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a164~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a180~portadataout\))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a132~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a148~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a164~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a180~portadataout\)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a132~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a148~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a164~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a180~portadataout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a132~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a148~portadataout\ & ( (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a164~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a180~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X40_Y21_N51
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\))))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\))))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~0_combout\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~1_combout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~3_combout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~2_combout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\);

-- Location: M10K_X26_Y34_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y34_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y35_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F1111111FC4",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y30_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y34_N48
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\)))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0_combout\);

-- Location: M10K_X41_Y38_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a222\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y34_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a206\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y35_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a254\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y32_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a238\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y34_N57
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a254~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a238~portadataout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a206~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a222~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a254~portadataout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a238~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a206~portadataout\) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a222~portadataout\ & 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a254~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a238~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a206~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a222~portadataout\))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a254~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a238~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a206~portadataout\))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a222~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3_combout\);

-- Location: M10K_X49_Y34_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a190\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y38_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a142\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y32_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a158\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y38_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a174\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y34_N27
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a158~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a174~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a142~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a190~portadataout\)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a158~portadataout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a174~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a142~portadataout\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a190~portadataout\))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a158~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a174~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a142~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a190~portadataout\)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a158~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a174~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a142~portadataout\)))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a190~portadataout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2_combout\);

-- Location: M10K_X26_Y36_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y32_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a110\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y36_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y36_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a126\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y34_N9
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a78~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a110~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a78~portadataout\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a110~portadataout\))))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a78~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a110~portadataout\))))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a78~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a110~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X39_Y34_N12
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~4_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2_combout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0_combout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) # 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2_combout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0_combout\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) # 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3_combout\)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2_combout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0_combout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2_combout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0_combout\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~0_combout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~3_combout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~2_combout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~1_combout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~4_combout\);

-- Location: FF_X39_Y34_N14
\recop|b2v_inst_d|inst1|AM[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~4_combout\,
	ena => \recop|b2v_inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|AM\(0));

-- Location: FF_X43_Y32_N26
\recop|b2v_inst_d|inst1|AM[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~4_combout\,
	sload => VCC,
	ena => \recop|b2v_inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|AM\(1));

-- Location: LABCELL_X40_Y29_N36
\recop|b2v_inst|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Selector1~0_combout\ = (\recop|b2v_inst|currentState.FetchLower~q\ & (!\recop|b2v_inst_d|inst1|AM\(0) $ (!\recop|b2v_inst_d|inst1|AM\(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011000000000011001100000000001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_AM\(0),
	datab => \recop|b2v_inst_d|inst1|ALT_INV_AM\(1),
	datad => \recop|b2v_inst|ALT_INV_currentState.FetchLower~q\,
	combout => \recop|b2v_inst|Selector1~0_combout\);

-- Location: FF_X40_Y21_N56
\recop|b2v_inst_d|inst1|Func[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\,
	sload => VCC,
	ena => \recop|b2v_inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|Func\(4));

-- Location: M10K_X38_Y40_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y39_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a217\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y37_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a153\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y43_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y39_N36
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a157\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a29\ & 
-- ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) # ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a93\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a221\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a157\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a29\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a93\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a221\))))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a157\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a29\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a93\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a221\))))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a157\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a29\ & ( (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a93\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a221\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a93\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a221\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a157\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1_combout\);

-- Location: M10K_X41_Y41_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a233\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y40_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y42_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a169\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y39_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a105\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y39_N24
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a109\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a173\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a237\)) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a109\ & ( (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a45\) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a109\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a173\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a237\)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a109\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a45\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a237\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a45\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a173\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a109\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2_combout\);

-- Location: M10K_X38_Y42_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a137\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y41_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y43_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2022000200C2",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y40_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a201\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y39_N42
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a13\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a205\ & 
-- ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) # ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a141\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a77\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a13\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a205\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a141\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a77\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a13\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a205\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) # 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a141\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a77\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a13\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a205\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a141\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a77\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a141\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a77\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a13\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a205\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0_combout\);

-- Location: M10K_X26_Y41_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y39_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a121\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y41_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a249\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y39_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a185\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y39_N6
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a253\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a189\ 
-- & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a61\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a125\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a253\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a189\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a61\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a125\)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a253\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a189\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a61\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a125\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a253\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a189\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a61\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a125\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a61\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a125\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a253\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a189\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X40_Y39_N54
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~4_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0_combout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2_combout\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1_combout\))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0_combout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2_combout\ & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1_combout\))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0_combout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2_combout\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1_combout\ & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0_combout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2_combout\ & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1_combout\ & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~1_combout\,
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~2_combout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~0_combout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~3_combout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~4_combout\);

-- Location: FF_X39_Y31_N5
\recop|b2v_inst_d|inst1|OP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~4_combout\,
	sload => VCC,
	ena => \recop|b2v_inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|OP\(5));

-- Location: LABCELL_X45_Y21_N18
\recop|b2v_inst|Mux22~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux22~9_combout\ = ( !\recop|b2v_inst_d|inst1|OP\(5) & ( \recop|b2v_inst_d|inst1|OP\(4) ) ) # ( \recop|b2v_inst_d|inst1|OP\(5) & ( !\recop|b2v_inst_d|inst1|OP\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_OP\(4),
	combout => \recop|b2v_inst|Mux22~9_combout\);

-- Location: FF_X45_Y21_N23
\recop|b2v_inst|currentState.Writeback~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst|currentState.Execute~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst|currentState.Writeback~DUPLICATE_q\);

-- Location: LABCELL_X40_Y39_N30
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) ) 
-- ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X40_Y39_N21
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X40_Y39_N42
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a153~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a185~portadataout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a137~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a169~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a153~portadataout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a185~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a137~portadataout\)))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a169~portadataout\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a153~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a185~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a137~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a169~portadataout\))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a153~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a185~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a137~portadataout\))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a169~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portadataout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X40_Y39_N12
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a217~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a201~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a233~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a249~portadataout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a217~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a201~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a233~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a249~portadataout\ & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a217~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a201~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a233~portadataout\ & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a249~portadataout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a217~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a201~portadataout\ & ( (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a233~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a249~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portadataout\,
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portadataout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X40_Y39_N48
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~4_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3_combout\ & ( (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~2_combout\) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~0_combout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~1_combout\))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~2_combout\) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~0_combout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000001010101000100111001001110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~0_combout\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~1_combout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~2_combout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~3_combout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X40_Y35_N27
\recop|b2v_inst_d|inst1|OP[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst1|OP[1]~feeder_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~4_combout\,
	combout => \recop|b2v_inst_d|inst1|OP[1]~feeder_combout\);

-- Location: FF_X40_Y35_N28
\recop|b2v_inst_d|inst1|OP[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst1|OP[1]~feeder_combout\,
	ena => \recop|b2v_inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|OP\(1));

-- Location: M10K_X38_Y31_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA02221121441",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y26_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y29_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a138\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y16_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a202\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y32_N48
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a139\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a203\ 
-- & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a11\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a75\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a139\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a203\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a11\ & 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a75\) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a139\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a203\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a11\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a75\)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a139\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a203\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a11\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a75\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a11\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a75\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a139\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a203\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0_combout\);

-- Location: M10K_X41_Y33_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a170\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y36_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a234\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y34_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y34_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y32_N48
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a43\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a107\ & 
-- ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) # ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a171\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a235\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a43\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a107\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a171\ & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a235\)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a43\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a107\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a171\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a235\)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a43\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a107\ & ( (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a171\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a235\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a171\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a235\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a43\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a107\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2_combout\);

-- Location: M10K_X26_Y32_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a154\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y36_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y33_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y32_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a218\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y32_N36
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a27\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a219\ & 
-- ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a155\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a91\) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a27\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a219\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a155\ & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a91\) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a27\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a219\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a155\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a91\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a27\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a219\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a155\ & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a91\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a155\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a91\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a27\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a219\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1_combout\);

-- Location: M10K_X41_Y17_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y18_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y18_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a186\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y18_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a250\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y18_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a187\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a251\ 
-- & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a59\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a123\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a187\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a251\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a59\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a123\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a187\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a251\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a59\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a123\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a187\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a251\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a59\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a123\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a123\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a59\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a187\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a251\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X39_Y32_N6
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~4_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1_combout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3_combout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0_combout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2_combout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1_combout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3_combout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0_combout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2_combout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1_combout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3_combout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0_combout\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2_combout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1_combout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0_combout\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~0_combout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~2_combout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~1_combout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~3_combout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~4_combout\);

-- Location: FF_X39_Y31_N50
\recop|b2v_inst_d|inst1|OP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~4_combout\,
	sload => VCC,
	ena => \recop|b2v_inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|OP\(3));

-- Location: LABCELL_X40_Y29_N39
\recop|b2v_inst|Mux22~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux22~10_combout\ = (!\recop|b2v_inst_d|inst1|AM\(0) & (!\recop|b2v_inst_d|inst1|AM\(1) & (!\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & !\recop|b2v_inst_d|inst1|OP\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_AM\(0),
	datab => \recop|b2v_inst_d|inst1|ALT_INV_AM\(1),
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP[2]~DUPLICATE_q\,
	datad => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	combout => \recop|b2v_inst|Mux22~10_combout\);

-- Location: M10K_X69_Y29_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y31_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y31_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y30_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y31_N54
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\)))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1_combout\);

-- Location: M10K_X41_Y35_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a136\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y35_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a152\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y37_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a168\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y38_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a184\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y35_N24
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a168~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a184~portadataout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a136~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a152~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a168~portadataout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a184~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a136~portadataout\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a152~portadataout\))))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a168~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a184~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a136~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a152~portadataout\))))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a168~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a184~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a136~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a152~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2_combout\);

-- Location: M10K_X69_Y31_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8022220220C2",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y31_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y33_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y35_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y31_N36
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\)))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\)))) 
-- ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0_combout\);

-- Location: M10K_X49_Y33_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a216\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y33_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a232\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y40_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a200\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y37_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a248\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y33_N18
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a200~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a248~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a216~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a232~portadataout\)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a200~portadataout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a248~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a216~portadataout\ & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a232~portadataout\)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a200~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a248~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a216~portadataout\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a232~portadataout\ & !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))))) 
-- ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a200~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a248~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a216~portadataout\ & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a232~portadataout\ & 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\,
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X40_Y31_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~4_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0_combout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) # ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1_combout\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2_combout\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0_combout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1_combout\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2_combout\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0_combout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) # ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1_combout\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2_combout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0_combout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1_combout\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~1_combout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~2_combout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~0_combout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~3_combout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~4_combout\);

-- Location: FF_X40_Y31_N52
\recop|b2v_inst_d|inst1|OP[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~4_combout\,
	sload => VCC,
	ena => \recop|b2v_inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|OP\(0));

-- Location: FF_X39_Y32_N55
\recop|b2v_inst_d|inst1|OP[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst1|OP[2]~feeder_combout\,
	ena => \recop|b2v_inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|OP\(2));

-- Location: LABCELL_X40_Y29_N30
\recop|b2v_inst|Mux22~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux22~11_combout\ = ( \recop|b2v_inst_d|inst1|OP\(2) & ( \recop|b2v_inst_d|inst1|OP\(5) & ( (\recop|b2v_inst_d|inst1|OP\(1) & (\recop|b2v_inst_d|inst1|OP\(0) & !\recop|b2v_inst_d|inst1|OP\(3))) ) ) ) # ( !\recop|b2v_inst_d|inst1|OP\(2) & ( 
-- \recop|b2v_inst_d|inst1|OP\(5) & ( (!\recop|b2v_inst_d|inst1|OP\(1) & (!\recop|b2v_inst_d|inst1|OP\(0) & \recop|b2v_inst_d|inst1|OP\(3))) ) ) ) # ( \recop|b2v_inst_d|inst1|OP\(2) & ( !\recop|b2v_inst_d|inst1|OP\(5) & ( (!\recop|b2v_inst_d|inst1|OP\(1) & 
-- (!\recop|b2v_inst|Mux22~10_combout\ & !\recop|b2v_inst_d|inst1|OP\(0))) ) ) ) # ( !\recop|b2v_inst_d|inst1|OP\(2) & ( !\recop|b2v_inst_d|inst1|OP\(5) & ( (!\recop|b2v_inst_d|inst1|OP\(1) & (!\recop|b2v_inst|Mux22~10_combout\ & 
-- (!\recop|b2v_inst_d|inst1|OP\(0)))) # (\recop|b2v_inst_d|inst1|OP\(1) & (((\recop|b2v_inst_d|inst1|OP\(0) & !\recop|b2v_inst_d|inst1|OP\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010110000000100000001000000000000000101000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	datab => \recop|b2v_inst|ALT_INV_Mux22~10_combout\,
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP\(0),
	datad => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	datae => \recop|b2v_inst_d|inst1|ALT_INV_OP\(2),
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	combout => \recop|b2v_inst|Mux22~11_combout\);

-- Location: LABCELL_X45_Y21_N15
\recop|b2v_inst|RFLoad~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|RFLoad~0_combout\ = ( \recop|b2v_inst|currentState.Writeback~DUPLICATE_q\ & ( \recop|b2v_inst|Mux22~11_combout\ & ( !\recop|b2v_inst|Mux22~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_Mux22~9_combout\,
	datae => \recop|b2v_inst|ALT_INV_currentState.Writeback~DUPLICATE_q\,
	dataf => \recop|b2v_inst|ALT_INV_Mux22~11_combout\,
	combout => \recop|b2v_inst|RFLoad~0_combout\);

-- Location: FF_X40_Y31_N53
\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~4_combout\,
	sload => VCC,
	ena => \recop|b2v_inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y31_N48
\recop|b2v_inst|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux20~1_combout\ = ( \recop|b2v_inst_d|inst1|OP\(1) & ( \recop|b2v_inst_d|inst1|OP\(4) & ( (!\recop|b2v_inst_d|inst1|OP\(3) & (\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & \recop|b2v_inst_d|inst1|OP\(5))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst1|OP\(1) & ( \recop|b2v_inst_d|inst1|OP\(4) & ( (!\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & (!\recop|b2v_inst_d|inst1|OP\(3) & (\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & \recop|b2v_inst_d|inst1|OP\(5)))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst1|OP\(1) & ( !\recop|b2v_inst_d|inst1|OP\(4) & ( (!\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & (!\recop|b2v_inst_d|inst1|OP\(3) & (!\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & !\recop|b2v_inst_d|inst1|OP\(5)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst1|OP\(1) & ( !\recop|b2v_inst_d|inst1|OP\(4) & ( (!\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & (!\recop|b2v_inst_d|inst1|OP\(3) & (!\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & !\recop|b2v_inst_d|inst1|OP\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000010000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP[0]~DUPLICATE_q\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP[2]~DUPLICATE_q\,
	datad => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datae => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_OP\(4),
	combout => \recop|b2v_inst|Mux20~1_combout\);

-- Location: LABCELL_X40_Y31_N33
\recop|b2v_inst|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux20~0_combout\ = ( \recop|b2v_inst_d|inst1|AM\(1) & ( !\recop|b2v_inst_d|inst1|OP\(0) ) ) # ( !\recop|b2v_inst_d|inst1|AM\(1) & ( (!\recop|b2v_inst_d|inst1|OP\(0) & ((!\recop|b2v_inst_d|inst1|AM\(0)) # 
-- ((\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\) # (\recop|b2v_inst_d|inst1|OP\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000011110000101100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_AM\(0),
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP\(0),
	datad => \recop|b2v_inst_d|inst1|ALT_INV_OP[2]~DUPLICATE_q\,
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_AM\(1),
	combout => \recop|b2v_inst|Mux20~0_combout\);

-- Location: LABCELL_X42_Y19_N30
\recop|b2v_inst_d|inst10|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux5~0_combout\ = ( !\recop|b2v_inst|Mux20~0_combout\ & ( (\recop|b2v_inst|Mux20~1_combout\ & \recop|b2v_inst|currentState.Writeback~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst|ALT_INV_Mux20~1_combout\,
	datac => \recop|b2v_inst|ALT_INV_currentState.Writeback~q\,
	dataf => \recop|b2v_inst|ALT_INV_Mux20~0_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux5~0_combout\);

-- Location: MLABCELL_X39_Y31_N33
\recop|b2v_inst|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux19~0_combout\ = ( \recop|b2v_inst_d|inst1|OP\(1) & ( \recop|b2v_inst_d|inst1|AM\(1) & ( (\recop|b2v_inst_d|inst1|OP\(5) & (\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & (\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & 
-- !\recop|b2v_inst_d|inst1|OP\(3)))) ) ) ) # ( !\recop|b2v_inst_d|inst1|OP\(1) & ( \recop|b2v_inst_d|inst1|AM\(1) & ( (!\recop|b2v_inst_d|inst1|OP\(5) & (!\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & (!\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & 
-- !\recop|b2v_inst_d|inst1|OP\(3)))) ) ) ) # ( \recop|b2v_inst_d|inst1|OP\(1) & ( !\recop|b2v_inst_d|inst1|AM\(1) & ( (\recop|b2v_inst_d|inst1|OP\(5) & (\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & (\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & 
-- !\recop|b2v_inst_d|inst1|OP\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000010000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP[0]~DUPLICATE_q\,
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP[2]~DUPLICATE_q\,
	datad => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	datae => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_AM\(1),
	combout => \recop|b2v_inst|Mux19~0_combout\);

-- Location: LABCELL_X45_Y21_N45
\recop|b2v_inst|RFInputSel[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|RFInputSel[2]~0_combout\ = ( \recop|b2v_inst|currentState.Writeback~DUPLICATE_q\ & ( \recop|b2v_inst|Mux19~0_combout\ & ( !\recop|b2v_inst|Mux22~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_Mux22~9_combout\,
	datae => \recop|b2v_inst|ALT_INV_currentState.Writeback~DUPLICATE_q\,
	dataf => \recop|b2v_inst|ALT_INV_Mux19~0_combout\,
	combout => \recop|b2v_inst|RFInputSel[2]~0_combout\);

-- Location: LABCELL_X40_Y29_N27
\recop|b2v_inst|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux21~0_combout\ = ( \recop|b2v_inst_d|inst1|OP\(1) & ( \recop|b2v_inst_d|inst1|AM\(1) & ( (\recop|b2v_inst_d|inst1|OP\(0) & (!\recop|b2v_inst_d|inst1|OP\(3) & (!\recop|b2v_inst_d|inst1|OP\(5) $ (\recop|b2v_inst_d|inst1|OP\(2))))) ) ) ) # 
-- ( !\recop|b2v_inst_d|inst1|OP\(1) & ( \recop|b2v_inst_d|inst1|AM\(1) & ( (!\recop|b2v_inst_d|inst1|OP\(0) & ((!\recop|b2v_inst_d|inst1|OP\(5)) # ((\recop|b2v_inst_d|inst1|OP\(3) & !\recop|b2v_inst_d|inst1|OP\(2))))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst1|OP\(1) & ( !\recop|b2v_inst_d|inst1|AM\(1) & ( (\recop|b2v_inst_d|inst1|OP\(0) & (!\recop|b2v_inst_d|inst1|OP\(3) & (!\recop|b2v_inst_d|inst1|OP\(5) $ (\recop|b2v_inst_d|inst1|OP\(2))))) ) ) ) # ( !\recop|b2v_inst_d|inst1|OP\(1) & 
-- ( !\recop|b2v_inst_d|inst1|AM\(1) & ( (!\recop|b2v_inst_d|inst1|OP\(0) & ((!\recop|b2v_inst_d|inst1|OP\(2) & (\recop|b2v_inst_d|inst1|OP\(3))) # (\recop|b2v_inst_d|inst1|OP\(2) & ((!\recop|b2v_inst_d|inst1|OP\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010100000010000000000010010100010101000000100000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP\(0),
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datad => \recop|b2v_inst_d|inst1|ALT_INV_OP\(2),
	datae => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_AM\(1),
	combout => \recop|b2v_inst|Mux21~0_combout\);

-- Location: LABCELL_X45_Y21_N51
\recop|b2v_inst_d|inst10|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux4~0_combout\ = ( \recop|b2v_inst|Mux20~1_combout\ & ( \recop|b2v_inst|Mux21~0_combout\ & ( (\recop|b2v_inst|currentState.Writeback~DUPLICATE_q\ & (!\recop|b2v_inst|Mux20~0_combout\ $ (!\recop|b2v_inst|Mux22~9_combout\))) ) ) ) 
-- # ( !\recop|b2v_inst|Mux20~1_combout\ & ( \recop|b2v_inst|Mux21~0_combout\ & ( (\recop|b2v_inst|currentState.Writeback~DUPLICATE_q\ & !\recop|b2v_inst|Mux22~9_combout\) ) ) ) # ( \recop|b2v_inst|Mux20~1_combout\ & ( !\recop|b2v_inst|Mux21~0_combout\ & ( 
-- (\recop|b2v_inst|currentState.Writeback~DUPLICATE_q\ & (!\recop|b2v_inst|Mux20~0_combout\ & ((!\recop|b2v_inst|Mux19~0_combout\) # (\recop|b2v_inst|Mux22~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000101000001010101000000000000010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_currentState.Writeback~DUPLICATE_q\,
	datab => \recop|b2v_inst|ALT_INV_Mux19~0_combout\,
	datac => \recop|b2v_inst|ALT_INV_Mux20~0_combout\,
	datad => \recop|b2v_inst|ALT_INV_Mux22~9_combout\,
	datae => \recop|b2v_inst|ALT_INV_Mux20~1_combout\,
	dataf => \recop|b2v_inst|ALT_INV_Mux21~0_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux4~0_combout\);

-- Location: LABCELL_X45_Y21_N3
\recop|b2v_inst_d|inst10|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux0~0_combout\ = ( \recop|b2v_inst_d|inst10|Mux4~0_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux5~0_combout\ & !\recop|b2v_inst|RFInputSel[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux5~0_combout\,
	datad => \recop|b2v_inst|ALT_INV_RFInputSel[2]~0_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux4~0_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux0~0_combout\);

-- Location: M10K_X41_Y24_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a242\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y25_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a178\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y27_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y27_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y23_N12
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a115\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a51\ & 
-- ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) # ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a179\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a243\))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a115\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a51\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a179\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a243\ & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a115\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a51\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a179\ & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a243\))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a115\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a51\ & ( (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a179\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a243\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a243\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a179\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a115\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a51\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\);

-- Location: M10K_X38_Y24_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y25_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a130\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y24_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC150000400000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y27_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a194\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y23_N12
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a3\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a195\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a131\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a67\))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a3\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a195\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a131\ & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a67\))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a3\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a195\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a131\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a67\ & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a3\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a195\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a131\ & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a67\ & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a67\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a131\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a3\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a195\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\);

-- Location: M10K_X49_Y24_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a162\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y17_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y25_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y27_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a226\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y23_N21
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a35\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a227\ & 
-- ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) # ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a163\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a99\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a35\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a227\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a163\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a99\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a35\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a227\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) # 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a163\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a99\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a35\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a227\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a163\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a99\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a163\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a99\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a35\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a227\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\);

-- Location: M10K_X49_Y26_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y23_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a210\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y26_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a146\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y25_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y23_N48
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a147\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a83\ & 
-- ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a19\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) # ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a211\)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a147\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a83\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a19\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) # ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a211\)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a147\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a83\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a19\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a211\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a147\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a83\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a19\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a211\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a19\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a211\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a147\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a83\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X40_Y23_N24
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~4_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\ & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\ & !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\ & !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\ & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~3_combout\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~0_combout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~2_combout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~1_combout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~4_combout\);

-- Location: FF_X40_Y23_N16
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~4_combout\,
	sload => VCC,
	ena => \recop|b2v_inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(8));

-- Location: M10K_X38_Y25_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y25_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a150\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y21_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a214\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y21_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y21_N3
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a215\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a23\ & 
-- ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a87\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a151\) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a215\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a23\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a87\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a151\)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a215\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a23\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a87\ & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a151\) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a215\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a23\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a87\ & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a151\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a87\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a151\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a215\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a23\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\);

-- Location: M10K_X41_Y19_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y22_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a134\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y26_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC151100400000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y23_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a198\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y21_N6
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a7\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a199\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) # ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a71\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a135\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a7\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a199\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a71\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a135\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a7\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a199\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a71\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a135\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a7\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a199\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a71\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a135\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a71\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a135\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a199\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\);

-- Location: M10K_X26_Y24_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a246\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y17_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y25_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y23_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a182\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y21_N36
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a55\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a183\ & 
-- ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) # ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a119\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a247\))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a55\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a183\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a119\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a247\)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a55\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a183\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) # ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a119\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a247\))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a55\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a183\ & ( (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a119\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a247\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a247\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a119\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a55\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a183\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\);

-- Location: M10K_X38_Y33_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a166\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y29_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y27_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a230\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y29_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y29_N21
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a231\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a103\ & 
-- ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a39\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a167\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a231\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a103\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a39\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a167\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a231\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a103\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a39\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a167\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a231\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a103\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a39\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a167\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a167\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a39\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a231\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a103\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X40_Y21_N12
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~1_combout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~0_combout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~3_combout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~2_combout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\);

-- Location: FF_X40_Y21_N14
\recop|b2v_inst_d|inst1|RZ[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\,
	ena => \recop|b2v_inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|RZ\(3));

-- Location: FF_X42_Y24_N28
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst1|RZ\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(7));

-- Location: LABCELL_X42_Y24_N42
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\)))) 
-- ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))))) 
-- ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X42_Y24_N24
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\)))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X42_Y24_N36
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a130~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a146~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a162~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a178~portadataout\))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a130~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a146~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a162~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a178~portadataout\)))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a130~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a146~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a162~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a178~portadataout\))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a130~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a146~portadataout\ & ( (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a162~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a178~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X42_Y24_N30
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a242~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a226~portadataout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a194~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a210~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a242~portadataout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a226~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a194~portadataout\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a210~portadataout\)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a242~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a226~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a194~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a210~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a242~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a226~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a194~portadataout\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a210~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X42_Y24_N51
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~4_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~1_combout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~0_combout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~2_combout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~3_combout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~4_combout\);

-- Location: FF_X42_Y24_N23
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~4_combout\,
	sload => VCC,
	ena => \recop|b2v_inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(6));

-- Location: LABCELL_X40_Y23_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a230~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a246~portadataout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a198~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a214~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a230~portadataout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a246~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a198~portadataout\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a214~portadataout\))))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a230~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a246~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a198~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a214~portadataout\))))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a230~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a246~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a198~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a214~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X39_Y23_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\))))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\))))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X40_Y23_N36
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a134~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a182~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a166~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a150~portadataout\))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a134~portadataout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a182~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a166~portadataout\)))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a150~portadataout\))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a134~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a182~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a166~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a150~portadataout\ & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a134~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a182~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a166~portadataout\)))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a150~portadataout\ & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\,
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X39_Y23_N30
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\)))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X40_Y23_N30
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\ & ( 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~3_combout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~1_combout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~2_combout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~0_combout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\);

-- Location: FF_X40_Y23_N32
\recop|b2v_inst_d|inst1|RZ[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\,
	ena => \recop|b2v_inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|RZ\(2));

-- Location: FF_X42_Y24_N25
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst1|RZ\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(5));

-- Location: LABCELL_X42_Y24_N21
\recop|b2v_inst_d|inst10|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux16~1_combout\ = ( \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(6) & ( \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(5) & ( !\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(8) $ (\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(7)) ) ) ) # 
-- ( !\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(6) & ( !\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(5) & ( !\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(8) $ (\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101000000000000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(8),
	datac => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(7),
	datae => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(6),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(5),
	combout => \recop|b2v_inst_d|inst10|Mux16~1_combout\);

-- Location: M10K_X41_Y26_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0495C44D0D00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y28_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y30_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y31_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y28_N42
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\)))) 
-- ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))))) 
-- ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\);

-- Location: M10K_X38_Y28_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y30_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y28_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y30_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y28_N30
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) 
-- # ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\);

-- Location: M10K_X49_Y28_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a192\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y30_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a224\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y32_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a240\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y31_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a208\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y28_N54
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a240~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a208~portadataout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a192~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a224~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a240~portadataout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a208~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a192~portadataout\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a224~portadataout\))))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a240~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a208~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a192~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a224~portadataout\))))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a240~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a208~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a192~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a224~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\,
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\);

-- Location: M10K_X41_Y32_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a176\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y29_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a128\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y28_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a144\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y29_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a160\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y28_N6
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a144~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a160~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a128~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a176~portadataout\))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a144~portadataout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a160~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a128~portadataout\ & !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a176~portadataout\))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a144~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a160~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a128~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a176~portadataout\ & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a144~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a160~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a128~portadataout\ & !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a176~portadataout\ & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X42_Y28_N54
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\)))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\ & 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~0_combout\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~1_combout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~3_combout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~2_combout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\);

-- Location: FF_X42_Y28_N43
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\,
	sload => VCC,
	ena => \recop|b2v_inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(2));

-- Location: FF_X40_Y21_N53
\recop|b2v_inst_d|inst1|RZ[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\,
	ena => \recop|b2v_inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|RZ\(0));

-- Location: LABCELL_X43_Y26_N9
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|regs_rtl_0_bypass[1]~feeder_combout\ = ( \recop|b2v_inst_d|inst1|RZ\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_RZ\(0),
	combout => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass[1]~feeder_combout\);

-- Location: FF_X43_Y26_N11
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(1));

-- Location: LABCELL_X43_Y26_N24
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|regs_rtl_0_bypass[3]~feeder_combout\ = ( \recop|b2v_inst_d|inst1|RZ\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_RZ\(1),
	combout => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass[3]~feeder_combout\);

-- Location: FF_X43_Y26_N25
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(3));

-- Location: LABCELL_X42_Y28_N18
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a193\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a65\ & 
-- ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a1\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a129\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a193\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a65\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a1\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a129\ & 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a193\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a65\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a1\ & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2))))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a129\)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a193\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a65\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a1\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a129\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a1\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a129\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a193\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a65\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X42_Y28_N12
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a241\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a177\ & 
-- ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a49\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a113\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a241\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a177\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a49\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a113\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a241\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a177\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a49\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a113\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a241\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a177\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a49\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a113\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a113\,
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a49\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a241\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a177\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X42_Y28_N0
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a145\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a209\ & 
-- ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a17\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a81\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a145\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a209\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a17\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a81\))))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a145\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a209\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a17\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a81\))))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a145\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a209\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a17\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a81\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a17\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a81\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a145\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a209\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X43_Y28_N12
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a161\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a97\ & 
-- ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a33\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) # ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a225\)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a161\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a97\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a33\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a225\)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a161\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a97\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a33\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a225\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a161\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a97\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a33\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a225\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a33\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a225\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a161\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a97\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X42_Y28_N24
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~4_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~0_combout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~3_combout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~1_combout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~2_combout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~4_combout\);

-- Location: FF_X42_Y28_N13
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~4_combout\,
	sload => VCC,
	ena => \recop|b2v_inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(4));

-- Location: FF_X43_Y26_N53
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst|RFLoad~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(0));

-- Location: LABCELL_X43_Y26_N21
\recop|b2v_inst_d|inst10|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux16~0_combout\ = ( \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(4) & ( \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(0) & ( (\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(3) & (!\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(2) $ 
-- (\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(1)))) ) ) ) # ( !\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(4) & ( \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(0) & ( (!\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(3) & 
-- (!\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(2) $ (\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010010000100100000000100100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(2),
	datab => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(1),
	datac => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(3),
	datae => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(4),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(0),
	combout => \recop|b2v_inst_d|inst10|Mux16~0_combout\);

-- Location: FF_X42_Y17_N5
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst10|Mux0~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(9));

-- Location: LABCELL_X43_Y19_N6
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: MLABCELL_X39_Y31_N48
\recop|b2v_inst|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux14~0_combout\ = ( !\recop|b2v_inst_d|inst1|OP\(3) & ( \recop|b2v_inst_d|inst1|OP\(1) & ( (\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & (!\recop|b2v_inst_d|inst1|OP\(4) & !\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\)) ) ) ) # ( 
-- \recop|b2v_inst_d|inst1|OP\(3) & ( !\recop|b2v_inst_d|inst1|OP\(1) & ( (!\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & \recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\) ) ) ) # ( !\recop|b2v_inst_d|inst1|OP\(3) & ( !\recop|b2v_inst_d|inst1|OP\(1) & ( 
-- (!\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & (!\recop|b2v_inst_d|inst1|OP\(4) & \recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010101001010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP[0]~DUPLICATE_q\,
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP\(4),
	datad => \recop|b2v_inst_d|inst1|ALT_INV_OP[2]~DUPLICATE_q\,
	datae => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	combout => \recop|b2v_inst|Mux14~0_combout\);

-- Location: LABCELL_X40_Y20_N57
\recop|b2v_inst_d|instALU|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux14~2_combout\ = ( \recop|b2v_inst|currentState.Execute~q\ & ( (!\recop|b2v_inst_d|inst1|OP\(5) & \recop|b2v_inst|Mux14~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datad => \recop|b2v_inst|ALT_INV_Mux14~0_combout\,
	dataf => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	combout => \recop|b2v_inst_d|instALU|Mux14~2_combout\);

-- Location: FF_X40_Y18_N50
\recop|b2v_inst_d|instALU|prev_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|instALU|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instALU|prev_result\(14));

-- Location: MLABCELL_X39_Y34_N45
\recop|b2v_inst_d|inst1|Func[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst1|Func[14]~feeder_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~4_combout\,
	combout => \recop|b2v_inst_d|inst1|Func[14]~feeder_combout\);

-- Location: FF_X39_Y34_N46
\recop|b2v_inst_d|inst1|Func[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst1|Func[14]~feeder_combout\,
	ena => \recop|b2v_inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|Func\(14));

-- Location: LABCELL_X40_Y29_N0
\recop|b2v_inst|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux13~1_combout\ = ( !\recop|b2v_inst_d|inst1|OP\(1) & ( \recop|b2v_inst_d|inst1|OP\(4) & ( (!\recop|b2v_inst_d|inst1|OP\(5)) # ((!\recop|b2v_inst_d|inst1|OP\(0) & (!\recop|b2v_inst_d|inst1|OP\(2) & \recop|b2v_inst_d|inst1|OP\(3)))) ) ) ) 
-- # ( \recop|b2v_inst_d|inst1|OP\(1) & ( !\recop|b2v_inst_d|inst1|OP\(4) & ( (\recop|b2v_inst_d|inst1|OP\(0) & (!\recop|b2v_inst_d|inst1|OP\(5) & (!\recop|b2v_inst_d|inst1|OP\(2) & !\recop|b2v_inst_d|inst1|OP\(3)))) ) ) ) # ( !\recop|b2v_inst_d|inst1|OP\(1) 
-- & ( !\recop|b2v_inst_d|inst1|OP\(4) & ( !\recop|b2v_inst_d|inst1|OP\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100010000000000000011001100111011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP\(0),
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP\(2),
	datad => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	datae => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_OP\(4),
	combout => \recop|b2v_inst|Mux13~1_combout\);

-- Location: LABCELL_X40_Y29_N42
\recop|b2v_inst|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux13~0_combout\ = ( \recop|b2v_inst_d|inst1|OP\(4) & ( (\recop|b2v_inst_d|inst1|OP\(3) & (!\recop|b2v_inst_d|inst1|OP\(0) & \recop|b2v_inst_d|inst1|OP\(2))) ) ) # ( !\recop|b2v_inst_d|inst1|OP\(4) & ( (!\recop|b2v_inst_d|inst1|OP\(3) & 
-- (!\recop|b2v_inst_d|inst1|OP\(0) & \recop|b2v_inst_d|inst1|OP\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP\(0),
	datad => \recop|b2v_inst_d|inst1|ALT_INV_OP\(2),
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_OP\(4),
	combout => \recop|b2v_inst|Mux13~0_combout\);

-- Location: LABCELL_X40_Y29_N45
\recop|b2v_inst|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux13~2_combout\ = ( \recop|b2v_inst|Mux13~0_combout\ & ( \recop|b2v_inst|Mux13~1_combout\ ) ) # ( !\recop|b2v_inst|Mux13~0_combout\ & ( (\recop|b2v_inst|Mux13~1_combout\ & ((\recop|b2v_inst_d|inst1|OP\(5)) # 
-- (\recop|b2v_inst_d|inst1|OP\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datad => \recop|b2v_inst|ALT_INV_Mux13~1_combout\,
	dataf => \recop|b2v_inst|ALT_INV_Mux13~0_combout\,
	combout => \recop|b2v_inst|Mux13~2_combout\);

-- Location: LABCELL_X40_Y31_N45
\recop|b2v_inst_d|instALU|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Equal0~0_combout\ = ( !\recop|b2v_inst_d|inst1|OP\(1) & ( \recop|b2v_inst_d|inst1|OP\(4) & ( (!\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & (\recop|b2v_inst_d|inst1|OP\(5) & (\recop|b2v_inst_d|inst1|OP\(3) & 
-- !\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\))) ) ) ) # ( \recop|b2v_inst_d|inst1|OP\(1) & ( !\recop|b2v_inst_d|inst1|OP\(4) & ( (\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & (!\recop|b2v_inst_d|inst1|OP\(5) & (!\recop|b2v_inst_d|inst1|OP\(3) & 
-- !\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\))) ) ) ) # ( !\recop|b2v_inst_d|inst1|OP\(1) & ( !\recop|b2v_inst_d|inst1|OP\(4) & ( (!\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & (!\recop|b2v_inst_d|inst1|OP\(5) & 
-- ((\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\) # (\recop|b2v_inst_d|inst1|OP\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010001000010000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP[0]~DUPLICATE_q\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	datad => \recop|b2v_inst_d|inst1|ALT_INV_OP[2]~DUPLICATE_q\,
	datae => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_OP\(4),
	combout => \recop|b2v_inst_d|instALU|Equal0~0_combout\);

-- Location: LABCELL_X43_Y21_N3
\recop|b2v_inst_d|instALU|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux14~0_combout\ = ( !\recop|b2v_inst|Mux13~2_combout\ & ( \recop|b2v_inst_d|instALU|Equal0~0_combout\ & ( \recop|b2v_inst|currentState.Execute~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datae => \recop|b2v_inst|ALT_INV_Mux13~2_combout\,
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Equal0~0_combout\,
	combout => \recop|b2v_inst_d|instALU|Mux14~0_combout\);

-- Location: FF_X42_Y18_N32
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst10|Mux3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(12));

-- Location: FF_X40_Y23_N5
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst1|RZ\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(5));

-- Location: FF_X40_Y21_N16
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\,
	sload => VCC,
	ena => \recop|b2v_inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(8));

-- Location: FF_X40_Y23_N56
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\,
	sload => VCC,
	ena => \recop|b2v_inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(6));

-- Location: LABCELL_X40_Y21_N21
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|regs_rtl_1_bypass[7]~feeder_combout\ = ( \recop|b2v_inst_d|inst1|RZ\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_RZ\(3),
	combout => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass[7]~feeder_combout\);

-- Location: FF_X40_Y21_N22
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(7));

-- Location: LABCELL_X40_Y23_N54
\recop|b2v_inst_d|inst10|Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux32~1_combout\ = ( \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(6) & ( \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(7) & ( (\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(5) & \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(8)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(6) & ( \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(7) & ( (!\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(5) & \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(8)) ) ) ) # ( 
-- \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(6) & ( !\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(7) & ( (\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(5) & !\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(8)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(6) & ( !\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(7) & ( (!\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(5) & !\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000010100000101000000001010000010100000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(5),
	datac => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(8),
	datae => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(6),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(7),
	combout => \recop|b2v_inst_d|inst10|Mux32~1_combout\);

-- Location: FF_X42_Y19_N59
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst10|Mux5~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(14));

-- Location: LABCELL_X45_Y21_N6
\recop|b2v_inst|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux20~2_combout\ = (\recop|b2v_inst|Mux20~1_combout\ & !\recop|b2v_inst|Mux20~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst|ALT_INV_Mux20~1_combout\,
	datad => \recop|b2v_inst|ALT_INV_Mux20~0_combout\,
	combout => \recop|b2v_inst|Mux20~2_combout\);

-- Location: LABCELL_X45_Y21_N36
\recop|b2v_inst_d|inst10|Mux15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux15~4_combout\ = ( !\recop|b2v_inst|Mux20~2_combout\ & ( (!\recop|b2v_inst|Mux22~9_combout\ & (\recop|b2v_inst|Mux21~0_combout\ & (!\recop|b2v_inst|Mux19~0_combout\ & \recop|b2v_inst|currentState.Writeback~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_Mux22~9_combout\,
	datab => \recop|b2v_inst|ALT_INV_Mux21~0_combout\,
	datac => \recop|b2v_inst|ALT_INV_Mux19~0_combout\,
	datad => \recop|b2v_inst|ALT_INV_currentState.Writeback~DUPLICATE_q\,
	dataf => \recop|b2v_inst|ALT_INV_Mux20~2_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux15~4_combout\);

-- Location: IOIBUF_X2_Y0_N58
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: FF_X42_Y21_N50
\recop|b2v_inst_d|instOtherRegisters|sip_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instOtherRegisters|sip_r\(9));

-- Location: LABCELL_X45_Y21_N0
\recop|b2v_inst_d|inst10|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux15~2_combout\ = ( \recop|b2v_inst|Mux19~0_combout\ & ( (\recop|b2v_inst|currentState.Writeback~DUPLICATE_q\ & (\recop|b2v_inst|Mux20~1_combout\ & (!\recop|b2v_inst|Mux22~9_combout\ & !\recop|b2v_inst|Mux20~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_currentState.Writeback~DUPLICATE_q\,
	datab => \recop|b2v_inst|ALT_INV_Mux20~1_combout\,
	datac => \recop|b2v_inst|ALT_INV_Mux22~9_combout\,
	datad => \recop|b2v_inst|ALT_INV_Mux20~0_combout\,
	dataf => \recop|b2v_inst|ALT_INV_Mux19~0_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux15~2_combout\);

-- Location: LABCELL_X42_Y21_N48
\recop|b2v_inst_d|inst10|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux6~1_combout\ = ( \recop|b2v_inst_d|inst10|Mux15~2_combout\ & ( \recop|b2v_inst_d|instOtherRegisters|sip_r\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\(9),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~2_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux6~1_combout\);

-- Location: FF_X40_Y39_N50
\recop|b2v_inst_d|inst1|Func[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~4_combout\,
	ena => \recop|b2v_inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|Func\(9));

-- Location: LABCELL_X45_Y21_N9
\recop|b2v_inst_d|inst10|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux15~1_combout\ = ( !\recop|b2v_inst|Mux20~2_combout\ & ( (!\recop|b2v_inst|Mux22~9_combout\ & (\recop|b2v_inst|Mux21~0_combout\ & (\recop|b2v_inst|Mux19~0_combout\ & \recop|b2v_inst|currentState.Writeback~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_Mux22~9_combout\,
	datab => \recop|b2v_inst|ALT_INV_Mux21~0_combout\,
	datac => \recop|b2v_inst|ALT_INV_Mux19~0_combout\,
	datad => \recop|b2v_inst|ALT_INV_currentState.Writeback~DUPLICATE_q\,
	dataf => \recop|b2v_inst|ALT_INV_Mux20~2_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux15~1_combout\);

-- Location: LABCELL_X45_Y21_N54
\recop|b2v_inst_d|inst10|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux4~1_combout\ = ( !\recop|b2v_inst|Mux20~0_combout\ & ( \recop|b2v_inst|Mux22~9_combout\ & ( (\recop|b2v_inst|currentState.Writeback~DUPLICATE_q\ & \recop|b2v_inst|Mux20~1_combout\) ) ) ) # ( !\recop|b2v_inst|Mux20~0_combout\ & 
-- ( !\recop|b2v_inst|Mux22~9_combout\ & ( (\recop|b2v_inst|currentState.Writeback~DUPLICATE_q\ & (!\recop|b2v_inst|Mux19~0_combout\ & (\recop|b2v_inst|Mux20~1_combout\ & !\recop|b2v_inst|Mux21~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000101000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_currentState.Writeback~DUPLICATE_q\,
	datab => \recop|b2v_inst|ALT_INV_Mux19~0_combout\,
	datac => \recop|b2v_inst|ALT_INV_Mux20~1_combout\,
	datad => \recop|b2v_inst|ALT_INV_Mux21~0_combout\,
	datae => \recop|b2v_inst|ALT_INV_Mux20~0_combout\,
	dataf => \recop|b2v_inst|ALT_INV_Mux22~9_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux4~1_combout\);

-- Location: FF_X40_Y21_N40
\recop|b2v_inst_d|inst1|Func[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\,
	sload => VCC,
	ena => \recop|b2v_inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|Func\(7));

-- Location: FF_X42_Y21_N44
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst10|Mux8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(17));

-- Location: FF_X40_Y23_N40
\recop|b2v_inst_d|inst1|Func[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\,
	sload => VCC,
	ena => \recop|b2v_inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|Func\(6));

-- Location: FF_X43_Y20_N11
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst10|Mux9~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(18));

-- Location: FF_X40_Y23_N7
\recop|b2v_inst_d|inst1|Func[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\,
	sload => VCC,
	ena => \recop|b2v_inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|Func\(5));

-- Location: LABCELL_X42_Y15_N33
\recop|b2v_inst_d|inst10|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux11~0_combout\ = ( \recop|b2v_inst_d|inst10|Mux4~1_combout\ & ( \recop|b2v_inst_d|OP1|Dout\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(4),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux4~1_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux11~0_combout\);

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: FF_X42_Y15_N14
\recop|b2v_inst_d|instOtherRegisters|sip_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[4]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instOtherRegisters|sip_r\(4));

-- Location: LABCELL_X42_Y15_N12
\recop|b2v_inst_d|inst10|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux11~1_combout\ = (\recop|b2v_inst_d|inst10|Mux15~2_combout\ & \recop|b2v_inst_d|instOtherRegisters|sip_r\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~2_combout\,
	datad => \recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\(4),
	combout => \recop|b2v_inst_d|inst10|Mux11~1_combout\);

-- Location: LABCELL_X40_Y31_N30
\recop|b2v_inst|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux22~0_combout\ = ( !\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & ( (\recop|b2v_inst_d|inst1|AM\(0) & (!\recop|b2v_inst_d|inst1|OP\(1) & (!\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & \recop|b2v_inst_d|inst1|OP\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_AM\(0),
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP[2]~DUPLICATE_q\,
	datad => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_OP[0]~DUPLICATE_q\,
	combout => \recop|b2v_inst|Mux22~0_combout\);

-- Location: MLABCELL_X39_Y31_N6
\recop|b2v_inst|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux22~1_combout\ = ( !\recop|b2v_inst_d|inst1|OP\(1) & ( (\recop|b2v_inst_d|inst1|OP\(3) & \recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP[2]~DUPLICATE_q\,
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	combout => \recop|b2v_inst|Mux22~1_combout\);

-- Location: MLABCELL_X39_Y31_N54
\recop|b2v_inst|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux22~2_combout\ = ( \recop|b2v_inst_d|inst1|AM\(0) & ( \recop|b2v_inst_d|inst1|OP\(3) & ( (!\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & (!\recop|b2v_inst_d|inst1|OP\(1) & ((!\recop|b2v_inst_d|inst1|AM\(1)) # 
-- (\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\)))) ) ) ) # ( \recop|b2v_inst_d|inst1|AM\(0) & ( !\recop|b2v_inst_d|inst1|OP\(3) & ( (!\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & (!\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ $ 
-- (!\recop|b2v_inst_d|inst1|OP\(1)))) ) ) ) # ( !\recop|b2v_inst_d|inst1|AM\(0) & ( !\recop|b2v_inst_d|inst1|OP\(3) & ( (!\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & ((!\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & ((\recop|b2v_inst_d|inst1|AM\(1)))) # 
-- (\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & (!\recop|b2v_inst_d|inst1|OP\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010101000001010000010100000000000000000001010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP[0]~DUPLICATE_q\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP[2]~DUPLICATE_q\,
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	datad => \recop|b2v_inst_d|inst1|ALT_INV_AM\(1),
	datae => \recop|b2v_inst_d|inst1|ALT_INV_AM\(0),
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	combout => \recop|b2v_inst|Mux22~2_combout\);

-- Location: MLABCELL_X39_Y31_N12
\recop|b2v_inst|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux8~0_combout\ = ( \recop|b2v_inst|Mux22~2_combout\ & ( \recop|b2v_inst_d|inst1|OP\(4) & ( (!\recop|b2v_inst_d|inst1|OP\(5) & ((\recop|b2v_inst|Mux22~1_combout\))) # (\recop|b2v_inst_d|inst1|OP\(5) & (\recop|b2v_inst|Mux22~0_combout\)) ) 
-- ) ) # ( !\recop|b2v_inst|Mux22~2_combout\ & ( \recop|b2v_inst_d|inst1|OP\(4) & ( (!\recop|b2v_inst_d|inst1|OP\(5) & ((\recop|b2v_inst|Mux22~1_combout\))) # (\recop|b2v_inst_d|inst1|OP\(5) & (\recop|b2v_inst|Mux22~0_combout\)) ) ) ) # ( 
-- \recop|b2v_inst|Mux22~2_combout\ & ( !\recop|b2v_inst_d|inst1|OP\(4) & ( (!\recop|b2v_inst_d|inst1|OP\(5)) # ((\recop|b2v_inst|Mux22~0_combout\ & !\recop|b2v_inst_d|inst1|AM\(1))) ) ) ) # ( !\recop|b2v_inst|Mux22~2_combout\ & ( 
-- !\recop|b2v_inst_d|inst1|OP\(4) & ( (\recop|b2v_inst|Mux22~0_combout\ & (\recop|b2v_inst_d|inst1|OP\(5) & !\recop|b2v_inst_d|inst1|AM\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000111101011111000000110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_Mux22~0_combout\,
	datab => \recop|b2v_inst|ALT_INV_Mux22~1_combout\,
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datad => \recop|b2v_inst_d|inst1|ALT_INV_AM\(1),
	datae => \recop|b2v_inst|ALT_INV_Mux22~2_combout\,
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_OP\(4),
	combout => \recop|b2v_inst|Mux8~0_combout\);

-- Location: MLABCELL_X39_Y31_N42
\recop|b2v_inst|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux22~3_combout\ = ( \recop|b2v_inst_d|inst1|AM\(0) & ( \recop|b2v_inst_d|inst1|AM\(1) & ( (!\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & ((!\recop|b2v_inst_d|inst1|OP\(1) & ((!\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\))) # 
-- (\recop|b2v_inst_d|inst1|OP\(1) & (!\recop|b2v_inst_d|inst1|OP\(3) & \recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\)))) ) ) ) # ( !\recop|b2v_inst_d|inst1|AM\(0) & ( \recop|b2v_inst_d|inst1|AM\(1) & ( (!\recop|b2v_inst_d|inst1|OP\(3) & 
-- (!\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & ((!\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\) # (\recop|b2v_inst_d|inst1|OP\(1))))) ) ) ) # ( \recop|b2v_inst_d|inst1|AM\(0) & ( !\recop|b2v_inst_d|inst1|AM\(1) & ( (!\recop|b2v_inst_d|inst1|OP\(3) & 
-- (!\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & (\recop|b2v_inst_d|inst1|OP\(1) & \recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\))) # (\recop|b2v_inst_d|inst1|OP\(3) & (((!\recop|b2v_inst_d|inst1|OP\(1) & !\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\)))) ) ) ) # 
-- ( !\recop|b2v_inst_d|inst1|AM\(0) & ( !\recop|b2v_inst_d|inst1|AM\(1) & ( (!\recop|b2v_inst_d|inst1|OP\(3) & (!\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & (\recop|b2v_inst_d|inst1|OP\(1) & \recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000010100000000100010001000000010001100000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP[2]~DUPLICATE_q\,
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	datad => \recop|b2v_inst_d|inst1|ALT_INV_OP[0]~DUPLICATE_q\,
	datae => \recop|b2v_inst_d|inst1|ALT_INV_AM\(0),
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_AM\(1),
	combout => \recop|b2v_inst|Mux22~3_combout\);

-- Location: MLABCELL_X39_Y31_N3
\recop|b2v_inst|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux5~0_combout\ = ( \recop|b2v_inst_d|inst1|OP\(3) & ( (!\recop|b2v_inst_d|inst1|OP\(1) & (\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & \recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP[0]~DUPLICATE_q\,
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP[2]~DUPLICATE_q\,
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	combout => \recop|b2v_inst|Mux5~0_combout\);

-- Location: MLABCELL_X39_Y31_N36
\recop|b2v_inst|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux9~0_combout\ = ( \recop|b2v_inst_d|inst1|OP\(5) & ( \recop|b2v_inst_d|inst1|OP\(4) & ( (!\recop|b2v_inst_d|inst1|AM\(1) & \recop|b2v_inst|Mux22~0_combout\) ) ) ) # ( !\recop|b2v_inst_d|inst1|OP\(5) & ( \recop|b2v_inst_d|inst1|OP\(4) & ( 
-- \recop|b2v_inst|Mux5~0_combout\ ) ) ) # ( \recop|b2v_inst_d|inst1|OP\(5) & ( !\recop|b2v_inst_d|inst1|OP\(4) & ( \recop|b2v_inst|Mux22~0_combout\ ) ) ) # ( !\recop|b2v_inst_d|inst1|OP\(5) & ( !\recop|b2v_inst_d|inst1|OP\(4) & ( 
-- \recop|b2v_inst|Mux22~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_AM\(1),
	datab => \recop|b2v_inst|ALT_INV_Mux22~3_combout\,
	datac => \recop|b2v_inst|ALT_INV_Mux22~0_combout\,
	datad => \recop|b2v_inst|ALT_INV_Mux5~0_combout\,
	datae => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_OP\(4),
	combout => \recop|b2v_inst|Mux9~0_combout\);

-- Location: FF_X42_Y15_N44
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst10|Mux11~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(20));

-- Location: FF_X42_Y20_N37
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst10|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(22));

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: FF_X42_Y20_N32
\recop|b2v_inst_d|instOtherRegisters|sip_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instOtherRegisters|sip_r\(1));

-- Location: LABCELL_X42_Y20_N30
\recop|b2v_inst_d|inst10|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux14~1_combout\ = ( \recop|b2v_inst_d|instOtherRegisters|sip_r\(1) & ( \recop|b2v_inst_d|inst10|Mux15~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~2_combout\,
	datae => \recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\(1),
	combout => \recop|b2v_inst_d|inst10|Mux14~1_combout\);

-- Location: LABCELL_X40_Y20_N54
\recop|b2v_inst_d|instALU|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux14~1_combout\ = ( \recop|b2v_inst_d|instALU|Equal0~0_combout\ & ( (\recop|b2v_inst|currentState.Execute~q\ & (((!\recop|b2v_inst_d|inst1|OP\(5) & \recop|b2v_inst|Mux14~0_combout\)) # (\recop|b2v_inst|Mux13~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100010101010000010001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datac => \recop|b2v_inst|ALT_INV_Mux14~0_combout\,
	datad => \recop|b2v_inst|ALT_INV_Mux13~2_combout\,
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Equal0~0_combout\,
	combout => \recop|b2v_inst_d|instALU|Mux14~1_combout\);

-- Location: LABCELL_X40_Y29_N18
\recop|b2v_inst_d|instALU|Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux14~3_combout\ = ( \recop|b2v_inst|Mux13~1_combout\ & ( \recop|b2v_inst|Mux14~0_combout\ & ( (\recop|b2v_inst|currentState.Execute~q\ & (((!\recop|b2v_inst_d|inst1|OP\(1) & !\recop|b2v_inst|Mux13~0_combout\)) # 
-- (\recop|b2v_inst_d|inst1|OP\(5)))) ) ) ) # ( !\recop|b2v_inst|Mux13~1_combout\ & ( \recop|b2v_inst|Mux14~0_combout\ & ( (\recop|b2v_inst|currentState.Execute~q\ & !\recop|b2v_inst_d|inst1|OP\(5)) ) ) ) # ( \recop|b2v_inst|Mux13~1_combout\ & ( 
-- !\recop|b2v_inst|Mux14~0_combout\ & ( (\recop|b2v_inst|currentState.Execute~q\ & (((\recop|b2v_inst|Mux13~0_combout\) # (\recop|b2v_inst_d|inst1|OP\(1))) # (\recop|b2v_inst_d|inst1|OP\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101010101010101000100010001000101000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	datad => \recop|b2v_inst|ALT_INV_Mux13~0_combout\,
	datae => \recop|b2v_inst|ALT_INV_Mux13~1_combout\,
	dataf => \recop|b2v_inst|ALT_INV_Mux14~0_combout\,
	combout => \recop|b2v_inst_d|instALU|Mux14~3_combout\);

-- Location: FF_X45_Y20_N13
\recop|b2v_inst_d|instALU|prev_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|instALU|Mux14~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instALU|prev_result\(1));

-- Location: LABCELL_X46_Y20_N51
\recop|b2v_inst_d|inst10|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux15~0_combout\ = ( \recop|b2v_inst_d|OP1|Dout\(0) & ( \recop|b2v_inst_d|inst10|Mux4~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(0),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux4~1_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux15~0_combout\);

-- Location: FF_X42_Y28_N56
\recop|b2v_inst_d|inst1|Func[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\,
	ena => \recop|b2v_inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|Func\(0));

-- Location: FF_X47_Y20_N2
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst10|Mux15~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(24));

-- Location: M10K_X41_Y20_N0
\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|regfile:inst10|altsyncram:regs_rtl_0|altsyncram_bio1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 16,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst|RFLoad~0_combout\,
	portbre => VCC,
	portbaddrstall => \recop|b2v_inst|ALT_INV_currentState.FetchUpper~q\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X43_Y20_N45
\recop|b2v_inst_d|inst10|Mux16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux16~5_combout\ = ( \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a15\ & ( (!\recop|b2v_inst_d|inst10|Mux16~1_combout\) # ((!\recop|b2v_inst_d|inst10|Mux16~0_combout\) # 
-- (\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(24))) ) ) # ( !\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a15\ & ( (\recop|b2v_inst_d|inst10|Mux16~1_combout\ & (\recop|b2v_inst_d|inst10|Mux16~0_combout\ & 
-- \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(24))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010111111010111111111111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~1_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~0_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(24),
	dataf => \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a15\,
	combout => \recop|b2v_inst_d|inst10|Mux16~5_combout\);

-- Location: LABCELL_X45_Y19_N0
\recop|b2v_inst_d|inst8|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst8|Mux15~0_combout\ = ( \recop|b2v_inst|Mux9~0_combout\ & ( \recop|b2v_inst_d|inst10|Mux32~5_combout\ & ( (!\recop|b2v_inst|currentState.Decode~q\ & (((\recop|b2v_inst_d|inst10|Mux16~5_combout\)))) # 
-- (\recop|b2v_inst|currentState.Decode~q\ & ((!\recop|b2v_inst|Mux8~0_combout\ & ((\recop|b2v_inst_d|inst10|Mux16~5_combout\))) # (\recop|b2v_inst|Mux8~0_combout\ & (\recop|b2v_inst_d|inst1|Func\(0))))) ) ) ) # ( !\recop|b2v_inst|Mux9~0_combout\ & ( 
-- \recop|b2v_inst_d|inst10|Mux32~5_combout\ & ( ((\recop|b2v_inst|currentState.Decode~q\ & \recop|b2v_inst|Mux8~0_combout\)) # (\recop|b2v_inst_d|inst10|Mux16~5_combout\) ) ) ) # ( \recop|b2v_inst|Mux9~0_combout\ & ( 
-- !\recop|b2v_inst_d|inst10|Mux32~5_combout\ & ( (!\recop|b2v_inst|currentState.Decode~q\ & (((\recop|b2v_inst_d|inst10|Mux16~5_combout\)))) # (\recop|b2v_inst|currentState.Decode~q\ & ((!\recop|b2v_inst|Mux8~0_combout\ & 
-- ((\recop|b2v_inst_d|inst10|Mux16~5_combout\))) # (\recop|b2v_inst|Mux8~0_combout\ & (\recop|b2v_inst_d|inst1|Func\(0))))) ) ) ) # ( !\recop|b2v_inst|Mux9~0_combout\ & ( !\recop|b2v_inst_d|inst10|Mux32~5_combout\ & ( 
-- (\recop|b2v_inst_d|inst10|Mux16~5_combout\ & ((!\recop|b2v_inst|currentState.Decode~q\) # (!\recop|b2v_inst|Mux8~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000011111110100000011111111110000000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_Func\(0),
	datab => \recop|b2v_inst|ALT_INV_currentState.Decode~q\,
	datac => \recop|b2v_inst|ALT_INV_Mux8~0_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~5_combout\,
	datae => \recop|b2v_inst|ALT_INV_Mux9~0_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~5_combout\,
	combout => \recop|b2v_inst_d|inst8|Mux15~0_combout\);

-- Location: LABCELL_X42_Y18_N42
\recop|b2v_inst_d|OP2|Dout[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|OP2|Dout[4]~0_combout\ = ( \recop|b2v_inst|Mux8~0_combout\ & ( !\recop|b2v_inst|currentState.Decode~q\ ) ) # ( !\recop|b2v_inst|Mux8~0_combout\ & ( (!\recop|b2v_inst|Mux9~0_combout\) # (!\recop|b2v_inst|currentState.Decode~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst|ALT_INV_Mux9~0_combout\,
	datac => \recop|b2v_inst|ALT_INV_currentState.Decode~q\,
	dataf => \recop|b2v_inst|ALT_INV_Mux8~0_combout\,
	combout => \recop|b2v_inst_d|OP2|Dout[4]~0_combout\);

-- Location: LABCELL_X40_Y29_N6
\recop|b2v_inst|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux22~4_combout\ = ( \recop|b2v_inst_d|inst1|OP\(2) & ( !\recop|b2v_inst_d|inst1|OP\(0) & ( !\recop|b2v_inst_d|inst1|OP\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	datae => \recop|b2v_inst_d|inst1|ALT_INV_OP\(2),
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_OP\(0),
	combout => \recop|b2v_inst|Mux22~4_combout\);

-- Location: LABCELL_X45_Y21_N24
\recop|b2v_inst|Op1Load~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Op1Load~0_combout\ = ( \recop|b2v_inst_d|inst1|OP\(5) & ( \recop|b2v_inst|Mux22~4_combout\ & ( (\recop|b2v_inst|currentState.Decode~q\ & ((!\recop|b2v_inst_d|inst1|OP\(4)) # (\recop|b2v_inst_d|inst1|OP\(3)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst1|OP\(5) & ( \recop|b2v_inst|Mux22~4_combout\ & ( \recop|b2v_inst|currentState.Decode~q\ ) ) ) # ( \recop|b2v_inst_d|inst1|OP\(5) & ( !\recop|b2v_inst|Mux22~4_combout\ & ( \recop|b2v_inst|currentState.Decode~q\ ) ) ) # ( 
-- !\recop|b2v_inst_d|inst1|OP\(5) & ( !\recop|b2v_inst|Mux22~4_combout\ & ( \recop|b2v_inst|currentState.Decode~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP\(4),
	datab => \recop|b2v_inst|ALT_INV_currentState.Decode~q\,
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	datae => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	dataf => \recop|b2v_inst|ALT_INV_Mux22~4_combout\,
	combout => \recop|b2v_inst|Op1Load~0_combout\);

-- Location: FF_X45_Y19_N1
\recop|b2v_inst_d|OP2|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst8|Mux15~0_combout\,
	sclr => \recop|b2v_inst_d|OP2|Dout[4]~0_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP2|Dout\(0));

-- Location: FF_X45_Y20_N49
\recop|b2v_inst_d|instALU|prev_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|instALU|Mux15~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instALU|prev_result\(0));

-- Location: LABCELL_X45_Y20_N42
\recop|b2v_inst_d|instALU|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux15~0_combout\ = ( \recop|b2v_inst_d|OP2|Dout\(0) & ( (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ((\recop|b2v_inst_d|instALU|prev_result\(0)))) # 
-- (\recop|b2v_inst_d|instALU|Mux14~3_combout\ & (\recop|b2v_inst_d|OP1|Dout\(0))))) # (\recop|b2v_inst_d|instALU|Mux14~2_combout\ & (!\recop|b2v_inst_d|instALU|Mux14~3_combout\)) ) ) # ( !\recop|b2v_inst_d|OP2|Dout\(0) & ( 
-- (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ((\recop|b2v_inst_d|instALU|prev_result\(0)))) # (\recop|b2v_inst_d|instALU|Mux14~3_combout\ & (\recop|b2v_inst_d|OP1|Dout\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~2_combout\,
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~3_combout\,
	datac => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(0),
	datad => \recop|b2v_inst_d|instALU|ALT_INV_prev_result\(0),
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(0),
	combout => \recop|b2v_inst_d|instALU|Mux15~0_combout\);

-- Location: LABCELL_X40_Y20_N0
\recop|b2v_inst_d|instALU|Add0~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Add0~66_cout\ = CARRY(( (\recop|b2v_inst|currentState.Execute~q\ & (!\recop|b2v_inst_d|inst1|OP\(5) & \recop|b2v_inst|Mux14~0_combout\)) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datad => \recop|b2v_inst|ALT_INV_Mux14~0_combout\,
	cin => GND,
	cout => \recop|b2v_inst_d|instALU|Add0~66_cout\);

-- Location: LABCELL_X40_Y20_N3
\recop|b2v_inst_d|instALU|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Add0~13_sumout\ = SUM(( !\recop|b2v_inst_d|OP1|Dout\(0) $ (((!\recop|b2v_inst|currentState.Execute~q\) # ((!\recop|b2v_inst|Mux14~0_combout\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( \recop|b2v_inst_d|OP2|Dout\(0) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~66_cout\ ))
-- \recop|b2v_inst_d|instALU|Add0~14\ = CARRY(( !\recop|b2v_inst_d|OP1|Dout\(0) $ (((!\recop|b2v_inst|currentState.Execute~q\) # ((!\recop|b2v_inst|Mux14~0_combout\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( \recop|b2v_inst_d|OP2|Dout\(0) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111101001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datac => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(0),
	datad => \recop|b2v_inst|ALT_INV_Mux14~0_combout\,
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(0),
	cin => \recop|b2v_inst_d|instALU|Add0~66_cout\,
	sumout => \recop|b2v_inst_d|instALU|Add0~13_sumout\,
	cout => \recop|b2v_inst_d|instALU|Add0~14\);

-- Location: LABCELL_X45_Y20_N48
\recop|b2v_inst_d|instALU|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux15~1_combout\ = ( \recop|b2v_inst_d|instALU|Add0~13_sumout\ & ( \recop|b2v_inst_d|instALU|Mux14~1_combout\ & ( ((!\recop|b2v_inst_d|instALU|Mux14~0_combout\) # (\recop|b2v_inst_d|OP1|Dout\(0))) # 
-- (\recop|b2v_inst_d|OP2|Dout\(0)) ) ) ) # ( !\recop|b2v_inst_d|instALU|Add0~13_sumout\ & ( \recop|b2v_inst_d|instALU|Mux14~1_combout\ & ( (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ((\recop|b2v_inst_d|OP1|Dout\(0)) # (\recop|b2v_inst_d|OP2|Dout\(0)))) ) 
-- ) ) # ( \recop|b2v_inst_d|instALU|Add0~13_sumout\ & ( !\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (((\recop|b2v_inst_d|instALU|Mux15~0_combout\)))) # (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & 
-- (\recop|b2v_inst_d|OP2|Dout\(0) & (\recop|b2v_inst_d|OP1|Dout\(0)))) ) ) ) # ( !\recop|b2v_inst_d|instALU|Add0~13_sumout\ & ( !\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~0_combout\ & 
-- (((\recop|b2v_inst_d|instALU|Mux15~0_combout\)))) # (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (\recop|b2v_inst_d|OP2|Dout\(0) & (\recop|b2v_inst_d|OP1|Dout\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100010011000100111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(0),
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~0_combout\,
	datac => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(0),
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux15~0_combout\,
	datae => \recop|b2v_inst_d|instALU|ALT_INV_Add0~13_sumout\,
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~1_combout\,
	combout => \recop|b2v_inst_d|instALU|Mux15~1_combout\);

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: FF_X40_Y16_N38
\recop|b2v_inst_d|instOtherRegisters|sip_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instOtherRegisters|sip_r\(0));

-- Location: LABCELL_X40_Y16_N36
\recop|b2v_inst_d|inst10|Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux15~3_combout\ = ( \recop|b2v_inst_d|instOtherRegisters|sip_r\(0) & ( \recop|b2v_inst_d|inst10|Mux15~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\(0),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~2_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux15~3_combout\);

-- Location: MLABCELL_X47_Y20_N0
\recop|b2v_inst_d|inst10|Mux15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux15~5_combout\ = ( \recop|b2v_inst_d|inst10|Mux15~3_combout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ ) ) # ( !\recop|b2v_inst_d|inst10|Mux15~3_combout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ & ( (((\recop|b2v_inst_d|inst10|Mux15~4_combout\ & \recop|b2v_inst_d|instALU|Mux15~1_combout\)) # (\recop|b2v_inst_d|inst10|Mux15~1_combout\)) # 
-- (\recop|b2v_inst_d|inst10|Mux15~0_combout\) ) ) ) # ( \recop|b2v_inst_d|inst10|Mux15~3_combout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ ) ) # ( !\recop|b2v_inst_d|inst10|Mux15~3_combout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ & ( ((\recop|b2v_inst_d|inst10|Mux15~4_combout\ & \recop|b2v_inst_d|instALU|Mux15~1_combout\)) # (\recop|b2v_inst_d|inst10|Mux15~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111111111111111111101011111011111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~0_combout\,
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~4_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~1_combout\,
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux15~1_combout\,
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~3_combout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~2_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux15~5_combout\);

-- Location: FF_X42_Y20_N29
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst10|Mux14~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(23));

-- Location: LABCELL_X42_Y20_N18
\recop|b2v_inst_d|inst10|Mux16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux16~6_combout\ = ( \recop|b2v_inst_d|inst10|Mux16~1_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux16~0_combout\ & (\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a14\)) # (\recop|b2v_inst_d|inst10|Mux16~0_combout\ & 
-- ((\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(23)))) ) ) # ( !\recop|b2v_inst_d|inst10|Mux16~1_combout\ & ( \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a14\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a14\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(23),
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~0_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~1_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux16~6_combout\);

-- Location: FF_X42_Y20_N55
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst10|Mux14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(23));

-- Location: M10K_X41_Y21_N0
\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|regfile:inst10|altsyncram:regs_rtl_1|altsyncram_bio1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 16,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst|RFLoad~0_combout\,
	portbre => VCC,
	portbaddrstall => \recop|b2v_inst|ALT_INV_currentState.FetchUpper~q\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y21_N24
\recop|b2v_inst_d|inst10|Mux32~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux32~6_combout\ = ( \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a14\ & ( (!\recop|b2v_inst_d|inst10|Mux32~0_combout\) # ((!\recop|b2v_inst_d|inst10|Mux32~1_combout\) # 
-- (\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(23))) ) ) # ( !\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a14\ & ( (\recop|b2v_inst_d|inst10|Mux32~0_combout\ & (\recop|b2v_inst_d|inst10|Mux32~1_combout\ & 
-- \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(23))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000111101110111111111110111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~0_combout\,
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~1_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(23),
	dataf => \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a14\,
	combout => \recop|b2v_inst_d|inst10|Mux32~6_combout\);

-- Location: FF_X42_Y28_N26
\recop|b2v_inst_d|inst1|Func[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~4_combout\,
	ena => \recop|b2v_inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|Func\(1));

-- Location: LABCELL_X43_Y19_N45
\recop|b2v_inst_d|inst7|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst7|Mux14~0_combout\ = ( \recop|b2v_inst_d|inst10|Mux32~6_combout\ & ( \recop|b2v_inst_d|inst1|Func\(1) & ( ((!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (\recop|b2v_inst_d|inst10|Mux16~6_combout\)) # 
-- (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ((\recop|b2v_inst_d|inst2|programCounterOut\(1))))) # (\recop|b2v_inst_d|OP1|Dout[2]~1_combout\) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux32~6_combout\ & ( \recop|b2v_inst_d|inst1|Func\(1) & ( 
-- (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (((\recop|b2v_inst_d|OP1|Dout[2]~1_combout\)) # (\recop|b2v_inst_d|inst10|Mux16~6_combout\))) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (((\recop|b2v_inst_d|inst2|programCounterOut\(1) & 
-- !\recop|b2v_inst_d|OP1|Dout[2]~1_combout\)))) ) ) ) # ( \recop|b2v_inst_d|inst10|Mux32~6_combout\ & ( !\recop|b2v_inst_d|inst1|Func\(1) & ( (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (\recop|b2v_inst_d|inst10|Mux16~6_combout\ & 
-- ((!\recop|b2v_inst_d|OP1|Dout[2]~1_combout\)))) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (((\recop|b2v_inst_d|OP1|Dout[2]~1_combout\) # (\recop|b2v_inst_d|inst2|programCounterOut\(1))))) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux32~6_combout\ & ( 
-- !\recop|b2v_inst_d|inst1|Func\(1) & ( (!\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ((!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (\recop|b2v_inst_d|inst10|Mux16~6_combout\)) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & 
-- ((\recop|b2v_inst_d|inst2|programCounterOut\(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~0_combout\,
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~6_combout\,
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(1),
	datad => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~1_combout\,
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~6_combout\,
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_Func\(1),
	combout => \recop|b2v_inst_d|inst7|Mux14~0_combout\);

-- Location: MLABCELL_X39_Y31_N18
\recop|b2v_inst|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux6~2_combout\ = ( \recop|b2v_inst_d|inst1|OP\(5) & ( \recop|b2v_inst_d|inst1|AM\(0) & ( (\recop|b2v_inst_d|inst1|OP\(3) & (!\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & (!\recop|b2v_inst_d|inst1|OP\(1) & \recop|b2v_inst_d|inst1|AM\(1)))) 
-- ) ) ) # ( !\recop|b2v_inst_d|inst1|OP\(5) & ( \recop|b2v_inst_d|inst1|AM\(0) & ( (!\recop|b2v_inst_d|inst1|OP\(3) & ((!\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & ((!\recop|b2v_inst_d|inst1|AM\(1)))) # (\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & 
-- (\recop|b2v_inst_d|inst1|OP\(1))))) # (\recop|b2v_inst_d|inst1|OP\(3) & (!\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & (!\recop|b2v_inst_d|inst1|OP\(1) & \recop|b2v_inst_d|inst1|AM\(1)))) ) ) ) # ( !\recop|b2v_inst_d|inst1|OP\(5) & ( 
-- !\recop|b2v_inst_d|inst1|AM\(0) & ( (!\recop|b2v_inst_d|inst1|OP\(3) & (\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & \recop|b2v_inst_d|inst1|OP\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000000000000010001010010000100000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP[0]~DUPLICATE_q\,
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	datad => \recop|b2v_inst_d|inst1|ALT_INV_AM\(1),
	datae => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_AM\(0),
	combout => \recop|b2v_inst|Mux6~2_combout\);

-- Location: LABCELL_X40_Y29_N57
\recop|b2v_inst|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux6~3_combout\ = ( \recop|b2v_inst|Mux6~2_combout\ & ( (!\recop|b2v_inst_d|inst1|OP\(4) & !\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP\(4),
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP[2]~DUPLICATE_q\,
	dataf => \recop|b2v_inst|ALT_INV_Mux6~2_combout\,
	combout => \recop|b2v_inst|Mux6~3_combout\);

-- Location: LABCELL_X40_Y29_N48
\recop|b2v_inst|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux6~0_combout\ = ( !\recop|b2v_inst_d|inst1|OP\(3) & ( \recop|b2v_inst_d|inst1|AM\(1) & ( !\recop|b2v_inst_d|inst1|AM\(0) ) ) ) # ( !\recop|b2v_inst_d|inst1|OP\(3) & ( !\recop|b2v_inst_d|inst1|AM\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst1|ALT_INV_AM\(0),
	datae => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_AM\(1),
	combout => \recop|b2v_inst|Mux6~0_combout\);

-- Location: LABCELL_X40_Y31_N6
\recop|b2v_inst|Mux22~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux22~7_combout\ = ( !\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & ( !\recop|b2v_inst_d|inst1|AM\(1) & ( (\recop|b2v_inst_d|inst1|AM\(0) & (\recop|b2v_inst_d|inst1|OP\(3) & (!\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & 
-- !\recop|b2v_inst_d|inst1|OP\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_AM\(0),
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP[0]~DUPLICATE_q\,
	datad => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	datae => \recop|b2v_inst_d|inst1|ALT_INV_OP[2]~DUPLICATE_q\,
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_AM\(1),
	combout => \recop|b2v_inst|Mux22~7_combout\);

-- Location: LABCELL_X40_Y29_N54
\recop|b2v_inst|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux6~1_combout\ = ( \recop|b2v_inst|Mux22~7_combout\ & ( (!\recop|b2v_inst_d|inst1|OP\(5) & (((\recop|b2v_inst|Mux22~4_combout\ & \recop|b2v_inst|Mux6~0_combout\)) # (\recop|b2v_inst_d|inst1|OP\(4)))) ) ) # ( 
-- !\recop|b2v_inst|Mux22~7_combout\ & ( (\recop|b2v_inst|Mux22~4_combout\ & (!\recop|b2v_inst_d|inst1|OP\(5) & ((\recop|b2v_inst|Mux6~0_combout\) # (\recop|b2v_inst_d|inst1|OP\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000000000100110000000001010111000000000101011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP\(4),
	datab => \recop|b2v_inst|ALT_INV_Mux22~4_combout\,
	datac => \recop|b2v_inst|ALT_INV_Mux6~0_combout\,
	datad => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	dataf => \recop|b2v_inst|ALT_INV_Mux22~7_combout\,
	combout => \recop|b2v_inst|Mux6~1_combout\);

-- Location: LABCELL_X43_Y17_N12
\recop|b2v_inst_d|OP1|Dout[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|OP1|Dout[2]~2_combout\ = ( \recop|b2v_inst|Mux6~3_combout\ & ( \recop|b2v_inst|Mux6~1_combout\ & ( (!\recop|b2v_inst|currentState.Decode~q\) # (\recop|b2v_inst|Mux5~1_combout\) ) ) ) # ( !\recop|b2v_inst|Mux6~3_combout\ & ( 
-- \recop|b2v_inst|Mux6~1_combout\ & ( (!\recop|b2v_inst|currentState.Decode~q\) # (\recop|b2v_inst|Mux5~1_combout\) ) ) ) # ( \recop|b2v_inst|Mux6~3_combout\ & ( !\recop|b2v_inst|Mux6~1_combout\ & ( (!\recop|b2v_inst|currentState.Decode~q\) # 
-- (\recop|b2v_inst|Mux5~1_combout\) ) ) ) # ( !\recop|b2v_inst|Mux6~3_combout\ & ( !\recop|b2v_inst|Mux6~1_combout\ & ( (!\recop|b2v_inst|currentState.Decode~q\) # (!\recop|b2v_inst|Mux5~1_combout\ $ (\recop|b2v_inst|Mux7~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110111101101110111011101110111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_Mux5~1_combout\,
	datab => \recop|b2v_inst|ALT_INV_currentState.Decode~q\,
	datac => \recop|b2v_inst|ALT_INV_Mux7~0_combout\,
	datae => \recop|b2v_inst|ALT_INV_Mux6~3_combout\,
	dataf => \recop|b2v_inst|ALT_INV_Mux6~1_combout\,
	combout => \recop|b2v_inst_d|OP1|Dout[2]~2_combout\);

-- Location: FF_X43_Y19_N47
\recop|b2v_inst_d|OP1|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst7|Mux14~0_combout\,
	sclr => \recop|b2v_inst_d|OP1|Dout[2]~2_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP1|Dout\(1));

-- Location: LABCELL_X45_Y19_N42
\recop|b2v_inst_d|inst8|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst8|Mux14~0_combout\ = ( \recop|b2v_inst|Mux8~0_combout\ & ( \recop|b2v_inst_d|inst1|Func\(1) & ( (!\recop|b2v_inst|currentState.Decode~q\ & (((\recop|b2v_inst_d|inst10|Mux16~6_combout\)))) # (\recop|b2v_inst|currentState.Decode~q\ & 
-- (((\recop|b2v_inst|Mux9~0_combout\)) # (\recop|b2v_inst_d|inst10|Mux32~6_combout\))) ) ) ) # ( !\recop|b2v_inst|Mux8~0_combout\ & ( \recop|b2v_inst_d|inst1|Func\(1) & ( \recop|b2v_inst_d|inst10|Mux16~6_combout\ ) ) ) # ( \recop|b2v_inst|Mux8~0_combout\ & 
-- ( !\recop|b2v_inst_d|inst1|Func\(1) & ( (!\recop|b2v_inst|currentState.Decode~q\ & (((\recop|b2v_inst_d|inst10|Mux16~6_combout\)))) # (\recop|b2v_inst|currentState.Decode~q\ & (\recop|b2v_inst_d|inst10|Mux32~6_combout\ & 
-- ((!\recop|b2v_inst|Mux9~0_combout\)))) ) ) ) # ( !\recop|b2v_inst|Mux8~0_combout\ & ( !\recop|b2v_inst_d|inst1|Func\(1) & ( \recop|b2v_inst_d|inst10|Mux16~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000111010000110000001111000011110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~6_combout\,
	datab => \recop|b2v_inst|ALT_INV_currentState.Decode~q\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~6_combout\,
	datad => \recop|b2v_inst|ALT_INV_Mux9~0_combout\,
	datae => \recop|b2v_inst|ALT_INV_Mux8~0_combout\,
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_Func\(1),
	combout => \recop|b2v_inst_d|inst8|Mux14~0_combout\);

-- Location: FF_X45_Y19_N43
\recop|b2v_inst_d|OP2|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst8|Mux14~0_combout\,
	sclr => \recop|b2v_inst_d|OP2|Dout[4]~0_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP2|Dout\(1));

-- Location: LABCELL_X45_Y20_N45
\recop|b2v_inst_d|instALU|Mux14~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux14~4_combout\ = ( \recop|b2v_inst_d|OP2|Dout\(1) & ( (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~3_combout\ & (\recop|b2v_inst_d|instALU|prev_result\(1))) # 
-- (\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ((\recop|b2v_inst_d|OP1|Dout\(1)))))) # (\recop|b2v_inst_d|instALU|Mux14~2_combout\ & (!\recop|b2v_inst_d|instALU|Mux14~3_combout\)) ) ) # ( !\recop|b2v_inst_d|OP2|Dout\(1) & ( 
-- (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~3_combout\ & (\recop|b2v_inst_d|instALU|prev_result\(1))) # (\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ((\recop|b2v_inst_d|OP1|Dout\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~2_combout\,
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~3_combout\,
	datac => \recop|b2v_inst_d|instALU|ALT_INV_prev_result\(1),
	datad => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(1),
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(1),
	combout => \recop|b2v_inst_d|instALU|Mux14~4_combout\);

-- Location: LABCELL_X40_Y20_N6
\recop|b2v_inst_d|instALU|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Add0~17_sumout\ = SUM(( !\recop|b2v_inst_d|OP1|Dout\(1) $ (((!\recop|b2v_inst|currentState.Execute~q\) # ((!\recop|b2v_inst|Mux14~0_combout\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( \recop|b2v_inst_d|OP2|Dout\(1) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~14\ ))
-- \recop|b2v_inst_d|instALU|Add0~18\ = CARRY(( !\recop|b2v_inst_d|OP1|Dout\(1) $ (((!\recop|b2v_inst|currentState.Execute~q\) # ((!\recop|b2v_inst|Mux14~0_combout\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( \recop|b2v_inst_d|OP2|Dout\(1) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datac => \recop|b2v_inst|ALT_INV_Mux14~0_combout\,
	datad => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(1),
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(1),
	cin => \recop|b2v_inst_d|instALU|Add0~14\,
	sumout => \recop|b2v_inst_d|instALU|Add0~17_sumout\,
	cout => \recop|b2v_inst_d|instALU|Add0~18\);

-- Location: LABCELL_X45_Y20_N12
\recop|b2v_inst_d|instALU|Mux14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux14~5_combout\ = ( \recop|b2v_inst_d|instALU|Add0~17_sumout\ & ( \recop|b2v_inst_d|OP2|Dout\(1) & ( ((!\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (\recop|b2v_inst_d|instALU|Mux14~4_combout\)) # 
-- (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ((\recop|b2v_inst_d|OP1|Dout\(1))))) # (\recop|b2v_inst_d|instALU|Mux14~1_combout\) ) ) ) # ( !\recop|b2v_inst_d|instALU|Add0~17_sumout\ & ( \recop|b2v_inst_d|OP2|Dout\(1) & ( 
-- (!\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (\recop|b2v_inst_d|instALU|Mux14~4_combout\)) # (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ((\recop|b2v_inst_d|OP1|Dout\(1)))))) # 
-- (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & (((\recop|b2v_inst_d|instALU|Mux14~0_combout\)))) ) ) ) # ( \recop|b2v_inst_d|instALU|Add0~17_sumout\ & ( !\recop|b2v_inst_d|OP2|Dout\(1) & ( (!\recop|b2v_inst_d|instALU|Mux14~1_combout\ & 
-- (\recop|b2v_inst_d|instALU|Mux14~4_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~0_combout\)))) # (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & (((!\recop|b2v_inst_d|instALU|Mux14~0_combout\) # (\recop|b2v_inst_d|OP1|Dout\(1))))) ) ) ) # ( 
-- !\recop|b2v_inst_d|instALU|Add0~17_sumout\ & ( !\recop|b2v_inst_d|OP2|Dout\(1) & ( (!\recop|b2v_inst_d|instALU|Mux14~1_combout\ & (\recop|b2v_inst_d|instALU|Mux14~4_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~0_combout\)))) # 
-- (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & (((\recop|b2v_inst_d|OP1|Dout\(1) & \recop|b2v_inst_d|instALU|Mux14~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~1_combout\,
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~4_combout\,
	datac => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(1),
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~0_combout\,
	datae => \recop|b2v_inst_d|instALU|ALT_INV_Add0~17_sumout\,
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(1),
	combout => \recop|b2v_inst_d|instALU|Mux14~5_combout\);

-- Location: LABCELL_X57_Y20_N51
\recop|b2v_inst_d|inst10|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux14~0_combout\ = ( \recop|b2v_inst_d|OP1|Dout\(1) & ( \recop|b2v_inst_d|inst10|Mux4~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(1),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux4~1_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux14~0_combout\);

-- Location: MLABCELL_X39_Y31_N9
\recop|b2v_inst|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux15~0_combout\ = ( \recop|b2v_inst_d|inst1|OP\(4) & ( (\recop|b2v_inst_d|inst1|OP\(3) & (\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & (\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & !\recop|b2v_inst_d|inst1|OP\(1)))) ) ) # ( 
-- !\recop|b2v_inst_d|inst1|OP\(4) & ( (!\recop|b2v_inst_d|inst1|OP\(3) & (!\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & (!\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & \recop|b2v_inst_d|inst1|OP\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP[2]~DUPLICATE_q\,
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP[0]~DUPLICATE_q\,
	datad => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_OP\(4),
	combout => \recop|b2v_inst|Mux15~0_combout\);

-- Location: MLABCELL_X39_Y31_N24
\recop|b2v_inst|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux15~1_combout\ = ( !\recop|b2v_inst_d|inst1|OP\(5) & ( \recop|b2v_inst|Mux15~0_combout\ & ( \recop|b2v_inst|currentState.Execute~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datae => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	dataf => \recop|b2v_inst|ALT_INV_Mux15~0_combout\,
	combout => \recop|b2v_inst|Mux15~1_combout\);

-- Location: LABCELL_X40_Y24_N51
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout\ = ( !\recop|b2v_inst_d|OP2|Dout\(13) & ( \recop|b2v_inst|Mux15~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(13),
	dataf => \recop|b2v_inst|ALT_INV_Mux15~1_combout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout\);

-- Location: LABCELL_X40_Y24_N39
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3) = ( !\recop|b2v_inst_d|OP2|Dout\(15) & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout\ & ( !\recop|b2v_inst_d|OP2|Dout\(14) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(14),
	datae => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(15),
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|ALT_INV_w_anode890w[3]~0_combout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3));

-- Location: LABCELL_X42_Y15_N57
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3) = ( !\recop|b2v_inst_d|OP2|Dout\(14) & ( (!\recop|b2v_inst_d|OP2|Dout\(13) & !\recop|b2v_inst_d|OP2|Dout\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(13),
	datac => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(15),
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(14),
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3));

-- Location: FF_X42_Y24_N53
\recop|b2v_inst_d|inst1|Func[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~4_combout\,
	ena => \recop|b2v_inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|Func\(2));

-- Location: FF_X42_Y20_N50
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst10|Mux13~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(22));

-- Location: LABCELL_X42_Y20_N48
\recop|b2v_inst_d|inst10|Mux16~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux16~7_combout\ = ( \recop|b2v_inst_d|inst10|Mux16~1_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux16~0_combout\ & (\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a13\)) # (\recop|b2v_inst_d|inst10|Mux16~0_combout\ & 
-- ((\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(22)))) ) ) # ( !\recop|b2v_inst_d|inst10|Mux16~1_combout\ & ( \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a13\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a13\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~0_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(22),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~1_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux16~7_combout\);

-- Location: LABCELL_X45_Y19_N24
\recop|b2v_inst_d|inst8|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst8|Mux13~0_combout\ = ( \recop|b2v_inst|Mux9~0_combout\ & ( \recop|b2v_inst_d|inst10|Mux16~7_combout\ & ( (!\recop|b2v_inst|Mux8~0_combout\) # ((!\recop|b2v_inst|currentState.Decode~q\) # (\recop|b2v_inst_d|inst1|Func\(2))) ) ) ) # ( 
-- !\recop|b2v_inst|Mux9~0_combout\ & ( \recop|b2v_inst_d|inst10|Mux16~7_combout\ & ( (!\recop|b2v_inst|Mux8~0_combout\) # ((!\recop|b2v_inst|currentState.Decode~q\) # (\recop|b2v_inst_d|inst10|Mux32~7_combout\)) ) ) ) # ( \recop|b2v_inst|Mux9~0_combout\ & ( 
-- !\recop|b2v_inst_d|inst10|Mux16~7_combout\ & ( (\recop|b2v_inst|Mux8~0_combout\ & (\recop|b2v_inst|currentState.Decode~q\ & \recop|b2v_inst_d|inst1|Func\(2))) ) ) ) # ( !\recop|b2v_inst|Mux9~0_combout\ & ( !\recop|b2v_inst_d|inst10|Mux16~7_combout\ & ( 
-- (\recop|b2v_inst|Mux8~0_combout\ & (\recop|b2v_inst|currentState.Decode~q\ & \recop|b2v_inst_d|inst10|Mux32~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000010000000111101110111111111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_Mux8~0_combout\,
	datab => \recop|b2v_inst|ALT_INV_currentState.Decode~q\,
	datac => \recop|b2v_inst_d|inst1|ALT_INV_Func\(2),
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~7_combout\,
	datae => \recop|b2v_inst|ALT_INV_Mux9~0_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~7_combout\,
	combout => \recop|b2v_inst_d|inst8|Mux13~0_combout\);

-- Location: FF_X45_Y19_N25
\recop|b2v_inst_d|OP2|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst8|Mux13~0_combout\,
	sclr => \recop|b2v_inst_d|OP2|Dout[4]~0_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP2|Dout\(2));

-- Location: FF_X40_Y23_N26
\recop|b2v_inst_d|inst1|Func[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~4_combout\,
	ena => \recop|b2v_inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|Func\(3));

-- Location: FF_X42_Y20_N11
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst10|Mux12~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(21));

-- Location: LABCELL_X42_Y20_N9
\recop|b2v_inst_d|inst10|Mux16~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux16~8_combout\ = ( \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a12\ & ( (!\recop|b2v_inst_d|inst10|Mux16~0_combout\) # ((!\recop|b2v_inst_d|inst10|Mux16~1_combout\) # 
-- (\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(21))) ) ) # ( !\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a12\ & ( (\recop|b2v_inst_d|inst10|Mux16~0_combout\ & (\recop|b2v_inst_d|inst10|Mux16~1_combout\ & 
-- \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(21))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010111111010111111111111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~0_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~1_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(21),
	dataf => \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a12\,
	combout => \recop|b2v_inst_d|inst10|Mux16~8_combout\);

-- Location: LABCELL_X45_Y19_N54
\recop|b2v_inst_d|inst8|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst8|Mux12~0_combout\ = ( \recop|b2v_inst_d|inst10|Mux16~8_combout\ & ( \recop|b2v_inst|Mux8~0_combout\ & ( (!\recop|b2v_inst|currentState.Decode~q\) # ((!\recop|b2v_inst|Mux9~0_combout\ & ((\recop|b2v_inst_d|inst10|Mux32~8_combout\))) 
-- # (\recop|b2v_inst|Mux9~0_combout\ & (\recop|b2v_inst_d|inst1|Func\(3)))) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux16~8_combout\ & ( \recop|b2v_inst|Mux8~0_combout\ & ( (\recop|b2v_inst|currentState.Decode~q\ & ((!\recop|b2v_inst|Mux9~0_combout\ & 
-- ((\recop|b2v_inst_d|inst10|Mux32~8_combout\))) # (\recop|b2v_inst|Mux9~0_combout\ & (\recop|b2v_inst_d|inst1|Func\(3))))) ) ) ) # ( \recop|b2v_inst_d|inst10|Mux16~8_combout\ & ( !\recop|b2v_inst|Mux8~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000011000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_Func\(3),
	datab => \recop|b2v_inst|ALT_INV_currentState.Decode~q\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~8_combout\,
	datad => \recop|b2v_inst|ALT_INV_Mux9~0_combout\,
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~8_combout\,
	dataf => \recop|b2v_inst|ALT_INV_Mux8~0_combout\,
	combout => \recop|b2v_inst_d|inst8|Mux12~0_combout\);

-- Location: FF_X45_Y19_N55
\recop|b2v_inst_d|OP2|Dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst8|Mux12~0_combout\,
	sclr => \recop|b2v_inst_d|OP2|Dout[4]~0_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP2|Dout\(3));

-- Location: FF_X47_Y20_N38
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst10|Mux10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(19));

-- Location: MLABCELL_X47_Y20_N30
\recop|b2v_inst_d|inst10|Mux32~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux32~10_combout\ = ( \recop|b2v_inst_d|inst10|Mux32~0_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux32~1_combout\ & ((\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a10\))) # (\recop|b2v_inst_d|inst10|Mux32~1_combout\ 
-- & (\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(19))) ) ) # ( !\recop|b2v_inst_d|inst10|Mux32~0_combout\ & ( \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a10\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(19),
	datab => \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a10\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~1_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~0_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux32~10_combout\);

-- Location: LABCELL_X45_Y19_N48
\recop|b2v_inst_d|inst8|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst8|Mux10~0_combout\ = ( \recop|b2v_inst_d|inst1|Func\(5) & ( \recop|b2v_inst_d|inst10|Mux32~10_combout\ & ( ((\recop|b2v_inst|currentState.Decode~q\ & \recop|b2v_inst|Mux8~0_combout\)) # (\recop|b2v_inst_d|inst10|Mux16~10_combout\) ) 
-- ) ) # ( !\recop|b2v_inst_d|inst1|Func\(5) & ( \recop|b2v_inst_d|inst10|Mux32~10_combout\ & ( (!\recop|b2v_inst|currentState.Decode~q\ & (\recop|b2v_inst_d|inst10|Mux16~10_combout\)) # (\recop|b2v_inst|currentState.Decode~q\ & 
-- ((!\recop|b2v_inst|Mux8~0_combout\ & (\recop|b2v_inst_d|inst10|Mux16~10_combout\)) # (\recop|b2v_inst|Mux8~0_combout\ & ((!\recop|b2v_inst|Mux9~0_combout\))))) ) ) ) # ( \recop|b2v_inst_d|inst1|Func\(5) & ( !\recop|b2v_inst_d|inst10|Mux32~10_combout\ & ( 
-- (!\recop|b2v_inst|currentState.Decode~q\ & (\recop|b2v_inst_d|inst10|Mux16~10_combout\)) # (\recop|b2v_inst|currentState.Decode~q\ & ((!\recop|b2v_inst|Mux8~0_combout\ & (\recop|b2v_inst_d|inst10|Mux16~10_combout\)) # (\recop|b2v_inst|Mux8~0_combout\ & 
-- ((\recop|b2v_inst|Mux9~0_combout\))))) ) ) ) # ( !\recop|b2v_inst_d|inst1|Func\(5) & ( !\recop|b2v_inst_d|inst10|Mux32~10_combout\ & ( (\recop|b2v_inst_d|inst10|Mux16~10_combout\ & ((!\recop|b2v_inst|currentState.Decode~q\) # 
-- (!\recop|b2v_inst|Mux8~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010100010101000101011101010111010101000101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~10_combout\,
	datab => \recop|b2v_inst|ALT_INV_currentState.Decode~q\,
	datac => \recop|b2v_inst|ALT_INV_Mux8~0_combout\,
	datad => \recop|b2v_inst|ALT_INV_Mux9~0_combout\,
	datae => \recop|b2v_inst_d|inst1|ALT_INV_Func\(5),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~10_combout\,
	combout => \recop|b2v_inst_d|inst8|Mux10~0_combout\);

-- Location: FF_X45_Y19_N50
\recop|b2v_inst_d|OP2|Dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst8|Mux10~0_combout\,
	sclr => \recop|b2v_inst_d|OP2|Dout[4]~0_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP2|Dout\(5));

-- Location: FF_X43_Y20_N50
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst10|Mux9~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(18));

-- Location: LABCELL_X42_Y21_N51
\recop|b2v_inst_d|inst10|Mux32~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux32~11_combout\ = ( \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a9\ & ( (!\recop|b2v_inst_d|inst10|Mux32~1_combout\) # ((!\recop|b2v_inst_d|inst10|Mux32~0_combout\) # 
-- (\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(18))) ) ) # ( !\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a9\ & ( (\recop|b2v_inst_d|inst10|Mux32~1_combout\ & (\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(18) & 
-- \recop|b2v_inst_d|inst10|Mux32~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111111111110011111111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~1_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(18),
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~0_combout\,
	dataf => \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a9\,
	combout => \recop|b2v_inst_d|inst10|Mux32~11_combout\);

-- Location: LABCELL_X45_Y19_N18
\recop|b2v_inst_d|inst8|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst8|Mux9~0_combout\ = ( \recop|b2v_inst|currentState.Decode~q\ & ( \recop|b2v_inst_d|inst10|Mux16~11_combout\ & ( (!\recop|b2v_inst|Mux8~0_combout\) # ((!\recop|b2v_inst|Mux9~0_combout\ & (\recop|b2v_inst_d|inst10|Mux32~11_combout\)) # 
-- (\recop|b2v_inst|Mux9~0_combout\ & ((\recop|b2v_inst_d|inst1|Func\(6))))) ) ) ) # ( !\recop|b2v_inst|currentState.Decode~q\ & ( \recop|b2v_inst_d|inst10|Mux16~11_combout\ ) ) # ( \recop|b2v_inst|currentState.Decode~q\ & ( 
-- !\recop|b2v_inst_d|inst10|Mux16~11_combout\ & ( (\recop|b2v_inst|Mux8~0_combout\ & ((!\recop|b2v_inst|Mux9~0_combout\ & (\recop|b2v_inst_d|inst10|Mux32~11_combout\)) # (\recop|b2v_inst|Mux9~0_combout\ & ((\recop|b2v_inst_d|inst1|Func\(6)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010000010111111111111111111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_Mux8~0_combout\,
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~11_combout\,
	datac => \recop|b2v_inst_d|inst1|ALT_INV_Func\(6),
	datad => \recop|b2v_inst|ALT_INV_Mux9~0_combout\,
	datae => \recop|b2v_inst|ALT_INV_currentState.Decode~q\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~11_combout\,
	combout => \recop|b2v_inst_d|inst8|Mux9~0_combout\);

-- Location: FF_X45_Y19_N19
\recop|b2v_inst_d|OP2|Dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst8|Mux9~0_combout\,
	sclr => \recop|b2v_inst_d|OP2|Dout[4]~0_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP2|Dout\(6));

-- Location: FF_X42_Y21_N14
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst10|Mux8~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(17));

-- Location: LABCELL_X42_Y21_N12
\recop|b2v_inst_d|inst10|Mux16~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux16~12_combout\ = ( \recop|b2v_inst_d|inst10|Mux16~0_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux16~1_combout\ & (\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a8\)) # (\recop|b2v_inst_d|inst10|Mux16~1_combout\ & 
-- ((\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(17)))) ) ) # ( !\recop|b2v_inst_d|inst10|Mux16~0_combout\ & ( \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a8\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~1_combout\,
	datac => \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a8\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(17),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~0_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux16~12_combout\);

-- Location: LABCELL_X42_Y17_N54
\recop|b2v_inst_d|inst8|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst8|Mux8~0_combout\ = ( \recop|b2v_inst_d|inst1|Func\(7) & ( \recop|b2v_inst_d|inst10|Mux16~12_combout\ & ( (!\recop|b2v_inst|currentState.Decode~q\) # (((!\recop|b2v_inst|Mux8~0_combout\) # 
-- (\recop|b2v_inst_d|inst10|Mux32~12_combout\)) # (\recop|b2v_inst|Mux9~0_combout\)) ) ) ) # ( !\recop|b2v_inst_d|inst1|Func\(7) & ( \recop|b2v_inst_d|inst10|Mux16~12_combout\ & ( (!\recop|b2v_inst|currentState.Decode~q\) # 
-- ((!\recop|b2v_inst|Mux8~0_combout\) # ((!\recop|b2v_inst|Mux9~0_combout\ & \recop|b2v_inst_d|inst10|Mux32~12_combout\))) ) ) ) # ( \recop|b2v_inst_d|inst1|Func\(7) & ( !\recop|b2v_inst_d|inst10|Mux16~12_combout\ & ( (\recop|b2v_inst|currentState.Decode~q\ 
-- & (\recop|b2v_inst|Mux8~0_combout\ & ((\recop|b2v_inst_d|inst10|Mux32~12_combout\) # (\recop|b2v_inst|Mux9~0_combout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst1|Func\(7) & ( !\recop|b2v_inst_d|inst10|Mux16~12_combout\ & ( 
-- (\recop|b2v_inst|currentState.Decode~q\ & (!\recop|b2v_inst|Mux9~0_combout\ & (\recop|b2v_inst_d|inst10|Mux32~12_combout\ & \recop|b2v_inst|Mux8~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000001010111111111101011101111111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_currentState.Decode~q\,
	datab => \recop|b2v_inst|ALT_INV_Mux9~0_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~12_combout\,
	datad => \recop|b2v_inst|ALT_INV_Mux8~0_combout\,
	datae => \recop|b2v_inst_d|inst1|ALT_INV_Func\(7),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~12_combout\,
	combout => \recop|b2v_inst_d|inst8|Mux8~0_combout\);

-- Location: FF_X42_Y17_N55
\recop|b2v_inst_d|OP2|Dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst8|Mux8~0_combout\,
	sclr => \recop|b2v_inst_d|OP2|Dout[4]~0_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP2|Dout\(7));

-- Location: FF_X40_Y31_N2
\recop|b2v_inst_d|inst1|Func[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~4_combout\,
	ena => \recop|b2v_inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|Func\(8));

-- Location: FF_X42_Y19_N2
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst10|Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(16));

-- Location: LABCELL_X45_Y19_N30
\recop|b2v_inst_d|inst10|Mux32~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux32~13_combout\ = ( \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(16) & ( ((\recop|b2v_inst_d|inst10|Mux32~0_combout\ & \recop|b2v_inst_d|inst10|Mux32~1_combout\)) # 
-- (\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a7\) ) ) # ( !\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(16) & ( (\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a7\ & ((!\recop|b2v_inst_d|inst10|Mux32~0_combout\) # 
-- (!\recop|b2v_inst_d|inst10|Mux32~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111000010001111111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~0_combout\,
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~1_combout\,
	datad => \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a7\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(16),
	combout => \recop|b2v_inst_d|inst10|Mux32~13_combout\);

-- Location: LABCELL_X45_Y19_N36
\recop|b2v_inst_d|inst8|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst8|Mux7~0_combout\ = ( \recop|b2v_inst|currentState.Decode~q\ & ( \recop|b2v_inst_d|inst10|Mux32~13_combout\ & ( (!\recop|b2v_inst|Mux8~0_combout\ & (((\recop|b2v_inst_d|inst10|Mux16~13_combout\)))) # (\recop|b2v_inst|Mux8~0_combout\ 
-- & (((!\recop|b2v_inst|Mux9~0_combout\)) # (\recop|b2v_inst_d|inst1|Func\(8)))) ) ) ) # ( !\recop|b2v_inst|currentState.Decode~q\ & ( \recop|b2v_inst_d|inst10|Mux32~13_combout\ & ( \recop|b2v_inst_d|inst10|Mux16~13_combout\ ) ) ) # ( 
-- \recop|b2v_inst|currentState.Decode~q\ & ( !\recop|b2v_inst_d|inst10|Mux32~13_combout\ & ( (!\recop|b2v_inst|Mux8~0_combout\ & (((\recop|b2v_inst_d|inst10|Mux16~13_combout\)))) # (\recop|b2v_inst|Mux8~0_combout\ & (\recop|b2v_inst_d|inst1|Func\(8) & 
-- ((\recop|b2v_inst|Mux9~0_combout\)))) ) ) ) # ( !\recop|b2v_inst|currentState.Decode~q\ & ( !\recop|b2v_inst_d|inst10|Mux32~13_combout\ & ( \recop|b2v_inst_d|inst10|Mux16~13_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100000011010100110011001100110011111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_Func\(8),
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~13_combout\,
	datac => \recop|b2v_inst|ALT_INV_Mux8~0_combout\,
	datad => \recop|b2v_inst|ALT_INV_Mux9~0_combout\,
	datae => \recop|b2v_inst|ALT_INV_currentState.Decode~q\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~13_combout\,
	combout => \recop|b2v_inst_d|inst8|Mux7~0_combout\);

-- Location: FF_X45_Y19_N38
\recop|b2v_inst_d|OP2|Dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst8|Mux7~0_combout\,
	sclr => \recop|b2v_inst_d|OP2|Dout[4]~0_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP2|Dout\(8));

-- Location: FF_X42_Y21_N56
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst10|Mux6~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(15));

-- Location: LABCELL_X42_Y21_N54
\recop|b2v_inst_d|inst10|Mux16~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux16~14_combout\ = ( \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a6\ & ( (!\recop|b2v_inst_d|inst10|Mux16~1_combout\) # ((!\recop|b2v_inst_d|inst10|Mux16~0_combout\) # 
-- (\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(15))) ) ) # ( !\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a6\ & ( (\recop|b2v_inst_d|inst10|Mux16~1_combout\ & (\recop|b2v_inst_d|inst10|Mux16~0_combout\ & 
-- \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111111100111111111111110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~1_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~0_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(15),
	dataf => \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	combout => \recop|b2v_inst_d|inst10|Mux16~14_combout\);

-- Location: LABCELL_X45_Y19_N6
\recop|b2v_inst_d|inst8|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst8|Mux6~0_combout\ = ( \recop|b2v_inst|currentState.Decode~q\ & ( \recop|b2v_inst_d|inst10|Mux16~14_combout\ & ( (!\recop|b2v_inst|Mux8~0_combout\) # ((!\recop|b2v_inst|Mux9~0_combout\ & ((\recop|b2v_inst_d|inst10|Mux32~14_combout\))) 
-- # (\recop|b2v_inst|Mux9~0_combout\ & (\recop|b2v_inst_d|inst1|Func\(9)))) ) ) ) # ( !\recop|b2v_inst|currentState.Decode~q\ & ( \recop|b2v_inst_d|inst10|Mux16~14_combout\ ) ) # ( \recop|b2v_inst|currentState.Decode~q\ & ( 
-- !\recop|b2v_inst_d|inst10|Mux16~14_combout\ & ( (\recop|b2v_inst|Mux8~0_combout\ & ((!\recop|b2v_inst|Mux9~0_combout\ & ((\recop|b2v_inst_d|inst10|Mux32~14_combout\))) # (\recop|b2v_inst|Mux9~0_combout\ & (\recop|b2v_inst_d|inst1|Func\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010001000111111111111111111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_Mux8~0_combout\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_Func\(9),
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~14_combout\,
	datad => \recop|b2v_inst|ALT_INV_Mux9~0_combout\,
	datae => \recop|b2v_inst|ALT_INV_currentState.Decode~q\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~14_combout\,
	combout => \recop|b2v_inst_d|inst8|Mux6~0_combout\);

-- Location: FF_X45_Y19_N8
\recop|b2v_inst_d|OP2|Dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst8|Mux6~0_combout\,
	sclr => \recop|b2v_inst_d|OP2|Dout[4]~0_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP2|Dout\(9));

-- Location: FF_X39_Y32_N44
\recop|b2v_inst_d|inst1|Func[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~4_combout\,
	ena => \recop|b2v_inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|Func\(10));

-- Location: FF_X42_Y19_N19
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst10|Mux5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(14));

-- Location: LABCELL_X42_Y21_N21
\recop|b2v_inst_d|inst10|Mux32~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux32~15_combout\ = ( \recop|b2v_inst_d|inst10|Mux32~0_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux32~1_combout\ & (\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a5\)) # (\recop|b2v_inst_d|inst10|Mux32~1_combout\ & 
-- ((\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(14)))) ) ) # ( !\recop|b2v_inst_d|inst10|Mux32~0_combout\ & ( \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a5\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010100110101001101010101010101010101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a5\,
	datab => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(14),
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~1_combout\,
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~0_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux32~15_combout\);

-- Location: LABCELL_X45_Y19_N12
\recop|b2v_inst_d|inst8|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst8|Mux5~0_combout\ = ( \recop|b2v_inst|Mux9~0_combout\ & ( \recop|b2v_inst_d|inst10|Mux16~15_combout\ & ( ((!\recop|b2v_inst|currentState.Decode~q\) # (!\recop|b2v_inst|Mux8~0_combout\)) # (\recop|b2v_inst_d|inst1|Func\(10)) ) ) ) # ( 
-- !\recop|b2v_inst|Mux9~0_combout\ & ( \recop|b2v_inst_d|inst10|Mux16~15_combout\ & ( (!\recop|b2v_inst|currentState.Decode~q\) # ((!\recop|b2v_inst|Mux8~0_combout\) # (\recop|b2v_inst_d|inst10|Mux32~15_combout\)) ) ) ) # ( \recop|b2v_inst|Mux9~0_combout\ & 
-- ( !\recop|b2v_inst_d|inst10|Mux16~15_combout\ & ( (\recop|b2v_inst_d|inst1|Func\(10) & (\recop|b2v_inst|currentState.Decode~q\ & \recop|b2v_inst|Mux8~0_combout\)) ) ) ) # ( !\recop|b2v_inst|Mux9~0_combout\ & ( !\recop|b2v_inst_d|inst10|Mux16~15_combout\ & 
-- ( (\recop|b2v_inst|currentState.Decode~q\ & (\recop|b2v_inst_d|inst10|Mux32~15_combout\ & \recop|b2v_inst|Mux8~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000001000111111111110011111111111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_Func\(10),
	datab => \recop|b2v_inst|ALT_INV_currentState.Decode~q\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~15_combout\,
	datad => \recop|b2v_inst|ALT_INV_Mux8~0_combout\,
	datae => \recop|b2v_inst|ALT_INV_Mux9~0_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~15_combout\,
	combout => \recop|b2v_inst_d|inst8|Mux5~0_combout\);

-- Location: FF_X45_Y19_N13
\recop|b2v_inst_d|OP2|Dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst8|Mux5~0_combout\,
	sclr => \recop|b2v_inst_d|OP2|Dout[4]~0_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP2|Dout\(10));

-- Location: FF_X39_Y32_N8
\recop|b2v_inst_d|inst1|Func[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~4_combout\,
	ena => \recop|b2v_inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|Func\(11));

-- Location: FF_X42_Y18_N26
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst10|Mux4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(13));

-- Location: LABCELL_X42_Y18_N24
\recop|b2v_inst_d|inst10|Mux16~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux16~16_combout\ = ( \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a4\ & ( (!\recop|b2v_inst_d|inst10|Mux16~0_combout\) # ((!\recop|b2v_inst_d|inst10|Mux16~1_combout\) # 
-- (\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(13))) ) ) # ( !\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a4\ & ( (\recop|b2v_inst_d|inst10|Mux16~0_combout\ & (\recop|b2v_inst_d|inst10|Mux16~1_combout\ & 
-- \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111111100111111111111110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~0_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~1_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(13),
	dataf => \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a4\,
	combout => \recop|b2v_inst_d|inst10|Mux16~16_combout\);

-- Location: LABCELL_X42_Y18_N0
\recop|b2v_inst_d|inst8|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst8|Mux4~0_combout\ = ( \recop|b2v_inst_d|inst10|Mux32~16_combout\ & ( \recop|b2v_inst_d|inst10|Mux16~16_combout\ & ( (!\recop|b2v_inst|currentState.Decode~q\) # ((!\recop|b2v_inst|Mux8~0_combout\) # ((!\recop|b2v_inst|Mux9~0_combout\) 
-- # (\recop|b2v_inst_d|inst1|Func\(11)))) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux32~16_combout\ & ( \recop|b2v_inst_d|inst10|Mux16~16_combout\ & ( (!\recop|b2v_inst|currentState.Decode~q\) # ((!\recop|b2v_inst|Mux8~0_combout\) # 
-- ((\recop|b2v_inst_d|inst1|Func\(11) & \recop|b2v_inst|Mux9~0_combout\))) ) ) ) # ( \recop|b2v_inst_d|inst10|Mux32~16_combout\ & ( !\recop|b2v_inst_d|inst10|Mux16~16_combout\ & ( (\recop|b2v_inst|currentState.Decode~q\ & (\recop|b2v_inst|Mux8~0_combout\ & 
-- ((!\recop|b2v_inst|Mux9~0_combout\) # (\recop|b2v_inst_d|inst1|Func\(11))))) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux32~16_combout\ & ( !\recop|b2v_inst_d|inst10|Mux16~16_combout\ & ( (\recop|b2v_inst|currentState.Decode~q\ & 
-- (\recop|b2v_inst|Mux8~0_combout\ & (\recop|b2v_inst_d|inst1|Func\(11) & \recop|b2v_inst|Mux9~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000100010000000111101110111011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_currentState.Decode~q\,
	datab => \recop|b2v_inst|ALT_INV_Mux8~0_combout\,
	datac => \recop|b2v_inst_d|inst1|ALT_INV_Func\(11),
	datad => \recop|b2v_inst|ALT_INV_Mux9~0_combout\,
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~16_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~16_combout\,
	combout => \recop|b2v_inst_d|inst8|Mux4~0_combout\);

-- Location: FF_X42_Y18_N2
\recop|b2v_inst_d|OP2|Dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst8|Mux4~0_combout\,
	sclr => \recop|b2v_inst_d|OP2|Dout[4]~0_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP2|Dout\(11));

-- Location: FF_X42_Y18_N13
\recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst8|Mux3~0_combout\,
	sclr => \recop|b2v_inst_d|OP2|Dout[4]~0_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\);

-- Location: M10K_X14_Y20_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: FF_X42_Y19_N40
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|OP2|Dout\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: LABCELL_X42_Y15_N6
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\ = ( !\recop|b2v_inst_d|OP2|Dout\(14) & ( (\recop|b2v_inst_d|OP2|Dout\(13) & !\recop|b2v_inst_d|OP2|Dout\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(13),
	datad => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(15),
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(14),
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\);

-- Location: LABCELL_X43_Y16_N57
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3) = ( \recop|b2v_inst|Mux15~1_combout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|b2v_inst|ALT_INV_Mux15~1_combout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|ALT_INV_w_anode840w[3]~0_combout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3));

-- Location: M10K_X26_Y7_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: FF_X42_Y18_N55
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|OP2|Dout\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y24_N54
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3) = ( \recop|b2v_inst_d|OP2|Dout\(14) & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout\ & ( !\recop|b2v_inst_d|OP2|Dout\(15) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(15),
	datae => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(14),
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|ALT_INV_w_anode890w[3]~0_combout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3));

-- Location: LABCELL_X42_Y15_N54
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\ = ( \recop|b2v_inst_d|OP2|Dout\(14) & ( (!\recop|b2v_inst_d|OP2|Dout\(13) & !\recop|b2v_inst_d|OP2|Dout\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(13),
	datad => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(15),
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(14),
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\);

-- Location: M10K_X58_Y6_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y15_N39
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\ = ( \recop|b2v_inst_d|OP2|Dout\(13) & ( \recop|b2v_inst_d|OP2|Dout\(14) & ( !\recop|b2v_inst_d|OP2|Dout\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(15),
	datae => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(13),
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(14),
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\);

-- Location: LABCELL_X43_Y16_N27
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3) = ( \recop|b2v_inst|Mux15~1_combout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|ALT_INV_w_anode860w[3]~0_combout\,
	dataf => \recop|b2v_inst|ALT_INV_Mux15~1_combout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3));

-- Location: M10K_X38_Y7_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N24
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49~portadataout\ & ( ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17~portadataout\))))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1~portadataout\)) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17~portadataout\))))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X40_Y24_N42
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3) = ( \recop|b2v_inst_d|OP2|Dout\(15) & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout\ & ( !\recop|b2v_inst_d|OP2|Dout\(14) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(14),
	datae => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(15),
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|ALT_INV_w_anode890w[3]~0_combout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3));

-- Location: LABCELL_X42_Y15_N15
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\ = (!\recop|b2v_inst_d|OP2|Dout\(13) & (\recop|b2v_inst_d|OP2|Dout\(15) & !\recop|b2v_inst_d|OP2|Dout\(14)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(13),
	datac => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(15),
	datad => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(14),
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\);

-- Location: M10K_X49_Y6_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y24_N24
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3) = ( \recop|b2v_inst_d|OP2|Dout\(14) & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout\ & ( \recop|b2v_inst_d|OP2|Dout\(15) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(15),
	datae => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(14),
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|ALT_INV_w_anode890w[3]~0_combout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3));

-- Location: LABCELL_X42_Y15_N21
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\ = ( !\recop|b2v_inst_d|OP2|Dout\(13) & ( \recop|b2v_inst_d|OP2|Dout\(14) & ( \recop|b2v_inst_d|OP2|Dout\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(15),
	datae => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(13),
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(14),
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\);

-- Location: M10K_X58_Y8_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y15_N30
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout\ = ( !\recop|b2v_inst_d|OP2|Dout\(14) & ( (\recop|b2v_inst_d|OP2|Dout\(15) & \recop|b2v_inst_d|OP2|Dout\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(15),
	datad => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(13),
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(14),
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout\);

-- Location: LABCELL_X43_Y16_N48
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3) = ( \recop|b2v_inst|Mux15~1_combout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|ALT_INV_w_anode880w[3]~0_combout\,
	datae => \recop|b2v_inst|ALT_INV_Mux15~1_combout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3));

-- Location: M10K_X58_Y4_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y15_N9
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout\ = ( \recop|b2v_inst_d|OP2|Dout\(14) & ( (\recop|b2v_inst_d|OP2|Dout\(13) & \recop|b2v_inst_d|OP2|Dout\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(13),
	datac => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(15),
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(14),
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout\);

-- Location: LABCELL_X43_Y16_N21
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3) = ( \recop|b2v_inst|Mux15~1_combout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|b2v_inst|ALT_INV_Mux15~1_combout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|ALT_INV_w_anode900w[3]~0_combout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3));

-- Location: M10K_X26_Y6_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y20_N12
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113~portadataout\ & ( ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65~portadataout\ & 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97~portadataout\) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97~portadataout\)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\,
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X42_Y20_N42
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ & ( 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X42_Y20_N54
\recop|b2v_inst_d|inst10|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux14~2_combout\ = ( \recop|b2v_inst_d|inst10|Mux14~0_combout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ ) ) # ( !\recop|b2v_inst_d|inst10|Mux14~0_combout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ & ( (((\recop|b2v_inst_d|inst10|Mux15~4_combout\ & \recop|b2v_inst_d|instALU|Mux14~5_combout\)) # (\recop|b2v_inst_d|inst10|Mux15~1_combout\)) # 
-- (\recop|b2v_inst_d|inst10|Mux14~1_combout\) ) ) ) # ( \recop|b2v_inst_d|inst10|Mux14~0_combout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ ) ) # ( !\recop|b2v_inst_d|inst10|Mux14~0_combout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ & ( ((\recop|b2v_inst_d|inst10|Mux15~4_combout\ & \recop|b2v_inst_d|instALU|Mux14~5_combout\)) # (\recop|b2v_inst_d|inst10|Mux14~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101110111111111111111111100111111011111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~4_combout\,
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux14~1_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~1_combout\,
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~5_combout\,
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux14~0_combout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~2_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux14~2_combout\);

-- Location: LABCELL_X42_Y21_N33
\recop|b2v_inst_d|inst10|Mux32~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux32~7_combout\ = ( \recop|b2v_inst_d|inst10|Mux32~0_combout\ & ( \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a13\ & ( (!\recop|b2v_inst_d|inst10|Mux32~1_combout\) # 
-- (\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(22)) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux32~0_combout\ & ( \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a13\ ) ) # ( \recop|b2v_inst_d|inst10|Mux32~0_combout\ & ( 
-- !\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a13\ & ( (\recop|b2v_inst_d|inst10|Mux32~1_combout\ & \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001111111111111111111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~1_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(22),
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~0_combout\,
	dataf => \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a13\,
	combout => \recop|b2v_inst_d|inst10|Mux32~7_combout\);

-- Location: LABCELL_X43_Y19_N0
\recop|b2v_inst_d|inst7|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst7|Mux13~0_combout\ = ( \recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( \recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( \recop|b2v_inst_d|inst10|Mux32~7_combout\ ) ) ) # ( !\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( 
-- \recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( \recop|b2v_inst_d|inst2|programCounterOut\(2) ) ) ) # ( \recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( !\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( \recop|b2v_inst_d|inst1|Func\(2) ) ) ) # ( 
-- !\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( !\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( \recop|b2v_inst_d|inst10|Mux16~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~7_combout\,
	datab => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(2),
	datac => \recop|b2v_inst_d|inst1|ALT_INV_Func\(2),
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~7_combout\,
	datae => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~1_combout\,
	dataf => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~0_combout\,
	combout => \recop|b2v_inst_d|inst7|Mux13~0_combout\);

-- Location: FF_X43_Y19_N2
\recop|b2v_inst_d|OP1|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst7|Mux13~0_combout\,
	sclr => \recop|b2v_inst_d|OP1|Dout[2]~2_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP1|Dout\(2));

-- Location: LABCELL_X43_Y20_N36
\recop|b2v_inst_d|inst10|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux13~0_combout\ = ( \recop|b2v_inst_d|OP1|Dout\(2) & ( \recop|b2v_inst_d|inst10|Mux4~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(2),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux4~1_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux13~0_combout\);

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: FF_X42_Y20_N23
\recop|b2v_inst_d|instOtherRegisters|sip_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instOtherRegisters|sip_r\(2));

-- Location: LABCELL_X42_Y20_N21
\recop|b2v_inst_d|inst10|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux13~1_combout\ = (\recop|b2v_inst_d|inst10|Mux15~2_combout\ & \recop|b2v_inst_d|instOtherRegisters|sip_r\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~2_combout\,
	datad => \recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\(2),
	combout => \recop|b2v_inst_d|inst10|Mux13~1_combout\);

-- Location: FF_X45_Y20_N7
\recop|b2v_inst_d|instALU|prev_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|instALU|Mux13~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instALU|prev_result\(2));

-- Location: LABCELL_X45_Y20_N24
\recop|b2v_inst_d|instALU|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux13~0_combout\ = ( \recop|b2v_inst_d|OP1|Dout\(2) & ( (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & (((\recop|b2v_inst_d|instALU|prev_result\(2))) # (\recop|b2v_inst_d|instALU|Mux14~3_combout\))) # 
-- (\recop|b2v_inst_d|instALU|Mux14~2_combout\ & (!\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ((\recop|b2v_inst_d|OP2|Dout\(2))))) ) ) # ( !\recop|b2v_inst_d|OP1|Dout\(2) & ( (!\recop|b2v_inst_d|instALU|Mux14~3_combout\ & 
-- ((!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & (\recop|b2v_inst_d|instALU|prev_result\(2))) # (\recop|b2v_inst_d|instALU|Mux14~2_combout\ & ((\recop|b2v_inst_d|OP2|Dout\(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~2_combout\,
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~3_combout\,
	datac => \recop|b2v_inst_d|instALU|ALT_INV_prev_result\(2),
	datad => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(2),
	dataf => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(2),
	combout => \recop|b2v_inst_d|instALU|Mux13~0_combout\);

-- Location: LABCELL_X40_Y20_N9
\recop|b2v_inst_d|instALU|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Add0~21_sumout\ = SUM(( !\recop|b2v_inst_d|OP1|Dout\(2) $ (((!\recop|b2v_inst|currentState.Execute~q\) # ((!\recop|b2v_inst|Mux14~0_combout\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( \recop|b2v_inst_d|OP2|Dout\(2) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~18\ ))
-- \recop|b2v_inst_d|instALU|Add0~22\ = CARRY(( !\recop|b2v_inst_d|OP1|Dout\(2) $ (((!\recop|b2v_inst|currentState.Execute~q\) # ((!\recop|b2v_inst|Mux14~0_combout\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( \recop|b2v_inst_d|OP2|Dout\(2) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datac => \recop|b2v_inst|ALT_INV_Mux14~0_combout\,
	datad => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(2),
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(2),
	cin => \recop|b2v_inst_d|instALU|Add0~18\,
	sumout => \recop|b2v_inst_d|instALU|Add0~21_sumout\,
	cout => \recop|b2v_inst_d|instALU|Add0~22\);

-- Location: LABCELL_X45_Y20_N6
\recop|b2v_inst_d|instALU|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux13~1_combout\ = ( \recop|b2v_inst_d|OP2|Dout\(2) & ( \recop|b2v_inst_d|instALU|Mux14~0_combout\ & ( (\recop|b2v_inst_d|OP1|Dout\(2)) # (\recop|b2v_inst_d|instALU|Mux14~1_combout\) ) ) ) # ( !\recop|b2v_inst_d|OP2|Dout\(2) & ( 
-- \recop|b2v_inst_d|instALU|Mux14~0_combout\ & ( (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & \recop|b2v_inst_d|OP1|Dout\(2)) ) ) ) # ( \recop|b2v_inst_d|OP2|Dout\(2) & ( !\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ( 
-- (!\recop|b2v_inst_d|instALU|Mux14~1_combout\ & (\recop|b2v_inst_d|instALU|Mux13~0_combout\)) # (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ((\recop|b2v_inst_d|instALU|Add0~21_sumout\))) ) ) ) # ( !\recop|b2v_inst_d|OP2|Dout\(2) & ( 
-- !\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~1_combout\ & (\recop|b2v_inst_d|instALU|Mux13~0_combout\)) # (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ((\recop|b2v_inst_d|instALU|Add0~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~1_combout\,
	datab => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(2),
	datac => \recop|b2v_inst_d|instALU|ALT_INV_Mux13~0_combout\,
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Add0~21_sumout\,
	datae => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(2),
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~0_combout\,
	combout => \recop|b2v_inst_d|instALU|Mux13~1_combout\);

-- Location: M10K_X69_Y7_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y16_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y21_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y9_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y20_N21
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50~portadataout\))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50~portadataout\)))) ) ) ) # ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50~portadataout\)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\);

-- Location: M10K_X26_Y16_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y8_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y9_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y7_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N12
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82~portadataout\))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82~portadataout\ & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\,
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X42_Y20_N51
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ & ( 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X42_Y20_N36
\recop|b2v_inst_d|inst10|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux13~2_combout\ = ( \recop|b2v_inst_d|inst10|Mux15~4_combout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\ & ( (((\recop|b2v_inst_d|instALU|Mux13~1_combout\) # 
-- (\recop|b2v_inst_d|inst10|Mux13~1_combout\)) # (\recop|b2v_inst_d|inst10|Mux13~0_combout\)) # (\recop|b2v_inst_d|inst10|Mux15~1_combout\) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux15~4_combout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\ & ( ((\recop|b2v_inst_d|inst10|Mux13~1_combout\) # (\recop|b2v_inst_d|inst10|Mux13~0_combout\)) # (\recop|b2v_inst_d|inst10|Mux15~1_combout\) ) ) ) # ( 
-- \recop|b2v_inst_d|inst10|Mux15~4_combout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\ & ( ((\recop|b2v_inst_d|instALU|Mux13~1_combout\) # (\recop|b2v_inst_d|inst10|Mux13~1_combout\)) # 
-- (\recop|b2v_inst_d|inst10|Mux13~0_combout\) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux15~4_combout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\ & ( (\recop|b2v_inst_d|inst10|Mux13~1_combout\) # 
-- (\recop|b2v_inst_d|inst10|Mux13~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111111111111101111111011111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~1_combout\,
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux13~0_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux13~1_combout\,
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux13~1_combout\,
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~4_combout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~2_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux13~2_combout\);

-- Location: FF_X42_Y20_N1
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst10|Mux12~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(21));

-- Location: LABCELL_X42_Y21_N36
\recop|b2v_inst_d|inst10|Mux32~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux32~8_combout\ = ( \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(21) & ( ((\recop|b2v_inst_d|inst10|Mux32~0_combout\ & \recop|b2v_inst_d|inst10|Mux32~1_combout\)) # 
-- (\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a12\) ) ) # ( !\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(21) & ( (\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a12\ & ((!\recop|b2v_inst_d|inst10|Mux32~0_combout\) # 
-- (!\recop|b2v_inst_d|inst10|Mux32~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111000010001111111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~0_combout\,
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~1_combout\,
	datad => \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a12\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(21),
	combout => \recop|b2v_inst_d|inst10|Mux32~8_combout\);

-- Location: LABCELL_X43_Y19_N18
\recop|b2v_inst_d|inst7|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst7|Mux12~0_combout\ = ( \recop|b2v_inst_d|inst1|Func\(3) & ( \recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ((\recop|b2v_inst_d|inst2|programCounterOut\(3)))) # 
-- (\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & (\recop|b2v_inst_d|inst10|Mux32~8_combout\)) ) ) ) # ( !\recop|b2v_inst_d|inst1|Func\(3) & ( \recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & 
-- ((\recop|b2v_inst_d|inst2|programCounterOut\(3)))) # (\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & (\recop|b2v_inst_d|inst10|Mux32~8_combout\)) ) ) ) # ( \recop|b2v_inst_d|inst1|Func\(3) & ( !\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( 
-- (\recop|b2v_inst_d|OP1|Dout[2]~1_combout\) # (\recop|b2v_inst_d|inst10|Mux16~8_combout\) ) ) ) # ( !\recop|b2v_inst_d|inst1|Func\(3) & ( !\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( (\recop|b2v_inst_d|inst10|Mux16~8_combout\ & 
-- !\recop|b2v_inst_d|OP1|Dout[2]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~8_combout\,
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~8_combout\,
	datac => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~1_combout\,
	datad => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(3),
	datae => \recop|b2v_inst_d|inst1|ALT_INV_Func\(3),
	dataf => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~0_combout\,
	combout => \recop|b2v_inst_d|inst7|Mux12~0_combout\);

-- Location: FF_X43_Y19_N20
\recop|b2v_inst_d|OP1|Dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst7|Mux12~0_combout\,
	sclr => \recop|b2v_inst_d|OP1|Dout[2]~2_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP1|Dout\(3));

-- Location: LABCELL_X46_Y20_N6
\recop|b2v_inst_d|inst10|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux12~0_combout\ = ( \recop|b2v_inst_d|OP1|Dout\(3) & ( \recop|b2v_inst_d|inst10|Mux4~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(3),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux4~1_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux12~0_combout\);

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: FF_X42_Y20_N47
\recop|b2v_inst_d|instOtherRegisters|sip_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[3]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instOtherRegisters|sip_r\(3));

-- Location: LABCELL_X42_Y20_N45
\recop|b2v_inst_d|inst10|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux12~1_combout\ = (\recop|b2v_inst_d|inst10|Mux15~2_combout\ & \recop|b2v_inst_d|instOtherRegisters|sip_r\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~2_combout\,
	datad => \recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\(3),
	combout => \recop|b2v_inst_d|inst10|Mux12~1_combout\);

-- Location: FF_X45_Y20_N55
\recop|b2v_inst_d|instALU|prev_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|instALU|Mux12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instALU|prev_result\(3));

-- Location: LABCELL_X45_Y20_N27
\recop|b2v_inst_d|instALU|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux12~0_combout\ = ( \recop|b2v_inst_d|OP1|Dout\(3) & ( (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & (((\recop|b2v_inst_d|instALU|prev_result\(3))) # (\recop|b2v_inst_d|instALU|Mux14~3_combout\))) # 
-- (\recop|b2v_inst_d|instALU|Mux14~2_combout\ & (!\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ((\recop|b2v_inst_d|OP2|Dout\(3))))) ) ) # ( !\recop|b2v_inst_d|OP1|Dout\(3) & ( (!\recop|b2v_inst_d|instALU|Mux14~3_combout\ & 
-- ((!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & (\recop|b2v_inst_d|instALU|prev_result\(3))) # (\recop|b2v_inst_d|instALU|Mux14~2_combout\ & ((\recop|b2v_inst_d|OP2|Dout\(3)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~2_combout\,
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~3_combout\,
	datac => \recop|b2v_inst_d|instALU|ALT_INV_prev_result\(3),
	datad => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(3),
	dataf => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(3),
	combout => \recop|b2v_inst_d|instALU|Mux12~0_combout\);

-- Location: LABCELL_X40_Y20_N12
\recop|b2v_inst_d|instALU|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Add0~25_sumout\ = SUM(( !\recop|b2v_inst_d|OP1|Dout\(3) $ ((((!\recop|b2v_inst|currentState.Execute~q\) # (!\recop|b2v_inst|Mux14~0_combout\)) # (\recop|b2v_inst_d|inst1|OP\(5)))) ) + ( \recop|b2v_inst_d|OP2|Dout\(3) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~22\ ))
-- \recop|b2v_inst_d|instALU|Add0~26\ = CARRY(( !\recop|b2v_inst_d|OP1|Dout\(3) $ ((((!\recop|b2v_inst|currentState.Execute~q\) # (!\recop|b2v_inst|Mux14~0_combout\)) # (\recop|b2v_inst_d|inst1|OP\(5)))) ) + ( \recop|b2v_inst_d|OP2|Dout\(3) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datab => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datac => \recop|b2v_inst|ALT_INV_Mux14~0_combout\,
	datad => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(3),
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(3),
	cin => \recop|b2v_inst_d|instALU|Add0~22\,
	sumout => \recop|b2v_inst_d|instALU|Add0~25_sumout\,
	cout => \recop|b2v_inst_d|instALU|Add0~26\);

-- Location: LABCELL_X45_Y20_N54
\recop|b2v_inst_d|instALU|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux12~1_combout\ = ( \recop|b2v_inst_d|OP2|Dout\(3) & ( \recop|b2v_inst_d|instALU|Add0~25_sumout\ & ( ((!\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (\recop|b2v_inst_d|instALU|Mux12~0_combout\)) # 
-- (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ((\recop|b2v_inst_d|OP1|Dout\(3))))) # (\recop|b2v_inst_d|instALU|Mux14~1_combout\) ) ) ) # ( !\recop|b2v_inst_d|OP2|Dout\(3) & ( \recop|b2v_inst_d|instALU|Add0~25_sumout\ & ( 
-- (!\recop|b2v_inst_d|instALU|Mux14~1_combout\ & (\recop|b2v_inst_d|instALU|Mux12~0_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~0_combout\)))) # (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & (((!\recop|b2v_inst_d|instALU|Mux14~0_combout\) # 
-- (\recop|b2v_inst_d|OP1|Dout\(3))))) ) ) ) # ( \recop|b2v_inst_d|OP2|Dout\(3) & ( !\recop|b2v_inst_d|instALU|Add0~25_sumout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~0_combout\ & 
-- (\recop|b2v_inst_d|instALU|Mux12~0_combout\)) # (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ((\recop|b2v_inst_d|OP1|Dout\(3)))))) # (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & (((\recop|b2v_inst_d|instALU|Mux14~0_combout\)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|OP2|Dout\(3) & ( !\recop|b2v_inst_d|instALU|Add0~25_sumout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~1_combout\ & (\recop|b2v_inst_d|instALU|Mux12~0_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~0_combout\)))) # 
-- (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & (((\recop|b2v_inst_d|OP1|Dout\(3) & \recop|b2v_inst_d|instALU|Mux14~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000100101111101110111000001010111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~1_combout\,
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Mux12~0_combout\,
	datac => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(3),
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~0_combout\,
	datae => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(3),
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Add0~25_sumout\,
	combout => \recop|b2v_inst_d|instALU|Mux12~1_combout\);

-- Location: M10K_X58_Y20_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y21_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y24_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y22_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y20_N6
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99~portadataout\))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115~portadataout\))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115~portadataout\))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115~portadataout\ & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83~portadataout\ & ( 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\,
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\);

-- Location: M10K_X69_Y24_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y20_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y14_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y27_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y20_N18
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19~portadataout\))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51~portadataout\))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51~portadataout\))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51~portadataout\)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X42_Y20_N6
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ & ( (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X42_Y20_N0
\recop|b2v_inst_d|inst10|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux12~2_combout\ = ( \recop|b2v_inst_d|instALU|Mux12~1_combout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\ & ( (((\recop|b2v_inst_d|inst10|Mux12~1_combout\) # 
-- (\recop|b2v_inst_d|inst10|Mux15~1_combout\)) # (\recop|b2v_inst_d|inst10|Mux12~0_combout\)) # (\recop|b2v_inst_d|inst10|Mux15~4_combout\) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux12~1_combout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\ & ( ((\recop|b2v_inst_d|inst10|Mux12~1_combout\) # (\recop|b2v_inst_d|inst10|Mux15~1_combout\)) # (\recop|b2v_inst_d|inst10|Mux12~0_combout\) ) ) ) # ( 
-- \recop|b2v_inst_d|instALU|Mux12~1_combout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\ & ( ((\recop|b2v_inst_d|inst10|Mux12~1_combout\) # (\recop|b2v_inst_d|inst10|Mux12~0_combout\)) # 
-- (\recop|b2v_inst_d|inst10|Mux15~4_combout\) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux12~1_combout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\ & ( (\recop|b2v_inst_d|inst10|Mux12~1_combout\) # 
-- (\recop|b2v_inst_d|inst10|Mux12~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111011101111111111100111111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~4_combout\,
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux12~0_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~1_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux12~1_combout\,
	datae => \recop|b2v_inst_d|instALU|ALT_INV_Mux12~1_combout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~2_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux12~2_combout\);

-- Location: LABCELL_X43_Y17_N33
\recop|b2v_inst_d|inst10|Mux32~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux32~9_combout\ = ( \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(20) & ( \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a11\ ) ) # ( !\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(20) & ( 
-- \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a11\ & ( (!\recop|b2v_inst_d|inst10|Mux32~0_combout\) # (!\recop|b2v_inst_d|inst10|Mux32~1_combout\) ) ) ) # ( \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(20) & ( 
-- !\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a11\ & ( (\recop|b2v_inst_d|inst10|Mux32~0_combout\ & \recop|b2v_inst_d|inst10|Mux32~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010111111111101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~0_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~1_combout\,
	datae => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(20),
	dataf => \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a11\,
	combout => \recop|b2v_inst_d|inst10|Mux32~9_combout\);

-- Location: LABCELL_X42_Y17_N9
\recop|b2v_inst_d|inst8|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst8|Mux11~0_combout\ = ( \recop|b2v_inst_d|inst10|Mux16~9_combout\ & ( \recop|b2v_inst_d|inst10|Mux32~9_combout\ & ( ((!\recop|b2v_inst|Mux8~0_combout\) # ((!\recop|b2v_inst|Mux9~0_combout\) # 
-- (!\recop|b2v_inst|currentState.Decode~q\))) # (\recop|b2v_inst_d|inst1|Func\(4)) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux16~9_combout\ & ( \recop|b2v_inst_d|inst10|Mux32~9_combout\ & ( (\recop|b2v_inst|Mux8~0_combout\ & 
-- (\recop|b2v_inst|currentState.Decode~q\ & ((!\recop|b2v_inst|Mux9~0_combout\) # (\recop|b2v_inst_d|inst1|Func\(4))))) ) ) ) # ( \recop|b2v_inst_d|inst10|Mux16~9_combout\ & ( !\recop|b2v_inst_d|inst10|Mux32~9_combout\ & ( (!\recop|b2v_inst|Mux8~0_combout\) 
-- # ((!\recop|b2v_inst|currentState.Decode~q\) # ((\recop|b2v_inst_d|inst1|Func\(4) & \recop|b2v_inst|Mux9~0_combout\))) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux16~9_combout\ & ( !\recop|b2v_inst_d|inst10|Mux32~9_combout\ & ( 
-- (\recop|b2v_inst_d|inst1|Func\(4) & (\recop|b2v_inst|Mux8~0_combout\ & (\recop|b2v_inst|Mux9~0_combout\ & \recop|b2v_inst|currentState.Decode~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111100110100000000001100011111111111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_Func\(4),
	datab => \recop|b2v_inst|ALT_INV_Mux8~0_combout\,
	datac => \recop|b2v_inst|ALT_INV_Mux9~0_combout\,
	datad => \recop|b2v_inst|ALT_INV_currentState.Decode~q\,
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~9_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~9_combout\,
	combout => \recop|b2v_inst_d|inst8|Mux11~0_combout\);

-- Location: FF_X42_Y17_N11
\recop|b2v_inst_d|OP2|Dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst8|Mux11~0_combout\,
	sclr => \recop|b2v_inst_d|OP2|Dout[4]~0_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP2|Dout\(4));

-- Location: FF_X45_Y20_N2
\recop|b2v_inst_d|instALU|prev_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|instALU|Mux11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instALU|prev_result\(4));

-- Location: LABCELL_X45_Y20_N21
\recop|b2v_inst_d|instALU|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux11~0_combout\ = ( \recop|b2v_inst_d|instALU|prev_result\(4) & ( (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~3_combout\) # ((\recop|b2v_inst_d|OP1|Dout\(4))))) # 
-- (\recop|b2v_inst_d|instALU|Mux14~2_combout\ & (!\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ((\recop|b2v_inst_d|OP2|Dout\(4))))) ) ) # ( !\recop|b2v_inst_d|instALU|prev_result\(4) & ( (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & 
-- (\recop|b2v_inst_d|instALU|Mux14~3_combout\ & (\recop|b2v_inst_d|OP1|Dout\(4)))) # (\recop|b2v_inst_d|instALU|Mux14~2_combout\ & (!\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ((\recop|b2v_inst_d|OP2|Dout\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010001010110011101000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~2_combout\,
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~3_combout\,
	datac => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(4),
	datad => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(4),
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_prev_result\(4),
	combout => \recop|b2v_inst_d|instALU|Mux11~0_combout\);

-- Location: LABCELL_X40_Y20_N15
\recop|b2v_inst_d|instALU|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Add0~29_sumout\ = SUM(( !\recop|b2v_inst_d|OP1|Dout\(4) $ ((((!\recop|b2v_inst|currentState.Execute~q\) # (!\recop|b2v_inst|Mux14~0_combout\)) # (\recop|b2v_inst_d|inst1|OP\(5)))) ) + ( \recop|b2v_inst_d|OP2|Dout\(4) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~26\ ))
-- \recop|b2v_inst_d|instALU|Add0~30\ = CARRY(( !\recop|b2v_inst_d|OP1|Dout\(4) $ ((((!\recop|b2v_inst|currentState.Execute~q\) # (!\recop|b2v_inst|Mux14~0_combout\)) # (\recop|b2v_inst_d|inst1|OP\(5)))) ) + ( \recop|b2v_inst_d|OP2|Dout\(4) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datab => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datac => \recop|b2v_inst|ALT_INV_Mux14~0_combout\,
	datad => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(4),
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(4),
	cin => \recop|b2v_inst_d|instALU|Add0~26\,
	sumout => \recop|b2v_inst_d|instALU|Add0~29_sumout\,
	cout => \recop|b2v_inst_d|instALU|Add0~30\);

-- Location: LABCELL_X45_Y20_N0
\recop|b2v_inst_d|instALU|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux11~1_combout\ = ( \recop|b2v_inst_d|instALU|Mux11~0_combout\ & ( \recop|b2v_inst_d|instALU|Add0~29_sumout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~0_combout\) # ((!\recop|b2v_inst_d|OP2|Dout\(4) & (\recop|b2v_inst_d|OP1|Dout\(4) 
-- & \recop|b2v_inst_d|instALU|Mux14~1_combout\)) # (\recop|b2v_inst_d|OP2|Dout\(4) & ((\recop|b2v_inst_d|instALU|Mux14~1_combout\) # (\recop|b2v_inst_d|OP1|Dout\(4))))) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux11~0_combout\ & ( 
-- \recop|b2v_inst_d|instALU|Add0~29_sumout\ & ( (!\recop|b2v_inst_d|OP2|Dout\(4) & (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~0_combout\) # (\recop|b2v_inst_d|OP1|Dout\(4))))) # (\recop|b2v_inst_d|OP2|Dout\(4) & 
-- (((\recop|b2v_inst_d|OP1|Dout\(4) & \recop|b2v_inst_d|instALU|Mux14~0_combout\)) # (\recop|b2v_inst_d|instALU|Mux14~1_combout\))) ) ) ) # ( \recop|b2v_inst_d|instALU|Mux11~0_combout\ & ( !\recop|b2v_inst_d|instALU|Add0~29_sumout\ & ( 
-- (!\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~0_combout\) # ((\recop|b2v_inst_d|OP2|Dout\(4) & \recop|b2v_inst_d|OP1|Dout\(4))))) # (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & 
-- (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ((\recop|b2v_inst_d|OP1|Dout\(4)) # (\recop|b2v_inst_d|OP2|Dout\(4))))) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux11~0_combout\ & ( !\recop|b2v_inst_d|instALU|Add0~29_sumout\ & ( 
-- (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ((!\recop|b2v_inst_d|OP2|Dout\(4) & (\recop|b2v_inst_d|OP1|Dout\(4) & \recop|b2v_inst_d|instALU|Mux14~1_combout\)) # (\recop|b2v_inst_d|OP2|Dout\(4) & ((\recop|b2v_inst_d|instALU|Mux14~1_combout\) # 
-- (\recop|b2v_inst_d|OP1|Dout\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111111100000001011100001111000101111111111100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(4),
	datab => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(4),
	datac => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~1_combout\,
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~0_combout\,
	datae => \recop|b2v_inst_d|instALU|ALT_INV_Mux11~0_combout\,
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Add0~29_sumout\,
	combout => \recop|b2v_inst_d|instALU|Mux11~1_combout\);

-- Location: FF_X42_Y18_N56
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|OP2|Dout\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: M10K_X26_Y15_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y15_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y7_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y15_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y15_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout\)) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout\))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\);

-- Location: M10K_X69_Y11_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y14_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y4_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y12_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y15_N24
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100~portadataout\)))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84~portadataout\)) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84~portadataout\))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X42_Y15_N48
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ & ( 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X42_Y15_N42
\recop|b2v_inst_d|inst10|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux11~2_combout\ = ( \recop|b2v_inst_d|instALU|Mux11~1_combout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\ & ( (((\recop|b2v_inst_d|inst10|Mux15~1_combout\) # 
-- (\recop|b2v_inst_d|inst10|Mux15~4_combout\)) # (\recop|b2v_inst_d|inst10|Mux11~1_combout\)) # (\recop|b2v_inst_d|inst10|Mux11~0_combout\) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux11~1_combout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\ & ( ((\recop|b2v_inst_d|inst10|Mux15~1_combout\) # (\recop|b2v_inst_d|inst10|Mux11~1_combout\)) # (\recop|b2v_inst_d|inst10|Mux11~0_combout\) ) ) ) # ( 
-- \recop|b2v_inst_d|instALU|Mux11~1_combout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\ & ( ((\recop|b2v_inst_d|inst10|Mux15~4_combout\) # (\recop|b2v_inst_d|inst10|Mux11~1_combout\)) # 
-- (\recop|b2v_inst_d|inst10|Mux11~0_combout\) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux11~1_combout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\ & ( (\recop|b2v_inst_d|inst10|Mux11~1_combout\) # 
-- (\recop|b2v_inst_d|inst10|Mux11~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011111110111111101110111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux11~0_combout\,
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux11~1_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~4_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~1_combout\,
	datae => \recop|b2v_inst_d|instALU|ALT_INV_Mux11~1_combout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~2_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux11~2_combout\);

-- Location: FF_X47_Y20_N47
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst10|Mux10~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(19));

-- Location: MLABCELL_X47_Y20_N45
\recop|b2v_inst_d|inst10|Mux16~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux16~10_combout\ = ( \recop|b2v_inst_d|inst10|Mux16~0_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux16~1_combout\ & (\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a10\)) # (\recop|b2v_inst_d|inst10|Mux16~1_combout\ & 
-- ((\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(19)))) ) ) # ( !\recop|b2v_inst_d|inst10|Mux16~0_combout\ & ( \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a10\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~1_combout\,
	datac => \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a10\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(19),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~0_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux16~10_combout\);

-- Location: LABCELL_X43_Y19_N36
\recop|b2v_inst_d|inst7|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst7|Mux10~0_combout\ = ( \recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( \recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( \recop|b2v_inst_d|inst10|Mux32~10_combout\ ) ) ) # ( !\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( 
-- \recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( \recop|b2v_inst_d|inst2|programCounterOut\(5) ) ) ) # ( \recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( !\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( \recop|b2v_inst_d|inst1|Func\(5) ) ) ) # ( 
-- !\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( !\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( \recop|b2v_inst_d|inst10|Mux16~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_Func\(5),
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~10_combout\,
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(5),
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~10_combout\,
	datae => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~1_combout\,
	dataf => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~0_combout\,
	combout => \recop|b2v_inst_d|inst7|Mux10~0_combout\);

-- Location: FF_X43_Y19_N38
\recop|b2v_inst_d|OP1|Dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst7|Mux10~0_combout\,
	sclr => \recop|b2v_inst_d|OP1|Dout[2]~2_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP1|Dout\(5));

-- Location: MLABCELL_X47_Y20_N18
\recop|b2v_inst_d|inst10|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux10~0_combout\ = ( \recop|b2v_inst_d|inst10|Mux4~1_combout\ & ( \recop|b2v_inst_d|OP1|Dout\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux4~1_combout\,
	dataf => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(5),
	combout => \recop|b2v_inst_d|inst10|Mux10~0_combout\);

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: FF_X40_Y16_N32
\recop|b2v_inst_d|instOtherRegisters|sip_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[5]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instOtherRegisters|sip_r\(5));

-- Location: LABCELL_X40_Y16_N30
\recop|b2v_inst_d|inst10|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux10~1_combout\ = ( \recop|b2v_inst_d|instOtherRegisters|sip_r\(5) & ( \recop|b2v_inst_d|inst10|Mux15~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\(5),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~2_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux10~1_combout\);

-- Location: LABCELL_X40_Y22_N15
\recop|b2v_inst_d|instALU|prev_result[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|prev_result[5]~feeder_combout\ = ( \recop|b2v_inst_d|instALU|Mux10~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Mux10~1_combout\,
	combout => \recop|b2v_inst_d|instALU|prev_result[5]~feeder_combout\);

-- Location: FF_X40_Y22_N17
\recop|b2v_inst_d|instALU|prev_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|instALU|prev_result[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instALU|prev_result\(5));

-- Location: LABCELL_X40_Y22_N42
\recop|b2v_inst_d|instALU|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux10~0_combout\ = ( !\recop|b2v_inst_d|instALU|Mux14~2_combout\ & ( \recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( \recop|b2v_inst_d|OP1|Dout\(5) ) ) ) # ( \recop|b2v_inst_d|instALU|Mux14~2_combout\ & ( 
-- !\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( \recop|b2v_inst_d|OP2|Dout\(5) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux14~2_combout\ & ( !\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( \recop|b2v_inst_d|instALU|prev_result\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(5),
	datab => \recop|b2v_inst_d|instALU|ALT_INV_prev_result\(5),
	datac => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(5),
	datae => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~2_combout\,
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~3_combout\,
	combout => \recop|b2v_inst_d|instALU|Mux10~0_combout\);

-- Location: LABCELL_X40_Y20_N18
\recop|b2v_inst_d|instALU|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Add0~33_sumout\ = SUM(( \recop|b2v_inst_d|OP2|Dout\(5) ) + ( !\recop|b2v_inst_d|OP1|Dout\(5) $ ((((!\recop|b2v_inst|currentState.Execute~q\) # (!\recop|b2v_inst|Mux14~0_combout\)) # (\recop|b2v_inst_d|inst1|OP\(5)))) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~30\ ))
-- \recop|b2v_inst_d|instALU|Add0~34\ = CARRY(( \recop|b2v_inst_d|OP2|Dout\(5) ) + ( !\recop|b2v_inst_d|OP1|Dout\(5) $ ((((!\recop|b2v_inst|currentState.Execute~q\) # (!\recop|b2v_inst|Mux14~0_combout\)) # (\recop|b2v_inst_d|inst1|OP\(5)))) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010000001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datab => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datac => \recop|b2v_inst|ALT_INV_Mux14~0_combout\,
	datad => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(5),
	dataf => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(5),
	cin => \recop|b2v_inst_d|instALU|Add0~30\,
	sumout => \recop|b2v_inst_d|instALU|Add0~33_sumout\,
	cout => \recop|b2v_inst_d|instALU|Add0~34\);

-- Location: LABCELL_X40_Y21_N30
\recop|b2v_inst_d|instALU|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux10~1_combout\ = ( \recop|b2v_inst_d|instALU|Mux10~0_combout\ & ( \recop|b2v_inst_d|instALU|Add0~33_sumout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~0_combout\) # ((!\recop|b2v_inst_d|OP1|Dout\(5) & 
-- (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & \recop|b2v_inst_d|OP2|Dout\(5))) # (\recop|b2v_inst_d|OP1|Dout\(5) & ((\recop|b2v_inst_d|OP2|Dout\(5)) # (\recop|b2v_inst_d|instALU|Mux14~1_combout\)))) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux10~0_combout\ & 
-- ( \recop|b2v_inst_d|instALU|Add0~33_sumout\ & ( (!\recop|b2v_inst_d|OP1|Dout\(5) & (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~0_combout\) # (\recop|b2v_inst_d|OP2|Dout\(5))))) # (\recop|b2v_inst_d|OP1|Dout\(5) & 
-- (((\recop|b2v_inst_d|instALU|Mux14~0_combout\ & \recop|b2v_inst_d|OP2|Dout\(5))) # (\recop|b2v_inst_d|instALU|Mux14~1_combout\))) ) ) ) # ( \recop|b2v_inst_d|instALU|Mux10~0_combout\ & ( !\recop|b2v_inst_d|instALU|Add0~33_sumout\ & ( 
-- (!\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~0_combout\) # ((\recop|b2v_inst_d|OP1|Dout\(5) & \recop|b2v_inst_d|OP2|Dout\(5))))) # (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & 
-- (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ((\recop|b2v_inst_d|OP2|Dout\(5)) # (\recop|b2v_inst_d|OP1|Dout\(5))))) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux10~0_combout\ & ( !\recop|b2v_inst_d|instALU|Add0~33_sumout\ & ( 
-- (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ((!\recop|b2v_inst_d|OP1|Dout\(5) & (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & \recop|b2v_inst_d|OP2|Dout\(5))) # (\recop|b2v_inst_d|OP1|Dout\(5) & ((\recop|b2v_inst_d|OP2|Dout\(5)) # 
-- (\recop|b2v_inst_d|instALU|Mux14~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111110000011100011100110001001101111111000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(5),
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~1_combout\,
	datac => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~0_combout\,
	datad => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(5),
	datae => \recop|b2v_inst_d|instALU|ALT_INV_Mux10~0_combout\,
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Add0~33_sumout\,
	combout => \recop|b2v_inst_d|instALU|Mux10~1_combout\);

-- Location: M10K_X49_Y22_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y20_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y24_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y25_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y20_N48
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout\))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53~portadataout\))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53~portadataout\)))) ) ) ) # ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout\))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53~portadataout\)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\);

-- Location: M10K_X58_Y19_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y18_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y21_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y23_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y20_N12
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101~portadataout\ & ( ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85~portadataout\))))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) ) ) ) # ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69~portadataout\)) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85~portadataout\))))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X47_Y20_N42
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ & ( 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X47_Y20_N36
\recop|b2v_inst_d|inst10|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux10~2_combout\ = ( \recop|b2v_inst_d|instALU|Mux10~1_combout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\ & ( (((\recop|b2v_inst_d|inst10|Mux15~4_combout\) # 
-- (\recop|b2v_inst_d|inst10|Mux10~1_combout\)) # (\recop|b2v_inst_d|inst10|Mux15~1_combout\)) # (\recop|b2v_inst_d|inst10|Mux10~0_combout\) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux10~1_combout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\ & ( ((\recop|b2v_inst_d|inst10|Mux10~1_combout\) # (\recop|b2v_inst_d|inst10|Mux15~1_combout\)) # (\recop|b2v_inst_d|inst10|Mux10~0_combout\) ) ) ) # ( 
-- \recop|b2v_inst_d|instALU|Mux10~1_combout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\ & ( ((\recop|b2v_inst_d|inst10|Mux15~4_combout\) # (\recop|b2v_inst_d|inst10|Mux10~1_combout\)) # 
-- (\recop|b2v_inst_d|inst10|Mux10~0_combout\) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux10~1_combout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\ & ( (\recop|b2v_inst_d|inst10|Mux10~1_combout\) # 
-- (\recop|b2v_inst_d|inst10|Mux10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111111111111101111111011111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux10~0_combout\,
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~1_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux10~1_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~4_combout\,
	datae => \recop|b2v_inst_d|instALU|ALT_INV_Mux10~1_combout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~2_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux10~2_combout\);

-- Location: LABCELL_X43_Y20_N9
\recop|b2v_inst_d|inst10|Mux16~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux16~11_combout\ = ( \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a9\ & ( (!\recop|b2v_inst_d|inst10|Mux16~1_combout\) # ((!\recop|b2v_inst_d|inst10|Mux16~0_combout\) # 
-- (\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(18))) ) ) # ( !\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a9\ & ( (\recop|b2v_inst_d|inst10|Mux16~1_combout\ & (\recop|b2v_inst_d|inst10|Mux16~0_combout\ & 
-- \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(18))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010111111010111111111111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~1_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~0_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(18),
	dataf => \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a9\,
	combout => \recop|b2v_inst_d|inst10|Mux16~11_combout\);

-- Location: LABCELL_X43_Y19_N30
\recop|b2v_inst_d|inst7|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst7|Mux9~0_combout\ = ( \recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( \recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( \recop|b2v_inst_d|inst10|Mux32~11_combout\ ) ) ) # ( !\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( 
-- \recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( \recop|b2v_inst_d|inst2|programCounterOut\(6) ) ) ) # ( \recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( !\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( \recop|b2v_inst_d|inst1|Func\(6) ) ) ) # ( 
-- !\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( !\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( \recop|b2v_inst_d|inst10|Mux16~11_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_Func\(6),
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~11_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~11_combout\,
	datad => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(6),
	datae => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~1_combout\,
	dataf => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~0_combout\,
	combout => \recop|b2v_inst_d|inst7|Mux9~0_combout\);

-- Location: FF_X43_Y19_N32
\recop|b2v_inst_d|OP1|Dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst7|Mux9~0_combout\,
	sclr => \recop|b2v_inst_d|OP1|Dout[2]~2_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP1|Dout\(6));

-- Location: LABCELL_X43_Y20_N42
\recop|b2v_inst_d|inst10|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux9~0_combout\ = ( \recop|b2v_inst_d|inst10|Mux4~1_combout\ & ( \recop|b2v_inst_d|OP1|Dout\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(6),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux4~1_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux9~0_combout\);

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: FF_X43_Y20_N32
\recop|b2v_inst_d|instOtherRegisters|sip_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[6]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instOtherRegisters|sip_r\(6));

-- Location: LABCELL_X43_Y20_N30
\recop|b2v_inst_d|inst10|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux9~1_combout\ = ( \recop|b2v_inst_d|instOtherRegisters|sip_r\(6) & ( \recop|b2v_inst_d|inst10|Mux15~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~2_combout\,
	datae => \recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\(6),
	combout => \recop|b2v_inst_d|inst10|Mux9~1_combout\);

-- Location: FF_X39_Y21_N7
\recop|b2v_inst_d|instALU|prev_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|instALU|Mux9~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instALU|prev_result\(6));

-- Location: MLABCELL_X39_Y21_N12
\recop|b2v_inst_d|instALU|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux9~0_combout\ = ( !\recop|b2v_inst_d|instALU|Mux14~2_combout\ & ( \recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( \recop|b2v_inst_d|OP1|Dout\(6) ) ) ) # ( \recop|b2v_inst_d|instALU|Mux14~2_combout\ & ( 
-- !\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( \recop|b2v_inst_d|OP2|Dout\(6) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux14~2_combout\ & ( !\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( \recop|b2v_inst_d|instALU|prev_result\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_prev_result\(6),
	datab => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(6),
	datac => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(6),
	datae => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~2_combout\,
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~3_combout\,
	combout => \recop|b2v_inst_d|instALU|Mux9~0_combout\);

-- Location: LABCELL_X40_Y20_N21
\recop|b2v_inst_d|instALU|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Add0~37_sumout\ = SUM(( \recop|b2v_inst_d|OP2|Dout\(6) ) + ( !\recop|b2v_inst_d|OP1|Dout\(6) $ ((((!\recop|b2v_inst|currentState.Execute~q\) # (!\recop|b2v_inst|Mux14~0_combout\)) # (\recop|b2v_inst_d|inst1|OP\(5)))) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~34\ ))
-- \recop|b2v_inst_d|instALU|Add0~38\ = CARRY(( \recop|b2v_inst_d|OP2|Dout\(6) ) + ( !\recop|b2v_inst_d|OP1|Dout\(6) $ ((((!\recop|b2v_inst|currentState.Execute~q\) # (!\recop|b2v_inst|Mux14~0_combout\)) # (\recop|b2v_inst_d|inst1|OP\(5)))) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010000001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datab => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datac => \recop|b2v_inst|ALT_INV_Mux14~0_combout\,
	datad => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(6),
	dataf => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(6),
	cin => \recop|b2v_inst_d|instALU|Add0~34\,
	sumout => \recop|b2v_inst_d|instALU|Add0~37_sumout\,
	cout => \recop|b2v_inst_d|instALU|Add0~38\);

-- Location: MLABCELL_X39_Y21_N6
\recop|b2v_inst_d|instALU|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux9~1_combout\ = ( \recop|b2v_inst_d|OP2|Dout\(6) & ( \recop|b2v_inst_d|instALU|Mux14~0_combout\ & ( (\recop|b2v_inst_d|instALU|Mux14~1_combout\) # (\recop|b2v_inst_d|OP1|Dout\(6)) ) ) ) # ( !\recop|b2v_inst_d|OP2|Dout\(6) & ( 
-- \recop|b2v_inst_d|instALU|Mux14~0_combout\ & ( (\recop|b2v_inst_d|OP1|Dout\(6) & \recop|b2v_inst_d|instALU|Mux14~1_combout\) ) ) ) # ( \recop|b2v_inst_d|OP2|Dout\(6) & ( !\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ( 
-- (!\recop|b2v_inst_d|instALU|Mux14~1_combout\ & (\recop|b2v_inst_d|instALU|Mux9~0_combout\)) # (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ((\recop|b2v_inst_d|instALU|Add0~37_sumout\))) ) ) ) # ( !\recop|b2v_inst_d|OP2|Dout\(6) & ( 
-- !\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~1_combout\ & (\recop|b2v_inst_d|instALU|Mux9~0_combout\)) # (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ((\recop|b2v_inst_d|instALU|Add0~37_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101010101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(6),
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Mux9~0_combout\,
	datac => \recop|b2v_inst_d|instALU|ALT_INV_Add0~37_sumout\,
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~1_combout\,
	datae => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(6),
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~0_combout\,
	combout => \recop|b2v_inst_d|instALU|Mux9~1_combout\);

-- Location: M10K_X69_Y20_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y18_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y10_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y17_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y20_N54
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118~portadataout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86~portadataout\))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118~portadataout\)))) ) ) ) # ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86~portadataout\ & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118~portadataout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70~portadataout\ & ( (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\,
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\);

-- Location: M10K_X69_Y28_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y14_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y18_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y28_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y20_N24
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout\)))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout\)) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout\)))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout\)))) ) ) ) # ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout\))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout\)) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout\))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X43_Y20_N6
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ & ( (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X43_Y20_N48
\recop|b2v_inst_d|inst10|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux9~2_combout\ = ( \recop|b2v_inst_d|instALU|Mux9~1_combout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ & ( (((\recop|b2v_inst_d|inst10|Mux9~1_combout\) # 
-- (\recop|b2v_inst_d|inst10|Mux15~4_combout\)) # (\recop|b2v_inst_d|inst10|Mux9~0_combout\)) # (\recop|b2v_inst_d|inst10|Mux15~1_combout\) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux9~1_combout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ & ( ((\recop|b2v_inst_d|inst10|Mux9~1_combout\) # (\recop|b2v_inst_d|inst10|Mux9~0_combout\)) # (\recop|b2v_inst_d|inst10|Mux15~1_combout\) ) ) ) # ( 
-- \recop|b2v_inst_d|instALU|Mux9~1_combout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ & ( ((\recop|b2v_inst_d|inst10|Mux9~1_combout\) # (\recop|b2v_inst_d|inst10|Mux15~4_combout\)) # 
-- (\recop|b2v_inst_d|inst10|Mux9~0_combout\) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux9~1_combout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ & ( (\recop|b2v_inst_d|inst10|Mux9~1_combout\) # 
-- (\recop|b2v_inst_d|inst10|Mux9~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001111111111111101110111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~1_combout\,
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux9~0_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~4_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux9~1_combout\,
	datae => \recop|b2v_inst_d|instALU|ALT_INV_Mux9~1_combout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~2_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux9~2_combout\);

-- Location: LABCELL_X42_Y21_N15
\recop|b2v_inst_d|inst10|Mux32~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux32~12_combout\ = ( \recop|b2v_inst_d|inst10|Mux32~1_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux32~0_combout\ & ((\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a8\))) # (\recop|b2v_inst_d|inst10|Mux32~0_combout\ & 
-- (\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(17))) ) ) # ( !\recop|b2v_inst_d|inst10|Mux32~1_combout\ & ( \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a8\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~0_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(17),
	datad => \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a8\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~1_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux32~12_combout\);

-- Location: LABCELL_X40_Y19_N36
\recop|b2v_inst_d|inst7|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst7|Mux8~0_combout\ = ( \recop|b2v_inst_d|inst10|Mux32~12_combout\ & ( \recop|b2v_inst_d|inst10|Mux16~12_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ((!\recop|b2v_inst_d|OP1|Dout[2]~1_combout\) # 
-- ((\recop|b2v_inst_d|inst1|Func\(7))))) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (((\recop|b2v_inst_d|inst2|programCounterOut\(7))) # (\recop|b2v_inst_d|OP1|Dout[2]~1_combout\))) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux32~12_combout\ & ( 
-- \recop|b2v_inst_d|inst10|Mux16~12_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ((!\recop|b2v_inst_d|OP1|Dout[2]~1_combout\) # ((\recop|b2v_inst_d|inst1|Func\(7))))) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & 
-- (!\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ((\recop|b2v_inst_d|inst2|programCounterOut\(7))))) ) ) ) # ( \recop|b2v_inst_d|inst10|Mux32~12_combout\ & ( !\recop|b2v_inst_d|inst10|Mux16~12_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & 
-- (\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & (\recop|b2v_inst_d|inst1|Func\(7)))) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (((\recop|b2v_inst_d|inst2|programCounterOut\(7))) # (\recop|b2v_inst_d|OP1|Dout[2]~1_combout\))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst10|Mux32~12_combout\ & ( !\recop|b2v_inst_d|inst10|Mux16~12_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & (\recop|b2v_inst_d|inst1|Func\(7)))) # 
-- (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (!\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ((\recop|b2v_inst_d|inst2|programCounterOut\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~0_combout\,
	datab => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~1_combout\,
	datac => \recop|b2v_inst_d|inst1|ALT_INV_Func\(7),
	datad => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(7),
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~12_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~12_combout\,
	combout => \recop|b2v_inst_d|inst7|Mux8~0_combout\);

-- Location: FF_X40_Y19_N38
\recop|b2v_inst_d|OP1|Dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst7|Mux8~0_combout\,
	sclr => \recop|b2v_inst_d|OP1|Dout[2]~2_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP1|Dout\(7));

-- Location: LABCELL_X42_Y21_N39
\recop|b2v_inst_d|inst10|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux8~0_combout\ = ( \recop|b2v_inst_d|inst10|Mux4~1_combout\ & ( \recop|b2v_inst_d|OP1|Dout\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(7),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux4~1_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux8~0_combout\);

-- Location: LABCELL_X40_Y20_N24
\recop|b2v_inst_d|instALU|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Add0~41_sumout\ = SUM(( !\recop|b2v_inst_d|OP1|Dout\(7) $ (((!\recop|b2v_inst|currentState.Execute~q\) # ((!\recop|b2v_inst|Mux14~0_combout\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( \recop|b2v_inst_d|OP2|Dout\(7) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~38\ ))
-- \recop|b2v_inst_d|instALU|Add0~42\ = CARRY(( !\recop|b2v_inst_d|OP1|Dout\(7) $ (((!\recop|b2v_inst|currentState.Execute~q\) # ((!\recop|b2v_inst|Mux14~0_combout\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( \recop|b2v_inst_d|OP2|Dout\(7) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datac => \recop|b2v_inst|ALT_INV_Mux14~0_combout\,
	datad => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(7),
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(7),
	cin => \recop|b2v_inst_d|instALU|Add0~38\,
	sumout => \recop|b2v_inst_d|instALU|Add0~41_sumout\,
	cout => \recop|b2v_inst_d|instALU|Add0~42\);

-- Location: FF_X39_Y21_N32
\recop|b2v_inst_d|instALU|prev_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|instALU|Mux8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instALU|prev_result\(7));

-- Location: MLABCELL_X39_Y21_N27
\recop|b2v_inst_d|instALU|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux8~0_combout\ = ( \recop|b2v_inst_d|OP2|Dout\(7) & ( \recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & \recop|b2v_inst_d|OP1|Dout\(7)) ) ) ) # ( !\recop|b2v_inst_d|OP2|Dout\(7) & ( 
-- \recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & \recop|b2v_inst_d|OP1|Dout\(7)) ) ) ) # ( \recop|b2v_inst_d|OP2|Dout\(7) & ( !\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( 
-- (\recop|b2v_inst_d|instALU|prev_result\(7)) # (\recop|b2v_inst_d|instALU|Mux14~2_combout\) ) ) ) # ( !\recop|b2v_inst_d|OP2|Dout\(7) & ( !\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & 
-- \recop|b2v_inst_d|instALU|prev_result\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~2_combout\,
	datac => \recop|b2v_inst_d|instALU|ALT_INV_prev_result\(7),
	datad => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(7),
	datae => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(7),
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~3_combout\,
	combout => \recop|b2v_inst_d|instALU|Mux8~0_combout\);

-- Location: MLABCELL_X39_Y21_N30
\recop|b2v_inst_d|instALU|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux8~1_combout\ = ( \recop|b2v_inst_d|OP2|Dout\(7) & ( \recop|b2v_inst_d|instALU|Mux14~0_combout\ & ( (\recop|b2v_inst_d|instALU|Mux14~1_combout\) # (\recop|b2v_inst_d|OP1|Dout\(7)) ) ) ) # ( !\recop|b2v_inst_d|OP2|Dout\(7) & ( 
-- \recop|b2v_inst_d|instALU|Mux14~0_combout\ & ( (\recop|b2v_inst_d|OP1|Dout\(7) & \recop|b2v_inst_d|instALU|Mux14~1_combout\) ) ) ) # ( \recop|b2v_inst_d|OP2|Dout\(7) & ( !\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ( 
-- (!\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ((\recop|b2v_inst_d|instALU|Mux8~0_combout\))) # (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & (\recop|b2v_inst_d|instALU|Add0~41_sumout\)) ) ) ) # ( !\recop|b2v_inst_d|OP2|Dout\(7) & ( 
-- !\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ((\recop|b2v_inst_d|instALU|Mux8~0_combout\))) # (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & (\recop|b2v_inst_d|instALU|Add0~41_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101010101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(7),
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Add0~41_sumout\,
	datac => \recop|b2v_inst_d|instALU|ALT_INV_Mux8~0_combout\,
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~1_combout\,
	datae => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(7),
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~0_combout\,
	combout => \recop|b2v_inst_d|instALU|Mux8~1_combout\);

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: FF_X42_Y21_N5
\recop|b2v_inst_d|instOtherRegisters|sip_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[7]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instOtherRegisters|sip_r\(7));

-- Location: LABCELL_X42_Y21_N3
\recop|b2v_inst_d|inst10|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux8~1_combout\ = ( \recop|b2v_inst_d|instOtherRegisters|sip_r\(7) & ( \recop|b2v_inst_d|inst10|Mux15~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\(7),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~2_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux8~1_combout\);

-- Location: M10K_X38_Y14_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y14_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y12_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y10_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y14_N36
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119~portadataout\ & ( ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71~portadataout\)) 
-- # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87~portadataout\))))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71~portadataout\)) 
-- # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87~portadataout\))))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71~portadataout\)) 
-- # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\,
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\);

-- Location: M10K_X41_Y10_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y8_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y15_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y12_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y14_N18
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout\ & !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X42_Y14_N12
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X42_Y21_N42
\recop|b2v_inst_d|inst10|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux8~2_combout\ = ( \recop|b2v_inst_d|inst10|Mux8~1_combout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\ ) ) # ( !\recop|b2v_inst_d|inst10|Mux8~1_combout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\ & ( (((\recop|b2v_inst_d|inst10|Mux15~4_combout\ & \recop|b2v_inst_d|instALU|Mux8~1_combout\)) # (\recop|b2v_inst_d|inst10|Mux15~1_combout\)) # 
-- (\recop|b2v_inst_d|inst10|Mux8~0_combout\) ) ) ) # ( \recop|b2v_inst_d|inst10|Mux8~1_combout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\ ) ) # ( !\recop|b2v_inst_d|inst10|Mux8~1_combout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\ & ( ((\recop|b2v_inst_d|inst10|Mux15~4_combout\ & \recop|b2v_inst_d|instALU|Mux8~1_combout\)) # (\recop|b2v_inst_d|inst10|Mux8~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111111111111111111100110111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~4_combout\,
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux8~0_combout\,
	datac => \recop|b2v_inst_d|instALU|ALT_INV_Mux8~1_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~1_combout\,
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux8~1_combout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~2_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux8~2_combout\);

-- Location: FF_X42_Y19_N5
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst10|Mux7~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(16));

-- Location: LABCELL_X43_Y19_N48
\recop|b2v_inst_d|inst10|Mux16~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux16~13_combout\ = ( \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(16) & ( ((\recop|b2v_inst_d|inst10|Mux16~0_combout\ & \recop|b2v_inst_d|inst10|Mux16~1_combout\)) # 
-- (\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a7\) ) ) # ( !\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(16) & ( (\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a7\ & ((!\recop|b2v_inst_d|inst10|Mux16~0_combout\) # 
-- (!\recop|b2v_inst_d|inst10|Mux16~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110000001100110011000000110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a7\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~0_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~1_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(16),
	combout => \recop|b2v_inst_d|inst10|Mux16~13_combout\);

-- Location: LABCELL_X43_Y19_N24
\recop|b2v_inst_d|inst7|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst7|Mux7~0_combout\ = ( \recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( \recop|b2v_inst_d|inst10|Mux32~13_combout\ & ( (\recop|b2v_inst_d|inst1|Func\(8)) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\) ) ) ) # ( 
-- !\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( \recop|b2v_inst_d|inst10|Mux32~13_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ((\recop|b2v_inst_d|inst10|Mux16~13_combout\))) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & 
-- (\recop|b2v_inst_d|inst2|programCounterOut\(8))) ) ) ) # ( \recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( !\recop|b2v_inst_d|inst10|Mux32~13_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & \recop|b2v_inst_d|inst1|Func\(8)) ) ) ) # ( 
-- !\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( !\recop|b2v_inst_d|inst10|Mux32~13_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ((\recop|b2v_inst_d|inst10|Mux16~13_combout\))) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & 
-- (\recop|b2v_inst_d|inst2|programCounterOut\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000001010101000011011000110110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~0_combout\,
	datab => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(8),
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~13_combout\,
	datad => \recop|b2v_inst_d|inst1|ALT_INV_Func\(8),
	datae => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~1_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~13_combout\,
	combout => \recop|b2v_inst_d|inst7|Mux7~0_combout\);

-- Location: FF_X43_Y19_N26
\recop|b2v_inst_d|OP1|Dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst7|Mux7~0_combout\,
	sclr => \recop|b2v_inst_d|OP1|Dout[2]~2_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP1|Dout\(8));

-- Location: LABCELL_X42_Y19_N9
\recop|b2v_inst_d|inst10|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux7~0_combout\ = ( \recop|b2v_inst_d|OP1|Dout\(8) & ( \recop|b2v_inst_d|inst10|Mux4~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux4~1_combout\,
	dataf => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(8),
	combout => \recop|b2v_inst_d|inst10|Mux7~0_combout\);

-- Location: IOIBUF_X4_Y0_N18
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: FF_X40_Y16_N17
\recop|b2v_inst_d|instOtherRegisters|sip_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[8]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instOtherRegisters|sip_r\(8));

-- Location: LABCELL_X40_Y16_N15
\recop|b2v_inst_d|inst10|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux7~1_combout\ = ( \recop|b2v_inst_d|instOtherRegisters|sip_r\(8) & ( \recop|b2v_inst_d|inst10|Mux15~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\(8),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~2_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux7~1_combout\);

-- Location: FF_X39_Y21_N19
\recop|b2v_inst_d|instALU|prev_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|instALU|Mux7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instALU|prev_result\(8));

-- Location: MLABCELL_X39_Y21_N36
\recop|b2v_inst_d|instALU|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux7~0_combout\ = ( \recop|b2v_inst_d|OP2|Dout\(8) & ( \recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( (\recop|b2v_inst_d|OP1|Dout\(8) & !\recop|b2v_inst_d|instALU|Mux14~2_combout\) ) ) ) # ( !\recop|b2v_inst_d|OP2|Dout\(8) & ( 
-- \recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( (\recop|b2v_inst_d|OP1|Dout\(8) & !\recop|b2v_inst_d|instALU|Mux14~2_combout\) ) ) ) # ( \recop|b2v_inst_d|OP2|Dout\(8) & ( !\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( 
-- (\recop|b2v_inst_d|instALU|Mux14~2_combout\) # (\recop|b2v_inst_d|instALU|prev_result\(8)) ) ) ) # ( !\recop|b2v_inst_d|OP2|Dout\(8) & ( !\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( (\recop|b2v_inst_d|instALU|prev_result\(8) & 
-- !\recop|b2v_inst_d|instALU|Mux14~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|instALU|ALT_INV_prev_result\(8),
	datac => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(8),
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~2_combout\,
	datae => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(8),
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~3_combout\,
	combout => \recop|b2v_inst_d|instALU|Mux7~0_combout\);

-- Location: LABCELL_X40_Y20_N27
\recop|b2v_inst_d|instALU|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Add0~45_sumout\ = SUM(( !\recop|b2v_inst_d|OP1|Dout\(8) $ (((!\recop|b2v_inst|currentState.Execute~q\) # ((!\recop|b2v_inst|Mux14~0_combout\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( \recop|b2v_inst_d|OP2|Dout\(8) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~42\ ))
-- \recop|b2v_inst_d|instALU|Add0~46\ = CARRY(( !\recop|b2v_inst_d|OP1|Dout\(8) $ (((!\recop|b2v_inst|currentState.Execute~q\) # ((!\recop|b2v_inst|Mux14~0_combout\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( \recop|b2v_inst_d|OP2|Dout\(8) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datac => \recop|b2v_inst|ALT_INV_Mux14~0_combout\,
	datad => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(8),
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(8),
	cin => \recop|b2v_inst_d|instALU|Add0~42\,
	sumout => \recop|b2v_inst_d|instALU|Add0~45_sumout\,
	cout => \recop|b2v_inst_d|instALU|Add0~46\);

-- Location: MLABCELL_X39_Y21_N18
\recop|b2v_inst_d|instALU|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux7~1_combout\ = ( \recop|b2v_inst_d|instALU|Add0~45_sumout\ & ( \recop|b2v_inst_d|instALU|Mux14~0_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout\(8) & (\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|instALU|Mux14~1_combout\)) # 
-- (\recop|b2v_inst_d|OP1|Dout\(8) & ((\recop|b2v_inst_d|instALU|Mux14~1_combout\) # (\recop|b2v_inst_d|OP2|Dout\(8)))) ) ) ) # ( !\recop|b2v_inst_d|instALU|Add0~45_sumout\ & ( \recop|b2v_inst_d|instALU|Mux14~0_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout\(8) & 
-- (\recop|b2v_inst_d|OP2|Dout\(8) & \recop|b2v_inst_d|instALU|Mux14~1_combout\)) # (\recop|b2v_inst_d|OP1|Dout\(8) & ((\recop|b2v_inst_d|instALU|Mux14~1_combout\) # (\recop|b2v_inst_d|OP2|Dout\(8)))) ) ) ) # ( \recop|b2v_inst_d|instALU|Add0~45_sumout\ & ( 
-- !\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ( (\recop|b2v_inst_d|instALU|Mux14~1_combout\) # (\recop|b2v_inst_d|instALU|Mux7~0_combout\) ) ) ) # ( !\recop|b2v_inst_d|instALU|Add0~45_sumout\ & ( !\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ( 
-- (\recop|b2v_inst_d|instALU|Mux7~0_combout\ & !\recop|b2v_inst_d|instALU|Mux14~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100010001011101110001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(8),
	datab => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(8),
	datac => \recop|b2v_inst_d|instALU|ALT_INV_Mux7~0_combout\,
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~1_combout\,
	datae => \recop|b2v_inst_d|instALU|ALT_INV_Add0~45_sumout\,
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~0_combout\,
	combout => \recop|b2v_inst_d|instALU|Mux7~1_combout\);

-- Location: M10K_X49_Y15_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y16_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y11_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y15_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y15_N15
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\);

-- Location: M10K_X49_Y12_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y11_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y13_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y11_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y15_N30
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) 
-- # ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88~portadataout\))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X42_Y19_N6
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ & ( 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X42_Y19_N0
\recop|b2v_inst_d|inst10|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux7~2_combout\ = ( \recop|b2v_inst_d|instALU|Mux7~1_combout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ & ( (((\recop|b2v_inst_d|inst10|Mux7~1_combout\) # 
-- (\recop|b2v_inst_d|inst10|Mux15~4_combout\)) # (\recop|b2v_inst_d|inst10|Mux7~0_combout\)) # (\recop|b2v_inst_d|inst10|Mux15~1_combout\) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux7~1_combout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ & ( ((\recop|b2v_inst_d|inst10|Mux7~1_combout\) # (\recop|b2v_inst_d|inst10|Mux7~0_combout\)) # (\recop|b2v_inst_d|inst10|Mux15~1_combout\) ) ) ) # ( 
-- \recop|b2v_inst_d|instALU|Mux7~1_combout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ & ( ((\recop|b2v_inst_d|inst10|Mux7~1_combout\) # (\recop|b2v_inst_d|inst10|Mux15~4_combout\)) # 
-- (\recop|b2v_inst_d|inst10|Mux7~0_combout\) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux7~1_combout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ & ( (\recop|b2v_inst_d|inst10|Mux7~1_combout\) # 
-- (\recop|b2v_inst_d|inst10|Mux7~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001111111111111101110111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~1_combout\,
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux7~0_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~4_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux7~1_combout\,
	datae => \recop|b2v_inst_d|instALU|ALT_INV_Mux7~1_combout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~2_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux7~2_combout\);

-- Location: FF_X42_Y21_N8
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst10|Mux6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(15));

-- Location: LABCELL_X42_Y21_N57
\recop|b2v_inst_d|inst10|Mux32~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux32~14_combout\ = ( \recop|b2v_inst_d|inst10|Mux32~1_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux32~0_combout\ & (\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a6\)) # (\recop|b2v_inst_d|inst10|Mux32~0_combout\ & 
-- ((\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(15)))) ) ) # ( !\recop|b2v_inst_d|inst10|Mux32~1_combout\ & ( \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a6\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a6\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(15),
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~0_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~1_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux32~14_combout\);

-- Location: LABCELL_X40_Y19_N30
\recop|b2v_inst_d|inst7|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst7|Mux6~0_combout\ = ( \recop|b2v_inst_d|inst10|Mux32~14_combout\ & ( \recop|b2v_inst_d|inst10|Mux16~14_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (((!\recop|b2v_inst_d|OP1|Dout[2]~1_combout\) # 
-- (\recop|b2v_inst_d|inst1|Func\(9))))) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (((\recop|b2v_inst_d|OP1|Dout[2]~1_combout\)) # (\recop|b2v_inst_d|inst2|programCounterOut\(9)))) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux32~14_combout\ & ( 
-- \recop|b2v_inst_d|inst10|Mux16~14_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (((!\recop|b2v_inst_d|OP1|Dout[2]~1_combout\) # (\recop|b2v_inst_d|inst1|Func\(9))))) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & 
-- (\recop|b2v_inst_d|inst2|programCounterOut\(9) & ((!\recop|b2v_inst_d|OP1|Dout[2]~1_combout\)))) ) ) ) # ( \recop|b2v_inst_d|inst10|Mux32~14_combout\ & ( !\recop|b2v_inst_d|inst10|Mux16~14_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & 
-- (((\recop|b2v_inst_d|inst1|Func\(9) & \recop|b2v_inst_d|OP1|Dout[2]~1_combout\)))) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (((\recop|b2v_inst_d|OP1|Dout[2]~1_combout\)) # (\recop|b2v_inst_d|inst2|programCounterOut\(9)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst10|Mux32~14_combout\ & ( !\recop|b2v_inst_d|inst10|Mux16~14_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (((\recop|b2v_inst_d|inst1|Func\(9) & \recop|b2v_inst_d|OP1|Dout[2]~1_combout\)))) # 
-- (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (\recop|b2v_inst_d|inst2|programCounterOut\(9) & ((!\recop|b2v_inst_d|OP1|Dout[2]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(9),
	datab => \recop|b2v_inst_d|inst1|ALT_INV_Func\(9),
	datac => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~0_combout\,
	datad => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~1_combout\,
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~14_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~14_combout\,
	combout => \recop|b2v_inst_d|inst7|Mux6~0_combout\);

-- Location: FF_X40_Y19_N32
\recop|b2v_inst_d|OP1|Dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst7|Mux6~0_combout\,
	sclr => \recop|b2v_inst_d|OP1|Dout[2]~2_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP1|Dout\(9));

-- Location: LABCELL_X42_Y21_N27
\recop|b2v_inst_d|inst10|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux6~0_combout\ = ( \recop|b2v_inst_d|inst10|Mux4~1_combout\ & ( \recop|b2v_inst_d|OP1|Dout\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(9),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux4~1_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux6~0_combout\);

-- Location: FF_X39_Y21_N43
\recop|b2v_inst_d|instALU|prev_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|instALU|Mux6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instALU|prev_result\(9));

-- Location: MLABCELL_X39_Y21_N51
\recop|b2v_inst_d|instALU|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux6~0_combout\ = ( \recop|b2v_inst_d|OP2|Dout\(9) & ( \recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( (\recop|b2v_inst_d|OP1|Dout\(9) & !\recop|b2v_inst_d|instALU|Mux14~2_combout\) ) ) ) # ( !\recop|b2v_inst_d|OP2|Dout\(9) & ( 
-- \recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( (\recop|b2v_inst_d|OP1|Dout\(9) & !\recop|b2v_inst_d|instALU|Mux14~2_combout\) ) ) ) # ( \recop|b2v_inst_d|OP2|Dout\(9) & ( !\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( 
-- (\recop|b2v_inst_d|instALU|prev_result\(9)) # (\recop|b2v_inst_d|instALU|Mux14~2_combout\) ) ) ) # ( !\recop|b2v_inst_d|OP2|Dout\(9) & ( !\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & 
-- \recop|b2v_inst_d|instALU|prev_result\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(9),
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~2_combout\,
	datac => \recop|b2v_inst_d|instALU|ALT_INV_prev_result\(9),
	datae => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(9),
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~3_combout\,
	combout => \recop|b2v_inst_d|instALU|Mux6~0_combout\);

-- Location: LABCELL_X40_Y20_N30
\recop|b2v_inst_d|instALU|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Add0~49_sumout\ = SUM(( !\recop|b2v_inst_d|OP1|Dout\(9) $ (((!\recop|b2v_inst|Mux14~0_combout\) # ((!\recop|b2v_inst|currentState.Execute~q\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( \recop|b2v_inst_d|OP2|Dout\(9) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~46\ ))
-- \recop|b2v_inst_d|instALU|Add0~50\ = CARRY(( !\recop|b2v_inst_d|OP1|Dout\(9) $ (((!\recop|b2v_inst|Mux14~0_combout\) # ((!\recop|b2v_inst|currentState.Execute~q\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( \recop|b2v_inst_d|OP2|Dout\(9) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_Mux14~0_combout\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datac => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datad => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(9),
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(9),
	cin => \recop|b2v_inst_d|instALU|Add0~46\,
	sumout => \recop|b2v_inst_d|instALU|Add0~49_sumout\,
	cout => \recop|b2v_inst_d|instALU|Add0~50\);

-- Location: MLABCELL_X39_Y21_N42
\recop|b2v_inst_d|instALU|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux6~1_combout\ = ( \recop|b2v_inst_d|instALU|Add0~49_sumout\ & ( \recop|b2v_inst_d|instALU|Mux14~1_combout\ & ( ((!\recop|b2v_inst_d|instALU|Mux14~0_combout\) # (\recop|b2v_inst_d|OP2|Dout\(9))) # 
-- (\recop|b2v_inst_d|OP1|Dout\(9)) ) ) ) # ( !\recop|b2v_inst_d|instALU|Add0~49_sumout\ & ( \recop|b2v_inst_d|instALU|Mux14~1_combout\ & ( (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ((\recop|b2v_inst_d|OP2|Dout\(9)) # (\recop|b2v_inst_d|OP1|Dout\(9)))) ) 
-- ) ) # ( \recop|b2v_inst_d|instALU|Add0~49_sumout\ & ( !\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (((\recop|b2v_inst_d|instALU|Mux6~0_combout\)))) # (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & 
-- (\recop|b2v_inst_d|OP1|Dout\(9) & (\recop|b2v_inst_d|OP2|Dout\(9)))) ) ) ) # ( !\recop|b2v_inst_d|instALU|Add0~49_sumout\ & ( !\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~0_combout\ & 
-- (((\recop|b2v_inst_d|instALU|Mux6~0_combout\)))) # (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (\recop|b2v_inst_d|OP1|Dout\(9) & (\recop|b2v_inst_d|OP2|Dout\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100010011000100111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(9),
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~0_combout\,
	datac => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(9),
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux6~0_combout\,
	datae => \recop|b2v_inst_d|instALU|ALT_INV_Add0~49_sumout\,
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~1_combout\,
	combout => \recop|b2v_inst_d|instALU|Mux6~1_combout\);

-- Location: M10K_X38_Y6_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y19_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y27_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y8_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y19_N36
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57~portadataout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25~portadataout\)))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57~portadataout\)))) ) ) ) # ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25~portadataout\))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57~portadataout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\);

-- Location: M10K_X69_Y19_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y15_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y4_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y26_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y19_N12
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121~portadataout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89~portadataout\ & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121~portadataout\)))) ) ) ) # ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89~portadataout\))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121~portadataout\ & 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105~portadataout\ & ( (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\,
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X42_Y19_N33
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ & ( 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X42_Y21_N6
\recop|b2v_inst_d|inst10|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux6~2_combout\ = ( \recop|b2v_inst_d|instALU|Mux6~1_combout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ & ( (((\recop|b2v_inst_d|inst10|Mux15~1_combout\) # 
-- (\recop|b2v_inst_d|inst10|Mux6~0_combout\)) # (\recop|b2v_inst_d|inst10|Mux6~1_combout\)) # (\recop|b2v_inst_d|inst10|Mux15~4_combout\) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux6~1_combout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ & ( ((\recop|b2v_inst_d|inst10|Mux15~1_combout\) # (\recop|b2v_inst_d|inst10|Mux6~0_combout\)) # (\recop|b2v_inst_d|inst10|Mux6~1_combout\) ) ) ) # ( 
-- \recop|b2v_inst_d|instALU|Mux6~1_combout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ & ( ((\recop|b2v_inst_d|inst10|Mux6~0_combout\) # (\recop|b2v_inst_d|inst10|Mux6~1_combout\)) # 
-- (\recop|b2v_inst_d|inst10|Mux15~4_combout\) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux6~1_combout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ & ( (\recop|b2v_inst_d|inst10|Mux6~0_combout\) # 
-- (\recop|b2v_inst_d|inst10|Mux6~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111011111110111111100111111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~4_combout\,
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux6~1_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux6~0_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux15~1_combout\,
	datae => \recop|b2v_inst_d|instALU|ALT_INV_Mux6~1_combout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~2_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux6~2_combout\);

-- Location: LABCELL_X42_Y19_N57
\recop|b2v_inst_d|inst10|Mux16~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux16~15_combout\ = ( \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a5\ & ( (!\recop|b2v_inst_d|inst10|Mux16~0_combout\) # ((!\recop|b2v_inst_d|inst10|Mux16~1_combout\) # 
-- (\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(14))) ) ) # ( !\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a5\ & ( (\recop|b2v_inst_d|inst10|Mux16~0_combout\ & (\recop|b2v_inst_d|inst10|Mux16~1_combout\ & 
-- \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010111111010111111111111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~0_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~1_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(14),
	dataf => \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	combout => \recop|b2v_inst_d|inst10|Mux16~15_combout\);

-- Location: LABCELL_X40_Y19_N54
\recop|b2v_inst_d|inst7|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst7|Mux5~0_combout\ = ( \recop|b2v_inst_d|inst10|Mux32~15_combout\ & ( \recop|b2v_inst_d|inst1|Func\(10) & ( ((!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ((\recop|b2v_inst_d|inst10|Mux16~15_combout\))) # 
-- (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (\recop|b2v_inst_d|inst2|programCounterOut\(10)))) # (\recop|b2v_inst_d|OP1|Dout[2]~1_combout\) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux32~15_combout\ & ( \recop|b2v_inst_d|inst1|Func\(10) & ( 
-- (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (((\recop|b2v_inst_d|OP1|Dout[2]~1_combout\) # (\recop|b2v_inst_d|inst10|Mux16~15_combout\)))) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (\recop|b2v_inst_d|inst2|programCounterOut\(10) & 
-- ((!\recop|b2v_inst_d|OP1|Dout[2]~1_combout\)))) ) ) ) # ( \recop|b2v_inst_d|inst10|Mux32~15_combout\ & ( !\recop|b2v_inst_d|inst1|Func\(10) & ( (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (((\recop|b2v_inst_d|inst10|Mux16~15_combout\ & 
-- !\recop|b2v_inst_d|OP1|Dout[2]~1_combout\)))) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (((\recop|b2v_inst_d|OP1|Dout[2]~1_combout\)) # (\recop|b2v_inst_d|inst2|programCounterOut\(10)))) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux32~15_combout\ & ( 
-- !\recop|b2v_inst_d|inst1|Func\(10) & ( (!\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ((!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ((\recop|b2v_inst_d|inst10|Mux16~15_combout\))) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & 
-- (\recop|b2v_inst_d|inst2|programCounterOut\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(10),
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~15_combout\,
	datac => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~0_combout\,
	datad => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~1_combout\,
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~15_combout\,
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_Func\(10),
	combout => \recop|b2v_inst_d|inst7|Mux5~0_combout\);

-- Location: FF_X40_Y19_N56
\recop|b2v_inst_d|OP1|Dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst7|Mux5~0_combout\,
	sclr => \recop|b2v_inst_d|OP1|Dout[2]~2_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP1|Dout\(10));

-- Location: LABCELL_X45_Y21_N39
\recop|b2v_inst|RFInputSel[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|RFInputSel[0]~1_combout\ = (!\recop|b2v_inst|Mux22~9_combout\ & (\recop|b2v_inst|Mux21~0_combout\ & \recop|b2v_inst|currentState.Writeback~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_Mux22~9_combout\,
	datab => \recop|b2v_inst|ALT_INV_Mux21~0_combout\,
	datad => \recop|b2v_inst|ALT_INV_currentState.Writeback~DUPLICATE_q\,
	combout => \recop|b2v_inst|RFInputSel[0]~1_combout\);

-- Location: LABCELL_X40_Y20_N33
\recop|b2v_inst_d|instALU|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Add0~53_sumout\ = SUM(( !\recop|b2v_inst_d|OP1|Dout\(10) $ (((!\recop|b2v_inst|Mux14~0_combout\) # ((!\recop|b2v_inst|currentState.Execute~q\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( \recop|b2v_inst_d|OP2|Dout\(10) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~50\ ))
-- \recop|b2v_inst_d|instALU|Add0~54\ = CARRY(( !\recop|b2v_inst_d|OP1|Dout\(10) $ (((!\recop|b2v_inst|Mux14~0_combout\) # ((!\recop|b2v_inst|currentState.Execute~q\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( \recop|b2v_inst_d|OP2|Dout\(10) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_Mux14~0_combout\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datac => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datad => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(10),
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(10),
	cin => \recop|b2v_inst_d|instALU|Add0~50\,
	sumout => \recop|b2v_inst_d|instALU|Add0~53_sumout\,
	cout => \recop|b2v_inst_d|instALU|Add0~54\);

-- Location: FF_X45_Y20_N37
\recop|b2v_inst_d|instALU|prev_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|instALU|Mux5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instALU|prev_result\(10));

-- Location: LABCELL_X45_Y20_N18
\recop|b2v_inst_d|instALU|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux5~0_combout\ = ( \recop|b2v_inst_d|OP2|Dout\(10) & ( (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ((\recop|b2v_inst_d|instALU|prev_result\(10)))) # 
-- (\recop|b2v_inst_d|instALU|Mux14~3_combout\ & (\recop|b2v_inst_d|OP1|Dout\(10))))) # (\recop|b2v_inst_d|instALU|Mux14~2_combout\ & (!\recop|b2v_inst_d|instALU|Mux14~3_combout\)) ) ) # ( !\recop|b2v_inst_d|OP2|Dout\(10) & ( 
-- (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ((\recop|b2v_inst_d|instALU|prev_result\(10)))) # (\recop|b2v_inst_d|instALU|Mux14~3_combout\ & (\recop|b2v_inst_d|OP1|Dout\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~2_combout\,
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~3_combout\,
	datac => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(10),
	datad => \recop|b2v_inst_d|instALU|ALT_INV_prev_result\(10),
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(10),
	combout => \recop|b2v_inst_d|instALU|Mux5~0_combout\);

-- Location: LABCELL_X45_Y20_N36
\recop|b2v_inst_d|instALU|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux5~1_combout\ = ( \recop|b2v_inst_d|instALU|Add0~53_sumout\ & ( \recop|b2v_inst_d|instALU|Mux5~0_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~0_combout\) # ((!\recop|b2v_inst_d|OP1|Dout\(10) & 
-- (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & \recop|b2v_inst_d|OP2|Dout\(10))) # (\recop|b2v_inst_d|OP1|Dout\(10) & ((\recop|b2v_inst_d|OP2|Dout\(10)) # (\recop|b2v_inst_d|instALU|Mux14~1_combout\)))) ) ) ) # ( !\recop|b2v_inst_d|instALU|Add0~53_sumout\ 
-- & ( \recop|b2v_inst_d|instALU|Mux5~0_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (((!\recop|b2v_inst_d|instALU|Mux14~1_combout\)))) # (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ((!\recop|b2v_inst_d|OP1|Dout\(10) & 
-- (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & \recop|b2v_inst_d|OP2|Dout\(10))) # (\recop|b2v_inst_d|OP1|Dout\(10) & ((\recop|b2v_inst_d|OP2|Dout\(10)) # (\recop|b2v_inst_d|instALU|Mux14~1_combout\))))) ) ) ) # ( \recop|b2v_inst_d|instALU|Add0~53_sumout\ 
-- & ( !\recop|b2v_inst_d|instALU|Mux5~0_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout\(10) & (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~0_combout\) # (\recop|b2v_inst_d|OP2|Dout\(10))))) # (\recop|b2v_inst_d|OP1|Dout\(10) & 
-- (((\recop|b2v_inst_d|instALU|Mux14~0_combout\ & \recop|b2v_inst_d|OP2|Dout\(10))) # (\recop|b2v_inst_d|instALU|Mux14~1_combout\))) ) ) ) # ( !\recop|b2v_inst_d|instALU|Add0~53_sumout\ & ( !\recop|b2v_inst_d|instALU|Mux5~0_combout\ & ( 
-- (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ((!\recop|b2v_inst_d|OP1|Dout\(10) & (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & \recop|b2v_inst_d|OP2|Dout\(10))) # (\recop|b2v_inst_d|OP1|Dout\(10) & ((\recop|b2v_inst_d|OP2|Dout\(10)) # 
-- (\recop|b2v_inst_d|instALU|Mux14~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011000011010001111111000001110100111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(10),
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~0_combout\,
	datac => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~1_combout\,
	datad => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(10),
	datae => \recop|b2v_inst_d|instALU|ALT_INV_Add0~53_sumout\,
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Mux5~0_combout\,
	combout => \recop|b2v_inst_d|instALU|Mux5~1_combout\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: FF_X42_Y19_N50
\recop|b2v_inst_d|instOtherRegisters|sip_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \KEY[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instOtherRegisters|sip_r\(10));

-- Location: M10K_X76_Y16_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y8_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y3_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y16_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y15_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y17_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y17_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y19_N42
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~4_combout\ = ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26~portadataout\))))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))))) ) ) # ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000011000111011100001100111111110000110001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\,
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	datag => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~4_combout\);

-- Location: M10K_X69_Y17_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y19_N24
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout\ = ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & ((((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~4_combout\))))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~4_combout\ & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~4_combout\ & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90~portadataout\)))))) ) ) # ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & ((((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~4_combout\))))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~4_combout\ & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~4_combout\ & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122~portadataout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\,
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w10_n0_mux_dataout~4_combout\,
	datag => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X42_Y19_N48
\recop|b2v_inst_d|inst10|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux5~1_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout\ & ( (!\recop|b2v_inst|currentState.Writeback~q\) # ((!\recop|b2v_inst|Mux20~1_combout\) # 
-- ((\recop|b2v_inst_d|instOtherRegisters|sip_r\(10)) # (\recop|b2v_inst|Mux20~0_combout\))) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout\ & ( (\recop|b2v_inst|currentState.Writeback~q\ & 
-- (\recop|b2v_inst|Mux20~1_combout\ & (!\recop|b2v_inst|Mux20~0_combout\ & \recop|b2v_inst_d|instOtherRegisters|sip_r\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000011101111111111111110111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_currentState.Writeback~q\,
	datab => \recop|b2v_inst|ALT_INV_Mux20~1_combout\,
	datac => \recop|b2v_inst|ALT_INV_Mux20~0_combout\,
	datad => \recop|b2v_inst_d|instOtherRegisters|ALT_INV_sip_r\(10),
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l2_w10_n0_mux_dataout~0_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux5~1_combout\);

-- Location: LABCELL_X42_Y19_N18
\recop|b2v_inst_d|inst10|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux5~2_combout\ = ( \recop|b2v_inst_d|instALU|Mux5~1_combout\ & ( \recop|b2v_inst_d|inst10|Mux5~1_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux5~0_combout\ & (((\recop|b2v_inst|RFInputSel[0]~1_combout\)))) # 
-- (\recop|b2v_inst_d|inst10|Mux5~0_combout\ & ((!\recop|b2v_inst|RFInputSel[2]~0_combout\ & (\recop|b2v_inst_d|OP1|Dout\(10) & !\recop|b2v_inst|RFInputSel[0]~1_combout\)) # (\recop|b2v_inst|RFInputSel[2]~0_combout\ & 
-- ((\recop|b2v_inst|RFInputSel[0]~1_combout\))))) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux5~1_combout\ & ( \recop|b2v_inst_d|inst10|Mux5~1_combout\ & ( (!\recop|b2v_inst|RFInputSel[2]~0_combout\ & (\recop|b2v_inst_d|OP1|Dout\(10) & 
-- (\recop|b2v_inst_d|inst10|Mux5~0_combout\ & !\recop|b2v_inst|RFInputSel[0]~1_combout\))) # (\recop|b2v_inst|RFInputSel[2]~0_combout\ & (((\recop|b2v_inst|RFInputSel[0]~1_combout\)))) ) ) ) # ( \recop|b2v_inst_d|instALU|Mux5~1_combout\ & ( 
-- !\recop|b2v_inst_d|inst10|Mux5~1_combout\ & ( (!\recop|b2v_inst|RFInputSel[2]~0_combout\ & ((!\recop|b2v_inst_d|inst10|Mux5~0_combout\ & ((\recop|b2v_inst|RFInputSel[0]~1_combout\))) # (\recop|b2v_inst_d|inst10|Mux5~0_combout\ & 
-- (\recop|b2v_inst_d|OP1|Dout\(10) & !\recop|b2v_inst|RFInputSel[0]~1_combout\)))) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux5~1_combout\ & ( !\recop|b2v_inst_d|inst10|Mux5~1_combout\ & ( (\recop|b2v_inst_d|OP1|Dout\(10) & 
-- (\recop|b2v_inst_d|inst10|Mux5~0_combout\ & (!\recop|b2v_inst|RFInputSel[2]~0_combout\ & !\recop|b2v_inst|RFInputSel[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100001100000000010000000011110001000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(10),
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux5~0_combout\,
	datac => \recop|b2v_inst|ALT_INV_RFInputSel[2]~0_combout\,
	datad => \recop|b2v_inst|ALT_INV_RFInputSel[0]~1_combout\,
	datae => \recop|b2v_inst_d|instALU|ALT_INV_Mux5~1_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux5~1_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux5~2_combout\);

-- Location: FF_X42_Y18_N22
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst10|Mux4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(13));

-- Location: LABCELL_X42_Y18_N27
\recop|b2v_inst_d|inst10|Mux32~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux32~16_combout\ = ( \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(13) & ( ((\recop|b2v_inst_d|inst10|Mux32~1_combout\ & \recop|b2v_inst_d|inst10|Mux32~0_combout\)) # 
-- (\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a4\) ) ) # ( !\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(13) & ( (\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a4\ & ((!\recop|b2v_inst_d|inst10|Mux32~1_combout\) # 
-- (!\recop|b2v_inst_d|inst10|Mux32~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001010000011110000101000001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~1_combout\,
	datac => \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a4\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~0_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(13),
	combout => \recop|b2v_inst_d|inst10|Mux32~16_combout\);

-- Location: LABCELL_X40_Y19_N48
\recop|b2v_inst_d|inst7|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst7|Mux4~0_combout\ = ( \recop|b2v_inst_d|inst1|Func\(11) & ( \recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\) # (\recop|b2v_inst_d|inst10|Mux32~16_combout\) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst1|Func\(11) & ( \recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( (\recop|b2v_inst_d|inst10|Mux32~16_combout\ & \recop|b2v_inst_d|OP1|Dout[2]~0_combout\) ) ) ) # ( \recop|b2v_inst_d|inst1|Func\(11) & ( 
-- !\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (\recop|b2v_inst_d|inst10|Mux16~16_combout\)) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ((\recop|b2v_inst_d|inst2|programCounterOut\(11)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst1|Func\(11) & ( !\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (\recop|b2v_inst_d|inst10|Mux16~16_combout\)) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & 
-- ((\recop|b2v_inst_d|inst2|programCounterOut\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~16_combout\,
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~16_combout\,
	datac => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~0_combout\,
	datad => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(11),
	datae => \recop|b2v_inst_d|inst1|ALT_INV_Func\(11),
	dataf => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~1_combout\,
	combout => \recop|b2v_inst_d|inst7|Mux4~0_combout\);

-- Location: FF_X40_Y19_N50
\recop|b2v_inst_d|OP1|Dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst7|Mux4~0_combout\,
	sclr => \recop|b2v_inst_d|OP1|Dout[2]~2_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP1|Dout\(11));

-- Location: LABCELL_X40_Y20_N36
\recop|b2v_inst_d|instALU|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Add0~57_sumout\ = SUM(( !\recop|b2v_inst_d|OP1|Dout\(11) $ (((!\recop|b2v_inst|Mux14~0_combout\) # ((!\recop|b2v_inst|currentState.Execute~q\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( \recop|b2v_inst_d|OP2|Dout\(11) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~54\ ))
-- \recop|b2v_inst_d|instALU|Add0~58\ = CARRY(( !\recop|b2v_inst_d|OP1|Dout\(11) $ (((!\recop|b2v_inst|Mux14~0_combout\) # ((!\recop|b2v_inst|currentState.Execute~q\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( \recop|b2v_inst_d|OP2|Dout\(11) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_Mux14~0_combout\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datac => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datad => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(11),
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(11),
	cin => \recop|b2v_inst_d|instALU|Add0~54\,
	sumout => \recop|b2v_inst_d|instALU|Add0~57_sumout\,
	cout => \recop|b2v_inst_d|instALU|Add0~58\);

-- Location: FF_X40_Y18_N20
\recop|b2v_inst_d|instALU|prev_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|instALU|Mux4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instALU|prev_result\(11));

-- Location: LABCELL_X40_Y18_N33
\recop|b2v_inst_d|instALU|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux4~0_combout\ = ( \recop|b2v_inst_d|instALU|prev_result\(11) & ( (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~3_combout\) # ((\recop|b2v_inst_d|OP1|Dout\(11))))) # 
-- (\recop|b2v_inst_d|instALU|Mux14~2_combout\ & (!\recop|b2v_inst_d|instALU|Mux14~3_combout\ & (\recop|b2v_inst_d|OP2|Dout\(11)))) ) ) # ( !\recop|b2v_inst_d|instALU|prev_result\(11) & ( (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & 
-- (\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ((\recop|b2v_inst_d|OP1|Dout\(11))))) # (\recop|b2v_inst_d|instALU|Mux14~2_combout\ & (!\recop|b2v_inst_d|instALU|Mux14~3_combout\ & (\recop|b2v_inst_d|OP2|Dout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~2_combout\,
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~3_combout\,
	datac => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(11),
	datad => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(11),
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_prev_result\(11),
	combout => \recop|b2v_inst_d|instALU|Mux4~0_combout\);

-- Location: LABCELL_X40_Y18_N18
\recop|b2v_inst_d|instALU|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux4~1_combout\ = ( \recop|b2v_inst_d|instALU|Add0~57_sumout\ & ( \recop|b2v_inst_d|instALU|Mux4~0_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~0_combout\) # ((!\recop|b2v_inst_d|OP1|Dout\(11) & (\recop|b2v_inst_d|OP2|Dout\(11) 
-- & \recop|b2v_inst_d|instALU|Mux14~1_combout\)) # (\recop|b2v_inst_d|OP1|Dout\(11) & ((\recop|b2v_inst_d|instALU|Mux14~1_combout\) # (\recop|b2v_inst_d|OP2|Dout\(11))))) ) ) ) # ( !\recop|b2v_inst_d|instALU|Add0~57_sumout\ & ( 
-- \recop|b2v_inst_d|instALU|Mux4~0_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (((!\recop|b2v_inst_d|instALU|Mux14~1_combout\)))) # (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ((!\recop|b2v_inst_d|OP1|Dout\(11) & 
-- (\recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|instALU|Mux14~1_combout\)) # (\recop|b2v_inst_d|OP1|Dout\(11) & ((\recop|b2v_inst_d|instALU|Mux14~1_combout\) # (\recop|b2v_inst_d|OP2|Dout\(11)))))) ) ) ) # ( \recop|b2v_inst_d|instALU|Add0~57_sumout\ 
-- & ( !\recop|b2v_inst_d|instALU|Mux4~0_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout\(11) & (\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~0_combout\) # (\recop|b2v_inst_d|OP2|Dout\(11))))) # (\recop|b2v_inst_d|OP1|Dout\(11) & 
-- (((\recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|instALU|Mux14~0_combout\)) # (\recop|b2v_inst_d|instALU|Mux14~1_combout\))) ) ) ) # ( !\recop|b2v_inst_d|instALU|Add0~57_sumout\ & ( !\recop|b2v_inst_d|instALU|Mux4~0_combout\ & ( 
-- (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ((!\recop|b2v_inst_d|OP1|Dout\(11) & (\recop|b2v_inst_d|OP2|Dout\(11) & \recop|b2v_inst_d|instALU|Mux14~1_combout\)) # (\recop|b2v_inst_d|OP1|Dout\(11) & ((\recop|b2v_inst_d|instALU|Mux14~1_combout\) # 
-- (\recop|b2v_inst_d|OP2|Dout\(11)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000011111011111110001000001111111000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(11),
	datab => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(11),
	datac => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~0_combout\,
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~1_combout\,
	datae => \recop|b2v_inst_d|instALU|ALT_INV_Add0~57_sumout\,
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Mux4~0_combout\,
	combout => \recop|b2v_inst_d|instALU|Mux4~1_combout\);

-- Location: LABCELL_X42_Y19_N51
\recop|b2v_inst_d|inst10|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux0~2_combout\ = ( \recop|b2v_inst_d|inst10|Mux4~0_combout\ & ( (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & \recop|b2v_inst|RFInputSel[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \recop|b2v_inst|ALT_INV_RFInputSel[2]~0_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux4~0_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux0~2_combout\);

-- Location: LABCELL_X42_Y19_N54
\recop|b2v_inst_d|inst10|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux0~4_combout\ = (\recop|b2v_inst_d|inst10|Mux4~0_combout\ & (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & \recop|b2v_inst|RFInputSel[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux4~0_combout\,
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \recop|b2v_inst|ALT_INV_RFInputSel[2]~0_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux0~4_combout\);

-- Location: M10K_X14_Y17_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y18_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y5_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y5_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y18_N36
\recop|b2v_inst_d|inst10|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux4~3_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11~portadataout\)) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59~portadataout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59~portadataout\))) ) 
-- ) ) # ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59~portadataout\)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\,
	combout => \recop|b2v_inst_d|inst10|Mux4~3_combout\);

-- Location: M10K_X49_Y10_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y14_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y1_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y3_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y14_N33
\recop|b2v_inst_d|inst10|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux4~2_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123~portadataout\))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0))) 
-- # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123~portadataout\)))) ) ) ) # ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123~portadataout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91~portadataout\ & ( (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\,
	combout => \recop|b2v_inst_d|inst10|Mux4~2_combout\);

-- Location: LABCELL_X42_Y18_N6
\recop|b2v_inst_d|inst10|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux4~4_combout\ = ( \recop|b2v_inst_d|inst10|Mux4~3_combout\ & ( \recop|b2v_inst_d|inst10|Mux4~2_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux0~2_combout\ & (!\recop|b2v_inst_d|inst10|Mux0~4_combout\ & 
-- ((!\recop|b2v_inst_d|OP1|Dout\(11)) # (!\recop|b2v_inst_d|inst10|Mux4~1_combout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux4~3_combout\ & ( \recop|b2v_inst_d|inst10|Mux4~2_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux0~2_combout\ & 
-- ((!\recop|b2v_inst_d|OP1|Dout\(11)) # (!\recop|b2v_inst_d|inst10|Mux4~1_combout\))) ) ) ) # ( \recop|b2v_inst_d|inst10|Mux4~3_combout\ & ( !\recop|b2v_inst_d|inst10|Mux4~2_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux0~4_combout\ & 
-- ((!\recop|b2v_inst_d|OP1|Dout\(11)) # (!\recop|b2v_inst_d|inst10|Mux4~1_combout\))) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux4~3_combout\ & ( !\recop|b2v_inst_d|inst10|Mux4~2_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout\(11)) # 
-- (!\recop|b2v_inst_d|inst10|Mux4~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111000000000010101000101010001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux0~2_combout\,
	datab => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(11),
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux4~1_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux0~4_combout\,
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux4~3_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux4~2_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux4~4_combout\);

-- Location: LABCELL_X42_Y18_N21
\recop|b2v_inst_d|inst10|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux4~5_combout\ = ( \recop|b2v_inst_d|inst10|Mux4~4_combout\ & ( (\recop|b2v_inst_d|inst10|Mux0~0_combout\ & \recop|b2v_inst_d|instALU|Mux4~1_combout\) ) ) # ( !\recop|b2v_inst_d|inst10|Mux4~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux0~0_combout\,
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux4~1_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux4~4_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux4~5_combout\);

-- Location: LABCELL_X42_Y18_N45
\recop|b2v_inst_d|inst10|Mux32~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux32~17_combout\ = ( \recop|b2v_inst_d|inst10|Mux32~1_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux32~0_combout\ & ((\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a3\))) # (\recop|b2v_inst_d|inst10|Mux32~0_combout\ & 
-- (\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(12))) ) ) # ( !\recop|b2v_inst_d|inst10|Mux32~1_combout\ & ( \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a3\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~0_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(12),
	datad => \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a3\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~1_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux32~17_combout\);

-- Location: FF_X43_Y33_N44
\recop|b2v_inst_d|inst1|Func[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~4_combout\,
	ena => \recop|b2v_inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|Func\(12));

-- Location: FF_X42_Y18_N35
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst10|Mux3~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(12));

-- Location: LABCELL_X42_Y18_N33
\recop|b2v_inst_d|inst10|Mux16~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux16~17_combout\ = ( \recop|b2v_inst_d|inst10|Mux16~1_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux16~0_combout\ & (\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a3\)) # (\recop|b2v_inst_d|inst10|Mux16~0_combout\ & 
-- ((\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(12)))) ) ) # ( !\recop|b2v_inst_d|inst10|Mux16~1_combout\ & ( \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a3\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~0_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(12),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~1_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux16~17_combout\);

-- Location: LABCELL_X42_Y18_N12
\recop|b2v_inst_d|inst8|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst8|Mux3~0_combout\ = ( \recop|b2v_inst_d|inst1|Func\(12) & ( \recop|b2v_inst_d|inst10|Mux16~17_combout\ & ( (((!\recop|b2v_inst|currentState.Decode~q\) # (!\recop|b2v_inst|Mux8~0_combout\)) # (\recop|b2v_inst|Mux9~0_combout\)) # 
-- (\recop|b2v_inst_d|inst10|Mux32~17_combout\) ) ) ) # ( !\recop|b2v_inst_d|inst1|Func\(12) & ( \recop|b2v_inst_d|inst10|Mux16~17_combout\ & ( (!\recop|b2v_inst|currentState.Decode~q\) # ((!\recop|b2v_inst|Mux8~0_combout\) # 
-- ((\recop|b2v_inst_d|inst10|Mux32~17_combout\ & !\recop|b2v_inst|Mux9~0_combout\))) ) ) ) # ( \recop|b2v_inst_d|inst1|Func\(12) & ( !\recop|b2v_inst_d|inst10|Mux16~17_combout\ & ( (\recop|b2v_inst|currentState.Decode~q\ & (\recop|b2v_inst|Mux8~0_combout\ & 
-- ((\recop|b2v_inst|Mux9~0_combout\) # (\recop|b2v_inst_d|inst10|Mux32~17_combout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst1|Func\(12) & ( !\recop|b2v_inst_d|inst10|Mux16~17_combout\ & ( (\recop|b2v_inst_d|inst10|Mux32~17_combout\ & 
-- (!\recop|b2v_inst|Mux9~0_combout\ & (\recop|b2v_inst|currentState.Decode~q\ & \recop|b2v_inst|Mux8~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000011111111111111101001111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~17_combout\,
	datab => \recop|b2v_inst|ALT_INV_Mux9~0_combout\,
	datac => \recop|b2v_inst|ALT_INV_currentState.Decode~q\,
	datad => \recop|b2v_inst|ALT_INV_Mux8~0_combout\,
	datae => \recop|b2v_inst_d|inst1|ALT_INV_Func\(12),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~17_combout\,
	combout => \recop|b2v_inst_d|inst8|Mux3~0_combout\);

-- Location: FF_X42_Y18_N14
\recop|b2v_inst_d|OP2|Dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst8|Mux3~0_combout\,
	sclr => \recop|b2v_inst_d|OP2|Dout[4]~0_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP2|Dout\(12));

-- Location: LABCELL_X43_Y17_N24
\recop|b2v_inst_d|inst7|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst7|Mux3~0_combout\ = ( \recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( \recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( \recop|b2v_inst_d|inst10|Mux32~17_combout\ ) ) ) # ( !\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( 
-- \recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( \recop|b2v_inst_d|inst2|programCounterOut\(12) ) ) ) # ( \recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( !\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( \recop|b2v_inst_d|inst1|Func\(12) ) ) ) # ( 
-- !\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( !\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( \recop|b2v_inst_d|inst10|Mux16~17_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_Func\(12),
	datab => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(12),
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~17_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~17_combout\,
	datae => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~1_combout\,
	dataf => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~0_combout\,
	combout => \recop|b2v_inst_d|inst7|Mux3~0_combout\);

-- Location: FF_X43_Y17_N26
\recop|b2v_inst_d|OP1|Dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst7|Mux3~0_combout\,
	sclr => \recop|b2v_inst_d|OP1|Dout[2]~2_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP1|Dout\(12));

-- Location: FF_X42_Y18_N50
\recop|b2v_inst_d|instALU|prev_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|instALU|Mux3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instALU|prev_result\(12));

-- Location: LABCELL_X42_Y18_N18
\recop|b2v_inst_d|instALU|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux3~0_combout\ = ( \recop|b2v_inst_d|OP2|Dout\(12) & ( (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ((\recop|b2v_inst_d|instALU|prev_result\(12)))) # 
-- (\recop|b2v_inst_d|instALU|Mux14~3_combout\ & (\recop|b2v_inst_d|OP1|Dout\(12))))) # (\recop|b2v_inst_d|instALU|Mux14~2_combout\ & (((!\recop|b2v_inst_d|instALU|Mux14~3_combout\)))) ) ) # ( !\recop|b2v_inst_d|OP2|Dout\(12) & ( 
-- (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ((\recop|b2v_inst_d|instALU|prev_result\(12)))) # (\recop|b2v_inst_d|instALU|Mux14~3_combout\ & (\recop|b2v_inst_d|OP1|Dout\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100010001001011111001000100101111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~2_combout\,
	datab => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(12),
	datac => \recop|b2v_inst_d|instALU|ALT_INV_prev_result\(12),
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~3_combout\,
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(12),
	combout => \recop|b2v_inst_d|instALU|Mux3~0_combout\);

-- Location: LABCELL_X40_Y20_N39
\recop|b2v_inst_d|instALU|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Add0~61_sumout\ = SUM(( !\recop|b2v_inst_d|OP1|Dout\(12) $ (((!\recop|b2v_inst|Mux14~0_combout\) # ((!\recop|b2v_inst|currentState.Execute~q\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( 
-- \recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ ) + ( \recop|b2v_inst_d|instALU|Add0~58\ ))
-- \recop|b2v_inst_d|instALU|Add0~62\ = CARRY(( !\recop|b2v_inst_d|OP1|Dout\(12) $ (((!\recop|b2v_inst|Mux14~0_combout\) # ((!\recop|b2v_inst|currentState.Execute~q\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( \recop|b2v_inst_d|OP2|Dout[12]~DUPLICATE_q\ ) + 
-- ( \recop|b2v_inst_d|instALU|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_Mux14~0_combout\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datac => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datad => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(12),
	dataf => \recop|b2v_inst_d|OP2|ALT_INV_Dout[12]~DUPLICATE_q\,
	cin => \recop|b2v_inst_d|instALU|Add0~58\,
	sumout => \recop|b2v_inst_d|instALU|Add0~61_sumout\,
	cout => \recop|b2v_inst_d|instALU|Add0~62\);

-- Location: LABCELL_X42_Y18_N48
\recop|b2v_inst_d|instALU|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux3~1_combout\ = ( \recop|b2v_inst_d|instALU|Mux14~1_combout\ & ( \recop|b2v_inst_d|instALU|Add0~61_sumout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~0_combout\) # ((\recop|b2v_inst_d|OP1|Dout\(12)) # 
-- (\recop|b2v_inst_d|OP2|Dout\(12))) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ( \recop|b2v_inst_d|instALU|Add0~61_sumout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (((\recop|b2v_inst_d|instALU|Mux3~0_combout\)))) # 
-- (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (\recop|b2v_inst_d|OP2|Dout\(12) & ((\recop|b2v_inst_d|OP1|Dout\(12))))) ) ) ) # ( \recop|b2v_inst_d|instALU|Mux14~1_combout\ & ( !\recop|b2v_inst_d|instALU|Add0~61_sumout\ & ( 
-- (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ((\recop|b2v_inst_d|OP1|Dout\(12)) # (\recop|b2v_inst_d|OP2|Dout\(12)))) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ( !\recop|b2v_inst_d|instALU|Add0~61_sumout\ & ( 
-- (!\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (((\recop|b2v_inst_d|instALU|Mux3~0_combout\)))) # (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (\recop|b2v_inst_d|OP2|Dout\(12) & ((\recop|b2v_inst_d|OP1|Dout\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011011000100010101010100001010000110111011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~0_combout\,
	datab => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(12),
	datac => \recop|b2v_inst_d|instALU|ALT_INV_Mux3~0_combout\,
	datad => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(12),
	datae => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~1_combout\,
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Add0~61_sumout\,
	combout => \recop|b2v_inst_d|instALU|Mux3~1_combout\);

-- Location: M10K_X14_Y14_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y14_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y8_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y6_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y14_N54
\recop|b2v_inst_d|inst10|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux3~0_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124~portadataout\))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124~portadataout\)))) ) ) ) # ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124~portadataout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\,
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\,
	combout => \recop|b2v_inst_d|inst10|Mux3~0_combout\);

-- Location: M10K_X38_Y12_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y2_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y4_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y10_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y14_N6
\recop|b2v_inst_d|inst10|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux3~1_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60~portadataout\))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout\)))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60~portadataout\ & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0))))) 
-- ) ) ) # ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60~portadataout\))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\,
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	combout => \recop|b2v_inst_d|inst10|Mux3~1_combout\);

-- Location: LABCELL_X42_Y14_N33
\recop|b2v_inst_d|inst10|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux3~2_combout\ = ( \recop|b2v_inst_d|inst10|Mux3~0_combout\ & ( \recop|b2v_inst_d|inst10|Mux3~1_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux0~2_combout\ & (!\recop|b2v_inst_d|inst10|Mux0~4_combout\ & 
-- ((!\recop|b2v_inst_d|OP1|Dout\(12)) # (!\recop|b2v_inst_d|inst10|Mux4~1_combout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux3~0_combout\ & ( \recop|b2v_inst_d|inst10|Mux3~1_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux0~4_combout\ & 
-- ((!\recop|b2v_inst_d|OP1|Dout\(12)) # (!\recop|b2v_inst_d|inst10|Mux4~1_combout\))) ) ) ) # ( \recop|b2v_inst_d|inst10|Mux3~0_combout\ & ( !\recop|b2v_inst_d|inst10|Mux3~1_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux0~2_combout\ & 
-- ((!\recop|b2v_inst_d|OP1|Dout\(12)) # (!\recop|b2v_inst_d|inst10|Mux4~1_combout\))) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux3~0_combout\ & ( !\recop|b2v_inst_d|inst10|Mux3~1_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout\(12)) # 
-- (!\recop|b2v_inst_d|inst10|Mux4~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000101010101010000011001100110000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux0~2_combout\,
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux0~4_combout\,
	datac => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(12),
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux4~1_combout\,
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux3~0_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux3~1_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux3~2_combout\);

-- Location: LABCELL_X42_Y18_N30
\recop|b2v_inst_d|inst10|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux3~3_combout\ = ( \recop|b2v_inst_d|inst10|Mux3~2_combout\ & ( (\recop|b2v_inst_d|inst10|Mux0~0_combout\ & \recop|b2v_inst_d|instALU|Mux3~1_combout\) ) ) # ( !\recop|b2v_inst_d|inst10|Mux3~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux0~0_combout\,
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux3~1_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux3~2_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux3~3_combout\);

-- Location: FF_X42_Y17_N53
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst10|Mux2~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(11));

-- Location: LABCELL_X42_Y17_N51
\recop|b2v_inst_d|inst10|Mux16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux16~4_combout\ = ( \recop|b2v_inst_d|inst10|Mux16~1_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux16~0_combout\ & (\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a2\)) # (\recop|b2v_inst_d|inst10|Mux16~0_combout\ & 
-- ((\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(11)))) ) ) # ( !\recop|b2v_inst_d|inst10|Mux16~1_combout\ & ( \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a2\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~0_combout\,
	datac => \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(11),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~1_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux16~4_combout\);

-- Location: FF_X42_Y17_N49
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst10|Mux2~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(11));

-- Location: LABCELL_X43_Y17_N9
\recop|b2v_inst_d|inst10|Mux32~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux32~4_combout\ = ( \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a2\ & ( \recop|b2v_inst_d|inst10|Mux32~1_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux32~0_combout\) # 
-- (\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(11)) ) ) ) # ( !\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a2\ & ( \recop|b2v_inst_d|inst10|Mux32~1_combout\ & ( (\recop|b2v_inst_d|inst10|Mux32~0_combout\ & 
-- \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(11)) ) ) ) # ( \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a2\ & ( !\recop|b2v_inst_d|inst10|Mux32~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~0_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(11),
	datae => \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a2\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~1_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux32~4_combout\);

-- Location: FF_X40_Y39_N56
\recop|b2v_inst_d|inst1|Func[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~4_combout\,
	ena => \recop|b2v_inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|Func\(13));

-- Location: LABCELL_X42_Y17_N42
\recop|b2v_inst_d|inst8|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst8|Mux2~0_combout\ = ( \recop|b2v_inst_d|inst1|Func\(13) & ( \recop|b2v_inst|currentState.Decode~q\ & ( (!\recop|b2v_inst|Mux8~0_combout\ & (\recop|b2v_inst_d|inst10|Mux16~4_combout\)) # (\recop|b2v_inst|Mux8~0_combout\ & 
-- (((\recop|b2v_inst_d|inst10|Mux32~4_combout\) # (\recop|b2v_inst|Mux9~0_combout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst1|Func\(13) & ( \recop|b2v_inst|currentState.Decode~q\ & ( (!\recop|b2v_inst|Mux8~0_combout\ & 
-- (\recop|b2v_inst_d|inst10|Mux16~4_combout\)) # (\recop|b2v_inst|Mux8~0_combout\ & (((!\recop|b2v_inst|Mux9~0_combout\ & \recop|b2v_inst_d|inst10|Mux32~4_combout\)))) ) ) ) # ( \recop|b2v_inst_d|inst1|Func\(13) & ( !\recop|b2v_inst|currentState.Decode~q\ & 
-- ( \recop|b2v_inst_d|inst10|Mux16~4_combout\ ) ) ) # ( !\recop|b2v_inst_d|inst1|Func\(13) & ( !\recop|b2v_inst|currentState.Decode~q\ & ( \recop|b2v_inst_d|inst10|Mux16~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101000011000101010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~4_combout\,
	datab => \recop|b2v_inst|ALT_INV_Mux9~0_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~4_combout\,
	datad => \recop|b2v_inst|ALT_INV_Mux8~0_combout\,
	datae => \recop|b2v_inst_d|inst1|ALT_INV_Func\(13),
	dataf => \recop|b2v_inst|ALT_INV_currentState.Decode~q\,
	combout => \recop|b2v_inst_d|inst8|Mux2~0_combout\);

-- Location: FF_X42_Y17_N43
\recop|b2v_inst_d|OP2|Dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst8|Mux2~0_combout\,
	sclr => \recop|b2v_inst_d|OP2|Dout[4]~0_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP2|Dout\(13));

-- Location: FF_X40_Y18_N26
\recop|b2v_inst_d|instALU|prev_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|instALU|Mux2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instALU|prev_result\(13));

-- Location: LABCELL_X40_Y18_N30
\recop|b2v_inst_d|instALU|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux2~0_combout\ = ( \recop|b2v_inst_d|instALU|prev_result\(13) & ( (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~3_combout\) # ((\recop|b2v_inst_d|OP1|Dout\(13))))) # 
-- (\recop|b2v_inst_d|instALU|Mux14~2_combout\ & (!\recop|b2v_inst_d|instALU|Mux14~3_combout\ & (\recop|b2v_inst_d|OP2|Dout\(13)))) ) ) # ( !\recop|b2v_inst_d|instALU|prev_result\(13) & ( (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & 
-- (\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ((\recop|b2v_inst_d|OP1|Dout\(13))))) # (\recop|b2v_inst_d|instALU|Mux14~2_combout\ & (!\recop|b2v_inst_d|instALU|Mux14~3_combout\ & (\recop|b2v_inst_d|OP2|Dout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~2_combout\,
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~3_combout\,
	datac => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(13),
	datad => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(13),
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_prev_result\(13),
	combout => \recop|b2v_inst_d|instALU|Mux2~0_combout\);

-- Location: LABCELL_X40_Y20_N42
\recop|b2v_inst_d|instALU|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Add0~9_sumout\ = SUM(( \recop|b2v_inst_d|OP2|Dout\(13) ) + ( !\recop|b2v_inst_d|OP1|Dout\(13) $ (((!\recop|b2v_inst|currentState.Execute~q\) # ((!\recop|b2v_inst|Mux14~0_combout\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~62\ ))
-- \recop|b2v_inst_d|instALU|Add0~10\ = CARRY(( \recop|b2v_inst_d|OP2|Dout\(13) ) + ( !\recop|b2v_inst_d|OP1|Dout\(13) $ (((!\recop|b2v_inst|currentState.Execute~q\) # ((!\recop|b2v_inst|Mux14~0_combout\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110110000010000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datac => \recop|b2v_inst|ALT_INV_Mux14~0_combout\,
	datad => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(13),
	dataf => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(13),
	cin => \recop|b2v_inst_d|instALU|Add0~62\,
	sumout => \recop|b2v_inst_d|instALU|Add0~9_sumout\,
	cout => \recop|b2v_inst_d|instALU|Add0~10\);

-- Location: LABCELL_X40_Y18_N24
\recop|b2v_inst_d|instALU|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux2~1_combout\ = ( \recop|b2v_inst_d|instALU|Mux14~1_combout\ & ( \recop|b2v_inst_d|instALU|Add0~9_sumout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~0_combout\) # ((\recop|b2v_inst_d|OP2|Dout\(13)) # 
-- (\recop|b2v_inst_d|OP1|Dout\(13))) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ( \recop|b2v_inst_d|instALU|Add0~9_sumout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (((\recop|b2v_inst_d|instALU|Mux2~0_combout\)))) # 
-- (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (\recop|b2v_inst_d|OP1|Dout\(13) & (\recop|b2v_inst_d|OP2|Dout\(13)))) ) ) ) # ( \recop|b2v_inst_d|instALU|Mux14~1_combout\ & ( !\recop|b2v_inst_d|instALU|Add0~9_sumout\ & ( 
-- (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ((\recop|b2v_inst_d|OP2|Dout\(13)) # (\recop|b2v_inst_d|OP1|Dout\(13)))) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ( !\recop|b2v_inst_d|instALU|Add0~9_sumout\ & ( 
-- (!\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (((\recop|b2v_inst_d|instALU|Mux2~0_combout\)))) # (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (\recop|b2v_inst_d|OP1|Dout\(13) & (\recop|b2v_inst_d|OP2|Dout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000101010001010100000001101010111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~0_combout\,
	datab => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(13),
	datac => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(13),
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux2~0_combout\,
	datae => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~1_combout\,
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Add0~9_sumout\,
	combout => \recop|b2v_inst_d|instALU|Mux2~1_combout\);

-- Location: M10K_X26_Y13_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y13_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y13_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y12_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y13_N54
\recop|b2v_inst_d|inst10|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux2~1_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout\))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout\))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\,
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\,
	combout => \recop|b2v_inst_d|inst10|Mux2~1_combout\);

-- Location: M10K_X41_Y5_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y13_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y9_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y5_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y13_N18
\recop|b2v_inst_d|inst10|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux2~0_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125~portadataout\))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0)) 
-- # ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125~portadataout\))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125~portadataout\)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77~portadataout\ & ( 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\,
	combout => \recop|b2v_inst_d|inst10|Mux2~0_combout\);

-- Location: LABCELL_X42_Y13_N42
\recop|b2v_inst_d|inst10|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux2~2_combout\ = ( \recop|b2v_inst_d|inst10|Mux2~1_combout\ & ( \recop|b2v_inst_d|inst10|Mux2~0_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux0~4_combout\ & (!\recop|b2v_inst_d|inst10|Mux0~2_combout\ & 
-- ((!\recop|b2v_inst_d|OP1|Dout\(13)) # (!\recop|b2v_inst_d|inst10|Mux4~1_combout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux2~1_combout\ & ( \recop|b2v_inst_d|inst10|Mux2~0_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux0~2_combout\ & 
-- ((!\recop|b2v_inst_d|OP1|Dout\(13)) # (!\recop|b2v_inst_d|inst10|Mux4~1_combout\))) ) ) ) # ( \recop|b2v_inst_d|inst10|Mux2~1_combout\ & ( !\recop|b2v_inst_d|inst10|Mux2~0_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux0~4_combout\ & 
-- ((!\recop|b2v_inst_d|OP1|Dout\(13)) # (!\recop|b2v_inst_d|inst10|Mux4~1_combout\))) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux2~1_combout\ & ( !\recop|b2v_inst_d|inst10|Mux2~0_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout\(13)) # 
-- (!\recop|b2v_inst_d|inst10|Mux4~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111000001110000011101110000000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(13),
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux4~1_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux0~4_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux0~2_combout\,
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux2~1_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux2~0_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux2~2_combout\);

-- Location: LABCELL_X42_Y17_N48
\recop|b2v_inst_d|inst10|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux2~3_combout\ = (!\recop|b2v_inst_d|inst10|Mux2~2_combout\) # ((\recop|b2v_inst_d|inst10|Mux0~0_combout\ & \recop|b2v_inst_d|instALU|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000101111111110000010111111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux0~0_combout\,
	datac => \recop|b2v_inst_d|instALU|ALT_INV_Mux2~1_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux2~2_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux2~3_combout\);

-- Location: FF_X42_Y17_N14
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst10|Mux1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(10));

-- Location: LABCELL_X42_Y17_N18
\recop|b2v_inst_d|inst10|Mux32~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux32~3_combout\ = ( \recop|b2v_inst_d|inst10|Mux32~0_combout\ & ( \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(10) & ( (\recop|b2v_inst_d|inst10|Mux32~1_combout\) # 
-- (\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a1\) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux32~0_combout\ & ( \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(10) & ( \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a1\ ) ) ) # ( 
-- \recop|b2v_inst_d|inst10|Mux32~0_combout\ & ( !\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(10) & ( (\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a1\ & !\recop|b2v_inst_d|inst10|Mux32~1_combout\) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst10|Mux32~0_combout\ & ( !\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(10) & ( \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a1\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010100000101000001010101010101010101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a1\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~1_combout\,
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~0_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(10),
	combout => \recop|b2v_inst_d|inst10|Mux32~3_combout\);

-- Location: FF_X42_Y17_N17
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst10|Mux1~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(10));

-- Location: LABCELL_X42_Y17_N15
\recop|b2v_inst_d|inst10|Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux16~3_combout\ = ( \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a1\ & ( (!\recop|b2v_inst_d|inst10|Mux16~1_combout\) # ((!\recop|b2v_inst_d|inst10|Mux16~0_combout\) # 
-- (\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(10))) ) ) # ( !\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a1\ & ( (\recop|b2v_inst_d|inst10|Mux16~1_combout\ & (\recop|b2v_inst_d|inst10|Mux16~0_combout\ & 
-- \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000111101110111111111110111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~1_combout\,
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~0_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(10),
	dataf => \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	combout => \recop|b2v_inst_d|inst10|Mux16~3_combout\);

-- Location: LABCELL_X42_Y17_N36
\recop|b2v_inst_d|inst8|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst8|Mux1~0_combout\ = ( \recop|b2v_inst|Mux8~0_combout\ & ( \recop|b2v_inst_d|inst10|Mux16~3_combout\ & ( (!\recop|b2v_inst|currentState.Decode~q\) # ((!\recop|b2v_inst|Mux9~0_combout\ & ((\recop|b2v_inst_d|inst10|Mux32~3_combout\))) # 
-- (\recop|b2v_inst|Mux9~0_combout\ & (\recop|b2v_inst_d|inst1|Func\(14)))) ) ) ) # ( !\recop|b2v_inst|Mux8~0_combout\ & ( \recop|b2v_inst_d|inst10|Mux16~3_combout\ ) ) # ( \recop|b2v_inst|Mux8~0_combout\ & ( !\recop|b2v_inst_d|inst10|Mux16~3_combout\ & ( 
-- (\recop|b2v_inst|currentState.Decode~q\ & ((!\recop|b2v_inst|Mux9~0_combout\ & ((\recop|b2v_inst_d|inst10|Mux32~3_combout\))) # (\recop|b2v_inst|Mux9~0_combout\ & (\recop|b2v_inst_d|inst1|Func\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010001000111111111111111111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_currentState.Decode~q\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_Func\(14),
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~3_combout\,
	datad => \recop|b2v_inst|ALT_INV_Mux9~0_combout\,
	datae => \recop|b2v_inst|ALT_INV_Mux8~0_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~3_combout\,
	combout => \recop|b2v_inst_d|inst8|Mux1~0_combout\);

-- Location: FF_X42_Y17_N37
\recop|b2v_inst_d|OP2|Dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst8|Mux1~0_combout\,
	sclr => \recop|b2v_inst_d|OP2|Dout[4]~0_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP2|Dout\(14));

-- Location: LABCELL_X40_Y18_N57
\recop|b2v_inst_d|instALU|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux1~0_combout\ = ( \recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & \recop|b2v_inst_d|OP1|Dout\(14)) ) ) # ( !\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( 
-- (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & (\recop|b2v_inst_d|instALU|prev_result\(14))) # (\recop|b2v_inst_d|instALU|Mux14~2_combout\ & ((\recop|b2v_inst_d|OP2|Dout\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~2_combout\,
	datab => \recop|b2v_inst_d|instALU|ALT_INV_prev_result\(14),
	datac => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(14),
	datad => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(14),
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~3_combout\,
	combout => \recop|b2v_inst_d|instALU|Mux1~0_combout\);

-- Location: LABCELL_X40_Y20_N45
\recop|b2v_inst_d|instALU|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Add0~5_sumout\ = SUM(( \recop|b2v_inst_d|OP2|Dout\(14) ) + ( !\recop|b2v_inst_d|OP1|Dout\(14) $ (((!\recop|b2v_inst|currentState.Execute~q\) # ((!\recop|b2v_inst|Mux14~0_combout\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~10\ ))
-- \recop|b2v_inst_d|instALU|Add0~6\ = CARRY(( \recop|b2v_inst_d|OP2|Dout\(14) ) + ( !\recop|b2v_inst_d|OP1|Dout\(14) $ (((!\recop|b2v_inst|currentState.Execute~q\) # ((!\recop|b2v_inst|Mux14~0_combout\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110110000010000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datac => \recop|b2v_inst|ALT_INV_Mux14~0_combout\,
	datad => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(14),
	dataf => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(14),
	cin => \recop|b2v_inst_d|instALU|Add0~10\,
	sumout => \recop|b2v_inst_d|instALU|Add0~5_sumout\,
	cout => \recop|b2v_inst_d|instALU|Add0~6\);

-- Location: LABCELL_X40_Y18_N48
\recop|b2v_inst_d|instALU|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux1~1_combout\ = ( \recop|b2v_inst_d|OP1|Dout\(14) & ( \recop|b2v_inst_d|instALU|Add0~5_sumout\ & ( ((!\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (\recop|b2v_inst_d|instALU|Mux1~0_combout\)) # 
-- (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ((\recop|b2v_inst_d|OP2|Dout\(14))))) # (\recop|b2v_inst_d|instALU|Mux14~1_combout\) ) ) ) # ( !\recop|b2v_inst_d|OP1|Dout\(14) & ( \recop|b2v_inst_d|instALU|Add0~5_sumout\ & ( 
-- (!\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (((\recop|b2v_inst_d|instALU|Mux14~1_combout\)) # (\recop|b2v_inst_d|instALU|Mux1~0_combout\))) # (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (((\recop|b2v_inst_d|OP2|Dout\(14) & 
-- \recop|b2v_inst_d|instALU|Mux14~1_combout\)))) ) ) ) # ( \recop|b2v_inst_d|OP1|Dout\(14) & ( !\recop|b2v_inst_d|instALU|Add0~5_sumout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (\recop|b2v_inst_d|instALU|Mux1~0_combout\ & 
-- ((!\recop|b2v_inst_d|instALU|Mux14~1_combout\)))) # (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (((\recop|b2v_inst_d|instALU|Mux14~1_combout\) # (\recop|b2v_inst_d|OP2|Dout\(14))))) ) ) ) # ( !\recop|b2v_inst_d|OP1|Dout\(14) & ( 
-- !\recop|b2v_inst_d|instALU|Add0~5_sumout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (\recop|b2v_inst_d|instALU|Mux1~0_combout\ & ((!\recop|b2v_inst_d|instALU|Mux14~1_combout\)))) # (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & 
-- (((\recop|b2v_inst_d|OP2|Dout\(14) & \recop|b2v_inst_d|instALU|Mux14~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001110011001101000100110011110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_Mux1~0_combout\,
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~0_combout\,
	datac => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(14),
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~1_combout\,
	datae => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(14),
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Add0~5_sumout\,
	combout => \recop|b2v_inst_d|instALU|Mux1~1_combout\);

-- Location: M10K_X76_Y13_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y2_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y12_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y3_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y13_N36
\recop|b2v_inst_d|inst10|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux1~1_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout\))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\,
	combout => \recop|b2v_inst_d|inst10|Mux1~1_combout\);

-- Location: M10K_X38_Y9_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y9_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y2_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y3_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y13_N48
\recop|b2v_inst_d|inst10|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux1~0_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126~portadataout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0))) 
-- # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126~portadataout\))))) ) ) ) # ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126~portadataout\))))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94~portadataout\ & ( (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\,
	combout => \recop|b2v_inst_d|inst10|Mux1~0_combout\);

-- Location: LABCELL_X42_Y13_N12
\recop|b2v_inst_d|inst10|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux1~2_combout\ = ( \recop|b2v_inst_d|inst10|Mux1~1_combout\ & ( \recop|b2v_inst_d|inst10|Mux1~0_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux0~4_combout\ & (!\recop|b2v_inst_d|inst10|Mux0~2_combout\ & 
-- ((!\recop|b2v_inst_d|OP1|Dout\(14)) # (!\recop|b2v_inst_d|inst10|Mux4~1_combout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux1~1_combout\ & ( \recop|b2v_inst_d|inst10|Mux1~0_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux0~2_combout\ & 
-- ((!\recop|b2v_inst_d|OP1|Dout\(14)) # (!\recop|b2v_inst_d|inst10|Mux4~1_combout\))) ) ) ) # ( \recop|b2v_inst_d|inst10|Mux1~1_combout\ & ( !\recop|b2v_inst_d|inst10|Mux1~0_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux0~4_combout\ & 
-- ((!\recop|b2v_inst_d|OP1|Dout\(14)) # (!\recop|b2v_inst_d|inst10|Mux4~1_combout\))) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux1~1_combout\ & ( !\recop|b2v_inst_d|inst10|Mux1~0_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout\(14)) # 
-- (!\recop|b2v_inst_d|inst10|Mux4~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111000001110000011101110000000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(14),
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux4~1_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux0~4_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux0~2_combout\,
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux1~1_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux1~0_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux1~2_combout\);

-- Location: LABCELL_X42_Y17_N12
\recop|b2v_inst_d|inst10|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux1~3_combout\ = ( \recop|b2v_inst_d|inst10|Mux1~2_combout\ & ( (\recop|b2v_inst_d|inst10|Mux0~0_combout\ & \recop|b2v_inst_d|instALU|Mux1~1_combout\) ) ) # ( !\recop|b2v_inst_d|inst10|Mux1~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux0~0_combout\,
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux1~1_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux1~2_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux1~3_combout\);

-- Location: LABCELL_X42_Y17_N3
\recop|b2v_inst_d|inst10|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux16~2_combout\ = ( \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( (!\recop|b2v_inst_d|inst10|Mux16~1_combout\) # ((!\recop|b2v_inst_d|inst10|Mux16~0_combout\) # 
-- (\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(9))) ) ) # ( !\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( (\recop|b2v_inst_d|inst10|Mux16~1_combout\ & (\recop|b2v_inst_d|inst10|Mux16~0_combout\ & 
-- \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010111111010111111111111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~1_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~0_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(9),
	dataf => \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	combout => \recop|b2v_inst_d|inst10|Mux16~2_combout\);

-- Location: FF_X42_Y17_N1
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst10|Mux0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(9));

-- Location: LABCELL_X42_Y17_N24
\recop|b2v_inst_d|inst10|Mux32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux32~2_combout\ = ( \recop|b2v_inst_d|inst10|Mux32~0_combout\ & ( \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(9) & ( (\recop|b2v_inst_d|inst10|Mux32~1_combout\) # 
-- (\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0~portbdataout\) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux32~0_combout\ & ( \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(9) & ( 
-- \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0~portbdataout\ ) ) ) # ( \recop|b2v_inst_d|inst10|Mux32~0_combout\ & ( !\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(9) & ( 
-- (\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0~portbdataout\ & !\recop|b2v_inst_d|inst10|Mux32~1_combout\) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux32~0_combout\ & ( !\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(9) & ( 
-- \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a0~portbdataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010100000101000001010101010101010101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~1_combout\,
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~0_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(9),
	combout => \recop|b2v_inst_d|inst10|Mux32~2_combout\);

-- Location: LABCELL_X40_Y19_N24
\recop|b2v_inst_d|inst7|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst7|Mux0~0_combout\ = ( \recop|b2v_inst_d|inst1|Func\(15) & ( \recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\) # (\recop|b2v_inst_d|inst10|Mux32~2_combout\) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst1|Func\(15) & ( \recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & \recop|b2v_inst_d|inst10|Mux32~2_combout\) ) ) ) # ( \recop|b2v_inst_d|inst1|Func\(15) & ( 
-- !\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ((\recop|b2v_inst_d|inst10|Mux16~2_combout\))) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (\recop|b2v_inst_d|inst2|programCounterOut\(15))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst1|Func\(15) & ( !\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ((\recop|b2v_inst_d|inst10|Mux16~2_combout\))) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & 
-- (\recop|b2v_inst_d|inst2|programCounterOut\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(15),
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~2_combout\,
	datac => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~0_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~2_combout\,
	datae => \recop|b2v_inst_d|inst1|ALT_INV_Func\(15),
	dataf => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~1_combout\,
	combout => \recop|b2v_inst_d|inst7|Mux0~0_combout\);

-- Location: FF_X40_Y19_N26
\recop|b2v_inst_d|OP1|Dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst7|Mux0~0_combout\,
	sclr => \recop|b2v_inst_d|OP1|Dout[2]~2_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP1|Dout\(15));

-- Location: FF_X40_Y18_N2
\recop|b2v_inst_d|instALU|prev_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|instALU|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instALU|prev_result\(15));

-- Location: LABCELL_X40_Y18_N6
\recop|b2v_inst_d|instALU|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux0~0_combout\ = ( \recop|b2v_inst_d|instALU|prev_result\(15) & ( \recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & \recop|b2v_inst_d|OP1|Dout\(15)) ) ) ) # ( 
-- !\recop|b2v_inst_d|instALU|prev_result\(15) & ( \recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & \recop|b2v_inst_d|OP1|Dout\(15)) ) ) ) # ( \recop|b2v_inst_d|instALU|prev_result\(15) & ( 
-- !\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~2_combout\) # (\recop|b2v_inst_d|OP2|Dout\(15)) ) ) ) # ( !\recop|b2v_inst_d|instALU|prev_result\(15) & ( !\recop|b2v_inst_d|instALU|Mux14~3_combout\ & ( 
-- (\recop|b2v_inst_d|instALU|Mux14~2_combout\ & \recop|b2v_inst_d|OP2|Dout\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~2_combout\,
	datab => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(15),
	datac => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(15),
	datae => \recop|b2v_inst_d|instALU|ALT_INV_prev_result\(15),
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~3_combout\,
	combout => \recop|b2v_inst_d|instALU|Mux0~0_combout\);

-- Location: LABCELL_X40_Y20_N48
\recop|b2v_inst_d|instALU|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Add0~1_sumout\ = SUM(( \recop|b2v_inst_d|OP2|Dout\(15) ) + ( !\recop|b2v_inst_d|OP1|Dout\(15) $ (((!\recop|b2v_inst|Mux14~0_combout\) # ((!\recop|b2v_inst|currentState.Execute~q\) # (\recop|b2v_inst_d|inst1|OP\(5))))) ) + ( 
-- \recop|b2v_inst_d|instALU|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110110000010000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_Mux14~0_combout\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datac => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datad => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(15),
	dataf => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(15),
	cin => \recop|b2v_inst_d|instALU|Add0~6\,
	sumout => \recop|b2v_inst_d|instALU|Add0~1_sumout\);

-- Location: LABCELL_X40_Y18_N0
\recop|b2v_inst_d|instALU|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|Mux0~1_combout\ = ( \recop|b2v_inst_d|instALU|Mux14~1_combout\ & ( \recop|b2v_inst_d|instALU|Add0~1_sumout\ & ( ((!\recop|b2v_inst_d|instALU|Mux14~0_combout\) # (\recop|b2v_inst_d|OP2|Dout\(15))) # 
-- (\recop|b2v_inst_d|OP1|Dout\(15)) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ( \recop|b2v_inst_d|instALU|Add0~1_sumout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (((\recop|b2v_inst_d|instALU|Mux0~0_combout\)))) # 
-- (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (\recop|b2v_inst_d|OP1|Dout\(15) & ((\recop|b2v_inst_d|OP2|Dout\(15))))) ) ) ) # ( \recop|b2v_inst_d|instALU|Mux14~1_combout\ & ( !\recop|b2v_inst_d|instALU|Add0~1_sumout\ & ( 
-- (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & ((\recop|b2v_inst_d|OP2|Dout\(15)) # (\recop|b2v_inst_d|OP1|Dout\(15)))) ) ) ) # ( !\recop|b2v_inst_d|instALU|Mux14~1_combout\ & ( !\recop|b2v_inst_d|instALU|Add0~1_sumout\ & ( 
-- (!\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (((\recop|b2v_inst_d|instALU|Mux0~0_combout\)))) # (\recop|b2v_inst_d|instALU|Mux14~0_combout\ & (\recop|b2v_inst_d|OP1|Dout\(15) & ((\recop|b2v_inst_d|OP2|Dout\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110101000001010000111100110000001101011111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(15),
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Mux0~0_combout\,
	datac => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~0_combout\,
	datad => \recop|b2v_inst_d|OP2|ALT_INV_Dout\(15),
	datae => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~1_combout\,
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Add0~1_sumout\,
	combout => \recop|b2v_inst_d|instALU|Mux0~1_combout\);

-- Location: M10K_X14_Y13_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y5_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y11_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y3_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y13_N0
\recop|b2v_inst_d|inst10|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux0~1_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111~portadataout\))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\,
	combout => \recop|b2v_inst_d|inst10|Mux0~1_combout\);

-- Location: M10K_X41_Y11_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y13_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y4_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y11_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y13_N9
\recop|b2v_inst_d|inst10|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux0~3_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63~portadataout\ & ( 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout\)) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout\)) 
-- # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout\))))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout\)) 
-- # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout\))))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout\ & ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout\)) 
-- # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\,
	combout => \recop|b2v_inst_d|inst10|Mux0~3_combout\);

-- Location: LABCELL_X42_Y13_N30
\recop|b2v_inst_d|inst10|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux0~5_combout\ = ( \recop|b2v_inst_d|inst10|Mux0~1_combout\ & ( \recop|b2v_inst_d|inst10|Mux0~3_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux0~4_combout\ & (!\recop|b2v_inst_d|inst10|Mux0~2_combout\ & 
-- ((!\recop|b2v_inst_d|OP1|Dout\(15)) # (!\recop|b2v_inst_d|inst10|Mux4~1_combout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux0~1_combout\ & ( \recop|b2v_inst_d|inst10|Mux0~3_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux0~4_combout\ & 
-- ((!\recop|b2v_inst_d|OP1|Dout\(15)) # (!\recop|b2v_inst_d|inst10|Mux4~1_combout\))) ) ) ) # ( \recop|b2v_inst_d|inst10|Mux0~1_combout\ & ( !\recop|b2v_inst_d|inst10|Mux0~3_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux0~2_combout\ & 
-- ((!\recop|b2v_inst_d|OP1|Dout\(15)) # (!\recop|b2v_inst_d|inst10|Mux4~1_combout\))) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux0~1_combout\ & ( !\recop|b2v_inst_d|inst10|Mux0~3_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout\(15)) # 
-- (!\recop|b2v_inst_d|inst10|Mux4~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111011100000000011100000111000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP1|ALT_INV_Dout\(15),
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux4~1_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux0~4_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux0~2_combout\,
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux0~1_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux0~3_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux0~5_combout\);

-- Location: LABCELL_X42_Y17_N0
\recop|b2v_inst_d|inst10|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux0~6_combout\ = ( \recop|b2v_inst_d|inst10|Mux0~5_combout\ & ( (\recop|b2v_inst_d|inst10|Mux0~0_combout\ & \recop|b2v_inst_d|instALU|Mux0~1_combout\) ) ) # ( !\recop|b2v_inst_d|inst10|Mux0~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux0~0_combout\,
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux0~1_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux0~5_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux0~6_combout\);

-- Location: FF_X42_Y15_N53
\recop|b2v_inst_d|inst10|regs_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst10|Mux11~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(20));

-- Location: LABCELL_X42_Y15_N51
\recop|b2v_inst_d|inst10|Mux16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux16~9_combout\ = ( \recop|b2v_inst_d|inst10|Mux16~0_combout\ & ( (!\recop|b2v_inst_d|inst10|Mux16~1_combout\ & (\recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a11\)) # (\recop|b2v_inst_d|inst10|Mux16~1_combout\ & 
-- ((\recop|b2v_inst_d|inst10|regs_rtl_0_bypass\(20)))) ) ) # ( !\recop|b2v_inst_d|inst10|Mux16~0_combout\ & ( \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ram_block1a11\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|regs_rtl_0|auto_generated|ALT_INV_ram_block1a11\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~1_combout\,
	datad => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_0_bypass\(20),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~0_combout\,
	combout => \recop|b2v_inst_d|inst10|Mux16~9_combout\);

-- Location: LABCELL_X43_Y17_N0
\recop|b2v_inst_d|inst7|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst7|Mux11~0_combout\ = ( \recop|b2v_inst_d|inst10|Mux16~9_combout\ & ( \recop|b2v_inst_d|inst10|Mux32~9_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & (((!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\)) # 
-- (\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\))) # (\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & (((\recop|b2v_inst_d|inst1|Func\(4)) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux16~9_combout\ & ( 
-- \recop|b2v_inst_d|inst10|Mux32~9_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & (\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\))) # (\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & 
-- (((\recop|b2v_inst_d|inst1|Func\(4)) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\)))) ) ) ) # ( \recop|b2v_inst_d|inst10|Mux16~9_combout\ & ( !\recop|b2v_inst_d|inst10|Mux32~9_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & 
-- (((!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\)) # (\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\))) # (\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & (((!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & \recop|b2v_inst_d|inst1|Func\(4))))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst10|Mux16~9_combout\ & ( !\recop|b2v_inst_d|inst10|Mux32~9_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & (\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\ & (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\))) # 
-- (\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & (((!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & \recop|b2v_inst_d|inst1|Func\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[4]~DUPLICATE_q\,
	datab => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~1_combout\,
	datac => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~0_combout\,
	datad => \recop|b2v_inst_d|inst1|ALT_INV_Func\(4),
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~9_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~9_combout\,
	combout => \recop|b2v_inst_d|inst7|Mux11~0_combout\);

-- Location: FF_X43_Y17_N2
\recop|b2v_inst_d|OP1|Dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst7|Mux11~0_combout\,
	sclr => \recop|b2v_inst_d|OP1|Dout[2]~2_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP1|Dout\(4));

-- Location: MLABCELL_X39_Y31_N0
\recop|b2v_inst|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Selector3~0_combout\ = (!\recop|b2v_inst_d|inst1|OP\(1) & (!\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & (\recop|b2v_inst_d|inst1|OP\(4) & !\recop|b2v_inst_d|inst1|OP\(5))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP[0]~DUPLICATE_q\,
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP\(4),
	datad => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	combout => \recop|b2v_inst|Selector3~0_combout\);

-- Location: LABCELL_X40_Y18_N54
\recop|b2v_inst_d|instALU|z_flag~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|z_flag~2_combout\ = ( !\recop|b2v_inst_d|instALU|Mux3~1_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux2~1_combout\ & !\recop|b2v_inst_d|instALU|Mux4~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|instALU|ALT_INV_Mux2~1_combout\,
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux4~1_combout\,
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Mux3~1_combout\,
	combout => \recop|b2v_inst_d|instALU|z_flag~2_combout\);

-- Location: LABCELL_X43_Y24_N0
\recop|b2v_inst_d|instALU|z_flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|z_flag~0_combout\ = ( \recop|b2v_inst|Selector3~0_combout\ & ( \recop|b2v_inst_d|inst1|OP\(3) & ( (\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & \recop|b2v_inst|currentState.Writeback~q\) ) ) ) # ( 
-- \recop|b2v_inst|Selector3~0_combout\ & ( !\recop|b2v_inst_d|inst1|OP\(3) & ( (\recop|b2v_inst|currentState.Decode~q\ & !\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_currentState.Decode~q\,
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP[2]~DUPLICATE_q\,
	datad => \recop|b2v_inst|ALT_INV_currentState.Writeback~q\,
	datae => \recop|b2v_inst|ALT_INV_Selector3~0_combout\,
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	combout => \recop|b2v_inst_d|instALU|z_flag~0_combout\);

-- Location: LABCELL_X40_Y18_N36
\recop|b2v_inst_d|instALU|z_flag~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|z_flag~1_combout\ = ( !\recop|b2v_inst_d|instALU|z_flag~0_combout\ & ( \recop|b2v_inst_d|instALU|Equal0~0_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & (\recop|b2v_inst_d|instALU|z_flag~q\ & 
-- !\recop|b2v_inst|currentState.Execute~q\)) ) ) ) # ( !\recop|b2v_inst_d|instALU|z_flag~0_combout\ & ( !\recop|b2v_inst_d|instALU|Equal0~0_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux14~2_combout\ & (\recop|b2v_inst_d|instALU|z_flag~q\ & 
-- ((!\recop|b2v_inst|Mux13~2_combout\) # (!\recop|b2v_inst|currentState.Execute~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100000000000000000000000100010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~2_combout\,
	datab => \recop|b2v_inst_d|instALU|ALT_INV_z_flag~q\,
	datac => \recop|b2v_inst|ALT_INV_Mux13~2_combout\,
	datad => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datae => \recop|b2v_inst_d|instALU|ALT_INV_z_flag~0_combout\,
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Equal0~0_combout\,
	combout => \recop|b2v_inst_d|instALU|z_flag~1_combout\);

-- Location: LABCELL_X40_Y18_N42
\recop|b2v_inst_d|instALU|z_flag~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|z_flag~3_combout\ = ( !\recop|b2v_inst_d|instALU|z_flag~0_combout\ & ( \recop|b2v_inst|Mux13~2_combout\ & ( (\recop|b2v_inst|currentState.Execute~q\) # (\recop|b2v_inst_d|instALU|Mux14~2_combout\) ) ) ) # ( 
-- !\recop|b2v_inst_d|instALU|z_flag~0_combout\ & ( !\recop|b2v_inst|Mux13~2_combout\ & ( ((\recop|b2v_inst|currentState.Execute~q\ & \recop|b2v_inst_d|instALU|Equal0~0_combout\)) # (\recop|b2v_inst_d|instALU|Mux14~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111000000000000000001110111011101110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~2_combout\,
	datab => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Equal0~0_combout\,
	datae => \recop|b2v_inst_d|instALU|ALT_INV_z_flag~0_combout\,
	dataf => \recop|b2v_inst|ALT_INV_Mux13~2_combout\,
	combout => \recop|b2v_inst_d|instALU|z_flag~3_combout\);

-- Location: MLABCELL_X39_Y21_N54
\recop|b2v_inst_d|instALU|z_flag~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|z_flag~4_combout\ = ( !\recop|b2v_inst_d|instALU|Mux8~1_combout\ & ( !\recop|b2v_inst_d|instALU|Mux7~1_combout\ & ( (\recop|b2v_inst_d|instALU|z_flag~3_combout\ & (!\recop|b2v_inst_d|instALU|Mux9~1_combout\ & 
-- (!\recop|b2v_inst_d|instALU|Mux10~1_combout\ & !\recop|b2v_inst_d|instALU|Mux6~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_z_flag~3_combout\,
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Mux9~1_combout\,
	datac => \recop|b2v_inst_d|instALU|ALT_INV_Mux10~1_combout\,
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux6~1_combout\,
	datae => \recop|b2v_inst_d|instALU|ALT_INV_Mux8~1_combout\,
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Mux7~1_combout\,
	combout => \recop|b2v_inst_d|instALU|z_flag~4_combout\);

-- Location: LABCELL_X45_Y20_N30
\recop|b2v_inst_d|instALU|z_flag~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|z_flag~5_combout\ = ( !\recop|b2v_inst_d|instALU|Mux5~1_combout\ & ( !\recop|b2v_inst_d|instALU|Mux15~1_combout\ & ( (!\recop|b2v_inst_d|instALU|Mux11~1_combout\ & (!\recop|b2v_inst_d|instALU|Mux14~5_combout\ & 
-- (!\recop|b2v_inst_d|instALU|Mux12~1_combout\ & !\recop|b2v_inst_d|instALU|Mux13~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_Mux11~1_combout\,
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Mux14~5_combout\,
	datac => \recop|b2v_inst_d|instALU|ALT_INV_Mux12~1_combout\,
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux13~1_combout\,
	datae => \recop|b2v_inst_d|instALU|ALT_INV_Mux5~1_combout\,
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_Mux15~1_combout\,
	combout => \recop|b2v_inst_d|instALU|z_flag~5_combout\);

-- Location: LABCELL_X40_Y18_N12
\recop|b2v_inst_d|instALU|z_flag~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|instALU|z_flag~6_combout\ = ( \recop|b2v_inst_d|instALU|z_flag~4_combout\ & ( \recop|b2v_inst_d|instALU|z_flag~5_combout\ & ( ((\recop|b2v_inst_d|instALU|z_flag~2_combout\ & (!\recop|b2v_inst_d|instALU|Mux1~1_combout\ & 
-- !\recop|b2v_inst_d|instALU|Mux0~1_combout\))) # (\recop|b2v_inst_d|instALU|z_flag~1_combout\) ) ) ) # ( !\recop|b2v_inst_d|instALU|z_flag~4_combout\ & ( \recop|b2v_inst_d|instALU|z_flag~5_combout\ & ( \recop|b2v_inst_d|instALU|z_flag~1_combout\ ) ) ) # ( 
-- \recop|b2v_inst_d|instALU|z_flag~4_combout\ & ( !\recop|b2v_inst_d|instALU|z_flag~5_combout\ & ( \recop|b2v_inst_d|instALU|z_flag~1_combout\ ) ) ) # ( !\recop|b2v_inst_d|instALU|z_flag~4_combout\ & ( !\recop|b2v_inst_d|instALU|z_flag~5_combout\ & ( 
-- \recop|b2v_inst_d|instALU|z_flag~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110100111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|instALU|ALT_INV_z_flag~2_combout\,
	datab => \recop|b2v_inst_d|instALU|ALT_INV_Mux1~1_combout\,
	datac => \recop|b2v_inst_d|instALU|ALT_INV_z_flag~1_combout\,
	datad => \recop|b2v_inst_d|instALU|ALT_INV_Mux0~1_combout\,
	datae => \recop|b2v_inst_d|instALU|ALT_INV_z_flag~4_combout\,
	dataf => \recop|b2v_inst_d|instALU|ALT_INV_z_flag~5_combout\,
	combout => \recop|b2v_inst_d|instALU|z_flag~6_combout\);

-- Location: FF_X40_Y18_N13
\recop|b2v_inst_d|instALU|z_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|instALU|z_flag~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|instALU|z_flag~q\);

-- Location: LABCELL_X45_Y21_N33
\recop|b2v_inst|Selector1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Selector1~1_combout\ = ( \recop|b2v_inst|currentState.Writeback~DUPLICATE_q\ & ( \recop|b2v_inst|currentState.Execute~q\ & ( (!\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & (\recop|b2v_inst_d|inst1|OP\(3))) # 
-- (\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & ((\recop|b2v_inst_d|instALU|z_flag~q\))) ) ) ) # ( !\recop|b2v_inst|currentState.Writeback~DUPLICATE_q\ & ( \recop|b2v_inst|currentState.Execute~q\ & ( (\recop|b2v_inst_d|inst1|OP\(3) & 
-- !\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\) ) ) ) # ( \recop|b2v_inst|currentState.Writeback~DUPLICATE_q\ & ( !\recop|b2v_inst|currentState.Execute~q\ & ( (\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & \recop|b2v_inst_d|instALU|z_flag~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001101000100010001000100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP[2]~DUPLICATE_q\,
	datad => \recop|b2v_inst_d|instALU|ALT_INV_z_flag~q\,
	datae => \recop|b2v_inst|ALT_INV_currentState.Writeback~DUPLICATE_q\,
	dataf => \recop|b2v_inst|ALT_INV_currentState.Execute~q\,
	combout => \recop|b2v_inst|Selector1~1_combout\);

-- Location: LABCELL_X43_Y21_N27
\recop|b2v_inst|Selector1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Selector1~2_combout\ = ( \recop|b2v_inst|Selector1~1_combout\ & ( \recop|b2v_inst|Selector3~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_Selector3~0_combout\,
	dataf => \recop|b2v_inst|ALT_INV_Selector1~1_combout\,
	combout => \recop|b2v_inst|Selector1~2_combout\);

-- Location: LABCELL_X43_Y21_N54
\recop|b2v_inst|Selector1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Selector1~3_combout\ = ( \recop|b2v_inst|Selector1~0_combout\ & ( \recop|b2v_inst|Selector1~1_combout\ ) ) # ( !\recop|b2v_inst|Selector1~0_combout\ & ( \recop|b2v_inst|Selector1~1_combout\ & ( (\recop|b2v_inst|Selector3~0_combout\) # 
-- (\recop|b2v_inst|currentState.FetchUpper~q\) ) ) ) # ( \recop|b2v_inst|Selector1~0_combout\ & ( !\recop|b2v_inst|Selector1~1_combout\ ) ) # ( !\recop|b2v_inst|Selector1~0_combout\ & ( !\recop|b2v_inst|Selector1~1_combout\ & ( 
-- \recop|b2v_inst|currentState.FetchUpper~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111101011111010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_currentState.FetchUpper~q\,
	datac => \recop|b2v_inst|ALT_INV_Selector3~0_combout\,
	datae => \recop|b2v_inst|ALT_INV_Selector1~0_combout\,
	dataf => \recop|b2v_inst|ALT_INV_Selector1~1_combout\,
	combout => \recop|b2v_inst|Selector1~3_combout\);

-- Location: FF_X43_Y18_N13
\recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst9|Add0~17_sumout\,
	asdata => \recop|b2v_inst_d|OP1|Dout\(4),
	sload => \recop|b2v_inst|Selector1~2_combout\,
	ena => \recop|b2v_inst|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst2|programCounterOut[4]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y29_N3
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a202~portadataout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a138~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a202~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a138~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) 
-- & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a202~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a138~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a202~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a138~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X39_Y32_N30
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a218~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a154~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a218~portadataout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a154~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) 
-- & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a218~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a154~portadataout\ & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a218~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a154~portadataout\ & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X40_Y32_N6
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) # ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a170~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a234~portadataout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a170~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) 
-- # ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a234~portadataout\)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) 
-- # ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a170~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) 
-- & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a234~portadataout\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\ & ( (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a170~portadataout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a234~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X39_Y18_N36
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a250~portadataout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a186~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a250~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a186~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) 
-- & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a250~portadataout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a186~portadataout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))) 
-- ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a250~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\))) 
-- # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a186~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X39_Y32_N42
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~4_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2_combout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3_combout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0_combout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1_combout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2_combout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3_combout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0_combout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1_combout\))))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2_combout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0_combout\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1_combout\))))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2_combout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3_combout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0_combout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~0_combout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~1_combout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~2_combout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~3_combout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~4_combout\);

-- Location: MLABCELL_X39_Y32_N54
\recop|b2v_inst_d|inst1|OP[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst1|OP[2]~feeder_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~4_combout\,
	combout => \recop|b2v_inst_d|inst1|OP[2]~feeder_combout\);

-- Location: FF_X39_Y32_N56
\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst1|OP[2]~feeder_combout\,
	ena => \recop|b2v_inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y31_N21
\recop|b2v_inst|Mux22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux22~5_combout\ = ( \recop|b2v_inst_d|inst1|OP\(1) & ( \recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & ( (!\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & !\recop|b2v_inst_d|inst1|OP\(3)) ) ) ) # ( \recop|b2v_inst_d|inst1|OP\(1) & ( 
-- !\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & ( (!\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & (!\recop|b2v_inst_d|inst1|OP\(3) & ((\recop|b2v_inst_d|inst1|AM\(0)) # (\recop|b2v_inst_d|inst1|AM\(1))))) ) ) ) # ( !\recop|b2v_inst_d|inst1|OP\(1) & ( 
-- !\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & ( (!\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & (((!\recop|b2v_inst_d|inst1|AM\(1) & \recop|b2v_inst_d|inst1|AM\(0))))) # (\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & ((!\recop|b2v_inst_d|inst1|OP\(3)) # 
-- ((\recop|b2v_inst_d|inst1|AM\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011110101000010001000100000000000000000001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP[2]~DUPLICATE_q\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	datac => \recop|b2v_inst_d|inst1|ALT_INV_AM\(1),
	datad => \recop|b2v_inst_d|inst1|ALT_INV_AM\(0),
	datae => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_OP[0]~DUPLICATE_q\,
	combout => \recop|b2v_inst|Mux22~5_combout\);

-- Location: LABCELL_X40_Y31_N27
\recop|b2v_inst|Mux22~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux22~6_combout\ = ( !\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & ( (!\recop|b2v_inst_d|inst1|OP\(1) & (((\recop|b2v_inst_d|inst1|OP\(3) & \recop|b2v_inst_d|inst1|AM\(0))) # (\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001110000010100000111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP[2]~DUPLICATE_q\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	datad => \recop|b2v_inst_d|inst1|ALT_INV_AM\(0),
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_OP[0]~DUPLICATE_q\,
	combout => \recop|b2v_inst|Mux22~6_combout\);

-- Location: LABCELL_X40_Y31_N24
\recop|b2v_inst|Mux22~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux22~8_combout\ = ( !\recop|b2v_inst_d|inst1|OP[0]~DUPLICATE_q\ & ( (!\recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & (\recop|b2v_inst_d|inst1|OP\(3) & ((\recop|b2v_inst_d|inst1|OP\(1)) # (\recop|b2v_inst_d|inst1|AM\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000100010000000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP[2]~DUPLICATE_q\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	datac => \recop|b2v_inst_d|inst1|ALT_INV_AM\(0),
	datad => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_OP[0]~DUPLICATE_q\,
	combout => \recop|b2v_inst|Mux22~8_combout\);

-- Location: LABCELL_X40_Y31_N12
\recop|b2v_inst|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux7~0_combout\ = ( \recop|b2v_inst|Mux22~6_combout\ & ( \recop|b2v_inst|Mux22~8_combout\ & ( ((!\recop|b2v_inst_d|inst1|OP\(5) & (\recop|b2v_inst|Mux22~5_combout\)) # (\recop|b2v_inst_d|inst1|OP\(5) & 
-- ((\recop|b2v_inst|Mux22~7_combout\)))) # (\recop|b2v_inst_d|inst1|OP\(4)) ) ) ) # ( !\recop|b2v_inst|Mux22~6_combout\ & ( \recop|b2v_inst|Mux22~8_combout\ & ( (!\recop|b2v_inst_d|inst1|OP\(4) & ((!\recop|b2v_inst_d|inst1|OP\(5) & 
-- (\recop|b2v_inst|Mux22~5_combout\)) # (\recop|b2v_inst_d|inst1|OP\(5) & ((\recop|b2v_inst|Mux22~7_combout\))))) # (\recop|b2v_inst_d|inst1|OP\(4) & (((\recop|b2v_inst_d|inst1|OP\(5))))) ) ) ) # ( \recop|b2v_inst|Mux22~6_combout\ & ( 
-- !\recop|b2v_inst|Mux22~8_combout\ & ( (!\recop|b2v_inst_d|inst1|OP\(4) & ((!\recop|b2v_inst_d|inst1|OP\(5) & (\recop|b2v_inst|Mux22~5_combout\)) # (\recop|b2v_inst_d|inst1|OP\(5) & ((\recop|b2v_inst|Mux22~7_combout\))))) # (\recop|b2v_inst_d|inst1|OP\(4) 
-- & (((!\recop|b2v_inst_d|inst1|OP\(5))))) ) ) ) # ( !\recop|b2v_inst|Mux22~6_combout\ & ( !\recop|b2v_inst|Mux22~8_combout\ & ( (!\recop|b2v_inst_d|inst1|OP\(4) & ((!\recop|b2v_inst_d|inst1|OP\(5) & (\recop|b2v_inst|Mux22~5_combout\)) # 
-- (\recop|b2v_inst_d|inst1|OP\(5) & ((\recop|b2v_inst|Mux22~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP\(4),
	datab => \recop|b2v_inst|ALT_INV_Mux22~5_combout\,
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datad => \recop|b2v_inst|ALT_INV_Mux22~7_combout\,
	datae => \recop|b2v_inst|ALT_INV_Mux22~6_combout\,
	dataf => \recop|b2v_inst|ALT_INV_Mux22~8_combout\,
	combout => \recop|b2v_inst|Mux7~0_combout\);

-- Location: LABCELL_X43_Y17_N51
\recop|b2v_inst_d|OP1|Dout[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|OP1|Dout[2]~0_combout\ = ( \recop|b2v_inst|Mux6~3_combout\ & ( \recop|b2v_inst|Mux6~1_combout\ & ( (\recop|b2v_inst|currentState.Decode~q\ & ((!\recop|b2v_inst|Mux7~0_combout\) # (\recop|b2v_inst|Mux5~1_combout\))) ) ) ) # ( 
-- !\recop|b2v_inst|Mux6~3_combout\ & ( \recop|b2v_inst|Mux6~1_combout\ & ( (\recop|b2v_inst|currentState.Decode~q\ & ((!\recop|b2v_inst|Mux7~0_combout\) # (\recop|b2v_inst|Mux5~1_combout\))) ) ) ) # ( \recop|b2v_inst|Mux6~3_combout\ & ( 
-- !\recop|b2v_inst|Mux6~1_combout\ & ( (\recop|b2v_inst|currentState.Decode~q\ & ((!\recop|b2v_inst|Mux7~0_combout\) # (\recop|b2v_inst|Mux5~1_combout\))) ) ) ) # ( !\recop|b2v_inst|Mux6~3_combout\ & ( !\recop|b2v_inst|Mux6~1_combout\ & ( 
-- (\recop|b2v_inst|Mux5~1_combout\ & \recop|b2v_inst|currentState.Decode~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000011110000010100001111000001010000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_Mux5~1_combout\,
	datac => \recop|b2v_inst|ALT_INV_currentState.Decode~q\,
	datad => \recop|b2v_inst|ALT_INV_Mux7~0_combout\,
	datae => \recop|b2v_inst|ALT_INV_Mux6~3_combout\,
	dataf => \recop|b2v_inst|ALT_INV_Mux6~1_combout\,
	combout => \recop|b2v_inst_d|OP1|Dout[2]~0_combout\);

-- Location: LABCELL_X43_Y17_N21
\recop|b2v_inst_d|inst7|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst7|Mux1~0_combout\ = ( \recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( \recop|b2v_inst_d|inst10|Mux32~3_combout\ & ( (\recop|b2v_inst_d|inst1|Func\(14)) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\) ) ) ) # ( 
-- !\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( \recop|b2v_inst_d|inst10|Mux32~3_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (\recop|b2v_inst_d|inst10|Mux16~3_combout\)) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & 
-- ((\recop|b2v_inst_d|inst2|programCounterOut[14]~DUPLICATE_q\))) ) ) ) # ( \recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( !\recop|b2v_inst_d|inst10|Mux32~3_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & \recop|b2v_inst_d|inst1|Func\(14)) ) ) ) # ( 
-- !\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( !\recop|b2v_inst_d|inst10|Mux32~3_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & (\recop|b2v_inst_d|inst10|Mux16~3_combout\)) # (\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & 
-- ((\recop|b2v_inst_d|inst2|programCounterOut[14]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100010001000001010010111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~0_combout\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_Func\(14),
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~3_combout\,
	datad => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[14]~DUPLICATE_q\,
	datae => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~1_combout\,
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~3_combout\,
	combout => \recop|b2v_inst_d|inst7|Mux1~0_combout\);

-- Location: FF_X43_Y17_N23
\recop|b2v_inst_d|OP1|Dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst7|Mux1~0_combout\,
	sclr => \recop|b2v_inst_d|OP1|Dout[2]~2_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP1|Dout\(14));

-- Location: FF_X43_Y18_N43
\recop|b2v_inst_d|inst2|programCounterOut[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst9|Add0~53_sumout\,
	asdata => \recop|b2v_inst_d|OP1|Dout\(14),
	sload => \recop|b2v_inst|Selector1~2_combout\,
	ena => \recop|b2v_inst|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst2|programCounterOut[14]~DUPLICATE_q\);

-- Location: FF_X42_Y23_N13
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst2|programCounterOut[14]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: MLABCELL_X39_Y35_N6
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a140\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a188\ 
-- & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a156\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a172\))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a140\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a188\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a156\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a172\))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a140\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a188\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a156\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a172\ & 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a140\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a188\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a156\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a172\ & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a172\,
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a156\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a140\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a188\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X43_Y33_N15
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a12\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a28\ & 
-- ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a44\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a60\))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a12\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a28\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a44\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a60\))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a12\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a28\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a44\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a60\ & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a12\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a28\ & ( (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a44\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a60\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a60\,
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a44\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a12\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a28\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X43_Y33_N57
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a76\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a92\ & 
-- ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a108\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a124\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a76\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a92\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a108\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a124\)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a76\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a92\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a108\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a124\)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a76\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a92\ & ( (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a108\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a124\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a108\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a124\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a76\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a92\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X43_Y33_N48
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a236\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a204\ 
-- & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a220\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a252\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a236\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a204\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a220\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a252\))))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a236\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a204\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a220\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a252\))))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a236\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a204\ & ( (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a220\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a252\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a220\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a252\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a236\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a204\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X43_Y33_N42
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~4_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1_combout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3_combout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0_combout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2_combout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1_combout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3_combout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0_combout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2_combout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1_combout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3_combout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0_combout\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2_combout\))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1_combout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0_combout\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~2_combout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~0_combout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~1_combout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~3_combout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X43_Y33_N36
\recop|b2v_inst_d|inst1|OP[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst1|OP[4]~feeder_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~4_combout\,
	combout => \recop|b2v_inst_d|inst1|OP[4]~feeder_combout\);

-- Location: FF_X43_Y33_N38
\recop|b2v_inst_d|inst1|OP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst1|OP[4]~feeder_combout\,
	ena => \recop|b2v_inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|OP\(4));

-- Location: LABCELL_X40_Y29_N15
\recop|b2v_inst|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst|Mux5~1_combout\ = ( !\recop|b2v_inst_d|inst1|OP\(1) & ( \recop|b2v_inst_d|inst1|OP[2]~DUPLICATE_q\ & ( (\recop|b2v_inst_d|inst1|OP\(4) & (!\recop|b2v_inst_d|inst1|OP\(5) & (\recop|b2v_inst_d|inst1|OP\(3) & \recop|b2v_inst_d|inst1|OP\(0)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_OP\(4),
	datab => \recop|b2v_inst_d|inst1|ALT_INV_OP\(5),
	datac => \recop|b2v_inst_d|inst1|ALT_INV_OP\(3),
	datad => \recop|b2v_inst_d|inst1|ALT_INV_OP\(0),
	datae => \recop|b2v_inst_d|inst1|ALT_INV_OP\(1),
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_OP[2]~DUPLICATE_q\,
	combout => \recop|b2v_inst|Mux5~1_combout\);

-- Location: LABCELL_X43_Y17_N57
\recop|b2v_inst_d|OP1|Dout[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|OP1|Dout[2]~1_combout\ = ( \recop|b2v_inst|Mux6~3_combout\ & ( \recop|b2v_inst|Mux6~1_combout\ & ( (!\recop|b2v_inst|Mux5~1_combout\ & \recop|b2v_inst|currentState.Decode~q\) ) ) ) # ( !\recop|b2v_inst|Mux6~3_combout\ & ( 
-- \recop|b2v_inst|Mux6~1_combout\ & ( (!\recop|b2v_inst|Mux5~1_combout\ & \recop|b2v_inst|currentState.Decode~q\) ) ) ) # ( \recop|b2v_inst|Mux6~3_combout\ & ( !\recop|b2v_inst|Mux6~1_combout\ & ( (!\recop|b2v_inst|Mux5~1_combout\ & 
-- \recop|b2v_inst|currentState.Decode~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst|ALT_INV_Mux5~1_combout\,
	datac => \recop|b2v_inst|ALT_INV_currentState.Decode~q\,
	datae => \recop|b2v_inst|ALT_INV_Mux6~3_combout\,
	dataf => \recop|b2v_inst|ALT_INV_Mux6~1_combout\,
	combout => \recop|b2v_inst_d|OP1|Dout[2]~1_combout\);

-- Location: LABCELL_X43_Y19_N54
\recop|b2v_inst_d|inst7|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst7|Mux2~0_combout\ = ( \recop|b2v_inst_d|inst10|Mux32~4_combout\ & ( \recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( (\recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE_q\) # (\recop|b2v_inst_d|OP1|Dout[2]~1_combout\) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst10|Mux32~4_combout\ & ( \recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & \recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE_q\) ) ) ) # ( \recop|b2v_inst_d|inst10|Mux32~4_combout\ & ( 
-- !\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ((\recop|b2v_inst_d|inst10|Mux16~4_combout\))) # (\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & (\recop|b2v_inst_d|inst1|Func\(13))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst10|Mux32~4_combout\ & ( !\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( (!\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ((\recop|b2v_inst_d|inst10|Mux16~4_combout\))) # (\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & 
-- (\recop|b2v_inst_d|inst1|Func\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~1_combout\,
	datab => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[13]~DUPLICATE_q\,
	datac => \recop|b2v_inst_d|inst1|ALT_INV_Func\(13),
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~4_combout\,
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~4_combout\,
	dataf => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~0_combout\,
	combout => \recop|b2v_inst_d|inst7|Mux2~0_combout\);

-- Location: FF_X43_Y19_N56
\recop|b2v_inst_d|OP1|Dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst7|Mux2~0_combout\,
	sclr => \recop|b2v_inst_d|OP1|Dout[2]~2_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP1|Dout\(13));

-- Location: FF_X43_Y18_N40
\recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst9|Add0~49_sumout\,
	asdata => \recop|b2v_inst_d|OP1|Dout\(13),
	sload => \recop|b2v_inst|Selector1~2_combout\,
	ena => \recop|b2v_inst|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE_q\);

-- Location: FF_X42_Y23_N40
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: LABCELL_X40_Y23_N9
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a85\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a149\ & 
-- ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a21\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) # ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a213\)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a85\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a149\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a21\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a213\))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a85\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a149\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a21\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) # 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a213\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a85\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a149\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a21\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a213\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a213\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a21\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a85\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a149\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X40_Y22_N54
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a197\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a133\ & 
-- ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a5\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a69\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a197\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a133\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a5\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a69\)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a197\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a133\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a5\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a69\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a197\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a133\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a5\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a69\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a5\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a69\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a197\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a133\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X39_Y23_N42
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a101\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a229\ & 
-- ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a37\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a165\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a101\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a229\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a37\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a165\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a101\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a229\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a37\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a165\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a101\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a229\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a37\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a165\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a165\,
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a37\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a101\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a229\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X39_Y23_N24
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a181\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a245\ & 
-- ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a53\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a117\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a181\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a245\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a53\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a117\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a181\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a245\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a53\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a117\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a181\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a245\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a53\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a117\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a117\,
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a53\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a181\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a245\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X40_Y23_N45
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~1_combout\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~0_combout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~2_combout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~3_combout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\);

-- Location: FF_X40_Y23_N47
\recop|b2v_inst_d|inst1|RZ[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\,
	ena => \recop|b2v_inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|RZ\(1));

-- Location: LABCELL_X42_Y23_N30
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|regs_rtl_1_bypass[3]~feeder_combout\ = ( \recop|b2v_inst_d|inst1|RZ\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|b2v_inst_d|inst1|ALT_INV_RZ\(1),
	combout => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass[3]~feeder_combout\);

-- Location: FF_X42_Y23_N32
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(3));

-- Location: FF_X42_Y23_N5
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst|RFLoad~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(0));

-- Location: FF_X40_Y21_N49
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\,
	sload => VCC,
	ena => \recop|b2v_inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(2));

-- Location: FF_X42_Y23_N2
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst1|RZ\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(1));

-- Location: FF_X40_Y23_N43
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\,
	sload => VCC,
	ena => \recop|b2v_inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(4));

-- Location: LABCELL_X42_Y23_N0
\recop|b2v_inst_d|inst10|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux32~0_combout\ = ( \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(1) & ( \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(4) & ( (\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(3) & (\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(0) & 
-- \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(2))) ) ) ) # ( !\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(1) & ( \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(4) & ( (\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(3) & 
-- (\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(0) & !\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(2))) ) ) ) # ( \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(1) & ( !\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(4) & ( 
-- (!\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(3) & (\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(0) & \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(2))) ) ) ) # ( !\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(1) & ( 
-- !\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(4) & ( (!\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(3) & (\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(0) & !\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000000000000110000000011000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(3),
	datac => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(0),
	datad => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(2),
	datae => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(1),
	dataf => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(4),
	combout => \recop|b2v_inst_d|inst10|Mux32~0_combout\);

-- Location: FF_X47_Y20_N32
\recop|b2v_inst_d|inst10|regs_rtl_1_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|inst10|Mux15~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(24));

-- Location: LABCELL_X45_Y19_N33
\recop|b2v_inst_d|inst10|Mux32~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst10|Mux32~5_combout\ = ( \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a15\ & ( (!\recop|b2v_inst_d|inst10|Mux32~0_combout\) # ((!\recop|b2v_inst_d|inst10|Mux32~1_combout\) # 
-- (\recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(24))) ) ) # ( !\recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ram_block1a15\ & ( (\recop|b2v_inst_d|inst10|Mux32~0_combout\ & (\recop|b2v_inst_d|inst10|Mux32~1_combout\ & 
-- \recop|b2v_inst_d|inst10|regs_rtl_1_bypass\(24))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000111101111111011111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~0_combout\,
	datab => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~1_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_regs_rtl_1_bypass\(24),
	dataf => \recop|b2v_inst_d|inst10|regs_rtl_1|auto_generated|ALT_INV_ram_block1a15\,
	combout => \recop|b2v_inst_d|inst10|Mux32~5_combout\);

-- Location: LABCELL_X43_Y19_N12
\recop|b2v_inst_d|inst7|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst7|Mux15~0_combout\ = ( \recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( \recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( \recop|b2v_inst_d|inst10|Mux32~5_combout\ ) ) ) # ( !\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( 
-- \recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( \recop|b2v_inst_d|inst2|programCounterOut\(0) ) ) ) # ( \recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( !\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( \recop|b2v_inst_d|inst1|Func\(0) ) ) ) # ( 
-- !\recop|b2v_inst_d|OP1|Dout[2]~1_combout\ & ( !\recop|b2v_inst_d|OP1|Dout[2]~0_combout\ & ( \recop|b2v_inst_d|inst10|Mux16~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~5_combout\,
	datab => \recop|b2v_inst_d|inst1|ALT_INV_Func\(0),
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(0),
	datad => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~5_combout\,
	datae => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~1_combout\,
	dataf => \recop|b2v_inst_d|OP1|ALT_INV_Dout[2]~0_combout\,
	combout => \recop|b2v_inst_d|inst7|Mux15~0_combout\);

-- Location: FF_X43_Y19_N14
\recop|b2v_inst_d|OP1|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst7|Mux15~0_combout\,
	sclr => \recop|b2v_inst_d|OP1|Dout[2]~2_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP1|Dout\(0));

-- Location: FF_X43_Y18_N1
\recop|b2v_inst_d|inst2|programCounterOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst9|Add0~1_sumout\,
	asdata => \recop|b2v_inst_d|OP1|Dout\(0),
	sload => \recop|b2v_inst|Selector1~2_combout\,
	ena => \recop|b2v_inst|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst2|programCounterOut\(0));

-- Location: LABCELL_X43_Y18_N3
\recop|b2v_inst_d|inst9|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst9|Add0~5_sumout\ = SUM(( \recop|b2v_inst_d|inst2|programCounterOut\(1) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~2\ ))
-- \recop|b2v_inst_d|inst9|Add0~6\ = CARRY(( \recop|b2v_inst_d|inst2|programCounterOut\(1) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(1),
	cin => \recop|b2v_inst_d|inst9|Add0~2\,
	sumout => \recop|b2v_inst_d|inst9|Add0~5_sumout\,
	cout => \recop|b2v_inst_d|inst9|Add0~6\);

-- Location: FF_X43_Y18_N5
\recop|b2v_inst_d|inst2|programCounterOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst9|Add0~5_sumout\,
	asdata => \recop|b2v_inst_d|OP1|Dout\(1),
	sload => \recop|b2v_inst|Selector1~2_combout\,
	ena => \recop|b2v_inst|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst2|programCounterOut\(1));

-- Location: LABCELL_X43_Y18_N6
\recop|b2v_inst_d|inst9|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst9|Add0~9_sumout\ = SUM(( \recop|b2v_inst_d|inst2|programCounterOut\(2) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~6\ ))
-- \recop|b2v_inst_d|inst9|Add0~10\ = CARRY(( \recop|b2v_inst_d|inst2|programCounterOut\(2) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(2),
	cin => \recop|b2v_inst_d|inst9|Add0~6\,
	sumout => \recop|b2v_inst_d|inst9|Add0~9_sumout\,
	cout => \recop|b2v_inst_d|inst9|Add0~10\);

-- Location: FF_X43_Y18_N7
\recop|b2v_inst_d|inst2|programCounterOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst9|Add0~9_sumout\,
	asdata => \recop|b2v_inst_d|OP1|Dout\(2),
	sload => \recop|b2v_inst|Selector1~2_combout\,
	ena => \recop|b2v_inst|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst2|programCounterOut\(2));

-- Location: LABCELL_X43_Y18_N9
\recop|b2v_inst_d|inst9|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst9|Add0~13_sumout\ = SUM(( \recop|b2v_inst_d|inst2|programCounterOut\(3) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~10\ ))
-- \recop|b2v_inst_d|inst9|Add0~14\ = CARRY(( \recop|b2v_inst_d|inst2|programCounterOut\(3) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(3),
	cin => \recop|b2v_inst_d|inst9|Add0~10\,
	sumout => \recop|b2v_inst_d|inst9|Add0~13_sumout\,
	cout => \recop|b2v_inst_d|inst9|Add0~14\);

-- Location: FF_X43_Y18_N10
\recop|b2v_inst_d|inst2|programCounterOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst9|Add0~13_sumout\,
	asdata => \recop|b2v_inst_d|OP1|Dout\(3),
	sload => \recop|b2v_inst|Selector1~2_combout\,
	ena => \recop|b2v_inst|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst2|programCounterOut\(3));

-- Location: LABCELL_X43_Y18_N12
\recop|b2v_inst_d|inst9|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst9|Add0~17_sumout\ = SUM(( \recop|b2v_inst_d|inst2|programCounterOut\(4) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~14\ ))
-- \recop|b2v_inst_d|inst9|Add0~18\ = CARRY(( \recop|b2v_inst_d|inst2|programCounterOut\(4) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(4),
	cin => \recop|b2v_inst_d|inst9|Add0~14\,
	sumout => \recop|b2v_inst_d|inst9|Add0~17_sumout\,
	cout => \recop|b2v_inst_d|inst9|Add0~18\);

-- Location: FF_X43_Y18_N14
\recop|b2v_inst_d|inst2|programCounterOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst9|Add0~17_sumout\,
	asdata => \recop|b2v_inst_d|OP1|Dout\(4),
	sload => \recop|b2v_inst|Selector1~2_combout\,
	ena => \recop|b2v_inst|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst2|programCounterOut\(4));

-- Location: LABCELL_X43_Y18_N15
\recop|b2v_inst_d|inst9|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst9|Add0~21_sumout\ = SUM(( \recop|b2v_inst_d|inst2|programCounterOut\(5) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~18\ ))
-- \recop|b2v_inst_d|inst9|Add0~22\ = CARRY(( \recop|b2v_inst_d|inst2|programCounterOut\(5) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(5),
	cin => \recop|b2v_inst_d|inst9|Add0~18\,
	sumout => \recop|b2v_inst_d|inst9|Add0~21_sumout\,
	cout => \recop|b2v_inst_d|inst9|Add0~22\);

-- Location: FF_X43_Y18_N16
\recop|b2v_inst_d|inst2|programCounterOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst9|Add0~21_sumout\,
	asdata => \recop|b2v_inst_d|OP1|Dout\(5),
	sload => \recop|b2v_inst|Selector1~2_combout\,
	ena => \recop|b2v_inst|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst2|programCounterOut\(5));

-- Location: LABCELL_X43_Y18_N18
\recop|b2v_inst_d|inst9|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst9|Add0~25_sumout\ = SUM(( \recop|b2v_inst_d|inst2|programCounterOut\(6) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~22\ ))
-- \recop|b2v_inst_d|inst9|Add0~26\ = CARRY(( \recop|b2v_inst_d|inst2|programCounterOut\(6) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(6),
	cin => \recop|b2v_inst_d|inst9|Add0~22\,
	sumout => \recop|b2v_inst_d|inst9|Add0~25_sumout\,
	cout => \recop|b2v_inst_d|inst9|Add0~26\);

-- Location: FF_X43_Y18_N20
\recop|b2v_inst_d|inst2|programCounterOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst9|Add0~25_sumout\,
	asdata => \recop|b2v_inst_d|OP1|Dout\(6),
	sload => \recop|b2v_inst|Selector1~2_combout\,
	ena => \recop|b2v_inst|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst2|programCounterOut\(6));

-- Location: LABCELL_X43_Y18_N21
\recop|b2v_inst_d|inst9|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst9|Add0~29_sumout\ = SUM(( \recop|b2v_inst_d|inst2|programCounterOut\(7) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~26\ ))
-- \recop|b2v_inst_d|inst9|Add0~30\ = CARRY(( \recop|b2v_inst_d|inst2|programCounterOut\(7) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(7),
	cin => \recop|b2v_inst_d|inst9|Add0~26\,
	sumout => \recop|b2v_inst_d|inst9|Add0~29_sumout\,
	cout => \recop|b2v_inst_d|inst9|Add0~30\);

-- Location: FF_X43_Y18_N22
\recop|b2v_inst_d|inst2|programCounterOut[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst9|Add0~29_sumout\,
	asdata => \recop|b2v_inst_d|OP1|Dout\(7),
	sload => \recop|b2v_inst|Selector1~2_combout\,
	ena => \recop|b2v_inst|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst2|programCounterOut\(7));

-- Location: LABCELL_X43_Y18_N24
\recop|b2v_inst_d|inst9|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst9|Add0~33_sumout\ = SUM(( \recop|b2v_inst_d|inst2|programCounterOut\(8) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~30\ ))
-- \recop|b2v_inst_d|inst9|Add0~34\ = CARRY(( \recop|b2v_inst_d|inst2|programCounterOut\(8) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(8),
	cin => \recop|b2v_inst_d|inst9|Add0~30\,
	sumout => \recop|b2v_inst_d|inst9|Add0~33_sumout\,
	cout => \recop|b2v_inst_d|inst9|Add0~34\);

-- Location: FF_X43_Y18_N26
\recop|b2v_inst_d|inst2|programCounterOut[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst9|Add0~33_sumout\,
	asdata => \recop|b2v_inst_d|OP1|Dout\(8),
	sload => \recop|b2v_inst|Selector1~2_combout\,
	ena => \recop|b2v_inst|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst2|programCounterOut\(8));

-- Location: LABCELL_X43_Y18_N27
\recop|b2v_inst_d|inst9|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst9|Add0~37_sumout\ = SUM(( \recop|b2v_inst_d|inst2|programCounterOut\(9) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~34\ ))
-- \recop|b2v_inst_d|inst9|Add0~38\ = CARRY(( \recop|b2v_inst_d|inst2|programCounterOut\(9) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(9),
	cin => \recop|b2v_inst_d|inst9|Add0~34\,
	sumout => \recop|b2v_inst_d|inst9|Add0~37_sumout\,
	cout => \recop|b2v_inst_d|inst9|Add0~38\);

-- Location: FF_X43_Y18_N29
\recop|b2v_inst_d|inst2|programCounterOut[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst9|Add0~37_sumout\,
	asdata => \recop|b2v_inst_d|OP1|Dout\(9),
	sload => \recop|b2v_inst|Selector1~2_combout\,
	ena => \recop|b2v_inst|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst2|programCounterOut\(9));

-- Location: LABCELL_X43_Y18_N30
\recop|b2v_inst_d|inst9|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst9|Add0~57_sumout\ = SUM(( \recop|b2v_inst_d|inst2|programCounterOut\(10) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~38\ ))
-- \recop|b2v_inst_d|inst9|Add0~58\ = CARRY(( \recop|b2v_inst_d|inst2|programCounterOut\(10) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(10),
	cin => \recop|b2v_inst_d|inst9|Add0~38\,
	sumout => \recop|b2v_inst_d|inst9|Add0~57_sumout\,
	cout => \recop|b2v_inst_d|inst9|Add0~58\);

-- Location: FF_X43_Y18_N31
\recop|b2v_inst_d|inst2|programCounterOut[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst9|Add0~57_sumout\,
	asdata => \recop|b2v_inst_d|OP1|Dout\(10),
	sload => \recop|b2v_inst|Selector1~2_combout\,
	ena => \recop|b2v_inst|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst2|programCounterOut\(10));

-- Location: LABCELL_X43_Y18_N33
\recop|b2v_inst_d|inst9|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst9|Add0~61_sumout\ = SUM(( \recop|b2v_inst_d|inst2|programCounterOut\(11) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~58\ ))
-- \recop|b2v_inst_d|inst9|Add0~62\ = CARRY(( \recop|b2v_inst_d|inst2|programCounterOut\(11) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(11),
	cin => \recop|b2v_inst_d|inst9|Add0~58\,
	sumout => \recop|b2v_inst_d|inst9|Add0~61_sumout\,
	cout => \recop|b2v_inst_d|inst9|Add0~62\);

-- Location: FF_X43_Y18_N35
\recop|b2v_inst_d|inst2|programCounterOut[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst9|Add0~61_sumout\,
	asdata => \recop|b2v_inst_d|OP1|Dout\(11),
	sload => \recop|b2v_inst|Selector1~2_combout\,
	ena => \recop|b2v_inst|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst2|programCounterOut\(11));

-- Location: LABCELL_X43_Y18_N36
\recop|b2v_inst_d|inst9|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst9|Add0~45_sumout\ = SUM(( \recop|b2v_inst_d|inst2|programCounterOut\(12) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~62\ ))
-- \recop|b2v_inst_d|inst9|Add0~46\ = CARRY(( \recop|b2v_inst_d|inst2|programCounterOut\(12) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(12),
	cin => \recop|b2v_inst_d|inst9|Add0~62\,
	sumout => \recop|b2v_inst_d|inst9|Add0~45_sumout\,
	cout => \recop|b2v_inst_d|inst9|Add0~46\);

-- Location: FF_X43_Y18_N37
\recop|b2v_inst_d|inst2|programCounterOut[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst9|Add0~45_sumout\,
	asdata => \recop|b2v_inst_d|OP1|Dout\(12),
	sload => \recop|b2v_inst|Selector1~2_combout\,
	ena => \recop|b2v_inst|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst2|programCounterOut\(12));

-- Location: LABCELL_X43_Y18_N39
\recop|b2v_inst_d|inst9|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst9|Add0~49_sumout\ = SUM(( \recop|b2v_inst_d|inst2|programCounterOut\(13) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~46\ ))
-- \recop|b2v_inst_d|inst9|Add0~50\ = CARRY(( \recop|b2v_inst_d|inst2|programCounterOut\(13) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(13),
	cin => \recop|b2v_inst_d|inst9|Add0~46\,
	sumout => \recop|b2v_inst_d|inst9|Add0~49_sumout\,
	cout => \recop|b2v_inst_d|inst9|Add0~50\);

-- Location: FF_X43_Y18_N41
\recop|b2v_inst_d|inst2|programCounterOut[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst9|Add0~49_sumout\,
	asdata => \recop|b2v_inst_d|OP1|Dout\(13),
	sload => \recop|b2v_inst|Selector1~2_combout\,
	ena => \recop|b2v_inst|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst2|programCounterOut\(13));

-- Location: LABCELL_X43_Y18_N42
\recop|b2v_inst_d|inst9|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst9|Add0~53_sumout\ = SUM(( \recop|b2v_inst_d|inst2|programCounterOut\(14) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~50\ ))
-- \recop|b2v_inst_d|inst9|Add0~54\ = CARRY(( \recop|b2v_inst_d|inst2|programCounterOut\(14) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(14),
	cin => \recop|b2v_inst_d|inst9|Add0~50\,
	sumout => \recop|b2v_inst_d|inst9|Add0~53_sumout\,
	cout => \recop|b2v_inst_d|inst9|Add0~54\);

-- Location: FF_X43_Y18_N44
\recop|b2v_inst_d|inst2|programCounterOut[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst9|Add0~53_sumout\,
	asdata => \recop|b2v_inst_d|OP1|Dout\(14),
	sload => \recop|b2v_inst|Selector1~2_combout\,
	ena => \recop|b2v_inst|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst2|programCounterOut\(14));

-- Location: LABCELL_X43_Y18_N45
\recop|b2v_inst_d|inst9|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst9|Add0~41_sumout\ = SUM(( \recop|b2v_inst_d|inst2|programCounterOut\(15) ) + ( GND ) + ( \recop|b2v_inst_d|inst9|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(15),
	cin => \recop|b2v_inst_d|inst9|Add0~54\,
	sumout => \recop|b2v_inst_d|inst9|Add0~41_sumout\);

-- Location: FF_X43_Y18_N46
\recop|b2v_inst_d|inst2|programCounterOut[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst9|Add0~41_sumout\,
	asdata => \recop|b2v_inst_d|OP1|Dout\(15),
	sload => \recop|b2v_inst|Selector1~2_combout\,
	ena => \recop|b2v_inst|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst2|programCounterOut\(15));

-- Location: LABCELL_X42_Y22_N12
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\ = ( !\recop|b2v_inst_d|inst2|programCounterOut\(12) & ( !\recop|b2v_inst_d|inst2|programCounterOut[13]~DUPLICATE_q\ & ( 
-- (!\recop|b2v_inst_d|inst2|programCounterOut\(15) & \recop|b2v_inst_d|inst2|programCounterOut\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(15),
	datac => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(14),
	datae => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut\(12),
	dataf => \recop|b2v_inst_d|inst2|ALT_INV_programCounterOut[13]~DUPLICATE_q\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\);

-- Location: LABCELL_X43_Y32_N24
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a207\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a143\ 
-- & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a15\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a79\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a207\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a143\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a15\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a79\ & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a207\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a143\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a15\ & !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a79\))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a207\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a143\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a15\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a79\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a79\,
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a15\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a207\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a143\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X43_Y32_N54
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a47\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a239\ & 
-- ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a175\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a111\)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a47\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a239\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a175\ & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a111\)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a47\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a239\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a175\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a111\ & 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a47\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a239\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a175\ & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a111\ & !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a175\,
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a111\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a47\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a239\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X43_Y32_N3
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a159\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a95\ & 
-- ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a31\))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a223\)))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a159\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a95\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a31\))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a223\)))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a159\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a95\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a31\ & 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a223\)))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a159\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a95\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a31\ & (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a223\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a31\,
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a223\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a159\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a95\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X43_Y32_N12
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a127\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a191\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a255\))) ) ) ) # ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a127\ & ( (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a63\) ) ) ) # ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a127\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a191\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a255\))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a127\ & ( (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ram_block1a63\ & 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011000011111101110111011101110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a63\,
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a191\,
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a255\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a127\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X43_Y32_N9
\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~4_combout\ = ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1_combout\ & ( 
-- \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3_combout\ & ( ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0_combout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2_combout\)))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1_combout\ & ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3_combout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0_combout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2_combout\))))) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1_combout\ & ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3_combout\ & ( (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0_combout\)) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2_combout\))))) # 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1_combout\ & ( !\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3_combout\ & ( 
-- (!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0_combout\)) # (\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~0_combout\,
	datab => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~2_combout\,
	datae => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~1_combout\,
	dataf => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~3_combout\,
	combout => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~4_combout\);

-- Location: FF_X43_Y32_N11
\recop|b2v_inst_d|inst1|Func[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~4_combout\,
	ena => \recop|b2v_inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst1|Func\(15));

-- Location: LABCELL_X42_Y17_N30
\recop|b2v_inst_d|inst8|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst8|Mux0~0_combout\ = ( \recop|b2v_inst_d|inst10|Mux16~2_combout\ & ( \recop|b2v_inst|currentState.Decode~q\ & ( (!\recop|b2v_inst|Mux8~0_combout\) # ((!\recop|b2v_inst|Mux9~0_combout\ & ((\recop|b2v_inst_d|inst10|Mux32~2_combout\))) # 
-- (\recop|b2v_inst|Mux9~0_combout\ & (\recop|b2v_inst_d|inst1|Func\(15)))) ) ) ) # ( !\recop|b2v_inst_d|inst10|Mux16~2_combout\ & ( \recop|b2v_inst|currentState.Decode~q\ & ( (\recop|b2v_inst|Mux8~0_combout\ & ((!\recop|b2v_inst|Mux9~0_combout\ & 
-- ((\recop|b2v_inst_d|inst10|Mux32~2_combout\))) # (\recop|b2v_inst|Mux9~0_combout\ & (\recop|b2v_inst_d|inst1|Func\(15))))) ) ) ) # ( \recop|b2v_inst_d|inst10|Mux16~2_combout\ & ( !\recop|b2v_inst|currentState.Decode~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000011000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst1|ALT_INV_Func\(15),
	datab => \recop|b2v_inst|ALT_INV_Mux8~0_combout\,
	datac => \recop|b2v_inst_d|inst10|ALT_INV_Mux32~2_combout\,
	datad => \recop|b2v_inst|ALT_INV_Mux9~0_combout\,
	datae => \recop|b2v_inst_d|inst10|ALT_INV_Mux16~2_combout\,
	dataf => \recop|b2v_inst|ALT_INV_currentState.Decode~q\,
	combout => \recop|b2v_inst_d|inst8|Mux0~0_combout\);

-- Location: FF_X42_Y17_N31
\recop|b2v_inst_d|OP2|Dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|b2v_inst_d|inst8|Mux0~0_combout\,
	sclr => \recop|b2v_inst_d|OP2|Dout[4]~0_combout\,
	ena => \recop|b2v_inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|OP2|Dout\(15));

-- Location: FF_X42_Y19_N17
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|b2v_inst_d|OP2|Dout\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: M10K_X49_Y7_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y9_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y18_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y22_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y20_N54
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32~portadataout\)))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\);

-- Location: M10K_X58_Y22_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y16_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y12_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y19_N0
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RecopTopLevel:recop|Datapath:b2v_inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portadatain => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y20_N30
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80~portadataout\)))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96~portadataout\)) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64~portadataout\ & ( 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80~portadataout\)))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96~portadataout\)) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80~portadataout\)))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96~portadataout\))) ) ) ) # ( !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64~portadataout\ & ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112~portadataout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80~portadataout\)))) # 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\,
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\,
	datae => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X47_Y20_N33
\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ = ( \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ & ( 
-- (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\) # (\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) # ( 
-- !\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ & ( (!\recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\,
	dataf => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\,
	combout => \recop|b2v_inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X56_Y0_N1
\CLOCK2_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK2_50,
	o => \CLOCK2_50~input_o\);

-- Location: IOIBUF_X89_Y25_N4
\CLOCK3_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK3_50,
	o => \CLOCK3_50~input_o\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);
END structure;


