

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16'
================================================================
* Date:           Sun Nov 13 23:03:29 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  8.000 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4013|     4013|  32.104 us|  32.104 us|  4013|  4013|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_192_15_VITIS_LOOP_193_16  |     4011|     4011|         9|          1|          1|  4004|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    563|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    108|    -|
|Register         |        -|    -|     319|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     319|    703|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln192_1_fu_324_p2      |         +|   0|  0|   13|          10|           1|
    |add_ln192_fu_197_p2        |         +|   0|  0|   12|          12|           1|
    |add_ln194_1_fu_289_p2      |         +|   0|  0|   71|          64|          64|
    |add_ln194_fu_279_p2        |         +|   0|  0|   39|          32|          32|
    |counter_7_fu_238_p2        |         +|   0|  0|   39|          32|           1|
    |dst_counter_7_fu_300_p2    |         +|   0|  0|   39|          32|           3|
    |j_5_fu_252_p2              |         +|   0|  0|   11|           3|           1|
    |position_2_fu_377_p2       |         +|   0|  0|   39|          32|          32|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|    2|           1|           1|
    |cmp316141_fu_336_p2        |      icmp|   0|  0|   11|          10|           6|
    |cmp316_mid1_fu_330_p2      |      icmp|   0|  0|   11|          10|           6|
    |icmp_ln192_fu_191_p2       |      icmp|   0|  0|   12|          12|           8|
    |icmp_ln193_fu_209_p2       |      icmp|   0|  0|    9|           3|           4|
    |icmp_ln195_fu_227_p2       |      icmp|   0|  0|    8|           3|           2|
    |lshr_ln194_fu_367_p2       |      lshr|   0|  0|  100|          32|          32|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |counter_8_fu_244_p3        |    select|   0|  0|   32|           1|          32|
    |dst_counter_8_fu_306_p3    |    select|   0|  0|   32|           1|          32|
    |position_3_fu_382_p3       |    select|   0|  0|   32|           1|          32|
    |position_4_fu_390_p3       |    select|   0|  0|   32|           1|          32|
    |select_ln192_1_fu_342_p3   |    select|   0|  0|    2|           1|           1|
    |select_ln192_2_fu_349_p3   |    select|   0|  0|   10|           1|          10|
    |select_ln192_fu_215_p3     |    select|   0|  0|    3|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  563|         297|         337|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |counter_fu_98             |   9|          2|   32|         64|
    |dst_counter_fu_94         |   9|          2|   32|         64|
    |gmem_blk_n_AW             |   9|          2|    1|          2|
    |gmem_blk_n_B              |   9|          2|    1|          2|
    |gmem_blk_n_W              |   9|          2|    1|          2|
    |i_fu_102                  |   9|          2|   10|         20|
    |indvar_flatten126_fu_106  |   9|          2|   12|         24|
    |j_fu_86                   |   9|          2|    3|          6|
    |position_fu_90            |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 108|         24|  127|        254|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |counter_fu_98                      |  32|   0|   32|          0|
    |dst_counter_fu_94                  |  32|   0|   32|          0|
    |gmem_addr_reg_490                  |  64|   0|   64|          0|
    |i_fu_102                           |  10|   0|   10|          0|
    |icmp_ln192_reg_459                 |   1|   0|    1|          0|
    |icmp_ln193_reg_463                 |   1|   0|    1|          0|
    |icmp_ln193_reg_463_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln195_reg_479                 |   1|   0|    1|          0|
    |icmp_ln195_reg_479_pp0_iter2_reg   |   1|   0|    1|          0|
    |indvar_flatten126_fu_106           |  12|   0|   12|          0|
    |j_fu_86                            |   3|   0|    3|          0|
    |position_fu_90                     |  32|   0|   32|          0|
    |select_ln192_reg_469               |   3|   0|    3|          0|
    |trunc_ln194_1_reg_501              |   8|   0|    8|          0|
    |trunc_ln194_reg_474                |   2|   0|    2|          0|
    |trunc_ln194_reg_474_pp0_iter2_reg  |   2|   0|    2|          0|
    |var_string_length_load_reg_496     |  32|   0|   32|          0|
    |icmp_ln192_reg_459                 |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 319|  32|  256|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16|  return value|
|m_axi_gmem_AWVALID          |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWREADY          |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWADDR           |  out|   64|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWID             |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWLEN            |  out|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWSIZE           |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWBURST          |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWLOCK           |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWCACHE          |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWPROT           |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWQOS            |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWREGION         |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWUSER           |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WVALID           |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WREADY           |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WDATA            |  out|    8|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WSTRB            |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WLAST            |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WID              |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WUSER            |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARVALID          |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARREADY          |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARADDR           |  out|   64|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARID             |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARLEN            |  out|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARSIZE           |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARBURST          |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARLOCK           |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARCACHE          |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARPROT           |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARQOS            |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARREGION         |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARUSER           |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RVALID           |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RREADY           |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RDATA            |   in|    8|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RLAST            |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RID              |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RFIFONUM         |   in|   11|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RUSER            |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RRESP            |   in|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BVALID           |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BREADY           |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BRESP            |   in|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BID              |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BUSER            |   in|    1|       m_axi|                                              gmem|       pointer|
|add_ln177_1                 |   in|   32|     ap_none|                                       add_ln177_1|        scalar|
|dst_buff                    |   in|   64|     ap_none|                                          dst_buff|        scalar|
|var_string_length_address0  |  out|   10|   ap_memory|                                 var_string_length|         array|
|var_string_length_ce0       |  out|    1|   ap_memory|                                 var_string_length|         array|
|var_string_length_q0        |   in|   32|   ap_memory|                                 var_string_length|         array|
|dst_counter_20_out          |  out|   32|      ap_vld|                                dst_counter_20_out|       pointer|
|dst_counter_20_out_ap_vld   |  out|    1|      ap_vld|                                dst_counter_20_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%position = alloca i32 1"   --->   Operation 13 'alloca' 'position' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%dst_counter = alloca i32 1"   --->   Operation 14 'alloca' 'dst_counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%counter = alloca i32 1"   --->   Operation 15 'alloca' 'counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten126 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 120000, void @empty, void @empty_0, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%dst_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dst_buff"   --->   Operation 19 'read' 'dst_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add_ln177_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln177_1"   --->   Operation 20 'read' 'add_ln177_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten126"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %counter"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %add_ln177_1_read, i32 %dst_counter"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %position"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body305"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.52>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten126_load = load i12 %indvar_flatten126" [top.cpp:192]   --->   Operation 28 'load' 'indvar_flatten126_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.99ns)   --->   "%icmp_ln192 = icmp_eq  i12 %indvar_flatten126_load, i12 4004" [top.cpp:192]   --->   Operation 31 'icmp' 'icmp_ln192' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.54ns)   --->   "%add_ln192 = add i12 %indvar_flatten126_load, i12 1" [top.cpp:192]   --->   Operation 32 'add' 'add_ln192' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %icmp_ln192, void %for.inc327, void %for.body334.preheader.exitStub" [top.cpp:192]   --->   Operation 33 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [top.cpp:193]   --->   Operation 34 'load' 'j_load' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%counter_load = load i32 %counter" [top.cpp:200]   --->   Operation 35 'load' 'counter_load' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.13ns)   --->   "%icmp_ln193 = icmp_eq  i3 %j_load, i3 4" [top.cpp:193]   --->   Operation 36 'icmp' 'icmp_ln193' <Predicate = (!icmp_ln192)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.98ns)   --->   "%select_ln192 = select i1 %icmp_ln193, i3 0, i3 %j_load" [top.cpp:192]   --->   Operation 37 'select' 'select_ln192' <Predicate = (!icmp_ln192)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i3 %select_ln192" [top.cpp:194]   --->   Operation 38 'trunc' 'trunc_ln194' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.13ns)   --->   "%icmp_ln195 = icmp_eq  i3 %select_ln192, i3 3" [top.cpp:195]   --->   Operation 39 'icmp' 'icmp_ln195' <Predicate = (!icmp_ln192)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i32 %counter_load" [top.cpp:198]   --->   Operation 40 'zext' 'zext_ln198' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%var_string_length_addr = getelementptr i32 %var_string_length, i64 0, i64 %zext_ln198" [top.cpp:198]   --->   Operation 41 'getelementptr' 'var_string_length_addr' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%var_string_length_load = load i10 %var_string_length_addr" [top.cpp:198]   --->   Operation 42 'load' 'var_string_length_load' <Predicate = (!icmp_ln192)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 43 [1/1] (2.55ns)   --->   "%counter_7 = add i32 %counter_load, i32 1" [top.cpp:200]   --->   Operation 43 'add' 'counter_7' <Predicate = (!icmp_ln192)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.69ns)   --->   "%counter_8 = select i1 %icmp_ln195, i32 %counter_7, i32 %counter_load" [top.cpp:195]   --->   Operation 44 'select' 'counter_8' <Predicate = (!icmp_ln192)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.65ns)   --->   "%j_5 = add i3 %select_ln192, i3 1" [top.cpp:193]   --->   Operation 45 'add' 'j_5' <Predicate = (!icmp_ln192)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln193 = store i12 %add_ln192, i12 %indvar_flatten126" [top.cpp:193]   --->   Operation 46 'store' 'store_ln193' <Predicate = (!icmp_ln192)> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln193 = store i32 %counter_8, i32 %counter" [top.cpp:193]   --->   Operation 47 'store' 'store_ln193' <Predicate = (!icmp_ln192)> <Delay = 1.58>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln193 = store i3 %j_5, i3 %j" [top.cpp:193]   --->   Operation 48 'store' 'store_ln193' <Predicate = (!icmp_ln192)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%dst_counter_load_4 = load i32 %dst_counter" [top.cpp:194]   --->   Operation 49 'load' 'dst_counter_load_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%j_14_cast11 = zext i3 %select_ln192" [top.cpp:192]   --->   Operation 50 'zext' 'j_14_cast11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.55ns)   --->   "%add_ln194 = add i32 %j_14_cast11, i32 %dst_counter_load_4" [top.cpp:194]   --->   Operation 51 'add' 'add_ln194' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i32 %add_ln194" [top.cpp:194]   --->   Operation 52 'zext' 'zext_ln194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (3.52ns)   --->   "%add_ln194_1 = add i64 %zext_ln194, i64 %dst_buff_read" [top.cpp:194]   --->   Operation 53 'add' 'add_ln194_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln194_1" [top.cpp:194]   --->   Operation 54 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.55ns)   --->   "%dst_counter_7 = add i32 %dst_counter_load_4, i32 4" [top.cpp:196]   --->   Operation 55 'add' 'dst_counter_7' <Predicate = (icmp_ln195)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/2] (3.25ns)   --->   "%var_string_length_load = load i10 %var_string_length_addr" [top.cpp:198]   --->   Operation 56 'load' 'var_string_length_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 57 [1/1] (0.69ns)   --->   "%dst_counter_8 = select i1 %icmp_ln195, i32 %dst_counter_7, i32 %dst_counter_load_4" [top.cpp:195]   --->   Operation 57 'select' 'dst_counter_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln193 = store i32 %dst_counter_8, i32 %dst_counter" [top.cpp:193]   --->   Operation 58 'store' 'store_ln193' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 8.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%position_load = load i32 %position" [top.cpp:198]   --->   Operation 59 'load' 'position_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%i_load = load i10 %i" [top.cpp:192]   --->   Operation 60 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.73ns)   --->   "%add_ln192_1 = add i10 %i_load, i10 1" [top.cpp:192]   --->   Operation 61 'add' 'add_ln192_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.77ns)   --->   "%cmp316_mid1 = icmp_ult  i10 %add_ln192_1, i10 1000" [top.cpp:192]   --->   Operation 62 'icmp' 'cmp316_mid1' <Predicate = (icmp_ln195 & icmp_ln193)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.77ns)   --->   "%cmp316141 = icmp_ult  i10 %i_load, i10 1000" [top.cpp:192]   --->   Operation 63 'icmp' 'cmp316141' <Predicate = (icmp_ln195 & !icmp_ln193)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node position_3)   --->   "%select_ln192_1 = select i1 %icmp_ln193, i1 %cmp316_mid1, i1 %cmp316141" [top.cpp:192]   --->   Operation 64 'select' 'select_ln192_1' <Predicate = (icmp_ln195)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.68ns)   --->   "%select_ln192_2 = select i1 %icmp_ln193, i10 %add_ln192_1, i10 %i_load" [top.cpp:192]   --->   Operation 65 'select' 'select_ln192_2' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln194, i3 0" [top.cpp:194]   --->   Operation 66 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln194_1 = zext i5 %shl_ln1" [top.cpp:194]   --->   Operation 67 'zext' 'zext_ln194_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (4.42ns)   --->   "%lshr_ln194 = lshr i32 %position_load, i32 %zext_ln194_1" [top.cpp:194]   --->   Operation 68 'lshr' 'lshr_ln194' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln194_1 = trunc i32 %lshr_ln194" [top.cpp:194]   --->   Operation 69 'trunc' 'trunc_ln194_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (8.00ns)   --->   "%gmem_addr_15_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i64 %gmem_addr, i32 1" [top.cpp:194]   --->   Operation 70 'writereq' 'gmem_addr_15_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 71 [1/1] (2.55ns)   --->   "%position_2 = add i32 %var_string_length_load, i32 %position_load" [top.cpp:198]   --->   Operation 71 'add' 'position_2' <Predicate = (icmp_ln195)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.99ns) (out node of the LUT)   --->   "%position_3 = select i1 %select_ln192_1, i32 %position_2, i32 %position_load" [top.cpp:192]   --->   Operation 72 'select' 'position_3' <Predicate = (icmp_ln195)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.69ns) (out node of the LUT)   --->   "%position_4 = select i1 %icmp_ln195, i32 %position_3, i32 %position_load" [top.cpp:195]   --->   Operation 73 'select' 'position_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln193 = store i10 %select_ln192_2, i10 %i" [top.cpp:193]   --->   Operation 74 'store' 'store_ln193' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln193 = store i32 %position_4, i32 %position" [top.cpp:193]   --->   Operation 75 'store' 'store_ln193' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 8.00>
ST_5 : Operation 76 [1/1] (8.00ns)   --->   "%write_ln194 = write void @_ssdm_op_Write.m_axi.i8P1A, i64 %gmem_addr, i8 %trunc_ln194_1, i1 1" [top.cpp:194]   --->   Operation 76 'write' 'write_ln194' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.00>
ST_6 : Operation 77 [5/5] (8.00ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr" [top.cpp:194]   --->   Operation 77 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.00>
ST_7 : Operation 78 [4/5] (8.00ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr" [top.cpp:194]   --->   Operation 78 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.00>
ST_8 : Operation 79 [3/5] (8.00ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr" [top.cpp:194]   --->   Operation 79 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.00>
ST_9 : Operation 80 [2/5] (8.00ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr" [top.cpp:194]   --->   Operation 80 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%dst_counter_load = load i32 %dst_counter"   --->   Operation 87 'load' 'dst_counter_load' <Predicate = (icmp_ln192)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_counter_20_out, i32 %dst_counter_load"   --->   Operation 88 'write' 'write_ln0' <Predicate = (icmp_ln192)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln192)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_192_15_VITIS_LOOP_193_16_str"   --->   Operation 81 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4004, i64 4004, i64 4004"   --->   Operation 82 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 83 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln193 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [top.cpp:193]   --->   Operation 84 'specloopname' 'specloopname_ln193' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/5] (8.00ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr" [top.cpp:194]   --->   Operation 85 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln193 = br void %for.body305" [top.cpp:193]   --->   Operation 86 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln177_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dst_buff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ var_string_length]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dst_counter_20_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 01100000000]
position               (alloca           ) [ 01111000000]
dst_counter            (alloca           ) [ 01111111110]
counter                (alloca           ) [ 01100000000]
i                      (alloca           ) [ 01111000000]
indvar_flatten126      (alloca           ) [ 01100000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
dst_buff_read          (read             ) [ 01110000000]
add_ln177_1_read       (read             ) [ 00000000000]
store_ln0              (store            ) [ 00000000000]
store_ln0              (store            ) [ 00000000000]
store_ln0              (store            ) [ 00000000000]
store_ln0              (store            ) [ 00000000000]
store_ln0              (store            ) [ 00000000000]
store_ln0              (store            ) [ 00000000000]
br_ln0                 (br               ) [ 00000000000]
indvar_flatten126_load (load             ) [ 00000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000]
icmp_ln192             (icmp             ) [ 01111111110]
add_ln192              (add              ) [ 00000000000]
br_ln192               (br               ) [ 00000000000]
j_load                 (load             ) [ 00000000000]
counter_load           (load             ) [ 00000000000]
icmp_ln193             (icmp             ) [ 01011000000]
select_ln192           (select           ) [ 01010000000]
trunc_ln194            (trunc            ) [ 01011000000]
icmp_ln195             (icmp             ) [ 01011000000]
zext_ln198             (zext             ) [ 00000000000]
var_string_length_addr (getelementptr    ) [ 01010000000]
counter_7              (add              ) [ 00000000000]
counter_8              (select           ) [ 00000000000]
j_5                    (add              ) [ 00000000000]
store_ln193            (store            ) [ 00000000000]
store_ln193            (store            ) [ 00000000000]
store_ln193            (store            ) [ 00000000000]
dst_counter_load_4     (load             ) [ 00000000000]
j_14_cast11            (zext             ) [ 00000000000]
add_ln194              (add              ) [ 00000000000]
zext_ln194             (zext             ) [ 00000000000]
add_ln194_1            (add              ) [ 00000000000]
gmem_addr              (getelementptr    ) [ 01001111111]
dst_counter_7          (add              ) [ 00000000000]
var_string_length_load (load             ) [ 01001000000]
dst_counter_8          (select           ) [ 00000000000]
store_ln193            (store            ) [ 00000000000]
position_load          (load             ) [ 00000000000]
i_load                 (load             ) [ 00000000000]
add_ln192_1            (add              ) [ 00000000000]
cmp316_mid1            (icmp             ) [ 00000000000]
cmp316141              (icmp             ) [ 00000000000]
select_ln192_1         (select           ) [ 00000000000]
select_ln192_2         (select           ) [ 00000000000]
shl_ln1                (bitconcatenate   ) [ 00000000000]
zext_ln194_1           (zext             ) [ 00000000000]
lshr_ln194             (lshr             ) [ 00000000000]
trunc_ln194_1          (trunc            ) [ 01000100000]
gmem_addr_15_req       (writereq         ) [ 00000000000]
position_2             (add              ) [ 00000000000]
position_3             (select           ) [ 00000000000]
position_4             (select           ) [ 00000000000]
store_ln193            (store            ) [ 00000000000]
store_ln193            (store            ) [ 00000000000]
write_ln194            (write            ) [ 00000000000]
specloopname_ln0       (specloopname     ) [ 00000000000]
empty                  (speclooptripcount) [ 00000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000]
specloopname_ln193     (specloopname     ) [ 00000000000]
gmem_addr_15_resp      (writeresp        ) [ 00000000000]
br_ln193               (br               ) [ 00000000000]
dst_counter_load       (load             ) [ 00000000000]
write_ln0              (write            ) [ 00000000000]
ret_ln0                (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln177_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln177_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_buff">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_buff"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="var_string_length">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_string_length"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst_counter_20_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_counter_20_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_192_15_VITIS_LOOP_193_16_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="j_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="position_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="position/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="dst_counter_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_counter/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="counter_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten126_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten126/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="dst_buff_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_buff_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln177_1_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln177_1_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_writeresp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="1"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_15_req/4 gmem_addr_15_resp/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="write_ln194_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="2"/>
<pin id="132" dir="0" index="2" bw="8" slack="1"/>
<pin id="133" dir="0" index="3" bw="1" slack="0"/>
<pin id="134" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln194/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln0_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="145" class="1004" name="var_string_length_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="var_string_length_addr/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="var_string_length_load/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln0_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="12" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="10" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln0_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="3" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="indvar_flatten126_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="1"/>
<pin id="190" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten126_load/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln192_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="0"/>
<pin id="193" dir="0" index="1" bw="12" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln192/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln192_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="12" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln192/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="j_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="1"/>
<pin id="205" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="counter_load_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_load/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln193_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="0" index="1" bw="3" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln193/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="select_ln192_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="3" slack="0"/>
<pin id="218" dir="0" index="2" bw="3" slack="0"/>
<pin id="219" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln192/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln194_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln194/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln195_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="0" index="1" bw="3" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln195/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln198_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln198/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="counter_7_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_7/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="counter_8_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="32" slack="0"/>
<pin id="248" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter_8/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="j_5_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln193_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="12" slack="0"/>
<pin id="260" dir="0" index="1" bw="12" slack="1"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln193_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="1"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln193_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="0" index="1" bw="3" slack="1"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="dst_counter_load_4_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="2"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dst_counter_load_4/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="j_14_cast11_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_14_cast11/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln194_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln194_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln194_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="64" slack="2"/>
<pin id="292" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_1/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="gmem_addr_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="dst_counter_7_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="4" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dst_counter_7/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="dst_counter_8_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="32" slack="0"/>
<pin id="310" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dst_counter_8/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln193_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="2"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="position_load_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="3"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="position_load/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="i_load_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="3"/>
<pin id="323" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln192_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln192_1/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="cmp316_mid1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="0" index="1" bw="10" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp316_mid1/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="cmp316141_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="0" index="1" bw="10" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp316141/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="select_ln192_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="2"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln192_1/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="select_ln192_2_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="2"/>
<pin id="351" dir="0" index="1" bw="10" slack="0"/>
<pin id="352" dir="0" index="2" bw="10" slack="0"/>
<pin id="353" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln192_2/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="shl_ln1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="0" index="1" bw="2" slack="2"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln194_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194_1/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="lshr_ln194_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="5" slack="0"/>
<pin id="370" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln194/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln194_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln194_1/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="position_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="position_2/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="position_3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="0" index="2" bw="32" slack="0"/>
<pin id="386" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="position_3/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="position_4_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="2"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="32" slack="0"/>
<pin id="394" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="position_4/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln193_store_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="0"/>
<pin id="399" dir="0" index="1" bw="10" slack="3"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="store_ln193_store_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="3"/>
<pin id="405" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="dst_counter_load_load_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="8"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dst_counter_load/9 "/>
</bind>
</comp>

<comp id="411" class="1005" name="j_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="3" slack="0"/>
<pin id="413" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="418" class="1005" name="position_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="position "/>
</bind>
</comp>

<comp id="425" class="1005" name="dst_counter_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dst_counter "/>
</bind>
</comp>

<comp id="433" class="1005" name="counter_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="counter "/>
</bind>
</comp>

<comp id="440" class="1005" name="i_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="447" class="1005" name="indvar_flatten126_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="12" slack="0"/>
<pin id="449" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten126 "/>
</bind>
</comp>

<comp id="454" class="1005" name="dst_buff_read_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="2"/>
<pin id="456" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="dst_buff_read "/>
</bind>
</comp>

<comp id="459" class="1005" name="icmp_ln192_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="7"/>
<pin id="461" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln192 "/>
</bind>
</comp>

<comp id="463" class="1005" name="icmp_ln193_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="2"/>
<pin id="465" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln193 "/>
</bind>
</comp>

<comp id="469" class="1005" name="select_ln192_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="3" slack="1"/>
<pin id="471" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln192 "/>
</bind>
</comp>

<comp id="474" class="1005" name="trunc_ln194_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="2"/>
<pin id="476" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln194 "/>
</bind>
</comp>

<comp id="479" class="1005" name="icmp_ln195_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln195 "/>
</bind>
</comp>

<comp id="485" class="1005" name="var_string_length_addr_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="10" slack="1"/>
<pin id="487" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="var_string_length_addr "/>
</bind>
</comp>

<comp id="490" class="1005" name="gmem_addr_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="1"/>
<pin id="492" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="496" class="1005" name="var_string_length_load_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="var_string_length_load "/>
</bind>
</comp>

<comp id="501" class="1005" name="trunc_ln194_1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="1"/>
<pin id="503" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln194_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="66" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="68" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="70" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="137"><net_src comp="72" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="143"><net_src comp="84" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="54" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="116" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="195"><net_src comp="188" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="46" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="188" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="48" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="50" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="203" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="215" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="215" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="206" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="242"><net_src comp="206" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="227" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="238" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="206" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="215" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="56" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="197" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="244" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="252" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="283"><net_src comp="276" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="273" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="2" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="273" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="58" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="300" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="273" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="328"><net_src comp="321" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="60" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="62" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="321" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="62" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="330" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="348"><net_src comp="336" pin="2"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="324" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="355"><net_src comp="321" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="64" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="38" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="366"><net_src comp="356" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="318" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="318" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="342" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="377" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="318" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="395"><net_src comp="382" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="318" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="349" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="390" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="407" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="414"><net_src comp="86" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="417"><net_src comp="411" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="421"><net_src comp="90" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="424"><net_src comp="418" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="428"><net_src comp="94" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="431"><net_src comp="425" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="432"><net_src comp="425" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="436"><net_src comp="98" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="443"><net_src comp="102" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="450"><net_src comp="106" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="453"><net_src comp="447" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="457"><net_src comp="110" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="462"><net_src comp="191" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="209" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="472"><net_src comp="215" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="477"><net_src comp="223" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="482"><net_src comp="227" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="488"><net_src comp="145" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="493"><net_src comp="294" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="499"><net_src comp="152" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="504"><net_src comp="373" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="129" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {4 5 6 7 8 9 10 }
	Port: dst_counter_20_out | {9 }
 - Input state : 
	Port: dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 : add_ln177_1 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 : gmem | {}
	Port: dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 : dst_buff | {1 }
	Port: dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16 : var_string_length | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln192 : 1
		add_ln192 : 1
		br_ln192 : 2
		icmp_ln193 : 1
		select_ln192 : 2
		trunc_ln194 : 3
		icmp_ln195 : 3
		zext_ln198 : 1
		var_string_length_addr : 2
		var_string_length_load : 3
		counter_7 : 1
		counter_8 : 4
		j_5 : 3
		store_ln193 : 2
		store_ln193 : 5
		store_ln193 : 4
	State 3
		add_ln194 : 1
		zext_ln194 : 2
		add_ln194_1 : 3
		gmem_addr : 4
		dst_counter_7 : 1
		dst_counter_8 : 2
		store_ln193 : 3
	State 4
		add_ln192_1 : 1
		cmp316_mid1 : 2
		cmp316141 : 1
		select_ln192_1 : 3
		select_ln192_2 : 2
		zext_ln194_1 : 1
		lshr_ln194 : 2
		trunc_ln194_1 : 3
		position_2 : 1
		position_3 : 4
		position_4 : 5
		store_ln193 : 3
		store_ln193 : 6
	State 5
	State 6
	State 7
	State 8
	State 9
		write_ln0 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln192_fu_197       |    0    |    12   |
|          |       counter_7_fu_238       |    0    |    39   |
|          |          j_5_fu_252          |    0    |    11   |
|    add   |       add_ln194_fu_279       |    0    |    39   |
|          |      add_ln194_1_fu_289      |    0    |    71   |
|          |     dst_counter_7_fu_300     |    0    |    39   |
|          |      add_ln192_1_fu_324      |    0    |    13   |
|          |       position_2_fu_377      |    0    |    39   |
|----------|------------------------------|---------|---------|
|          |      select_ln192_fu_215     |    0    |    3    |
|          |       counter_8_fu_244       |    0    |    32   |
|          |     dst_counter_8_fu_306     |    0    |    32   |
|  select  |     select_ln192_1_fu_342    |    0    |    2    |
|          |     select_ln192_2_fu_349    |    0    |    10   |
|          |       position_3_fu_382      |    0    |    32   |
|          |       position_4_fu_390      |    0    |    32   |
|----------|------------------------------|---------|---------|
|   lshr   |       lshr_ln194_fu_367      |    0    |   100   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln192_fu_191      |    0    |    12   |
|          |       icmp_ln193_fu_209      |    0    |    8    |
|   icmp   |       icmp_ln195_fu_227      |    0    |    8    |
|          |      cmp316_mid1_fu_330      |    0    |    11   |
|          |       cmp316141_fu_336       |    0    |    11   |
|----------|------------------------------|---------|---------|
|   read   |   dst_buff_read_read_fu_110  |    0    |    0    |
|          | add_ln177_1_read_read_fu_116 |    0    |    0    |
|----------|------------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_122     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   write_ln194_write_fu_129   |    0    |    0    |
|          |    write_ln0_write_fu_138    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln194_fu_223      |    0    |    0    |
|          |     trunc_ln194_1_fu_373     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln198_fu_233      |    0    |    0    |
|   zext   |      j_14_cast11_fu_276      |    0    |    0    |
|          |       zext_ln194_fu_285      |    0    |    0    |
|          |      zext_ln194_1_fu_363     |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|        shl_ln1_fu_356        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   556   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|        counter_reg_433       |   32   |
|     dst_buff_read_reg_454    |   64   |
|      dst_counter_reg_425     |   32   |
|       gmem_addr_reg_490      |    8   |
|           i_reg_440          |   10   |
|      icmp_ln192_reg_459      |    1   |
|      icmp_ln193_reg_463      |    1   |
|      icmp_ln195_reg_479      |    1   |
|   indvar_flatten126_reg_447  |   12   |
|           j_reg_411          |    3   |
|       position_reg_418       |   32   |
|     select_ln192_reg_469     |    3   |
|     trunc_ln194_1_reg_501    |    8   |
|      trunc_ln194_reg_474     |    2   |
|var_string_length_addr_reg_485|   10   |
|var_string_length_load_reg_496|   32   |
+------------------------------+--------+
|             Total            |   251  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_122 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_152  |  p0  |   2  |  10  |   20   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   22   ||  3.176  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   556  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   251  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   251  |   565  |
+-----------+--------+--------+--------+
