
Motor Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007894  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00087894  00087894  00017894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000b50  20070000  0008789c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000f4  20070b50  000883ec  00020b50  2**2
                  ALLOC
  4 .stack        00002004  20070c44  000884e0  00020b50  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020b50  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020b79  2**0
                  CONTENTS, READONLY
  7 .debug_info   00014083  00000000  00000000  00020bd2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002b19  00000000  00000000  00034c55  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000618c  00000000  00000000  0003776e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000ae0  00000000  00000000  0003d8fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000a58  00000000  00000000  0003e3da  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000066aa  00000000  00000000  0003ee32  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000e335  00000000  00000000  000454dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006180a  00000000  00000000  00053811  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003918  00000000  00000000  000b501c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	48 2c 07 20 49 25 08 00 41 25 08 00 41 25 08 00     H,. I%..A%..A%..
   80010:	41 25 08 00 41 25 08 00 41 25 08 00 00 00 00 00     A%..A%..A%......
	...
   8002c:	41 25 08 00 41 25 08 00 00 00 00 00 41 25 08 00     A%..A%......A%..
   8003c:	11 18 08 00 41 25 08 00 41 25 08 00 41 25 08 00     ....A%..A%..A%..
   8004c:	41 25 08 00 41 25 08 00 41 25 08 00 41 25 08 00     A%..A%..A%..A%..
   8005c:	41 25 08 00 41 25 08 00 41 25 08 00 00 00 00 00     A%..A%..A%......
   8006c:	41 25 08 00 41 25 08 00 41 25 08 00 41 25 08 00     A%..A%..A%..A%..
	...
   80084:	41 25 08 00 41 25 08 00 41 25 08 00 41 25 08 00     A%..A%..A%..A%..
   80094:	41 25 08 00 41 25 08 00 41 25 08 00 41 25 08 00     A%..A%..A%..A%..
   800a4:	00 00 00 00 41 25 08 00 41 25 08 00 41 25 08 00     ....A%..A%..A%..
   800b4:	41 25 08 00 41 25 08 00 41 25 08 00 41 25 08 00     A%..A%..A%..A%..
   800c4:	41 25 08 00 41 25 08 00 41 25 08 00 41 25 08 00     A%..A%..A%..A%..
   800d4:	41 25 08 00 41 25 08 00 25 07 08 00 41 25 08 00     A%..A%..%...A%..
   800e4:	41 25 08 00 41 25 08 00 41 25 08 00 41 25 08 00     A%..A%..A%..A%..

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070b50 	.word	0x20070b50
   80110:	00000000 	.word	0x00000000
   80114:	0008789c 	.word	0x0008789c

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	0008789c 	.word	0x0008789c
   80154:	20070b54 	.word	0x20070b54
   80158:	0008789c 	.word	0x0008789c
   8015c:	00000000 	.word	0x00000000

00080160 <usart_spi_enable>:
/*! \brief Enable the USART for the specified USART in SPI mode.
 *
 * \param p_usart Base address of the USART instance.
 */
void usart_spi_enable(Usart *p_usart)
{
   80160:	b580      	push	{r7, lr}
   80162:	b082      	sub	sp, #8
   80164:	af00      	add	r7, sp, #0
   80166:	6078      	str	r0, [r7, #4]
	usart_enable_tx(p_usart);
   80168:	6878      	ldr	r0, [r7, #4]
   8016a:	4b04      	ldr	r3, [pc, #16]	; (8017c <usart_spi_enable+0x1c>)
   8016c:	4798      	blx	r3
	usart_enable_rx(p_usart);
   8016e:	6878      	ldr	r0, [r7, #4]
   80170:	4b03      	ldr	r3, [pc, #12]	; (80180 <usart_spi_enable+0x20>)
   80172:	4798      	blx	r3
}
   80174:	bf00      	nop
   80176:	3708      	adds	r7, #8
   80178:	46bd      	mov	sp, r7
   8017a:	bd80      	pop	{r7, pc}
   8017c:	0008034d 	.word	0x0008034d
   80180:	00080395 	.word	0x00080395

00080184 <usart_spi_disable>:
 *
 * \param p_usart Base address of the USART instance.
 *
 */
void usart_spi_disable(Usart *p_usart)
{
   80184:	b580      	push	{r7, lr}
   80186:	b082      	sub	sp, #8
   80188:	af00      	add	r7, sp, #0
   8018a:	6078      	str	r0, [r7, #4]
	usart_disable_tx(p_usart);
   8018c:	6878      	ldr	r0, [r7, #4]
   8018e:	4b04      	ldr	r3, [pc, #16]	; (801a0 <usart_spi_disable+0x1c>)
   80190:	4798      	blx	r3
	usart_disable_rx(p_usart);
   80192:	6878      	ldr	r0, [r7, #4]
   80194:	4b03      	ldr	r3, [pc, #12]	; (801a4 <usart_spi_disable+0x20>)
   80196:	4798      	blx	r3
}
   80198:	bf00      	nop
   8019a:	3708      	adds	r7, #8
   8019c:	46bd      	mov	sp, r7
   8019e:	bd80      	pop	{r7, pc}
   801a0:	00080365 	.word	0x00080365
   801a4:	000803ad 	.word	0x000803ad

000801a8 <usart_set_spi_master_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
static uint32_t usart_set_spi_master_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
   801a8:	b480      	push	{r7}
   801aa:	b087      	sub	sp, #28
   801ac:	af00      	add	r7, sp, #0
   801ae:	60f8      	str	r0, [r7, #12]
   801b0:	60b9      	str	r1, [r7, #8]
   801b2:	607a      	str	r2, [r7, #4]
	uint32_t cd;

	/* Calculate the clock divider according to the formula in SPI mode. */
	cd = (ul_mck + baudrate / 2) / baudrate;
   801b4:	68bb      	ldr	r3, [r7, #8]
   801b6:	085a      	lsrs	r2, r3, #1
   801b8:	687b      	ldr	r3, [r7, #4]
   801ba:	441a      	add	r2, r3
   801bc:	68bb      	ldr	r3, [r7, #8]
   801be:	fbb2 f3f3 	udiv	r3, r2, r3
   801c2:	617b      	str	r3, [r7, #20]

	if (cd < MIN_CD_VALUE_SPI || cd > MAX_CD_VALUE) {
   801c4:	697b      	ldr	r3, [r7, #20]
   801c6:	2b03      	cmp	r3, #3
   801c8:	d903      	bls.n	801d2 <usart_set_spi_master_baudrate+0x2a>
   801ca:	697b      	ldr	r3, [r7, #20]
   801cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   801d0:	d301      	bcc.n	801d6 <usart_set_spi_master_baudrate+0x2e>
		return 1;
   801d2:	2301      	movs	r3, #1
   801d4:	e003      	b.n	801de <usart_set_spi_master_baudrate+0x36>
	}

	p_usart->US_BRGR = cd << US_BRGR_CD_Pos;
   801d6:	68fb      	ldr	r3, [r7, #12]
   801d8:	697a      	ldr	r2, [r7, #20]
   801da:	621a      	str	r2, [r3, #32]

	return 0;
   801dc:	2300      	movs	r3, #0
}
   801de:	4618      	mov	r0, r3
   801e0:	371c      	adds	r7, #28
   801e2:	46bd      	mov	sp, r7
   801e4:	bc80      	pop	{r7}
   801e6:	4770      	bx	lr

000801e8 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
   801e8:	b580      	push	{r7, lr}
   801ea:	b082      	sub	sp, #8
   801ec:	af00      	add	r7, sp, #0
   801ee:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
   801f0:	6878      	ldr	r0, [r7, #4]
   801f2:	4b0d      	ldr	r3, [pc, #52]	; (80228 <usart_reset+0x40>)
   801f4:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
   801f6:	687b      	ldr	r3, [r7, #4]
   801f8:	2200      	movs	r2, #0
   801fa:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
   801fc:	687b      	ldr	r3, [r7, #4]
   801fe:	2200      	movs	r2, #0
   80200:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
   80202:	687b      	ldr	r3, [r7, #4]
   80204:	2200      	movs	r2, #0
   80206:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
   80208:	6878      	ldr	r0, [r7, #4]
   8020a:	4b08      	ldr	r3, [pc, #32]	; (8022c <usart_reset+0x44>)
   8020c:	4798      	blx	r3
	usart_reset_rx(p_usart);
   8020e:	6878      	ldr	r0, [r7, #4]
   80210:	4b07      	ldr	r3, [pc, #28]	; (80230 <usart_reset+0x48>)
   80212:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
   80214:	6878      	ldr	r0, [r7, #4]
   80216:	4b07      	ldr	r3, [pc, #28]	; (80234 <usart_reset+0x4c>)
   80218:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
   8021a:	6878      	ldr	r0, [r7, #4]
   8021c:	4b06      	ldr	r3, [pc, #24]	; (80238 <usart_reset+0x50>)
   8021e:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
   80220:	bf00      	nop
   80222:	3708      	adds	r7, #8
   80224:	46bd      	mov	sp, r7
   80226:	bd80      	pop	{r7, pc}
   80228:	00080445 	.word	0x00080445
   8022c:	0008037d 	.word	0x0008037d
   80230:	000803c5 	.word	0x000803c5
   80234:	000803dd 	.word	0x000803dd
   80238:	000803f7 	.word	0x000803f7

0008023c <usart_init_spi_master>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_spi_master(Usart *p_usart,
		const usart_spi_opt_t *p_usart_opt, uint32_t ul_mck)
{
   8023c:	b580      	push	{r7, lr}
   8023e:	b084      	sub	sp, #16
   80240:	af00      	add	r7, sp, #0
   80242:	60f8      	str	r0, [r7, #12]
   80244:	60b9      	str	r1, [r7, #8]
   80246:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
   80248:	68f8      	ldr	r0, [r7, #12]
   8024a:	4b3d      	ldr	r3, [pc, #244]	; (80340 <usart_init_spi_master+0x104>)
   8024c:	4798      	blx	r3

	ul_reg_val = 0;
   8024e:	4b3d      	ldr	r3, [pc, #244]	; (80344 <usart_init_spi_master+0x108>)
   80250:	2200      	movs	r2, #0
   80252:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || (p_usart_opt->spi_mode > SPI_MODE_3) ||
   80254:	68bb      	ldr	r3, [r7, #8]
   80256:	2b00      	cmp	r3, #0
   80258:	d00d      	beq.n	80276 <usart_init_spi_master+0x3a>
   8025a:	68bb      	ldr	r3, [r7, #8]
   8025c:	689b      	ldr	r3, [r3, #8]
   8025e:	2b03      	cmp	r3, #3
   80260:	d809      	bhi.n	80276 <usart_init_spi_master+0x3a>
			usart_set_spi_master_baudrate(p_usart, p_usart_opt->baudrate,
   80262:	68bb      	ldr	r3, [r7, #8]
   80264:	681b      	ldr	r3, [r3, #0]
   80266:	687a      	ldr	r2, [r7, #4]
   80268:	4619      	mov	r1, r3
   8026a:	68f8      	ldr	r0, [r7, #12]
   8026c:	4b36      	ldr	r3, [pc, #216]	; (80348 <usart_init_spi_master+0x10c>)
   8026e:	4798      	blx	r3
   80270:	4603      	mov	r3, r0
	if (!p_usart_opt || (p_usart_opt->spi_mode > SPI_MODE_3) ||
   80272:	2b00      	cmp	r3, #0
   80274:	d001      	beq.n	8027a <usart_init_spi_master+0x3e>
			ul_mck)) {
		return 1;
   80276:	2301      	movs	r3, #1
   80278:	e05d      	b.n	80336 <usart_init_spi_master+0xfa>
	}

	/* Configure the character length bit in MR register. */
	ul_reg_val |= p_usart_opt->char_length;
   8027a:	68bb      	ldr	r3, [r7, #8]
   8027c:	685a      	ldr	r2, [r3, #4]
   8027e:	4b31      	ldr	r3, [pc, #196]	; (80344 <usart_init_spi_master+0x108>)
   80280:	681b      	ldr	r3, [r3, #0]
   80282:	4313      	orrs	r3, r2
   80284:	4a2f      	ldr	r2, [pc, #188]	; (80344 <usart_init_spi_master+0x108>)
   80286:	6013      	str	r3, [r2, #0]

	/* Set SPI master mode and channel mode. */
	ul_reg_val |= US_MR_USART_MODE_SPI_MASTER | US_MR_CLKO |
			p_usart_opt->channel_mode;
   80288:	68bb      	ldr	r3, [r7, #8]
   8028a:	68da      	ldr	r2, [r3, #12]
	ul_reg_val |= US_MR_USART_MODE_SPI_MASTER | US_MR_CLKO |
   8028c:	4b2d      	ldr	r3, [pc, #180]	; (80344 <usart_init_spi_master+0x108>)
   8028e:	681b      	ldr	r3, [r3, #0]
   80290:	4313      	orrs	r3, r2
   80292:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
   80296:	f043 030e 	orr.w	r3, r3, #14
   8029a:	4a2a      	ldr	r2, [pc, #168]	; (80344 <usart_init_spi_master+0x108>)
   8029c:	6013      	str	r3, [r2, #0]

	switch (p_usart_opt->spi_mode) {
   8029e:	68bb      	ldr	r3, [r7, #8]
   802a0:	689b      	ldr	r3, [r3, #8]
   802a2:	2b03      	cmp	r3, #3
   802a4:	d83e      	bhi.n	80324 <usart_init_spi_master+0xe8>
   802a6:	a201      	add	r2, pc, #4	; (adr r2, 802ac <usart_init_spi_master+0x70>)
   802a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   802ac:	000802bd 	.word	0x000802bd
   802b0:	000802d7 	.word	0x000802d7
   802b4:	000802f1 	.word	0x000802f1
   802b8:	0008030b 	.word	0x0008030b
	case SPI_MODE_0:
		ul_reg_val |= US_MR_CPHA;
   802bc:	4b21      	ldr	r3, [pc, #132]	; (80344 <usart_init_spi_master+0x108>)
   802be:	681b      	ldr	r3, [r3, #0]
   802c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   802c4:	4a1f      	ldr	r2, [pc, #124]	; (80344 <usart_init_spi_master+0x108>)
   802c6:	6013      	str	r3, [r2, #0]
		ul_reg_val &= ~US_MR_CPOL;
   802c8:	4b1e      	ldr	r3, [pc, #120]	; (80344 <usart_init_spi_master+0x108>)
   802ca:	681b      	ldr	r3, [r3, #0]
   802cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   802d0:	4a1c      	ldr	r2, [pc, #112]	; (80344 <usart_init_spi_master+0x108>)
   802d2:	6013      	str	r3, [r2, #0]
		break;
   802d4:	e027      	b.n	80326 <usart_init_spi_master+0xea>

	case SPI_MODE_1:
		ul_reg_val &= ~US_MR_CPHA;
   802d6:	4b1b      	ldr	r3, [pc, #108]	; (80344 <usart_init_spi_master+0x108>)
   802d8:	681b      	ldr	r3, [r3, #0]
   802da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   802de:	4a19      	ldr	r2, [pc, #100]	; (80344 <usart_init_spi_master+0x108>)
   802e0:	6013      	str	r3, [r2, #0]
		ul_reg_val &= ~US_MR_CPOL;
   802e2:	4b18      	ldr	r3, [pc, #96]	; (80344 <usart_init_spi_master+0x108>)
   802e4:	681b      	ldr	r3, [r3, #0]
   802e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   802ea:	4a16      	ldr	r2, [pc, #88]	; (80344 <usart_init_spi_master+0x108>)
   802ec:	6013      	str	r3, [r2, #0]
		break;
   802ee:	e01a      	b.n	80326 <usart_init_spi_master+0xea>

	case SPI_MODE_2:
		ul_reg_val |= US_MR_CPHA;
   802f0:	4b14      	ldr	r3, [pc, #80]	; (80344 <usart_init_spi_master+0x108>)
   802f2:	681b      	ldr	r3, [r3, #0]
   802f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   802f8:	4a12      	ldr	r2, [pc, #72]	; (80344 <usart_init_spi_master+0x108>)
   802fa:	6013      	str	r3, [r2, #0]
		ul_reg_val |= US_MR_CPOL;
   802fc:	4b11      	ldr	r3, [pc, #68]	; (80344 <usart_init_spi_master+0x108>)
   802fe:	681b      	ldr	r3, [r3, #0]
   80300:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80304:	4a0f      	ldr	r2, [pc, #60]	; (80344 <usart_init_spi_master+0x108>)
   80306:	6013      	str	r3, [r2, #0]
		break;
   80308:	e00d      	b.n	80326 <usart_init_spi_master+0xea>

	case SPI_MODE_3:
		ul_reg_val &= ~US_MR_CPHA;
   8030a:	4b0e      	ldr	r3, [pc, #56]	; (80344 <usart_init_spi_master+0x108>)
   8030c:	681b      	ldr	r3, [r3, #0]
   8030e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   80312:	4a0c      	ldr	r2, [pc, #48]	; (80344 <usart_init_spi_master+0x108>)
   80314:	6013      	str	r3, [r2, #0]
		ul_reg_val |= US_MR_CPOL;
   80316:	4b0b      	ldr	r3, [pc, #44]	; (80344 <usart_init_spi_master+0x108>)
   80318:	681b      	ldr	r3, [r3, #0]
   8031a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   8031e:	4a09      	ldr	r2, [pc, #36]	; (80344 <usart_init_spi_master+0x108>)
   80320:	6013      	str	r3, [r2, #0]
		break;
   80322:	e000      	b.n	80326 <usart_init_spi_master+0xea>

	default:
		break;
   80324:	bf00      	nop
	}

	p_usart->US_MR |= ul_reg_val;
   80326:	68fb      	ldr	r3, [r7, #12]
   80328:	685a      	ldr	r2, [r3, #4]
   8032a:	4b06      	ldr	r3, [pc, #24]	; (80344 <usart_init_spi_master+0x108>)
   8032c:	681b      	ldr	r3, [r3, #0]
   8032e:	431a      	orrs	r2, r3
   80330:	68fb      	ldr	r3, [r7, #12]
   80332:	605a      	str	r2, [r3, #4]

	return 0;
   80334:	2300      	movs	r3, #0
}
   80336:	4618      	mov	r0, r3
   80338:	3710      	adds	r7, #16
   8033a:	46bd      	mov	sp, r7
   8033c:	bd80      	pop	{r7, pc}
   8033e:	bf00      	nop
   80340:	000801e9 	.word	0x000801e9
   80344:	20070b6c 	.word	0x20070b6c
   80348:	000801a9 	.word	0x000801a9

0008034c <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
   8034c:	b480      	push	{r7}
   8034e:	b083      	sub	sp, #12
   80350:	af00      	add	r7, sp, #0
   80352:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
   80354:	687b      	ldr	r3, [r7, #4]
   80356:	2240      	movs	r2, #64	; 0x40
   80358:	601a      	str	r2, [r3, #0]
}
   8035a:	bf00      	nop
   8035c:	370c      	adds	r7, #12
   8035e:	46bd      	mov	sp, r7
   80360:	bc80      	pop	{r7}
   80362:	4770      	bx	lr

00080364 <usart_disable_tx>:
 * \brief Disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_tx(Usart *p_usart)
{
   80364:	b480      	push	{r7}
   80366:	b083      	sub	sp, #12
   80368:	af00      	add	r7, sp, #0
   8036a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXDIS;
   8036c:	687b      	ldr	r3, [r7, #4]
   8036e:	2280      	movs	r2, #128	; 0x80
   80370:	601a      	str	r2, [r3, #0]
}
   80372:	bf00      	nop
   80374:	370c      	adds	r7, #12
   80376:	46bd      	mov	sp, r7
   80378:	bc80      	pop	{r7}
   8037a:	4770      	bx	lr

0008037c <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
   8037c:	b480      	push	{r7}
   8037e:	b083      	sub	sp, #12
   80380:	af00      	add	r7, sp, #0
   80382:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
   80384:	687b      	ldr	r3, [r7, #4]
   80386:	2288      	movs	r2, #136	; 0x88
   80388:	601a      	str	r2, [r3, #0]
}
   8038a:	bf00      	nop
   8038c:	370c      	adds	r7, #12
   8038e:	46bd      	mov	sp, r7
   80390:	bc80      	pop	{r7}
   80392:	4770      	bx	lr

00080394 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
   80394:	b480      	push	{r7}
   80396:	b083      	sub	sp, #12
   80398:	af00      	add	r7, sp, #0
   8039a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
   8039c:	687b      	ldr	r3, [r7, #4]
   8039e:	2210      	movs	r2, #16
   803a0:	601a      	str	r2, [r3, #0]
}
   803a2:	bf00      	nop
   803a4:	370c      	adds	r7, #12
   803a6:	46bd      	mov	sp, r7
   803a8:	bc80      	pop	{r7}
   803aa:	4770      	bx	lr

000803ac <usart_disable_rx>:
 * \brief Disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_rx(Usart *p_usart)
{
   803ac:	b480      	push	{r7}
   803ae:	b083      	sub	sp, #12
   803b0:	af00      	add	r7, sp, #0
   803b2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXDIS;
   803b4:	687b      	ldr	r3, [r7, #4]
   803b6:	2220      	movs	r2, #32
   803b8:	601a      	str	r2, [r3, #0]
}
   803ba:	bf00      	nop
   803bc:	370c      	adds	r7, #12
   803be:	46bd      	mov	sp, r7
   803c0:	bc80      	pop	{r7}
   803c2:	4770      	bx	lr

000803c4 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
   803c4:	b480      	push	{r7}
   803c6:	b083      	sub	sp, #12
   803c8:	af00      	add	r7, sp, #0
   803ca:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
   803cc:	687b      	ldr	r3, [r7, #4]
   803ce:	2224      	movs	r2, #36	; 0x24
   803d0:	601a      	str	r2, [r3, #0]
}
   803d2:	bf00      	nop
   803d4:	370c      	adds	r7, #12
   803d6:	46bd      	mov	sp, r7
   803d8:	bc80      	pop	{r7}
   803da:	4770      	bx	lr

000803dc <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
   803dc:	b480      	push	{r7}
   803de:	b083      	sub	sp, #12
   803e0:	af00      	add	r7, sp, #0
   803e2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
   803e4:	687b      	ldr	r3, [r7, #4]
   803e6:	f44f 7280 	mov.w	r2, #256	; 0x100
   803ea:	601a      	str	r2, [r3, #0]
}
   803ec:	bf00      	nop
   803ee:	370c      	adds	r7, #12
   803f0:	46bd      	mov	sp, r7
   803f2:	bc80      	pop	{r7}
   803f4:	4770      	bx	lr

000803f6 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
   803f6:	b480      	push	{r7}
   803f8:	b083      	sub	sp, #12
   803fa:	af00      	add	r7, sp, #0
   803fc:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
   803fe:	687b      	ldr	r3, [r7, #4]
   80400:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   80404:	601a      	str	r2, [r3, #0]
}
   80406:	bf00      	nop
   80408:	370c      	adds	r7, #12
   8040a:	46bd      	mov	sp, r7
   8040c:	bc80      	pop	{r7}
   8040e:	4770      	bx	lr

00080410 <usart_spi_force_chip_select>:
 * \brief Drive the slave select line NSS (RTS pin) to 0 in SPI master mode.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_spi_force_chip_select(Usart *p_usart)
{
   80410:	b480      	push	{r7}
   80412:	b083      	sub	sp, #12
   80414:	af00      	add	r7, sp, #0
   80416:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_FCS;
   80418:	687b      	ldr	r3, [r7, #4]
   8041a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   8041e:	601a      	str	r2, [r3, #0]
}
   80420:	bf00      	nop
   80422:	370c      	adds	r7, #12
   80424:	46bd      	mov	sp, r7
   80426:	bc80      	pop	{r7}
   80428:	4770      	bx	lr

0008042a <usart_spi_release_chip_select>:
 * \brief Drive the slave select line NSS (RTS pin) to 1 in SPI master mode.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_spi_release_chip_select(Usart *p_usart)
{
   8042a:	b480      	push	{r7}
   8042c:	b083      	sub	sp, #12
   8042e:	af00      	add	r7, sp, #0
   80430:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RCS;
   80432:	687b      	ldr	r3, [r7, #4]
   80434:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   80438:	601a      	str	r2, [r3, #0]
}
   8043a:	bf00      	nop
   8043c:	370c      	adds	r7, #12
   8043e:	46bd      	mov	sp, r7
   80440:	bc80      	pop	{r7}
   80442:	4770      	bx	lr

00080444 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
   80444:	b480      	push	{r7}
   80446:	b083      	sub	sp, #12
   80448:	af00      	add	r7, sp, #0
   8044a:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
   8044c:	687b      	ldr	r3, [r7, #4]
   8044e:	4a04      	ldr	r2, [pc, #16]	; (80460 <usart_disable_writeprotect+0x1c>)
   80450:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
   80454:	bf00      	nop
   80456:	370c      	adds	r7, #12
   80458:	46bd      	mov	sp, r7
   8045a:	bc80      	pop	{r7}
   8045c:	4770      	bx	lr
   8045e:	bf00      	nop
   80460:	55534100 	.word	0x55534100

00080464 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   80464:	b480      	push	{r7}
   80466:	b083      	sub	sp, #12
   80468:	af00      	add	r7, sp, #0
   8046a:	4603      	mov	r3, r0
   8046c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   8046e:	4908      	ldr	r1, [pc, #32]	; (80490 <NVIC_EnableIRQ+0x2c>)
   80470:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80474:	095b      	lsrs	r3, r3, #5
   80476:	79fa      	ldrb	r2, [r7, #7]
   80478:	f002 021f 	and.w	r2, r2, #31
   8047c:	2001      	movs	r0, #1
   8047e:	fa00 f202 	lsl.w	r2, r0, r2
   80482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   80486:	bf00      	nop
   80488:	370c      	adds	r7, #12
   8048a:	46bd      	mov	sp, r7
   8048c:	bc80      	pop	{r7}
   8048e:	4770      	bx	lr
   80490:	e000e100 	.word	0xe000e100

00080494 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   80494:	b480      	push	{r7}
   80496:	b083      	sub	sp, #12
   80498:	af00      	add	r7, sp, #0
   8049a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   8049c:	687b      	ldr	r3, [r7, #4]
   8049e:	2b07      	cmp	r3, #7
   804a0:	d825      	bhi.n	804ee <osc_get_rate+0x5a>
   804a2:	a201      	add	r2, pc, #4	; (adr r2, 804a8 <osc_get_rate+0x14>)
   804a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   804a8:	000804c9 	.word	0x000804c9
   804ac:	000804cf 	.word	0x000804cf
   804b0:	000804d5 	.word	0x000804d5
   804b4:	000804db 	.word	0x000804db
   804b8:	000804df 	.word	0x000804df
   804bc:	000804e3 	.word	0x000804e3
   804c0:	000804e7 	.word	0x000804e7
   804c4:	000804eb 	.word	0x000804eb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   804c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   804cc:	e010      	b.n	804f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   804ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   804d2:	e00d      	b.n	804f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   804d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   804d8:	e00a      	b.n	804f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   804da:	4b08      	ldr	r3, [pc, #32]	; (804fc <osc_get_rate+0x68>)
   804dc:	e008      	b.n	804f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   804de:	4b08      	ldr	r3, [pc, #32]	; (80500 <osc_get_rate+0x6c>)
   804e0:	e006      	b.n	804f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   804e2:	4b08      	ldr	r3, [pc, #32]	; (80504 <osc_get_rate+0x70>)
   804e4:	e004      	b.n	804f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   804e6:	4b07      	ldr	r3, [pc, #28]	; (80504 <osc_get_rate+0x70>)
   804e8:	e002      	b.n	804f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   804ea:	4b06      	ldr	r3, [pc, #24]	; (80504 <osc_get_rate+0x70>)
   804ec:	e000      	b.n	804f0 <osc_get_rate+0x5c>
	}

	return 0;
   804ee:	2300      	movs	r3, #0
}
   804f0:	4618      	mov	r0, r3
   804f2:	370c      	adds	r7, #12
   804f4:	46bd      	mov	sp, r7
   804f6:	bc80      	pop	{r7}
   804f8:	4770      	bx	lr
   804fa:	bf00      	nop
   804fc:	003d0900 	.word	0x003d0900
   80500:	007a1200 	.word	0x007a1200
   80504:	00b71b00 	.word	0x00b71b00

00080508 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   80508:	b580      	push	{r7, lr}
   8050a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
   8050c:	2006      	movs	r0, #6
   8050e:	4b04      	ldr	r3, [pc, #16]	; (80520 <sysclk_get_main_hz+0x18>)
   80510:	4798      	blx	r3
   80512:	4602      	mov	r2, r0
   80514:	4613      	mov	r3, r2
   80516:	00db      	lsls	r3, r3, #3
   80518:	1a9b      	subs	r3, r3, r2
   8051a:	005b      	lsls	r3, r3, #1
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   8051c:	4618      	mov	r0, r3
   8051e:	bd80      	pop	{r7, pc}
   80520:	00080495 	.word	0x00080495

00080524 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
   80524:	b580      	push	{r7, lr}
   80526:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
   80528:	4b02      	ldr	r3, [pc, #8]	; (80534 <sysclk_get_peripheral_hz+0x10>)
   8052a:	4798      	blx	r3
   8052c:	4603      	mov	r3, r0
   8052e:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
   80530:	4618      	mov	r0, r3
   80532:	bd80      	pop	{r7, pc}
   80534:	00080509 	.word	0x00080509

00080538 <spi_init>:

#include "comm.h"
#include "string.h"

void spi_init(void)
{
   80538:	b580      	push	{r7, lr}
   8053a:	af00      	add	r7, sp, #0
	configure_dmac();
   8053c:	4b02      	ldr	r3, [pc, #8]	; (80548 <spi_init+0x10>)
   8053e:	4798      	blx	r3
	spi_master_initialize();
   80540:	4b02      	ldr	r3, [pc, #8]	; (8054c <spi_init+0x14>)
   80542:	4798      	blx	r3
}
   80544:	bf00      	nop
   80546:	bd80      	pop	{r7, pc}
   80548:	00080665 	.word	0x00080665
   8054c:	00080551 	.word	0x00080551

00080550 <spi_master_initialize>:

void spi_master_initialize(void)
{
   80550:	b590      	push	{r4, r7, lr}
   80552:	b085      	sub	sp, #20
   80554:	af00      	add	r7, sp, #0
	dmac_channel_disable(DMAC, 1);
   80556:	2101      	movs	r1, #1
   80558:	4810      	ldr	r0, [pc, #64]	; (8059c <spi_master_initialize+0x4c>)
   8055a:	4b11      	ldr	r3, [pc, #68]	; (805a0 <spi_master_initialize+0x50>)
   8055c:	4798      	blx	r3
	dmac_channel_disable(DMAC, 0);
   8055e:	2100      	movs	r1, #0
   80560:	480e      	ldr	r0, [pc, #56]	; (8059c <spi_master_initialize+0x4c>)
   80562:	4b0f      	ldr	r3, [pc, #60]	; (805a0 <spi_master_initialize+0x50>)
   80564:	4798      	blx	r3
	pmc_enable_periph_clk(ID_USART1);
   80566:	2012      	movs	r0, #18
   80568:	4b0e      	ldr	r3, [pc, #56]	; (805a4 <spi_master_initialize+0x54>)
   8056a:	4798      	blx	r3
	usart_spi_disable(USART1);
   8056c:	480e      	ldr	r0, [pc, #56]	; (805a8 <spi_master_initialize+0x58>)
   8056e:	4b0f      	ldr	r3, [pc, #60]	; (805ac <spi_master_initialize+0x5c>)
   80570:	4798      	blx	r3

	usart_spi_opt_t spi_settings =
   80572:	4b0f      	ldr	r3, [pc, #60]	; (805b0 <spi_master_initialize+0x60>)
   80574:	463c      	mov	r4, r7
   80576:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   80578:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.baudrate = 1000000,
		.char_length = US_MR_CHRL_8_BIT,
		.spi_mode = SPI_MODE_0,
		.channel_mode = US_MR_CHMODE_NORMAL
	};
	usart_init_spi_master(USART1, &spi_settings, sysclk_get_peripheral_hz());
   8057c:	4b0d      	ldr	r3, [pc, #52]	; (805b4 <spi_master_initialize+0x64>)
   8057e:	4798      	blx	r3
   80580:	4602      	mov	r2, r0
   80582:	463b      	mov	r3, r7
   80584:	4619      	mov	r1, r3
   80586:	4808      	ldr	r0, [pc, #32]	; (805a8 <spi_master_initialize+0x58>)
   80588:	4b0b      	ldr	r3, [pc, #44]	; (805b8 <spi_master_initialize+0x68>)
   8058a:	4798      	blx	r3
	usart_spi_enable(USART1);
   8058c:	4806      	ldr	r0, [pc, #24]	; (805a8 <spi_master_initialize+0x58>)
   8058e:	4b0b      	ldr	r3, [pc, #44]	; (805bc <spi_master_initialize+0x6c>)
   80590:	4798      	blx	r3
}
   80592:	bf00      	nop
   80594:	3714      	adds	r7, #20
   80596:	46bd      	mov	sp, r7
   80598:	bd90      	pop	{r4, r7, pc}
   8059a:	bf00      	nop
   8059c:	400c4000 	.word	0x400c4000
   805a0:	00081d83 	.word	0x00081d83
   805a4:	00082141 	.word	0x00082141
   805a8:	4009c000 	.word	0x4009c000
   805ac:	00080185 	.word	0x00080185
   805b0:	000874c8 	.word	0x000874c8
   805b4:	00080525 	.word	0x00080525
   805b8:	0008023d 	.word	0x0008023d
   805bc:	00080161 	.word	0x00080161

000805c0 <spi_master_transfer>:

void spi_master_transfer(void *p_buf, uint32_t ul_size)
{
   805c0:	b580      	push	{r7, lr}
   805c2:	b088      	sub	sp, #32
   805c4:	af00      	add	r7, sp, #0
   805c6:	6078      	str	r0, [r7, #4]
   805c8:	6039      	str	r1, [r7, #0]
	dma_transfer_descriptor_t dmac_trans;

	usart_spi_force_chip_select(USART1);
   805ca:	481c      	ldr	r0, [pc, #112]	; (8063c <spi_master_transfer+0x7c>)
   805cc:	4b1c      	ldr	r3, [pc, #112]	; (80640 <spi_master_transfer+0x80>)
   805ce:	4798      	blx	r3

	dmac_channel_disable(DMAC, 1);
   805d0:	2101      	movs	r1, #1
   805d2:	481c      	ldr	r0, [pc, #112]	; (80644 <spi_master_transfer+0x84>)
   805d4:	4b1c      	ldr	r3, [pc, #112]	; (80648 <spi_master_transfer+0x88>)
   805d6:	4798      	blx	r3
	dmac_trans.ul_source_addr = (uint32_t) p_buf;
   805d8:	687b      	ldr	r3, [r7, #4]
   805da:	60fb      	str	r3, [r7, #12]
	dmac_trans.ul_destination_addr = (uint32_t) & USART1->US_THR;
   805dc:	4b1b      	ldr	r3, [pc, #108]	; (8064c <spi_master_transfer+0x8c>)
   805de:	613b      	str	r3, [r7, #16]
	dmac_trans.ul_ctrlA = ul_size | DMAC_CTRLA_SRC_WIDTH_BYTE | DMAC_CTRLA_DST_WIDTH_BYTE;
   805e0:	683b      	ldr	r3, [r7, #0]
   805e2:	617b      	str	r3, [r7, #20]
	dmac_trans.ul_ctrlB = DMAC_CTRLB_SRC_DSCR | DMAC_CTRLB_DST_DSCR | DMAC_CTRLB_FC_MEM2PER_DMA_FC | DMAC_CTRLB_SRC_INCR_INCREMENTING | DMAC_CTRLB_DST_INCR_FIXED;
   805e4:	4b1a      	ldr	r3, [pc, #104]	; (80650 <spi_master_transfer+0x90>)
   805e6:	61bb      	str	r3, [r7, #24]
	dmac_trans.ul_descriptor_addr = 0;
   805e8:	2300      	movs	r3, #0
   805ea:	61fb      	str	r3, [r7, #28]
	dmac_channel_single_buf_transfer_init(DMAC, 1, &dmac_trans);
   805ec:	f107 030c 	add.w	r3, r7, #12
   805f0:	461a      	mov	r2, r3
   805f2:	2101      	movs	r1, #1
   805f4:	4813      	ldr	r0, [pc, #76]	; (80644 <spi_master_transfer+0x84>)
   805f6:	4b17      	ldr	r3, [pc, #92]	; (80654 <spi_master_transfer+0x94>)
   805f8:	4798      	blx	r3
	dmac_channel_enable(DMAC, 1);
   805fa:	2101      	movs	r1, #1
   805fc:	4811      	ldr	r0, [pc, #68]	; (80644 <spi_master_transfer+0x84>)
   805fe:	4b16      	ldr	r3, [pc, #88]	; (80658 <spi_master_transfer+0x98>)
   80600:	4798      	blx	r3

	dmac_channel_disable(DMAC, 0);
   80602:	2100      	movs	r1, #0
   80604:	480f      	ldr	r0, [pc, #60]	; (80644 <spi_master_transfer+0x84>)
   80606:	4b10      	ldr	r3, [pc, #64]	; (80648 <spi_master_transfer+0x88>)
   80608:	4798      	blx	r3
	dmac_trans.ul_source_addr = (uint32_t) & USART1->US_RHR;
   8060a:	4b14      	ldr	r3, [pc, #80]	; (8065c <spi_master_transfer+0x9c>)
   8060c:	60fb      	str	r3, [r7, #12]
	dmac_trans.ul_destination_addr = (uint32_t) p_buf;
   8060e:	687b      	ldr	r3, [r7, #4]
   80610:	613b      	str	r3, [r7, #16]
	dmac_trans.ul_ctrlA = ul_size | DMAC_CTRLA_SRC_WIDTH_BYTE | DMAC_CTRLA_DST_WIDTH_BYTE;
   80612:	683b      	ldr	r3, [r7, #0]
   80614:	617b      	str	r3, [r7, #20]
	dmac_trans.ul_ctrlB = DMAC_CTRLB_SRC_DSCR | DMAC_CTRLB_DST_DSCR | DMAC_CTRLB_FC_PER2MEM_DMA_FC | DMAC_CTRLB_SRC_INCR_FIXED | DMAC_CTRLB_DST_INCR_INCREMENTING;
   80616:	4b12      	ldr	r3, [pc, #72]	; (80660 <spi_master_transfer+0xa0>)
   80618:	61bb      	str	r3, [r7, #24]
	dmac_trans.ul_descriptor_addr = 0;
   8061a:	2300      	movs	r3, #0
   8061c:	61fb      	str	r3, [r7, #28]
	dmac_channel_single_buf_transfer_init(DMAC, 0, (dma_transfer_descriptor_t *) & dmac_trans);
   8061e:	f107 030c 	add.w	r3, r7, #12
   80622:	461a      	mov	r2, r3
   80624:	2100      	movs	r1, #0
   80626:	4807      	ldr	r0, [pc, #28]	; (80644 <spi_master_transfer+0x84>)
   80628:	4b0a      	ldr	r3, [pc, #40]	; (80654 <spi_master_transfer+0x94>)
   8062a:	4798      	blx	r3
	dmac_channel_enable(DMAC, 0);
   8062c:	2100      	movs	r1, #0
   8062e:	4805      	ldr	r0, [pc, #20]	; (80644 <spi_master_transfer+0x84>)
   80630:	4b09      	ldr	r3, [pc, #36]	; (80658 <spi_master_transfer+0x98>)
   80632:	4798      	blx	r3
}
   80634:	bf00      	nop
   80636:	3720      	adds	r7, #32
   80638:	46bd      	mov	sp, r7
   8063a:	bd80      	pop	{r7, pc}
   8063c:	4009c000 	.word	0x4009c000
   80640:	00080411 	.word	0x00080411
   80644:	400c4000 	.word	0x400c4000
   80648:	00081d83 	.word	0x00081d83
   8064c:	4009c01c 	.word	0x4009c01c
   80650:	20310000 	.word	0x20310000
   80654:	00081e9d 	.word	0x00081e9d
   80658:	00081d65 	.word	0x00081d65
   8065c:	4009c018 	.word	0x4009c018
   80660:	02510000 	.word	0x02510000

00080664 <configure_dmac>:

void configure_dmac(void)
{
   80664:	b580      	push	{r7, lr}
   80666:	b082      	sub	sp, #8
   80668:	af00      	add	r7, sp, #0
	uint32_t ul_cfg;

	/* Initialize and enable DMA controller. */
	pmc_enable_periph_clk(ID_DMAC);
   8066a:	2027      	movs	r0, #39	; 0x27
   8066c:	4b25      	ldr	r3, [pc, #148]	; (80704 <configure_dmac+0xa0>)
   8066e:	4798      	blx	r3
	dmac_init(DMAC);
   80670:	4825      	ldr	r0, [pc, #148]	; (80708 <configure_dmac+0xa4>)
   80672:	4b26      	ldr	r3, [pc, #152]	; (8070c <configure_dmac+0xa8>)
   80674:	4798      	blx	r3
	dmac_set_priority_mode(DMAC, DMAC_PRIORITY_ROUND_ROBIN);
   80676:	2110      	movs	r1, #16
   80678:	4823      	ldr	r0, [pc, #140]	; (80708 <configure_dmac+0xa4>)
   8067a:	4b25      	ldr	r3, [pc, #148]	; (80710 <configure_dmac+0xac>)
   8067c:	4798      	blx	r3
	dmac_enable(DMAC);
   8067e:	4822      	ldr	r0, [pc, #136]	; (80708 <configure_dmac+0xa4>)
   80680:	4b24      	ldr	r3, [pc, #144]	; (80714 <configure_dmac+0xb0>)
   80682:	4798      	blx	r3

	/* Configure DMA RX channel. */
	ul_cfg = 0;
   80684:	2300      	movs	r3, #0
   80686:	607b      	str	r3, [r7, #4]
	ul_cfg |= DMAC_CFG_SRC_PER(14) | DMAC_CFG_SRC_H2SEL | DMAC_CFG_SOD | DMAC_CFG_FIFOCFG_ALAP_CFG;
   80688:	687b      	ldr	r3, [r7, #4]
   8068a:	f443 3381 	orr.w	r3, r3, #66048	; 0x10200
   8068e:	f043 030e 	orr.w	r3, r3, #14
   80692:	607b      	str	r3, [r7, #4]
	dmac_channel_set_configuration(DMAC, 0, ul_cfg);
   80694:	687a      	ldr	r2, [r7, #4]
   80696:	2100      	movs	r1, #0
   80698:	481b      	ldr	r0, [pc, #108]	; (80708 <configure_dmac+0xa4>)
   8069a:	4b1f      	ldr	r3, [pc, #124]	; (80718 <configure_dmac+0xb4>)
   8069c:	4798      	blx	r3

	/* Configure DMA TX channel. */
	ul_cfg = 0;
   8069e:	2300      	movs	r3, #0
   806a0:	607b      	str	r3, [r7, #4]
	ul_cfg |= DMAC_CFG_DST_PER(13) | DMAC_CFG_DST_H2SEL | DMAC_CFG_SOD | DMAC_CFG_FIFOCFG_ALAP_CFG;
   806a2:	687b      	ldr	r3, [r7, #4]
   806a4:	f443 3390 	orr.w	r3, r3, #73728	; 0x12000
   806a8:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
   806ac:	607b      	str	r3, [r7, #4]
	dmac_channel_set_configuration(DMAC, 1, ul_cfg);
   806ae:	687a      	ldr	r2, [r7, #4]
   806b0:	2101      	movs	r1, #1
   806b2:	4815      	ldr	r0, [pc, #84]	; (80708 <configure_dmac+0xa4>)
   806b4:	4b18      	ldr	r3, [pc, #96]	; (80718 <configure_dmac+0xb4>)
   806b6:	4798      	blx	r3
	
	/* Configure DMA RX channel. */
	ul_cfg = 0;
   806b8:	2300      	movs	r3, #0
   806ba:	607b      	str	r3, [r7, #4]
	ul_cfg |= DMAC_CFG_SRC_PER(2) | DMAC_CFG_SRC_H2SEL | DMAC_CFG_SOD | DMAC_CFG_FIFOCFG_ALAP_CFG;
   806bc:	687b      	ldr	r3, [r7, #4]
   806be:	f443 3381 	orr.w	r3, r3, #66048	; 0x10200
   806c2:	f043 0302 	orr.w	r3, r3, #2
   806c6:	607b      	str	r3, [r7, #4]
	dmac_channel_set_configuration(DMAC, 2, ul_cfg);
   806c8:	687a      	ldr	r2, [r7, #4]
   806ca:	2102      	movs	r1, #2
   806cc:	480e      	ldr	r0, [pc, #56]	; (80708 <configure_dmac+0xa4>)
   806ce:	4b12      	ldr	r3, [pc, #72]	; (80718 <configure_dmac+0xb4>)
   806d0:	4798      	blx	r3

	/* Configure DMA TX channel. */
	ul_cfg = 0;
   806d2:	2300      	movs	r3, #0
   806d4:	607b      	str	r3, [r7, #4]
	ul_cfg |= DMAC_CFG_DST_PER(1) | DMAC_CFG_DST_H2SEL | DMAC_CFG_SOD | DMAC_CFG_FIFOCFG_ALAP_CFG;
   806d6:	687b      	ldr	r3, [r7, #4]
   806d8:	f443 3390 	orr.w	r3, r3, #73728	; 0x12000
   806dc:	f043 0310 	orr.w	r3, r3, #16
   806e0:	607b      	str	r3, [r7, #4]
	dmac_channel_set_configuration(DMAC, 4, ul_cfg);
   806e2:	687a      	ldr	r2, [r7, #4]
   806e4:	2104      	movs	r1, #4
   806e6:	4808      	ldr	r0, [pc, #32]	; (80708 <configure_dmac+0xa4>)
   806e8:	4b0b      	ldr	r3, [pc, #44]	; (80718 <configure_dmac+0xb4>)
   806ea:	4798      	blx	r3

	/* Enable receive channel interrupt for DMAC. */
	NVIC_EnableIRQ(DMAC_IRQn);
   806ec:	2027      	movs	r0, #39	; 0x27
   806ee:	4b0b      	ldr	r3, [pc, #44]	; (8071c <configure_dmac+0xb8>)
   806f0:	4798      	blx	r3
	dmac_enable_interrupt(DMAC, (1 << 0));
   806f2:	2101      	movs	r1, #1
   806f4:	4804      	ldr	r0, [pc, #16]	; (80708 <configure_dmac+0xa4>)
   806f6:	4b0a      	ldr	r3, [pc, #40]	; (80720 <configure_dmac+0xbc>)
   806f8:	4798      	blx	r3
}
   806fa:	bf00      	nop
   806fc:	3708      	adds	r7, #8
   806fe:	46bd      	mov	sp, r7
   80700:	bd80      	pop	{r7, pc}
   80702:	bf00      	nop
   80704:	00082141 	.word	0x00082141
   80708:	400c4000 	.word	0x400c4000
   8070c:	00081cbd 	.word	0x00081cbd
   80710:	00081cd9 	.word	0x00081cd9
   80714:	00081cff 	.word	0x00081cff
   80718:	00081e73 	.word	0x00081e73
   8071c:	00080465 	.word	0x00080465
   80720:	00081d35 	.word	0x00081d35

00080724 <DMAC_Handler>:

void DMAC_Handler(void)
{
   80724:	b580      	push	{r7, lr}
   80726:	af00      	add	r7, sp, #0
	static uint32_t ul_status;

	ul_status = dmac_get_status(DMAC);
   80728:	480a      	ldr	r0, [pc, #40]	; (80754 <DMAC_Handler+0x30>)
   8072a:	4b0b      	ldr	r3, [pc, #44]	; (80758 <DMAC_Handler+0x34>)
   8072c:	4798      	blx	r3
   8072e:	4602      	mov	r2, r0
   80730:	4b0a      	ldr	r3, [pc, #40]	; (8075c <DMAC_Handler+0x38>)
   80732:	601a      	str	r2, [r3, #0]
	
	if (ul_status & (1 << 0))
   80734:	4b09      	ldr	r3, [pc, #36]	; (8075c <DMAC_Handler+0x38>)
   80736:	681b      	ldr	r3, [r3, #0]
   80738:	f003 0301 	and.w	r3, r3, #1
   8073c:	2b00      	cmp	r3, #0
   8073e:	d006      	beq.n	8074e <DMAC_Handler+0x2a>
	{
		usart_spi_release_chip_select(USART1);
   80740:	4807      	ldr	r0, [pc, #28]	; (80760 <DMAC_Handler+0x3c>)
   80742:	4b08      	ldr	r3, [pc, #32]	; (80764 <DMAC_Handler+0x40>)
   80744:	4798      	blx	r3
		memcpy(&stm, &sens_buf, sizeof(stm));
   80746:	4b08      	ldr	r3, [pc, #32]	; (80768 <DMAC_Handler+0x44>)
   80748:	781a      	ldrb	r2, [r3, #0]
   8074a:	4b08      	ldr	r3, [pc, #32]	; (8076c <DMAC_Handler+0x48>)
   8074c:	701a      	strb	r2, [r3, #0]
	}
   8074e:	bf00      	nop
   80750:	bd80      	pop	{r7, pc}
   80752:	bf00      	nop
   80754:	400c4000 	.word	0x400c4000
   80758:	00081d4f 	.word	0x00081d4f
   8075c:	20070b70 	.word	0x20070b70
   80760:	4009c000 	.word	0x4009c000
   80764:	0008042b 	.word	0x0008042b
   80768:	20070bd0 	.word	0x20070bd0
   8076c:	20070bd8 	.word	0x20070bd8

00080770 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
   80770:	b480      	push	{r7}
   80772:	b083      	sub	sp, #12
   80774:	af00      	add	r7, sp, #0
   80776:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   80778:	687b      	ldr	r3, [r7, #4]
   8077a:	2208      	movs	r2, #8
   8077c:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   8077e:	687b      	ldr	r3, [r7, #4]
   80780:	2220      	movs	r2, #32
   80782:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   80784:	687b      	ldr	r3, [r7, #4]
   80786:	2204      	movs	r2, #4
   80788:	601a      	str	r2, [r3, #0]
}
   8078a:	bf00      	nop
   8078c:	370c      	adds	r7, #12
   8078e:	46bd      	mov	sp, r7
   80790:	bc80      	pop	{r7}
   80792:	4770      	bx	lr

00080794 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
   80794:	b580      	push	{r7, lr}
   80796:	b084      	sub	sp, #16
   80798:	af00      	add	r7, sp, #0
   8079a:	6078      	str	r0, [r7, #4]
   8079c:	6039      	str	r1, [r7, #0]
	uint32_t status = TWI_SUCCESS;
   8079e:	2300      	movs	r3, #0
   807a0:	60fb      	str	r3, [r7, #12]

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   807a2:	687b      	ldr	r3, [r7, #4]
   807a4:	f04f 32ff 	mov.w	r2, #4294967295
   807a8:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
   807aa:	687b      	ldr	r3, [r7, #4]
   807ac:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWI peripheral */
	twi_reset(p_twi);
   807ae:	6878      	ldr	r0, [r7, #4]
   807b0:	4b0e      	ldr	r3, [pc, #56]	; (807ec <twi_master_init+0x58>)
   807b2:	4798      	blx	r3

	twi_enable_master_mode(p_twi);
   807b4:	6878      	ldr	r0, [r7, #4]
   807b6:	4b0e      	ldr	r3, [pc, #56]	; (807f0 <twi_master_init+0x5c>)
   807b8:	4798      	blx	r3

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   807ba:	683b      	ldr	r3, [r7, #0]
   807bc:	6859      	ldr	r1, [r3, #4]
   807be:	683b      	ldr	r3, [r7, #0]
   807c0:	681b      	ldr	r3, [r3, #0]
   807c2:	461a      	mov	r2, r3
   807c4:	6878      	ldr	r0, [r7, #4]
   807c6:	4b0b      	ldr	r3, [pc, #44]	; (807f4 <twi_master_init+0x60>)
   807c8:	4798      	blx	r3
   807ca:	4603      	mov	r3, r0
   807cc:	2b01      	cmp	r3, #1
   807ce:	d101      	bne.n	807d4 <twi_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
   807d0:	2301      	movs	r3, #1
   807d2:	60fb      	str	r3, [r7, #12]
	}

	if (p_opt->smbus == 1) {
   807d4:	683b      	ldr	r3, [r7, #0]
   807d6:	7a5b      	ldrb	r3, [r3, #9]
   807d8:	2b01      	cmp	r3, #1
   807da:	d102      	bne.n	807e2 <twi_master_init+0x4e>
		p_twi->TWI_CR = TWI_CR_QUICK;
   807dc:	687b      	ldr	r3, [r7, #4]
   807de:	2240      	movs	r2, #64	; 0x40
   807e0:	601a      	str	r2, [r3, #0]
	}

	return status;
   807e2:	68fb      	ldr	r3, [r7, #12]
}
   807e4:	4618      	mov	r0, r3
   807e6:	3710      	adds	r7, #16
   807e8:	46bd      	mov	sp, r7
   807ea:	bd80      	pop	{r7, pc}
   807ec:	00080a25 	.word	0x00080a25
   807f0:	00080771 	.word	0x00080771
   807f4:	000807f9 	.word	0x000807f9

000807f8 <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
   807f8:	b480      	push	{r7}
   807fa:	b089      	sub	sp, #36	; 0x24
   807fc:	af00      	add	r7, sp, #0
   807fe:	60f8      	str	r0, [r7, #12]
   80800:	60b9      	str	r1, [r7, #8]
   80802:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
   80804:	2300      	movs	r3, #0
   80806:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   80808:	68bb      	ldr	r3, [r7, #8]
   8080a:	4a34      	ldr	r2, [pc, #208]	; (808dc <twi_set_speed+0xe4>)
   8080c:	4293      	cmp	r3, r2
   8080e:	d901      	bls.n	80814 <twi_set_speed+0x1c>
		return FAIL;
   80810:	2301      	movs	r3, #1
   80812:	e05d      	b.n	808d0 <twi_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
   80814:	68bb      	ldr	r3, [r7, #8]
   80816:	4a32      	ldr	r2, [pc, #200]	; (808e0 <twi_set_speed+0xe8>)
   80818:	4293      	cmp	r3, r2
   8081a:	d937      	bls.n	8088c <twi_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   8081c:	687b      	ldr	r3, [r7, #4]
   8081e:	4a31      	ldr	r2, [pc, #196]	; (808e4 <twi_set_speed+0xec>)
   80820:	fba2 2303 	umull	r2, r3, r2, r3
   80824:	0b9b      	lsrs	r3, r3, #14
   80826:	3b04      	subs	r3, #4
   80828:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   8082a:	68ba      	ldr	r2, [r7, #8]
   8082c:	4b2e      	ldr	r3, [pc, #184]	; (808e8 <twi_set_speed+0xf0>)
   8082e:	4413      	add	r3, r2
   80830:	009b      	lsls	r3, r3, #2
   80832:	687a      	ldr	r2, [r7, #4]
   80834:	fbb2 f3f3 	udiv	r3, r2, r3
   80838:	3b04      	subs	r3, #4
   8083a:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   8083c:	e005      	b.n	8084a <twi_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
   8083e:	69fb      	ldr	r3, [r7, #28]
   80840:	3301      	adds	r3, #1
   80842:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
   80844:	697b      	ldr	r3, [r7, #20]
   80846:	085b      	lsrs	r3, r3, #1
   80848:	617b      	str	r3, [r7, #20]
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   8084a:	697b      	ldr	r3, [r7, #20]
   8084c:	2bff      	cmp	r3, #255	; 0xff
   8084e:	d909      	bls.n	80864 <twi_set_speed+0x6c>
   80850:	69fb      	ldr	r3, [r7, #28]
   80852:	2b06      	cmp	r3, #6
   80854:	d9f3      	bls.n	8083e <twi_set_speed+0x46>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80856:	e005      	b.n	80864 <twi_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
   80858:	69fb      	ldr	r3, [r7, #28]
   8085a:	3301      	adds	r3, #1
   8085c:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
   8085e:	693b      	ldr	r3, [r7, #16]
   80860:	085b      	lsrs	r3, r3, #1
   80862:	613b      	str	r3, [r7, #16]
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80864:	693b      	ldr	r3, [r7, #16]
   80866:	2bff      	cmp	r3, #255	; 0xff
   80868:	d902      	bls.n	80870 <twi_set_speed+0x78>
   8086a:	69fb      	ldr	r3, [r7, #28]
   8086c:	2b06      	cmp	r3, #6
   8086e:	d9f3      	bls.n	80858 <twi_set_speed+0x60>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
   80870:	697b      	ldr	r3, [r7, #20]
   80872:	b2da      	uxtb	r2, r3
   80874:	693b      	ldr	r3, [r7, #16]
   80876:	021b      	lsls	r3, r3, #8
   80878:	b29b      	uxth	r3, r3
   8087a:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);		
   8087c:	69fb      	ldr	r3, [r7, #28]
   8087e:	041b      	lsls	r3, r3, #16
   80880:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
   80884:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
   80886:	68fb      	ldr	r3, [r7, #12]
   80888:	611a      	str	r2, [r3, #16]
   8088a:	e020      	b.n	808ce <twi_set_speed+0xd6>
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   8088c:	68bb      	ldr	r3, [r7, #8]
   8088e:	005b      	lsls	r3, r3, #1
   80890:	687a      	ldr	r2, [r7, #4]
   80892:	fbb2 f3f3 	udiv	r3, r2, r3
   80896:	3b04      	subs	r3, #4
   80898:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   8089a:	e005      	b.n	808a8 <twi_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
   8089c:	69fb      	ldr	r3, [r7, #28]
   8089e:	3301      	adds	r3, #1
   808a0:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
   808a2:	69bb      	ldr	r3, [r7, #24]
   808a4:	085b      	lsrs	r3, r3, #1
   808a6:	61bb      	str	r3, [r7, #24]
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   808a8:	69bb      	ldr	r3, [r7, #24]
   808aa:	2bff      	cmp	r3, #255	; 0xff
   808ac:	d902      	bls.n	808b4 <twi_set_speed+0xbc>
   808ae:	69fb      	ldr	r3, [r7, #28]
   808b0:	2b06      	cmp	r3, #6
   808b2:	d9f3      	bls.n	8089c <twi_set_speed+0xa4>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   808b4:	69bb      	ldr	r3, [r7, #24]
   808b6:	b2da      	uxtb	r2, r3
   808b8:	69bb      	ldr	r3, [r7, #24]
   808ba:	021b      	lsls	r3, r3, #8
   808bc:	b29b      	uxth	r3, r3
   808be:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);
   808c0:	69fb      	ldr	r3, [r7, #28]
   808c2:	041b      	lsls	r3, r3, #16
   808c4:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   808c8:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
   808ca:	68fb      	ldr	r3, [r7, #12]
   808cc:	611a      	str	r2, [r3, #16]
	}

	return PASS;
   808ce:	2300      	movs	r3, #0
}
   808d0:	4618      	mov	r0, r3
   808d2:	3724      	adds	r7, #36	; 0x24
   808d4:	46bd      	mov	sp, r7
   808d6:	bc80      	pop	{r7}
   808d8:	4770      	bx	lr
   808da:	bf00      	nop
   808dc:	00061a80 	.word	0x00061a80
   808e0:	0005dc00 	.word	0x0005dc00
   808e4:	057619f1 	.word	0x057619f1
   808e8:	3ffd1200 	.word	0x3ffd1200

000808ec <twi_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
   808ec:	b480      	push	{r7}
   808ee:	b085      	sub	sp, #20
   808f0:	af00      	add	r7, sp, #0
   808f2:	6078      	str	r0, [r7, #4]
   808f4:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
   808f6:	683b      	ldr	r3, [r7, #0]
   808f8:	2b00      	cmp	r3, #0
   808fa:	d101      	bne.n	80900 <twi_mk_addr+0x14>
		return 0;
   808fc:	2300      	movs	r3, #0
   808fe:	e01d      	b.n	8093c <twi_mk_addr+0x50>

	val = addr[0];
   80900:	687b      	ldr	r3, [r7, #4]
   80902:	781b      	ldrb	r3, [r3, #0]
   80904:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
   80906:	683b      	ldr	r3, [r7, #0]
   80908:	2b01      	cmp	r3, #1
   8090a:	dd09      	ble.n	80920 <twi_mk_addr+0x34>
		val <<= 8;
   8090c:	68fb      	ldr	r3, [r7, #12]
   8090e:	021b      	lsls	r3, r3, #8
   80910:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
   80912:	687b      	ldr	r3, [r7, #4]
   80914:	3301      	adds	r3, #1
   80916:	781b      	ldrb	r3, [r3, #0]
   80918:	461a      	mov	r2, r3
   8091a:	68fb      	ldr	r3, [r7, #12]
   8091c:	4313      	orrs	r3, r2
   8091e:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
   80920:	683b      	ldr	r3, [r7, #0]
   80922:	2b02      	cmp	r3, #2
   80924:	dd09      	ble.n	8093a <twi_mk_addr+0x4e>
		val <<= 8;
   80926:	68fb      	ldr	r3, [r7, #12]
   80928:	021b      	lsls	r3, r3, #8
   8092a:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
   8092c:	687b      	ldr	r3, [r7, #4]
   8092e:	3302      	adds	r3, #2
   80930:	781b      	ldrb	r3, [r3, #0]
   80932:	461a      	mov	r2, r3
   80934:	68fb      	ldr	r3, [r7, #12]
   80936:	4313      	orrs	r3, r2
   80938:	60fb      	str	r3, [r7, #12]
	}
	return val;
   8093a:	68fb      	ldr	r3, [r7, #12]
}
   8093c:	4618      	mov	r0, r3
   8093e:	3714      	adds	r7, #20
   80940:	46bd      	mov	sp, r7
   80942:	bc80      	pop	{r7}
   80944:	4770      	bx	lr
	...

00080948 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
   80948:	b580      	push	{r7, lr}
   8094a:	b086      	sub	sp, #24
   8094c:	af00      	add	r7, sp, #0
   8094e:	6078      	str	r0, [r7, #4]
   80950:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
   80952:	683b      	ldr	r3, [r7, #0]
   80954:	68db      	ldr	r3, [r3, #12]
   80956:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
   80958:	683b      	ldr	r3, [r7, #0]
   8095a:	689b      	ldr	r3, [r3, #8]
   8095c:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
   8095e:	697b      	ldr	r3, [r7, #20]
   80960:	2b00      	cmp	r3, #0
   80962:	d101      	bne.n	80968 <twi_master_write+0x20>
		return TWI_INVALID_ARGUMENT;
   80964:	2301      	movs	r3, #1
   80966:	e056      	b.n	80a16 <twi_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   80968:	687b      	ldr	r3, [r7, #4]
   8096a:	2200      	movs	r2, #0
   8096c:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   8096e:	683b      	ldr	r3, [r7, #0]
   80970:	7c1b      	ldrb	r3, [r3, #16]
   80972:	041b      	lsls	r3, r3, #16
   80974:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   80978:	683b      	ldr	r3, [r7, #0]
   8097a:	685b      	ldr	r3, [r3, #4]
   8097c:	021b      	lsls	r3, r3, #8
   8097e:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   80982:	431a      	orrs	r2, r3
   80984:	687b      	ldr	r3, [r7, #4]
   80986:	605a      	str	r2, [r3, #4]
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   80988:	687b      	ldr	r3, [r7, #4]
   8098a:	2200      	movs	r2, #0
   8098c:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   8098e:	683a      	ldr	r2, [r7, #0]
   80990:	683b      	ldr	r3, [r7, #0]
   80992:	685b      	ldr	r3, [r3, #4]
   80994:	4619      	mov	r1, r3
   80996:	4610      	mov	r0, r2
   80998:	4b21      	ldr	r3, [pc, #132]	; (80a20 <twi_master_write+0xd8>)
   8099a:	4798      	blx	r3
   8099c:	4602      	mov	r2, r0
   8099e:	687b      	ldr	r3, [r7, #4]
   809a0:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
   809a2:	e019      	b.n	809d8 <twi_master_write+0x90>
		status = p_twi->TWI_SR;
   809a4:	687b      	ldr	r3, [r7, #4]
   809a6:	6a1b      	ldr	r3, [r3, #32]
   809a8:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
   809aa:	68fb      	ldr	r3, [r7, #12]
   809ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
   809b0:	2b00      	cmp	r3, #0
   809b2:	d001      	beq.n	809b8 <twi_master_write+0x70>
			return TWI_RECEIVE_NACK;
   809b4:	2305      	movs	r3, #5
   809b6:	e02e      	b.n	80a16 <twi_master_write+0xce>
		}

		if (!(status & TWI_SR_TXRDY)) {
   809b8:	68fb      	ldr	r3, [r7, #12]
   809ba:	f003 0304 	and.w	r3, r3, #4
   809be:	2b00      	cmp	r3, #0
   809c0:	d100      	bne.n	809c4 <twi_master_write+0x7c>
			continue;
   809c2:	e009      	b.n	809d8 <twi_master_write+0x90>
		}
		p_twi->TWI_THR = *buffer++;
   809c4:	693b      	ldr	r3, [r7, #16]
   809c6:	1c5a      	adds	r2, r3, #1
   809c8:	613a      	str	r2, [r7, #16]
   809ca:	781b      	ldrb	r3, [r3, #0]
   809cc:	461a      	mov	r2, r3
   809ce:	687b      	ldr	r3, [r7, #4]
   809d0:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
   809d2:	697b      	ldr	r3, [r7, #20]
   809d4:	3b01      	subs	r3, #1
   809d6:	617b      	str	r3, [r7, #20]
	while (cnt > 0) {
   809d8:	697b      	ldr	r3, [r7, #20]
   809da:	2b00      	cmp	r3, #0
   809dc:	d1e2      	bne.n	809a4 <twi_master_write+0x5c>
	}

	while (1) {
		status = p_twi->TWI_SR;
   809de:	687b      	ldr	r3, [r7, #4]
   809e0:	6a1b      	ldr	r3, [r3, #32]
   809e2:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
   809e4:	68fb      	ldr	r3, [r7, #12]
   809e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
   809ea:	2b00      	cmp	r3, #0
   809ec:	d001      	beq.n	809f2 <twi_master_write+0xaa>
			return TWI_RECEIVE_NACK;
   809ee:	2305      	movs	r3, #5
   809f0:	e011      	b.n	80a16 <twi_master_write+0xce>
		}

		if (status & TWI_SR_TXRDY) {
   809f2:	68fb      	ldr	r3, [r7, #12]
   809f4:	f003 0304 	and.w	r3, r3, #4
   809f8:	2b00      	cmp	r3, #0
   809fa:	d100      	bne.n	809fe <twi_master_write+0xb6>
		status = p_twi->TWI_SR;
   809fc:	e7ef      	b.n	809de <twi_master_write+0x96>
			break;
   809fe:	bf00      	nop
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
   80a00:	687b      	ldr	r3, [r7, #4]
   80a02:	2202      	movs	r2, #2
   80a04:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   80a06:	bf00      	nop
   80a08:	687b      	ldr	r3, [r7, #4]
   80a0a:	6a1b      	ldr	r3, [r3, #32]
   80a0c:	f003 0301 	and.w	r3, r3, #1
   80a10:	2b00      	cmp	r3, #0
   80a12:	d0f9      	beq.n	80a08 <twi_master_write+0xc0>
	}

	return TWI_SUCCESS;
   80a14:	2300      	movs	r3, #0
}
   80a16:	4618      	mov	r0, r3
   80a18:	3718      	adds	r7, #24
   80a1a:	46bd      	mov	sp, r7
   80a1c:	bd80      	pop	{r7, pc}
   80a1e:	bf00      	nop
   80a20:	000808ed 	.word	0x000808ed

00080a24 <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
   80a24:	b480      	push	{r7}
   80a26:	b083      	sub	sp, #12
   80a28:	af00      	add	r7, sp, #0
   80a2a:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   80a2c:	687b      	ldr	r3, [r7, #4]
   80a2e:	2280      	movs	r2, #128	; 0x80
   80a30:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
   80a32:	687b      	ldr	r3, [r7, #4]
   80a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
   80a36:	bf00      	nop
   80a38:	370c      	adds	r7, #12
   80a3a:	46bd      	mov	sp, r7
   80a3c:	bc80      	pop	{r7}
   80a3e:	4770      	bx	lr

00080a40 <osc_get_rate>:
{
   80a40:	b480      	push	{r7}
   80a42:	b083      	sub	sp, #12
   80a44:	af00      	add	r7, sp, #0
   80a46:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80a48:	687b      	ldr	r3, [r7, #4]
   80a4a:	2b07      	cmp	r3, #7
   80a4c:	d825      	bhi.n	80a9a <osc_get_rate+0x5a>
   80a4e:	a201      	add	r2, pc, #4	; (adr r2, 80a54 <osc_get_rate+0x14>)
   80a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80a54:	00080a75 	.word	0x00080a75
   80a58:	00080a7b 	.word	0x00080a7b
   80a5c:	00080a81 	.word	0x00080a81
   80a60:	00080a87 	.word	0x00080a87
   80a64:	00080a8b 	.word	0x00080a8b
   80a68:	00080a8f 	.word	0x00080a8f
   80a6c:	00080a93 	.word	0x00080a93
   80a70:	00080a97 	.word	0x00080a97
		return OSC_SLCK_32K_RC_HZ;
   80a74:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   80a78:	e010      	b.n	80a9c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
   80a7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80a7e:	e00d      	b.n	80a9c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
   80a80:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80a84:	e00a      	b.n	80a9c <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
   80a86:	4b08      	ldr	r3, [pc, #32]	; (80aa8 <osc_get_rate+0x68>)
   80a88:	e008      	b.n	80a9c <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
   80a8a:	4b08      	ldr	r3, [pc, #32]	; (80aac <osc_get_rate+0x6c>)
   80a8c:	e006      	b.n	80a9c <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
   80a8e:	4b08      	ldr	r3, [pc, #32]	; (80ab0 <osc_get_rate+0x70>)
   80a90:	e004      	b.n	80a9c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
   80a92:	4b07      	ldr	r3, [pc, #28]	; (80ab0 <osc_get_rate+0x70>)
   80a94:	e002      	b.n	80a9c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
   80a96:	4b06      	ldr	r3, [pc, #24]	; (80ab0 <osc_get_rate+0x70>)
   80a98:	e000      	b.n	80a9c <osc_get_rate+0x5c>
	return 0;
   80a9a:	2300      	movs	r3, #0
}
   80a9c:	4618      	mov	r0, r3
   80a9e:	370c      	adds	r7, #12
   80aa0:	46bd      	mov	sp, r7
   80aa2:	bc80      	pop	{r7}
   80aa4:	4770      	bx	lr
   80aa6:	bf00      	nop
   80aa8:	003d0900 	.word	0x003d0900
   80aac:	007a1200 	.word	0x007a1200
   80ab0:	00b71b00 	.word	0x00b71b00

00080ab4 <sysclk_get_main_hz>:
{
   80ab4:	b580      	push	{r7, lr}
   80ab6:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
   80ab8:	2006      	movs	r0, #6
   80aba:	4b04      	ldr	r3, [pc, #16]	; (80acc <sysclk_get_main_hz+0x18>)
   80abc:	4798      	blx	r3
   80abe:	4602      	mov	r2, r0
   80ac0:	4613      	mov	r3, r2
   80ac2:	00db      	lsls	r3, r3, #3
   80ac4:	1a9b      	subs	r3, r3, r2
   80ac6:	005b      	lsls	r3, r3, #1
}
   80ac8:	4618      	mov	r0, r3
   80aca:	bd80      	pop	{r7, pc}
   80acc:	00080a41 	.word	0x00080a41

00080ad0 <sysclk_get_peripheral_hz>:
{
   80ad0:	b580      	push	{r7, lr}
   80ad2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
   80ad4:	4b02      	ldr	r3, [pc, #8]	; (80ae0 <sysclk_get_peripheral_hz+0x10>)
   80ad6:	4798      	blx	r3
   80ad8:	4603      	mov	r3, r0
   80ada:	085b      	lsrs	r3, r3, #1
}
   80adc:	4618      	mov	r0, r3
   80ade:	bd80      	pop	{r7, pc}
   80ae0:	00080ab5 	.word	0x00080ab5

00080ae4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
   80ae4:	b580      	push	{r7, lr}
   80ae6:	b082      	sub	sp, #8
   80ae8:	af00      	add	r7, sp, #0
   80aea:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   80aec:	6878      	ldr	r0, [r7, #4]
   80aee:	4b03      	ldr	r3, [pc, #12]	; (80afc <sysclk_enable_peripheral_clock+0x18>)
   80af0:	4798      	blx	r3
}
   80af2:	bf00      	nop
   80af4:	3708      	adds	r7, #8
   80af6:	46bd      	mov	sp, r7
   80af8:	bd80      	pop	{r7, pc}
   80afa:	bf00      	nop
   80afc:	00082141 	.word	0x00082141

00080b00 <twi_master_setup>:
typedef twi_options_t twi_master_options_t;
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
   80b00:	b580      	push	{r7, lr}
   80b02:	b082      	sub	sp, #8
   80b04:	af00      	add	r7, sp, #0
   80b06:	6078      	str	r0, [r7, #4]
   80b08:	6039      	str	r1, [r7, #0]
	p_opt->master_clk = sysclk_get_peripheral_hz();
   80b0a:	4b10      	ldr	r3, [pc, #64]	; (80b4c <twi_master_setup+0x4c>)
   80b0c:	4798      	blx	r3
   80b0e:	4602      	mov	r2, r0
   80b10:	683b      	ldr	r3, [r7, #0]
   80b12:	601a      	str	r2, [r3, #0]
	p_opt->smbus      = 0;
   80b14:	683b      	ldr	r3, [r7, #0]
   80b16:	2200      	movs	r2, #0
   80b18:	725a      	strb	r2, [r3, #9]
	} else {
		// Do Nothing
	}
#else
#if (!(SAMG51 || SAMG53 || SAMG54))
	if (p_twi == TWI0) {
   80b1a:	687b      	ldr	r3, [r7, #4]
   80b1c:	4a0c      	ldr	r2, [pc, #48]	; (80b50 <twi_master_setup+0x50>)
   80b1e:	4293      	cmp	r3, r2
   80b20:	d103      	bne.n	80b2a <twi_master_setup+0x2a>
		sysclk_enable_peripheral_clock(ID_TWI0);
   80b22:	2016      	movs	r0, #22
   80b24:	4b0b      	ldr	r3, [pc, #44]	; (80b54 <twi_master_setup+0x54>)
   80b26:	4798      	blx	r3
   80b28:	e006      	b.n	80b38 <twi_master_setup+0x38>
	} else
#endif
	if (p_twi == TWI1) {
   80b2a:	687b      	ldr	r3, [r7, #4]
   80b2c:	4a0a      	ldr	r2, [pc, #40]	; (80b58 <twi_master_setup+0x58>)
   80b2e:	4293      	cmp	r3, r2
   80b30:	d102      	bne.n	80b38 <twi_master_setup+0x38>
		sysclk_enable_peripheral_clock(ID_TWI1);
   80b32:	2017      	movs	r0, #23
   80b34:	4b07      	ldr	r3, [pc, #28]	; (80b54 <twi_master_setup+0x54>)
   80b36:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
   80b38:	6839      	ldr	r1, [r7, #0]
   80b3a:	6878      	ldr	r0, [r7, #4]
   80b3c:	4b07      	ldr	r3, [pc, #28]	; (80b5c <twi_master_setup+0x5c>)
   80b3e:	4798      	blx	r3
   80b40:	4603      	mov	r3, r0
}
   80b42:	4618      	mov	r0, r3
   80b44:	3708      	adds	r7, #8
   80b46:	46bd      	mov	sp, r7
   80b48:	bd80      	pop	{r7, pc}
   80b4a:	bf00      	nop
   80b4c:	00080ad1 	.word	0x00080ad1
   80b50:	4008c000 	.word	0x4008c000
   80b54:	00080ae5 	.word	0x00080ae5
   80b58:	40090000 	.word	0x40090000
   80b5c:	00080795 	.word	0x00080795

00080b60 <lcd_init>:

static void send_nibble(uint8_t cmd, uint8_t byte);
static void send_byte(uint8_t cmd, uint8_t byte);

void lcd_init(void)
{
   80b60:	b580      	push	{r7, lr}
   80b62:	af00      	add	r7, sp, #0
	backlight = LCD_LIGHT_OFF;
   80b64:	4b1a      	ldr	r3, [pc, #104]	; (80bd0 <lcd_init+0x70>)
   80b66:	2200      	movs	r2, #0
   80b68:	701a      	strb	r2, [r3, #0]

	send_nibble(LCD_FUNTION_WRITE, 3);
   80b6a:	2103      	movs	r1, #3
   80b6c:	2000      	movs	r0, #0
   80b6e:	4b19      	ldr	r3, [pc, #100]	; (80bd4 <lcd_init+0x74>)
   80b70:	4798      	blx	r3
	mdelay(5);
   80b72:	2005      	movs	r0, #5
   80b74:	4b18      	ldr	r3, [pc, #96]	; (80bd8 <lcd_init+0x78>)
   80b76:	4798      	blx	r3
	send_nibble(LCD_FUNTION_WRITE, 3);
   80b78:	2103      	movs	r1, #3
   80b7a:	2000      	movs	r0, #0
   80b7c:	4b15      	ldr	r3, [pc, #84]	; (80bd4 <lcd_init+0x74>)
   80b7e:	4798      	blx	r3
	mdelay(5);
   80b80:	2005      	movs	r0, #5
   80b82:	4b15      	ldr	r3, [pc, #84]	; (80bd8 <lcd_init+0x78>)
   80b84:	4798      	blx	r3
	send_nibble(LCD_FUNTION_WRITE, 3);
   80b86:	2103      	movs	r1, #3
   80b88:	2000      	movs	r0, #0
   80b8a:	4b12      	ldr	r3, [pc, #72]	; (80bd4 <lcd_init+0x74>)
   80b8c:	4798      	blx	r3
	mdelay(5);
   80b8e:	2005      	movs	r0, #5
   80b90:	4b11      	ldr	r3, [pc, #68]	; (80bd8 <lcd_init+0x78>)
   80b92:	4798      	blx	r3
	send_nibble(LCD_FUNTION_WRITE, 2);                /* Interface auf 4-Bit setzen        */
   80b94:	2102      	movs	r1, #2
   80b96:	2000      	movs	r0, #0
   80b98:	4b0e      	ldr	r3, [pc, #56]	; (80bd4 <lcd_init+0x74>)
   80b9a:	4798      	blx	r3
	/*-----------------------------------*/
	send_byte(LCD_FUNTION_WRITE, 0x28);               /* Funktion Set:                     */
   80b9c:	2128      	movs	r1, #40	; 0x28
   80b9e:	2000      	movs	r0, #0
   80ba0:	4b0e      	ldr	r3, [pc, #56]	; (80bdc <lcd_init+0x7c>)
   80ba2:	4798      	blx	r3
	/*   - Interface: 4-Bit              */
	/*   - LCD: 2-zeilig                 */
	/*   - Darstellung: 5x8-Punkte       */
	/*-----------------------------------*/
	send_byte(LCD_FUNTION_WRITE, 0x08);               /* Display ein/aus:                  */
   80ba4:	2108      	movs	r1, #8
   80ba6:	2000      	movs	r0, #0
   80ba8:	4b0c      	ldr	r3, [pc, #48]	; (80bdc <lcd_init+0x7c>)
   80baa:	4798      	blx	r3
	/*   - Display: aus                  */
	/*   - Kursor: aus                   */
	/*   - Kursor als Untersrtich        */
	/*-----------------------------------*/
	send_byte(LCD_FUNTION_WRITE, 0x01);               /* Display lschen                   */
   80bac:	2101      	movs	r1, #1
   80bae:	2000      	movs	r0, #0
   80bb0:	4b0a      	ldr	r3, [pc, #40]	; (80bdc <lcd_init+0x7c>)
   80bb2:	4798      	blx	r3
	mdelay(LCD_CLEAR_WAIT_TIME);                      /*-----------------------------------*/
   80bb4:	200a      	movs	r0, #10
   80bb6:	4b08      	ldr	r3, [pc, #32]	; (80bd8 <lcd_init+0x78>)
   80bb8:	4798      	blx	r3
	send_byte(LCD_FUNTION_WRITE, 0x06);               /* Entry Mode Set:                   */
   80bba:	2106      	movs	r1, #6
   80bbc:	2000      	movs	r0, #0
   80bbe:	4b07      	ldr	r3, [pc, #28]	; (80bdc <lcd_init+0x7c>)
   80bc0:	4798      	blx	r3
	/*   - Kuror Laufrichtung: rechts    */
	/*   - kein Shift                    */
	/*-----------------------------------*/
	send_byte(LCD_FUNTION_WRITE, 0x0C);               /* Display ein/aus:                  */
   80bc2:	210c      	movs	r1, #12
   80bc4:	2000      	movs	r0, #0
   80bc6:	4b05      	ldr	r3, [pc, #20]	; (80bdc <lcd_init+0x7c>)
   80bc8:	4798      	blx	r3
	/*   - Display: ein                  */
	/*   - Kursor: aus                   */
	/*   - Kursor als Untersrtich        */
}
   80bca:	bf00      	nop
   80bcc:	bd80      	pop	{r7, pc}
   80bce:	bf00      	nop
   80bd0:	20070b74 	.word	0x20070b74
   80bd4:	00080ce1 	.word	0x00080ce1
   80bd8:	00081841 	.word	0x00081841
   80bdc:	00080d75 	.word	0x00080d75

00080be0 <set_backlight>:

void set_backlight(backlight_t state)
{
   80be0:	b580      	push	{r7, lr}
   80be2:	b082      	sub	sp, #8
   80be4:	af00      	add	r7, sp, #0
   80be6:	4603      	mov	r3, r0
   80be8:	71fb      	strb	r3, [r7, #7]
	backlight = state;
   80bea:	4a07      	ldr	r2, [pc, #28]	; (80c08 <set_backlight+0x28>)
   80bec:	79fb      	ldrb	r3, [r7, #7]
   80bee:	7013      	strb	r3, [r2, #0]
	send_byte(LCD_FUNTION_WRITE, 0x01);               /* clear dislplay */
   80bf0:	2101      	movs	r1, #1
   80bf2:	2000      	movs	r0, #0
   80bf4:	4b05      	ldr	r3, [pc, #20]	; (80c0c <set_backlight+0x2c>)
   80bf6:	4798      	blx	r3
	mdelay(LCD_CLEAR_WAIT_TIME);
   80bf8:	200a      	movs	r0, #10
   80bfa:	4b05      	ldr	r3, [pc, #20]	; (80c10 <set_backlight+0x30>)
   80bfc:	4798      	blx	r3
}
   80bfe:	bf00      	nop
   80c00:	3708      	adds	r7, #8
   80c02:	46bd      	mov	sp, r7
   80c04:	bd80      	pop	{r7, pc}
   80c06:	bf00      	nop
   80c08:	20070b74 	.word	0x20070b74
   80c0c:	00080d75 	.word	0x00080d75
   80c10:	00081841 	.word	0x00081841

00080c14 <lcd_clear>:

void lcd_clear(void)
{
   80c14:	b580      	push	{r7, lr}
   80c16:	af00      	add	r7, sp, #0
	send_byte(0, 0x01);
   80c18:	2101      	movs	r1, #1
   80c1a:	2000      	movs	r0, #0
   80c1c:	4b03      	ldr	r3, [pc, #12]	; (80c2c <lcd_clear+0x18>)
   80c1e:	4798      	blx	r3
	mdelay(LCD_CLEAR_WAIT_TIME);
   80c20:	200a      	movs	r0, #10
   80c22:	4b03      	ldr	r3, [pc, #12]	; (80c30 <lcd_clear+0x1c>)
   80c24:	4798      	blx	r3
}
   80c26:	bf00      	nop
   80c28:	bd80      	pop	{r7, pc}
   80c2a:	bf00      	nop
   80c2c:	00080d75 	.word	0x00080d75
   80c30:	00081841 	.word	0x00081841

00080c34 <print_s>:

void print_s(uint8_t line, uint8_t col, const char* data)
{
   80c34:	b580      	push	{r7, lr}
   80c36:	b086      	sub	sp, #24
   80c38:	af00      	add	r7, sp, #0
   80c3a:	4603      	mov	r3, r0
   80c3c:	603a      	str	r2, [r7, #0]
   80c3e:	71fb      	strb	r3, [r7, #7]
   80c40:	460b      	mov	r3, r1
   80c42:	71bb      	strb	r3, [r7, #6]
	int len=strlen(data);
   80c44:	6838      	ldr	r0, [r7, #0]
   80c46:	4b24      	ldr	r3, [pc, #144]	; (80cd8 <print_s+0xa4>)
   80c48:	4798      	blx	r3
   80c4a:	4603      	mov	r3, r0
   80c4c:	60fb      	str	r3, [r7, #12]
	uint8_t addr;
	
	if (line > 4 || line < 1)
   80c4e:	79fb      	ldrb	r3, [r7, #7]
   80c50:	2b04      	cmp	r3, #4
   80c52:	d83c      	bhi.n	80cce <print_s+0x9a>
   80c54:	79fb      	ldrb	r3, [r7, #7]
   80c56:	2b00      	cmp	r3, #0
   80c58:	d039      	beq.n	80cce <print_s+0x9a>
	{
		return;
	}
	
	switch (line)
   80c5a:	79fb      	ldrb	r3, [r7, #7]
   80c5c:	3b01      	subs	r3, #1
   80c5e:	2b03      	cmp	r3, #3
   80c60:	d816      	bhi.n	80c90 <print_s+0x5c>
   80c62:	a201      	add	r2, pc, #4	; (adr r2, 80c68 <print_s+0x34>)
   80c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80c68:	00080c79 	.word	0x00080c79
   80c6c:	00080c7f 	.word	0x00080c7f
   80c70:	00080c85 	.word	0x00080c85
   80c74:	00080c8b 	.word	0x00080c8b
	{
		case 1:
		addr = 0x80;
   80c78:	2380      	movs	r3, #128	; 0x80
   80c7a:	75fb      	strb	r3, [r7, #23]
		break;
   80c7c:	e00b      	b.n	80c96 <print_s+0x62>
		case 2:
		addr = 0x80 | 0x40;                             /* set address to start of line 2           */
   80c7e:	23c0      	movs	r3, #192	; 0xc0
   80c80:	75fb      	strb	r3, [r7, #23]
		break;
   80c82:	e008      	b.n	80c96 <print_s+0x62>
		case 3:
		addr = 0x80 | 0x14;                             /* set address to start of line 3           */
   80c84:	2394      	movs	r3, #148	; 0x94
   80c86:	75fb      	strb	r3, [r7, #23]
		break;
   80c88:	e005      	b.n	80c96 <print_s+0x62>
		case 4:
		addr = 0x80 | 0x54;                             /* set address to start of line 4           */
   80c8a:	23d4      	movs	r3, #212	; 0xd4
   80c8c:	75fb      	strb	r3, [r7, #23]
		break;
   80c8e:	e002      	b.n	80c96 <print_s+0x62>
		default:
		addr = 0x80;
   80c90:	2380      	movs	r3, #128	; 0x80
   80c92:	75fb      	strb	r3, [r7, #23]
		break;
   80c94:	bf00      	nop
	}
	
	addr += col;                                        /* set column in the selected  line         */
   80c96:	7dfa      	ldrb	r2, [r7, #23]
   80c98:	79bb      	ldrb	r3, [r7, #6]
   80c9a:	4413      	add	r3, r2
   80c9c:	75fb      	strb	r3, [r7, #23]
	send_byte(LCD_FUNTION_WRITE, addr);               /* set cursor to the address                */
   80c9e:	7dfb      	ldrb	r3, [r7, #23]
   80ca0:	4619      	mov	r1, r3
   80ca2:	2000      	movs	r0, #0
   80ca4:	4b0d      	ldr	r3, [pc, #52]	; (80cdc <print_s+0xa8>)
   80ca6:	4798      	blx	r3
	
	for (int i=0; i<len; i++)
   80ca8:	2300      	movs	r3, #0
   80caa:	613b      	str	r3, [r7, #16]
   80cac:	e00a      	b.n	80cc4 <print_s+0x90>
	{                         /* write sting.....                         */
		send_byte(LCD_WRITE_DDR, data[i]);
   80cae:	693b      	ldr	r3, [r7, #16]
   80cb0:	683a      	ldr	r2, [r7, #0]
   80cb2:	4413      	add	r3, r2
   80cb4:	781b      	ldrb	r3, [r3, #0]
   80cb6:	4619      	mov	r1, r3
   80cb8:	2001      	movs	r0, #1
   80cba:	4b08      	ldr	r3, [pc, #32]	; (80cdc <print_s+0xa8>)
   80cbc:	4798      	blx	r3
	for (int i=0; i<len; i++)
   80cbe:	693b      	ldr	r3, [r7, #16]
   80cc0:	3301      	adds	r3, #1
   80cc2:	613b      	str	r3, [r7, #16]
   80cc4:	693a      	ldr	r2, [r7, #16]
   80cc6:	68fb      	ldr	r3, [r7, #12]
   80cc8:	429a      	cmp	r2, r3
   80cca:	dbf0      	blt.n	80cae <print_s+0x7a>
   80ccc:	e000      	b.n	80cd0 <print_s+0x9c>
		return;
   80cce:	bf00      	nop
	}
}
   80cd0:	3718      	adds	r7, #24
   80cd2:	46bd      	mov	sp, r7
   80cd4:	bd80      	pop	{r7, pc}
   80cd6:	bf00      	nop
   80cd8:	00082d61 	.word	0x00082d61
   80cdc:	00080d75 	.word	0x00080d75

00080ce0 <send_nibble>:
	send_byte(LCD_FUNTION_WRITE, addr);             /* set cursor to the address                */
	lcd_print_c(data);
}

static void send_nibble(uint8_t cmd, uint8_t byte)
{
   80ce0:	b580      	push	{r7, lr}
   80ce2:	b084      	sub	sp, #16
   80ce4:	af00      	add	r7, sp, #0
   80ce6:	4603      	mov	r3, r0
   80ce8:	460a      	mov	r2, r1
   80cea:	71fb      	strb	r3, [r7, #7]
   80cec:	4613      	mov	r3, r2
   80cee:	71bb      	strb	r3, [r7, #6]
	uint8_t data[2];
	
	cmd = (cmd & 0x0F) | backlight;                  /* mask command bits */
   80cf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80cf4:	f003 030f 	and.w	r3, r3, #15
   80cf8:	b25a      	sxtb	r2, r3
   80cfa:	4b1a      	ldr	r3, [pc, #104]	; (80d64 <send_nibble+0x84>)
   80cfc:	781b      	ldrb	r3, [r3, #0]
   80cfe:	b25b      	sxtb	r3, r3
   80d00:	4313      	orrs	r3, r2
   80d02:	b25b      	sxtb	r3, r3
   80d04:	71fb      	strb	r3, [r7, #7]
	data[0] = cmd | LCD_ENABLE_HIGH | ((byte & 0x0F) << 4);
   80d06:	79bb      	ldrb	r3, [r7, #6]
   80d08:	011b      	lsls	r3, r3, #4
   80d0a:	b2da      	uxtb	r2, r3
   80d0c:	79fb      	ldrb	r3, [r7, #7]
   80d0e:	4313      	orrs	r3, r2
   80d10:	b2db      	uxtb	r3, r3
   80d12:	f043 0304 	orr.w	r3, r3, #4
   80d16:	b2db      	uxtb	r3, r3
   80d18:	733b      	strb	r3, [r7, #12]
	data[1] = cmd | LCD_ENABLE_LOW  | ((byte & 0x0F) << 4);
   80d1a:	79bb      	ldrb	r3, [r7, #6]
   80d1c:	011b      	lsls	r3, r3, #4
   80d1e:	b25a      	sxtb	r2, r3
   80d20:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80d24:	4313      	orrs	r3, r2
   80d26:	b25b      	sxtb	r3, r3
   80d28:	b2db      	uxtb	r3, r3
   80d2a:	737b      	strb	r3, [r7, #13]

	tx_packet.chip = 0x27;
   80d2c:	4b0e      	ldr	r3, [pc, #56]	; (80d68 <send_nibble+0x88>)
   80d2e:	2227      	movs	r2, #39	; 0x27
   80d30:	741a      	strb	r2, [r3, #16]
	tx_packet.addr[0] = 0x00;
   80d32:	4b0d      	ldr	r3, [pc, #52]	; (80d68 <send_nibble+0x88>)
   80d34:	2200      	movs	r2, #0
   80d36:	701a      	strb	r2, [r3, #0]
	tx_packet.addr_length = 0;
   80d38:	4b0b      	ldr	r3, [pc, #44]	; (80d68 <send_nibble+0x88>)
   80d3a:	2200      	movs	r2, #0
   80d3c:	605a      	str	r2, [r3, #4]
	tx_packet.buffer = data;
   80d3e:	4a0a      	ldr	r2, [pc, #40]	; (80d68 <send_nibble+0x88>)
   80d40:	f107 030c 	add.w	r3, r7, #12
   80d44:	6093      	str	r3, [r2, #8]
	tx_packet.length = 2;
   80d46:	4b08      	ldr	r3, [pc, #32]	; (80d68 <send_nibble+0x88>)
   80d48:	2202      	movs	r2, #2
   80d4a:	60da      	str	r2, [r3, #12]
	
	while (twi_master_write(TWI0, &tx_packet) != TWI_SUCCESS);
   80d4c:	bf00      	nop
   80d4e:	4906      	ldr	r1, [pc, #24]	; (80d68 <send_nibble+0x88>)
   80d50:	4806      	ldr	r0, [pc, #24]	; (80d6c <send_nibble+0x8c>)
   80d52:	4b07      	ldr	r3, [pc, #28]	; (80d70 <send_nibble+0x90>)
   80d54:	4798      	blx	r3
   80d56:	4603      	mov	r3, r0
   80d58:	2b00      	cmp	r3, #0
   80d5a:	d1f8      	bne.n	80d4e <send_nibble+0x6e>
}
   80d5c:	bf00      	nop
   80d5e:	3710      	adds	r7, #16
   80d60:	46bd      	mov	sp, r7
   80d62:	bd80      	pop	{r7, pc}
   80d64:	20070b74 	.word	0x20070b74
   80d68:	20070b78 	.word	0x20070b78
   80d6c:	4008c000 	.word	0x4008c000
   80d70:	00080949 	.word	0x00080949

00080d74 <send_byte>:

static void send_byte(uint8_t cmd, uint8_t byte)
{
   80d74:	b580      	push	{r7, lr}
   80d76:	b084      	sub	sp, #16
   80d78:	af00      	add	r7, sp, #0
   80d7a:	4603      	mov	r3, r0
   80d7c:	460a      	mov	r2, r1
   80d7e:	71fb      	strb	r3, [r7, #7]
   80d80:	4613      	mov	r3, r2
   80d82:	71bb      	strb	r3, [r7, #6]
	uint8_t data[4];
	
	cmd = (cmd & 0x0F) | backlight;                  /* mask command bits */
   80d84:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80d88:	f003 030f 	and.w	r3, r3, #15
   80d8c:	b25a      	sxtb	r2, r3
   80d8e:	4b25      	ldr	r3, [pc, #148]	; (80e24 <send_byte+0xb0>)
   80d90:	781b      	ldrb	r3, [r3, #0]
   80d92:	b25b      	sxtb	r3, r3
   80d94:	4313      	orrs	r3, r2
   80d96:	b25b      	sxtb	r3, r3
   80d98:	71fb      	strb	r3, [r7, #7]
	data[0] = cmd | LCD_ENABLE_HIGH | (byte & 0xF0) ;
   80d9a:	79bb      	ldrb	r3, [r7, #6]
   80d9c:	f023 030f 	bic.w	r3, r3, #15
   80da0:	b2da      	uxtb	r2, r3
   80da2:	79fb      	ldrb	r3, [r7, #7]
   80da4:	4313      	orrs	r3, r2
   80da6:	b2db      	uxtb	r3, r3
   80da8:	f043 0304 	orr.w	r3, r3, #4
   80dac:	b2db      	uxtb	r3, r3
   80dae:	733b      	strb	r3, [r7, #12]
	data[1] = cmd | LCD_ENABLE_LOW  | (byte & 0xF0) ;
   80db0:	f997 3006 	ldrsb.w	r3, [r7, #6]
   80db4:	f023 030f 	bic.w	r3, r3, #15
   80db8:	b25a      	sxtb	r2, r3
   80dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80dbe:	4313      	orrs	r3, r2
   80dc0:	b25b      	sxtb	r3, r3
   80dc2:	b2db      	uxtb	r3, r3
   80dc4:	737b      	strb	r3, [r7, #13]
	data[2] = cmd | LCD_ENABLE_HIGH | ((byte & 0x0F) << 4);
   80dc6:	79bb      	ldrb	r3, [r7, #6]
   80dc8:	011b      	lsls	r3, r3, #4
   80dca:	b2da      	uxtb	r2, r3
   80dcc:	79fb      	ldrb	r3, [r7, #7]
   80dce:	4313      	orrs	r3, r2
   80dd0:	b2db      	uxtb	r3, r3
   80dd2:	f043 0304 	orr.w	r3, r3, #4
   80dd6:	b2db      	uxtb	r3, r3
   80dd8:	73bb      	strb	r3, [r7, #14]
	data[3] = cmd | LCD_ENABLE_LOW  | ((byte & 0x0F) << 4);
   80dda:	79bb      	ldrb	r3, [r7, #6]
   80ddc:	011b      	lsls	r3, r3, #4
   80dde:	b25a      	sxtb	r2, r3
   80de0:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80de4:	4313      	orrs	r3, r2
   80de6:	b25b      	sxtb	r3, r3
   80de8:	b2db      	uxtb	r3, r3
   80dea:	73fb      	strb	r3, [r7, #15]
	
	tx_packet.chip = 0x27;
   80dec:	4b0e      	ldr	r3, [pc, #56]	; (80e28 <send_byte+0xb4>)
   80dee:	2227      	movs	r2, #39	; 0x27
   80df0:	741a      	strb	r2, [r3, #16]
	tx_packet.addr[0] = 0x00;
   80df2:	4b0d      	ldr	r3, [pc, #52]	; (80e28 <send_byte+0xb4>)
   80df4:	2200      	movs	r2, #0
   80df6:	701a      	strb	r2, [r3, #0]
	tx_packet.addr_length = 0;
   80df8:	4b0b      	ldr	r3, [pc, #44]	; (80e28 <send_byte+0xb4>)
   80dfa:	2200      	movs	r2, #0
   80dfc:	605a      	str	r2, [r3, #4]
	tx_packet.buffer = data;
   80dfe:	4a0a      	ldr	r2, [pc, #40]	; (80e28 <send_byte+0xb4>)
   80e00:	f107 030c 	add.w	r3, r7, #12
   80e04:	6093      	str	r3, [r2, #8]
	tx_packet.length = 4;
   80e06:	4b08      	ldr	r3, [pc, #32]	; (80e28 <send_byte+0xb4>)
   80e08:	2204      	movs	r2, #4
   80e0a:	60da      	str	r2, [r3, #12]
	
	while (twi_master_write(TWI0, &tx_packet) != TWI_SUCCESS);
   80e0c:	bf00      	nop
   80e0e:	4906      	ldr	r1, [pc, #24]	; (80e28 <send_byte+0xb4>)
   80e10:	4806      	ldr	r0, [pc, #24]	; (80e2c <send_byte+0xb8>)
   80e12:	4b07      	ldr	r3, [pc, #28]	; (80e30 <send_byte+0xbc>)
   80e14:	4798      	blx	r3
   80e16:	4603      	mov	r3, r0
   80e18:	2b00      	cmp	r3, #0
   80e1a:	d1f8      	bne.n	80e0e <send_byte+0x9a>
}
   80e1c:	bf00      	nop
   80e1e:	3710      	adds	r7, #16
   80e20:	46bd      	mov	sp, r7
   80e22:	bd80      	pop	{r7, pc}
   80e24:	20070b74 	.word	0x20070b74
   80e28:	20070b78 	.word	0x20070b78
   80e2c:	4008c000 	.word	0x4008c000
   80e30:	00080949 	.word	0x00080949

00080e34 <twi_init>:

void twi_init(void)
{
   80e34:	b580      	push	{r7, lr}
   80e36:	b084      	sub	sp, #16
   80e38:	af00      	add	r7, sp, #0
	twi_master_options_t opt =
   80e3a:	1d3b      	adds	r3, r7, #4
   80e3c:	2200      	movs	r2, #0
   80e3e:	601a      	str	r2, [r3, #0]
   80e40:	605a      	str	r2, [r3, #4]
   80e42:	609a      	str	r2, [r3, #8]
   80e44:	4b05      	ldr	r3, [pc, #20]	; (80e5c <twi_init+0x28>)
   80e46:	60bb      	str	r3, [r7, #8]
	{
		.speed = 100000,
		.chip  = 0x00
	};
	
	twi_master_setup(TWI0, &opt);
   80e48:	1d3b      	adds	r3, r7, #4
   80e4a:	4619      	mov	r1, r3
   80e4c:	4804      	ldr	r0, [pc, #16]	; (80e60 <twi_init+0x2c>)
   80e4e:	4b05      	ldr	r3, [pc, #20]	; (80e64 <twi_init+0x30>)
   80e50:	4798      	blx	r3
}
   80e52:	bf00      	nop
   80e54:	3710      	adds	r7, #16
   80e56:	46bd      	mov	sp, r7
   80e58:	bd80      	pop	{r7, pc}
   80e5a:	bf00      	nop
   80e5c:	000186a0 	.word	0x000186a0
   80e60:	4008c000 	.word	0x4008c000
   80e64:	00080b01 	.word	0x00080b01

00080e68 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
   80e68:	b480      	push	{r7}
   80e6a:	b089      	sub	sp, #36	; 0x24
   80e6c:	af00      	add	r7, sp, #0
   80e6e:	6078      	str	r0, [r7, #4]
   80e70:	687b      	ldr	r3, [r7, #4]
   80e72:	61fb      	str	r3, [r7, #28]
   80e74:	69fb      	ldr	r3, [r7, #28]
   80e76:	61bb      	str	r3, [r7, #24]
   80e78:	69bb      	ldr	r3, [r7, #24]
   80e7a:	617b      	str	r3, [r7, #20]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   80e7c:	697b      	ldr	r3, [r7, #20]
   80e7e:	095b      	lsrs	r3, r3, #5
   80e80:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   80e82:	693b      	ldr	r3, [r7, #16]
   80e84:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80e88:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80e8c:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80e8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   80e90:	69fb      	ldr	r3, [r7, #28]
   80e92:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   80e94:	68fb      	ldr	r3, [r7, #12]
   80e96:	f003 031f 	and.w	r3, r3, #31
   80e9a:	2101      	movs	r1, #1
   80e9c:	fa01 f303 	lsl.w	r3, r1, r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80ea0:	4013      	ands	r3, r2
   80ea2:	2b00      	cmp	r3, #0
   80ea4:	bf14      	ite	ne
   80ea6:	2301      	movne	r3, #1
   80ea8:	2300      	moveq	r3, #0
   80eaa:	b2db      	uxtb	r3, r3
	return arch_ioport_get_pin_level(pin);
}
   80eac:	4618      	mov	r0, r3
   80eae:	3724      	adds	r7, #36	; 0x24
   80eb0:	46bd      	mov	sp, r7
   80eb2:	bc80      	pop	{r7}
   80eb4:	4770      	bx	lr
	...

00080eb8 <menu>:

uint32_t cnt = 0;


void menu(event_t event1)
{
   80eb8:	b580      	push	{r7, lr}
   80eba:	b082      	sub	sp, #8
   80ebc:	af00      	add	r7, sp, #0
   80ebe:	4603      	mov	r3, r0
   80ec0:	71fb      	strb	r3, [r7, #7]
	switch (event1)
   80ec2:	79fb      	ldrb	r3, [r7, #7]
   80ec4:	2b01      	cmp	r3, #1
   80ec6:	d002      	beq.n	80ece <menu+0x16>
   80ec8:	2b0d      	cmp	r3, #13
   80eca:	d026      	beq.n	80f1a <menu+0x62>
				print_cursor();
			}
		}
		break;
		default:
		break;
   80ecc:	e04e      	b.n	80f6c <menu+0xb4>
		if (act_cursor_line > min_cursor_line)
   80ece:	4b32      	ldr	r3, [pc, #200]	; (80f98 <menu+0xe0>)
   80ed0:	781a      	ldrb	r2, [r3, #0]
   80ed2:	4b32      	ldr	r3, [pc, #200]	; (80f9c <menu+0xe4>)
   80ed4:	781b      	ldrb	r3, [r3, #0]
   80ed6:	429a      	cmp	r2, r3
   80ed8:	d945      	bls.n	80f66 <menu+0xae>
			act_cursor_line--;
   80eda:	4b2f      	ldr	r3, [pc, #188]	; (80f98 <menu+0xe0>)
   80edc:	781b      	ldrb	r3, [r3, #0]
   80ede:	3b01      	subs	r3, #1
   80ee0:	b2da      	uxtb	r2, r3
   80ee2:	4b2d      	ldr	r3, [pc, #180]	; (80f98 <menu+0xe0>)
   80ee4:	701a      	strb	r2, [r3, #0]
			if (act_cursor_line_on_lcd == 1)
   80ee6:	4b2e      	ldr	r3, [pc, #184]	; (80fa0 <menu+0xe8>)
   80ee8:	781b      	ldrb	r3, [r3, #0]
   80eea:	2b01      	cmp	r3, #1
   80eec:	d10c      	bne.n	80f08 <menu+0x50>
				if (act_menu == MENU_MAIN)
   80eee:	4b2d      	ldr	r3, [pc, #180]	; (80fa4 <menu+0xec>)
   80ef0:	781b      	ldrb	r3, [r3, #0]
   80ef2:	2b00      	cmp	r3, #0
   80ef4:	d137      	bne.n	80f66 <menu+0xae>
					menu_main_scroll--;
   80ef6:	4b2c      	ldr	r3, [pc, #176]	; (80fa8 <menu+0xf0>)
   80ef8:	781b      	ldrb	r3, [r3, #0]
   80efa:	3b01      	subs	r3, #1
   80efc:	b2da      	uxtb	r2, r3
   80efe:	4b2a      	ldr	r3, [pc, #168]	; (80fa8 <menu+0xf0>)
   80f00:	701a      	strb	r2, [r3, #0]
					print_menu_main();
   80f02:	4b2a      	ldr	r3, [pc, #168]	; (80fac <menu+0xf4>)
   80f04:	4798      	blx	r3
		break;
   80f06:	e02e      	b.n	80f66 <menu+0xae>
				act_cursor_line_on_lcd--;
   80f08:	4b25      	ldr	r3, [pc, #148]	; (80fa0 <menu+0xe8>)
   80f0a:	781b      	ldrb	r3, [r3, #0]
   80f0c:	3b01      	subs	r3, #1
   80f0e:	b2da      	uxtb	r2, r3
   80f10:	4b23      	ldr	r3, [pc, #140]	; (80fa0 <menu+0xe8>)
   80f12:	701a      	strb	r2, [r3, #0]
				print_cursor();
   80f14:	4b26      	ldr	r3, [pc, #152]	; (80fb0 <menu+0xf8>)
   80f16:	4798      	blx	r3
		break;
   80f18:	e025      	b.n	80f66 <menu+0xae>
		if (act_cursor_line < max_cursor_line)
   80f1a:	4b1f      	ldr	r3, [pc, #124]	; (80f98 <menu+0xe0>)
   80f1c:	781a      	ldrb	r2, [r3, #0]
   80f1e:	4b25      	ldr	r3, [pc, #148]	; (80fb4 <menu+0xfc>)
   80f20:	781b      	ldrb	r3, [r3, #0]
   80f22:	429a      	cmp	r2, r3
   80f24:	d221      	bcs.n	80f6a <menu+0xb2>
			act_cursor_line++;
   80f26:	4b1c      	ldr	r3, [pc, #112]	; (80f98 <menu+0xe0>)
   80f28:	781b      	ldrb	r3, [r3, #0]
   80f2a:	3301      	adds	r3, #1
   80f2c:	b2da      	uxtb	r2, r3
   80f2e:	4b1a      	ldr	r3, [pc, #104]	; (80f98 <menu+0xe0>)
   80f30:	701a      	strb	r2, [r3, #0]
			if (act_cursor_line_on_lcd == 4)
   80f32:	4b1b      	ldr	r3, [pc, #108]	; (80fa0 <menu+0xe8>)
   80f34:	781b      	ldrb	r3, [r3, #0]
   80f36:	2b04      	cmp	r3, #4
   80f38:	d10c      	bne.n	80f54 <menu+0x9c>
				if (act_menu == MENU_MAIN)
   80f3a:	4b1a      	ldr	r3, [pc, #104]	; (80fa4 <menu+0xec>)
   80f3c:	781b      	ldrb	r3, [r3, #0]
   80f3e:	2b00      	cmp	r3, #0
   80f40:	d113      	bne.n	80f6a <menu+0xb2>
					menu_main_scroll++;
   80f42:	4b19      	ldr	r3, [pc, #100]	; (80fa8 <menu+0xf0>)
   80f44:	781b      	ldrb	r3, [r3, #0]
   80f46:	3301      	adds	r3, #1
   80f48:	b2da      	uxtb	r2, r3
   80f4a:	4b17      	ldr	r3, [pc, #92]	; (80fa8 <menu+0xf0>)
   80f4c:	701a      	strb	r2, [r3, #0]
					print_menu_main();
   80f4e:	4b17      	ldr	r3, [pc, #92]	; (80fac <menu+0xf4>)
   80f50:	4798      	blx	r3
		break;
   80f52:	e00a      	b.n	80f6a <menu+0xb2>
				act_cursor_line_on_lcd++;
   80f54:	4b12      	ldr	r3, [pc, #72]	; (80fa0 <menu+0xe8>)
   80f56:	781b      	ldrb	r3, [r3, #0]
   80f58:	3301      	adds	r3, #1
   80f5a:	b2da      	uxtb	r2, r3
   80f5c:	4b10      	ldr	r3, [pc, #64]	; (80fa0 <menu+0xe8>)
   80f5e:	701a      	strb	r2, [r3, #0]
				print_cursor();
   80f60:	4b13      	ldr	r3, [pc, #76]	; (80fb0 <menu+0xf8>)
   80f62:	4798      	blx	r3
		break;
   80f64:	e001      	b.n	80f6a <menu+0xb2>
		break;
   80f66:	bf00      	nop
   80f68:	e000      	b.n	80f6c <menu+0xb4>
		break;
   80f6a:	bf00      	nop
	}
	
	switch (act_menu)
   80f6c:	4b0d      	ldr	r3, [pc, #52]	; (80fa4 <menu+0xec>)
   80f6e:	781b      	ldrb	r3, [r3, #0]
   80f70:	2b00      	cmp	r3, #0
   80f72:	d002      	beq.n	80f7a <menu+0xc2>
   80f74:	2b01      	cmp	r3, #1
   80f76:	d005      	beq.n	80f84 <menu+0xcc>
		break;
		case MENU_SETTINGS:
		menu_settings(event1);
		break;
		default:
		break;
   80f78:	e009      	b.n	80f8e <menu+0xd6>
		menu_main(event1);
   80f7a:	79fb      	ldrb	r3, [r7, #7]
   80f7c:	4618      	mov	r0, r3
   80f7e:	4b0e      	ldr	r3, [pc, #56]	; (80fb8 <menu+0x100>)
   80f80:	4798      	blx	r3
		break;
   80f82:	e004      	b.n	80f8e <menu+0xd6>
		menu_settings(event1);
   80f84:	79fb      	ldrb	r3, [r7, #7]
   80f86:	4618      	mov	r0, r3
   80f88:	4b0c      	ldr	r3, [pc, #48]	; (80fbc <menu+0x104>)
   80f8a:	4798      	blx	r3
		break;
   80f8c:	bf00      	nop
	}
}
   80f8e:	bf00      	nop
   80f90:	3708      	adds	r7, #8
   80f92:	46bd      	mov	sp, r7
   80f94:	bd80      	pop	{r7, pc}
   80f96:	bf00      	nop
   80f98:	20070190 	.word	0x20070190
   80f9c:	20070192 	.word	0x20070192
   80fa0:	2007018e 	.word	0x2007018e
   80fa4:	20070b8c 	.word	0x20070b8c
   80fa8:	20070b8d 	.word	0x20070b8d
   80fac:	0008110d 	.word	0x0008110d
   80fb0:	000813a5 	.word	0x000813a5
   80fb4:	20070193 	.word	0x20070193
   80fb8:	00080fc1 	.word	0x00080fc1
   80fbc:	000810f9 	.word	0x000810f9

00080fc0 <menu_main>:

void menu_main(event_t event1)
{
   80fc0:	b580      	push	{r7, lr}
   80fc2:	b082      	sub	sp, #8
   80fc4:	af00      	add	r7, sp, #0
   80fc6:	4603      	mov	r3, r0
   80fc8:	71fb      	strb	r3, [r7, #7]
	switch (event1)
   80fca:	79fb      	ldrb	r3, [r7, #7]
   80fcc:	2b07      	cmp	r3, #7
   80fce:	d004      	beq.n	80fda <menu_main+0x1a>
   80fd0:	2b0a      	cmp	r3, #10
   80fd2:	d066      	beq.n	810a2 <menu_main+0xe2>
   80fd4:	2b04      	cmp	r3, #4
   80fd6:	d052      	beq.n	8107e <menu_main+0xbe>
			}
			print_menu = 1;
		}
		break;
		default:
		break;
   80fd8:	e078      	b.n	810cc <menu_main+0x10c>
		switch (menu_main_column)
   80fda:	4b43      	ldr	r3, [pc, #268]	; (810e8 <menu_main+0x128>)
   80fdc:	781b      	ldrb	r3, [r3, #0]
   80fde:	2b01      	cmp	r3, #1
   80fe0:	d01c      	beq.n	8101c <menu_main+0x5c>
   80fe2:	2b02      	cmp	r3, #2
   80fe4:	d032      	beq.n	8104c <menu_main+0x8c>
   80fe6:	2b00      	cmp	r3, #0
   80fe8:	d000      	beq.n	80fec <menu_main+0x2c>
		break;
   80fea:	e06f      	b.n	810cc <menu_main+0x10c>
			switch (act_cursor_line)
   80fec:	4b3f      	ldr	r3, [pc, #252]	; (810ec <menu_main+0x12c>)
   80fee:	781b      	ldrb	r3, [r3, #0]
   80ff0:	3b02      	subs	r3, #2
   80ff2:	2b06      	cmp	r3, #6
   80ff4:	d810      	bhi.n	81018 <menu_main+0x58>
   80ff6:	a201      	add	r2, pc, #4	; (adr r2, 80ffc <menu_main+0x3c>)
   80ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80ffc:	00081019 	.word	0x00081019
   81000:	00081019 	.word	0x00081019
   81004:	00081019 	.word	0x00081019
   81008:	00081019 	.word	0x00081019
   8100c:	00081019 	.word	0x00081019
   81010:	00081019 	.word	0x00081019
   81014:	00081019 	.word	0x00081019
				break;
   81018:	bf00      	nop
			break;
   8101a:	e02f      	b.n	8107c <menu_main+0xbc>
			switch (act_cursor_line)
   8101c:	4b33      	ldr	r3, [pc, #204]	; (810ec <menu_main+0x12c>)
   8101e:	781b      	ldrb	r3, [r3, #0]
   81020:	3b02      	subs	r3, #2
   81022:	2b06      	cmp	r3, #6
   81024:	d810      	bhi.n	81048 <menu_main+0x88>
   81026:	a201      	add	r2, pc, #4	; (adr r2, 8102c <menu_main+0x6c>)
   81028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8102c:	00081049 	.word	0x00081049
   81030:	00081049 	.word	0x00081049
   81034:	00081049 	.word	0x00081049
   81038:	00081049 	.word	0x00081049
   8103c:	00081049 	.word	0x00081049
   81040:	00081049 	.word	0x00081049
   81044:	00081049 	.word	0x00081049
				break;
   81048:	bf00      	nop
			break;
   8104a:	e017      	b.n	8107c <menu_main+0xbc>
			switch (act_cursor_line)
   8104c:	4b27      	ldr	r3, [pc, #156]	; (810ec <menu_main+0x12c>)
   8104e:	781b      	ldrb	r3, [r3, #0]
   81050:	3b02      	subs	r3, #2
   81052:	2b06      	cmp	r3, #6
   81054:	d810      	bhi.n	81078 <menu_main+0xb8>
   81056:	a201      	add	r2, pc, #4	; (adr r2, 8105c <menu_main+0x9c>)
   81058:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8105c:	00081079 	.word	0x00081079
   81060:	00081079 	.word	0x00081079
   81064:	00081079 	.word	0x00081079
   81068:	00081079 	.word	0x00081079
   8106c:	00081079 	.word	0x00081079
   81070:	00081079 	.word	0x00081079
   81074:	00081079 	.word	0x00081079
				break;
   81078:	bf00      	nop
			break;
   8107a:	bf00      	nop
		break;
   8107c:	e026      	b.n	810cc <menu_main+0x10c>
		if (act_cursor_line == 1)
   8107e:	4b1b      	ldr	r3, [pc, #108]	; (810ec <menu_main+0x12c>)
   81080:	781b      	ldrb	r3, [r3, #0]
   81082:	2b01      	cmp	r3, #1
   81084:	d11f      	bne.n	810c6 <menu_main+0x106>
			if (menu_main_column >= 1)
   81086:	4b18      	ldr	r3, [pc, #96]	; (810e8 <menu_main+0x128>)
   81088:	781b      	ldrb	r3, [r3, #0]
   8108a:	2b00      	cmp	r3, #0
   8108c:	d005      	beq.n	8109a <menu_main+0xda>
				menu_main_column--;
   8108e:	4b16      	ldr	r3, [pc, #88]	; (810e8 <menu_main+0x128>)
   81090:	781b      	ldrb	r3, [r3, #0]
   81092:	3b01      	subs	r3, #1
   81094:	b2da      	uxtb	r2, r3
   81096:	4b14      	ldr	r3, [pc, #80]	; (810e8 <menu_main+0x128>)
   81098:	701a      	strb	r2, [r3, #0]
			print_menu = 1;
   8109a:	4b15      	ldr	r3, [pc, #84]	; (810f0 <menu_main+0x130>)
   8109c:	2201      	movs	r2, #1
   8109e:	701a      	strb	r2, [r3, #0]
		break;
   810a0:	e011      	b.n	810c6 <menu_main+0x106>
		if (act_cursor_line == 1)
   810a2:	4b12      	ldr	r3, [pc, #72]	; (810ec <menu_main+0x12c>)
   810a4:	781b      	ldrb	r3, [r3, #0]
   810a6:	2b01      	cmp	r3, #1
   810a8:	d10f      	bne.n	810ca <menu_main+0x10a>
			if (menu_main_column <= 1)
   810aa:	4b0f      	ldr	r3, [pc, #60]	; (810e8 <menu_main+0x128>)
   810ac:	781b      	ldrb	r3, [r3, #0]
   810ae:	2b01      	cmp	r3, #1
   810b0:	d805      	bhi.n	810be <menu_main+0xfe>
				menu_main_column++;
   810b2:	4b0d      	ldr	r3, [pc, #52]	; (810e8 <menu_main+0x128>)
   810b4:	781b      	ldrb	r3, [r3, #0]
   810b6:	3301      	adds	r3, #1
   810b8:	b2da      	uxtb	r2, r3
   810ba:	4b0b      	ldr	r3, [pc, #44]	; (810e8 <menu_main+0x128>)
   810bc:	701a      	strb	r2, [r3, #0]
			print_menu = 1;
   810be:	4b0c      	ldr	r3, [pc, #48]	; (810f0 <menu_main+0x130>)
   810c0:	2201      	movs	r2, #1
   810c2:	701a      	strb	r2, [r3, #0]
		break;
   810c4:	e001      	b.n	810ca <menu_main+0x10a>
		break;
   810c6:	bf00      	nop
   810c8:	e000      	b.n	810cc <menu_main+0x10c>
		break;
   810ca:	bf00      	nop
	}
	
	if (print_menu)
   810cc:	4b08      	ldr	r3, [pc, #32]	; (810f0 <menu_main+0x130>)
   810ce:	781b      	ldrb	r3, [r3, #0]
   810d0:	2b00      	cmp	r3, #0
   810d2:	d004      	beq.n	810de <menu_main+0x11e>
	{
		print_menu = 0;
   810d4:	4b06      	ldr	r3, [pc, #24]	; (810f0 <menu_main+0x130>)
   810d6:	2200      	movs	r2, #0
   810d8:	701a      	strb	r2, [r3, #0]
		print_menu_main();
   810da:	4b06      	ldr	r3, [pc, #24]	; (810f4 <menu_main+0x134>)
   810dc:	4798      	blx	r3
	}
}
   810de:	bf00      	nop
   810e0:	3708      	adds	r7, #8
   810e2:	46bd      	mov	sp, r7
   810e4:	bd80      	pop	{r7, pc}
   810e6:	bf00      	nop
   810e8:	20070194 	.word	0x20070194
   810ec:	20070190 	.word	0x20070190
   810f0:	2007018c 	.word	0x2007018c
   810f4:	0008110d 	.word	0x0008110d

000810f8 <menu_settings>:

void menu_settings(event_t event1)
{
   810f8:	b480      	push	{r7}
   810fa:	b083      	sub	sp, #12
   810fc:	af00      	add	r7, sp, #0
   810fe:	4603      	mov	r3, r0
   81100:	71fb      	strb	r3, [r7, #7]
	
}
   81102:	bf00      	nop
   81104:	370c      	adds	r7, #12
   81106:	46bd      	mov	sp, r7
   81108:	bc80      	pop	{r7}
   8110a:	4770      	bx	lr

0008110c <print_menu_main>:

void print_menu_main(void)
{
   8110c:	b580      	push	{r7, lr}
   8110e:	af00      	add	r7, sp, #0
	lcd_clear();
   81110:	4b8a      	ldr	r3, [pc, #552]	; (8133c <print_menu_main+0x230>)
   81112:	4798      	blx	r3
	
	switch(menu_main_column)
   81114:	4b8a      	ldr	r3, [pc, #552]	; (81340 <print_menu_main+0x234>)
   81116:	781b      	ldrb	r3, [r3, #0]
   81118:	2b01      	cmp	r3, #1
   8111a:	d068      	beq.n	811ee <print_menu_main+0xe2>
   8111c:	2b02      	cmp	r3, #2
   8111e:	f000 80b7 	beq.w	81290 <print_menu_main+0x184>
   81122:	2b00      	cmp	r3, #0
   81124:	f040 8105 	bne.w	81332 <print_menu_main+0x226>
	{
		case 0:
		print_s(1 - menu_main_scroll, 3, "Settings  ");
   81128:	4b86      	ldr	r3, [pc, #536]	; (81344 <print_menu_main+0x238>)
   8112a:	781b      	ldrb	r3, [r3, #0]
   8112c:	f1c3 0301 	rsb	r3, r3, #1
   81130:	b2db      	uxtb	r3, r3
   81132:	4a85      	ldr	r2, [pc, #532]	; (81348 <print_menu_main+0x23c>)
   81134:	2103      	movs	r1, #3
   81136:	4618      	mov	r0, r3
   81138:	4b84      	ldr	r3, [pc, #528]	; (8134c <print_menu_main+0x240>)
   8113a:	4798      	blx	r3
		sprintf(sprintf_cache, "Robot ID: %1d", rbt_id);
   8113c:	4b84      	ldr	r3, [pc, #528]	; (81350 <print_menu_main+0x244>)
   8113e:	f993 3000 	ldrsb.w	r3, [r3]
   81142:	461a      	mov	r2, r3
   81144:	4983      	ldr	r1, [pc, #524]	; (81354 <print_menu_main+0x248>)
   81146:	4884      	ldr	r0, [pc, #528]	; (81358 <print_menu_main+0x24c>)
   81148:	4b84      	ldr	r3, [pc, #528]	; (8135c <print_menu_main+0x250>)
   8114a:	4798      	blx	r3
		print_s(2 - menu_main_scroll, 1, sprintf_cache);
   8114c:	4b7d      	ldr	r3, [pc, #500]	; (81344 <print_menu_main+0x238>)
   8114e:	781b      	ldrb	r3, [r3, #0]
   81150:	f1c3 0302 	rsb	r3, r3, #2
   81154:	b2db      	uxtb	r3, r3
   81156:	4a80      	ldr	r2, [pc, #512]	; (81358 <print_menu_main+0x24c>)
   81158:	2101      	movs	r1, #1
   8115a:	4618      	mov	r0, r3
   8115c:	4b7b      	ldr	r3, [pc, #492]	; (8134c <print_menu_main+0x240>)
   8115e:	4798      	blx	r3
		sprintf(sprintf_cache, "Speed: %2d", 15);	//speed_preset
   81160:	220f      	movs	r2, #15
   81162:	497f      	ldr	r1, [pc, #508]	; (81360 <print_menu_main+0x254>)
   81164:	487c      	ldr	r0, [pc, #496]	; (81358 <print_menu_main+0x24c>)
   81166:	4b7d      	ldr	r3, [pc, #500]	; (8135c <print_menu_main+0x250>)
   81168:	4798      	blx	r3
		print_s(3 - menu_main_scroll, 1, sprintf_cache);
   8116a:	4b76      	ldr	r3, [pc, #472]	; (81344 <print_menu_main+0x238>)
   8116c:	781b      	ldrb	r3, [r3, #0]
   8116e:	f1c3 0303 	rsb	r3, r3, #3
   81172:	b2db      	uxtb	r3, r3
   81174:	4a78      	ldr	r2, [pc, #480]	; (81358 <print_menu_main+0x24c>)
   81176:	2101      	movs	r1, #1
   81178:	4618      	mov	r0, r3
   8117a:	4b74      	ldr	r3, [pc, #464]	; (8134c <print_menu_main+0x240>)
   8117c:	4798      	blx	r3
		sprintf(sprintf_cache, "WIFI: %1d", 1);	//rpi_tx.info.wifi
   8117e:	2201      	movs	r2, #1
   81180:	4978      	ldr	r1, [pc, #480]	; (81364 <print_menu_main+0x258>)
   81182:	4875      	ldr	r0, [pc, #468]	; (81358 <print_menu_main+0x24c>)
   81184:	4b75      	ldr	r3, [pc, #468]	; (8135c <print_menu_main+0x250>)
   81186:	4798      	blx	r3
		print_s(4 - menu_main_scroll, 1, sprintf_cache);
   81188:	4b6e      	ldr	r3, [pc, #440]	; (81344 <print_menu_main+0x238>)
   8118a:	781b      	ldrb	r3, [r3, #0]
   8118c:	f1c3 0304 	rsb	r3, r3, #4
   81190:	b2db      	uxtb	r3, r3
   81192:	4a71      	ldr	r2, [pc, #452]	; (81358 <print_menu_main+0x24c>)
   81194:	2101      	movs	r1, #1
   81196:	4618      	mov	r0, r3
   81198:	4b6c      	ldr	r3, [pc, #432]	; (8134c <print_menu_main+0x240>)
   8119a:	4798      	blx	r3
		print_s(5 - menu_main_scroll, 1, "Calibrate");
   8119c:	4b69      	ldr	r3, [pc, #420]	; (81344 <print_menu_main+0x238>)
   8119e:	781b      	ldrb	r3, [r3, #0]
   811a0:	f1c3 0305 	rsb	r3, r3, #5
   811a4:	b2db      	uxtb	r3, r3
   811a6:	4a70      	ldr	r2, [pc, #448]	; (81368 <print_menu_main+0x25c>)
   811a8:	2101      	movs	r1, #1
   811aa:	4618      	mov	r0, r3
   811ac:	4b67      	ldr	r3, [pc, #412]	; (8134c <print_menu_main+0x240>)
   811ae:	4798      	blx	r3
		print_s(6 - menu_main_scroll, 1, "Set field size ref");
   811b0:	4b64      	ldr	r3, [pc, #400]	; (81344 <print_menu_main+0x238>)
   811b2:	781b      	ldrb	r3, [r3, #0]
   811b4:	f1c3 0306 	rsb	r3, r3, #6
   811b8:	b2db      	uxtb	r3, r3
   811ba:	4a6c      	ldr	r2, [pc, #432]	; (8136c <print_menu_main+0x260>)
   811bc:	2101      	movs	r1, #1
   811be:	4618      	mov	r0, r3
   811c0:	4b62      	ldr	r3, [pc, #392]	; (8134c <print_menu_main+0x240>)
   811c2:	4798      	blx	r3
		print_s(7 - menu_main_scroll, 1, "");
   811c4:	4b5f      	ldr	r3, [pc, #380]	; (81344 <print_menu_main+0x238>)
   811c6:	781b      	ldrb	r3, [r3, #0]
   811c8:	f1c3 0307 	rsb	r3, r3, #7
   811cc:	b2db      	uxtb	r3, r3
   811ce:	4a68      	ldr	r2, [pc, #416]	; (81370 <print_menu_main+0x264>)
   811d0:	2101      	movs	r1, #1
   811d2:	4618      	mov	r0, r3
   811d4:	4b5d      	ldr	r3, [pc, #372]	; (8134c <print_menu_main+0x240>)
   811d6:	4798      	blx	r3
		print_s(8 - menu_main_scroll, 1, "");
   811d8:	4b5a      	ldr	r3, [pc, #360]	; (81344 <print_menu_main+0x238>)
   811da:	781b      	ldrb	r3, [r3, #0]
   811dc:	f1c3 0308 	rsb	r3, r3, #8
   811e0:	b2db      	uxtb	r3, r3
   811e2:	4a63      	ldr	r2, [pc, #396]	; (81370 <print_menu_main+0x264>)
   811e4:	2101      	movs	r1, #1
   811e6:	4618      	mov	r0, r3
   811e8:	4b58      	ldr	r3, [pc, #352]	; (8134c <print_menu_main+0x240>)
   811ea:	4798      	blx	r3
		break;
   811ec:	e0a1      	b.n	81332 <print_menu_main+0x226>
		case 1:
		print_s(1 - menu_main_scroll, 3, "  Match  ");
   811ee:	4b55      	ldr	r3, [pc, #340]	; (81344 <print_menu_main+0x238>)
   811f0:	781b      	ldrb	r3, [r3, #0]
   811f2:	f1c3 0301 	rsb	r3, r3, #1
   811f6:	b2db      	uxtb	r3, r3
   811f8:	4a5e      	ldr	r2, [pc, #376]	; (81374 <print_menu_main+0x268>)
   811fa:	2103      	movs	r1, #3
   811fc:	4618      	mov	r0, r3
   811fe:	4b53      	ldr	r3, [pc, #332]	; (8134c <print_menu_main+0x240>)
   81200:	4798      	blx	r3
		print_s(2 - menu_main_scroll, 1, "Start match");
   81202:	4b50      	ldr	r3, [pc, #320]	; (81344 <print_menu_main+0x238>)
   81204:	781b      	ldrb	r3, [r3, #0]
   81206:	f1c3 0302 	rsb	r3, r3, #2
   8120a:	b2db      	uxtb	r3, r3
   8120c:	4a5a      	ldr	r2, [pc, #360]	; (81378 <print_menu_main+0x26c>)
   8120e:	2101      	movs	r1, #1
   81210:	4618      	mov	r0, r3
   81212:	4b4e      	ldr	r3, [pc, #312]	; (8134c <print_menu_main+0x240>)
   81214:	4798      	blx	r3
		print_s(3 - menu_main_scroll, 1, "Sensor values");
   81216:	4b4b      	ldr	r3, [pc, #300]	; (81344 <print_menu_main+0x238>)
   81218:	781b      	ldrb	r3, [r3, #0]
   8121a:	f1c3 0303 	rsb	r3, r3, #3
   8121e:	b2db      	uxtb	r3, r3
   81220:	4a56      	ldr	r2, [pc, #344]	; (8137c <print_menu_main+0x270>)
   81222:	2101      	movs	r1, #1
   81224:	4618      	mov	r0, r3
   81226:	4b49      	ldr	r3, [pc, #292]	; (8134c <print_menu_main+0x240>)
   81228:	4798      	blx	r3
		print_s(4 - menu_main_scroll, 1, "Drive angle pid");
   8122a:	4b46      	ldr	r3, [pc, #280]	; (81344 <print_menu_main+0x238>)
   8122c:	781b      	ldrb	r3, [r3, #0]
   8122e:	f1c3 0304 	rsb	r3, r3, #4
   81232:	b2db      	uxtb	r3, r3
   81234:	4a52      	ldr	r2, [pc, #328]	; (81380 <print_menu_main+0x274>)
   81236:	2101      	movs	r1, #1
   81238:	4618      	mov	r0, r3
   8123a:	4b44      	ldr	r3, [pc, #272]	; (8134c <print_menu_main+0x240>)
   8123c:	4798      	blx	r3
		print_s(5 - menu_main_scroll, 1, "");
   8123e:	4b41      	ldr	r3, [pc, #260]	; (81344 <print_menu_main+0x238>)
   81240:	781b      	ldrb	r3, [r3, #0]
   81242:	f1c3 0305 	rsb	r3, r3, #5
   81246:	b2db      	uxtb	r3, r3
   81248:	4a49      	ldr	r2, [pc, #292]	; (81370 <print_menu_main+0x264>)
   8124a:	2101      	movs	r1, #1
   8124c:	4618      	mov	r0, r3
   8124e:	4b3f      	ldr	r3, [pc, #252]	; (8134c <print_menu_main+0x240>)
   81250:	4798      	blx	r3
		print_s(6 - menu_main_scroll, 1, "");
   81252:	4b3c      	ldr	r3, [pc, #240]	; (81344 <print_menu_main+0x238>)
   81254:	781b      	ldrb	r3, [r3, #0]
   81256:	f1c3 0306 	rsb	r3, r3, #6
   8125a:	b2db      	uxtb	r3, r3
   8125c:	4a44      	ldr	r2, [pc, #272]	; (81370 <print_menu_main+0x264>)
   8125e:	2101      	movs	r1, #1
   81260:	4618      	mov	r0, r3
   81262:	4b3a      	ldr	r3, [pc, #232]	; (8134c <print_menu_main+0x240>)
   81264:	4798      	blx	r3
		print_s(7 - menu_main_scroll, 1, "");
   81266:	4b37      	ldr	r3, [pc, #220]	; (81344 <print_menu_main+0x238>)
   81268:	781b      	ldrb	r3, [r3, #0]
   8126a:	f1c3 0307 	rsb	r3, r3, #7
   8126e:	b2db      	uxtb	r3, r3
   81270:	4a3f      	ldr	r2, [pc, #252]	; (81370 <print_menu_main+0x264>)
   81272:	2101      	movs	r1, #1
   81274:	4618      	mov	r0, r3
   81276:	4b35      	ldr	r3, [pc, #212]	; (8134c <print_menu_main+0x240>)
   81278:	4798      	blx	r3
		print_s(8 - menu_main_scroll, 1, "");
   8127a:	4b32      	ldr	r3, [pc, #200]	; (81344 <print_menu_main+0x238>)
   8127c:	781b      	ldrb	r3, [r3, #0]
   8127e:	f1c3 0308 	rsb	r3, r3, #8
   81282:	b2db      	uxtb	r3, r3
   81284:	4a3a      	ldr	r2, [pc, #232]	; (81370 <print_menu_main+0x264>)
   81286:	2101      	movs	r1, #1
   81288:	4618      	mov	r0, r3
   8128a:	4b30      	ldr	r3, [pc, #192]	; (8134c <print_menu_main+0x240>)
   8128c:	4798      	blx	r3
		break;
   8128e:	e050      	b.n	81332 <print_menu_main+0x226>
		case 2:
		print_s(1 - menu_main_scroll, 3, "  Tests");
   81290:	4b2c      	ldr	r3, [pc, #176]	; (81344 <print_menu_main+0x238>)
   81292:	781b      	ldrb	r3, [r3, #0]
   81294:	f1c3 0301 	rsb	r3, r3, #1
   81298:	b2db      	uxtb	r3, r3
   8129a:	4a3a      	ldr	r2, [pc, #232]	; (81384 <print_menu_main+0x278>)
   8129c:	2103      	movs	r1, #3
   8129e:	4618      	mov	r0, r3
   812a0:	4b2a      	ldr	r3, [pc, #168]	; (8134c <print_menu_main+0x240>)
   812a2:	4798      	blx	r3
		print_s(2 - menu_main_scroll, 1, "Turn to start");
   812a4:	4b27      	ldr	r3, [pc, #156]	; (81344 <print_menu_main+0x238>)
   812a6:	781b      	ldrb	r3, [r3, #0]
   812a8:	f1c3 0302 	rsb	r3, r3, #2
   812ac:	b2db      	uxtb	r3, r3
   812ae:	4a36      	ldr	r2, [pc, #216]	; (81388 <print_menu_main+0x27c>)
   812b0:	2101      	movs	r1, #1
   812b2:	4618      	mov	r0, r3
   812b4:	4b25      	ldr	r3, [pc, #148]	; (8134c <print_menu_main+0x240>)
   812b6:	4798      	blx	r3
		print_s(3 - menu_main_scroll, 1, "Move to middle");
   812b8:	4b22      	ldr	r3, [pc, #136]	; (81344 <print_menu_main+0x238>)
   812ba:	781b      	ldrb	r3, [r3, #0]
   812bc:	f1c3 0303 	rsb	r3, r3, #3
   812c0:	b2db      	uxtb	r3, r3
   812c2:	4a32      	ldr	r2, [pc, #200]	; (8138c <print_menu_main+0x280>)
   812c4:	2101      	movs	r1, #1
   812c6:	4618      	mov	r0, r3
   812c8:	4b20      	ldr	r3, [pc, #128]	; (8134c <print_menu_main+0x240>)
   812ca:	4798      	blx	r3
		print_s(4 - menu_main_scroll, 1, "Move to ball");
   812cc:	4b1d      	ldr	r3, [pc, #116]	; (81344 <print_menu_main+0x238>)
   812ce:	781b      	ldrb	r3, [r3, #0]
   812d0:	f1c3 0304 	rsb	r3, r3, #4
   812d4:	b2db      	uxtb	r3, r3
   812d6:	4a2e      	ldr	r2, [pc, #184]	; (81390 <print_menu_main+0x284>)
   812d8:	2101      	movs	r1, #1
   812da:	4618      	mov	r0, r3
   812dc:	4b1b      	ldr	r3, [pc, #108]	; (8134c <print_menu_main+0x240>)
   812de:	4798      	blx	r3
		print_s(5 - menu_main_scroll, 1, "RPI");
   812e0:	4b18      	ldr	r3, [pc, #96]	; (81344 <print_menu_main+0x238>)
   812e2:	781b      	ldrb	r3, [r3, #0]
   812e4:	f1c3 0305 	rsb	r3, r3, #5
   812e8:	b2db      	uxtb	r3, r3
   812ea:	4a2a      	ldr	r2, [pc, #168]	; (81394 <print_menu_main+0x288>)
   812ec:	2101      	movs	r1, #1
   812ee:	4618      	mov	r0, r3
   812f0:	4b16      	ldr	r3, [pc, #88]	; (8134c <print_menu_main+0x240>)
   812f2:	4798      	blx	r3
		print_s(6 - menu_main_scroll, 1, "Stop on line");
   812f4:	4b13      	ldr	r3, [pc, #76]	; (81344 <print_menu_main+0x238>)
   812f6:	781b      	ldrb	r3, [r3, #0]
   812f8:	f1c3 0306 	rsb	r3, r3, #6
   812fc:	b2db      	uxtb	r3, r3
   812fe:	4a26      	ldr	r2, [pc, #152]	; (81398 <print_menu_main+0x28c>)
   81300:	2101      	movs	r1, #1
   81302:	4618      	mov	r0, r3
   81304:	4b11      	ldr	r3, [pc, #68]	; (8134c <print_menu_main+0x240>)
   81306:	4798      	blx	r3
		print_s(7 - menu_main_scroll, 1, "Encoder test");
   81308:	4b0e      	ldr	r3, [pc, #56]	; (81344 <print_menu_main+0x238>)
   8130a:	781b      	ldrb	r3, [r3, #0]
   8130c:	f1c3 0307 	rsb	r3, r3, #7
   81310:	b2db      	uxtb	r3, r3
   81312:	4a22      	ldr	r2, [pc, #136]	; (8139c <print_menu_main+0x290>)
   81314:	2101      	movs	r1, #1
   81316:	4618      	mov	r0, r3
   81318:	4b0c      	ldr	r3, [pc, #48]	; (8134c <print_menu_main+0x240>)
   8131a:	4798      	blx	r3
		print_s(8 - menu_main_scroll, 1, "");
   8131c:	4b09      	ldr	r3, [pc, #36]	; (81344 <print_menu_main+0x238>)
   8131e:	781b      	ldrb	r3, [r3, #0]
   81320:	f1c3 0308 	rsb	r3, r3, #8
   81324:	b2db      	uxtb	r3, r3
   81326:	4a12      	ldr	r2, [pc, #72]	; (81370 <print_menu_main+0x264>)
   81328:	2101      	movs	r1, #1
   8132a:	4618      	mov	r0, r3
   8132c:	4b07      	ldr	r3, [pc, #28]	; (8134c <print_menu_main+0x240>)
   8132e:	4798      	blx	r3
		break;
   81330:	bf00      	nop
	}
	
	print_cursor();
   81332:	4b1b      	ldr	r3, [pc, #108]	; (813a0 <print_menu_main+0x294>)
   81334:	4798      	blx	r3
}
   81336:	bf00      	nop
   81338:	bd80      	pop	{r7, pc}
   8133a:	bf00      	nop
   8133c:	00080c15 	.word	0x00080c15
   81340:	20070194 	.word	0x20070194
   81344:	20070b8d 	.word	0x20070b8d
   81348:	000874d8 	.word	0x000874d8
   8134c:	00080c35 	.word	0x00080c35
   81350:	2007018d 	.word	0x2007018d
   81354:	000874e4 	.word	0x000874e4
   81358:	20070bf8 	.word	0x20070bf8
   8135c:	00082d15 	.word	0x00082d15
   81360:	000874f4 	.word	0x000874f4
   81364:	00087500 	.word	0x00087500
   81368:	0008750c 	.word	0x0008750c
   8136c:	00087518 	.word	0x00087518
   81370:	0008752c 	.word	0x0008752c
   81374:	00087530 	.word	0x00087530
   81378:	0008753c 	.word	0x0008753c
   8137c:	00087548 	.word	0x00087548
   81380:	00087558 	.word	0x00087558
   81384:	00087568 	.word	0x00087568
   81388:	00087570 	.word	0x00087570
   8138c:	00087580 	.word	0x00087580
   81390:	00087590 	.word	0x00087590
   81394:	000875a0 	.word	0x000875a0
   81398:	000875a4 	.word	0x000875a4
   8139c:	000875b4 	.word	0x000875b4
   813a0:	000813a5 	.word	0x000813a5

000813a4 <print_cursor>:

void print_cursor(void)
{
   813a4:	b580      	push	{r7, lr}
   813a6:	af00      	add	r7, sp, #0
	if (act_menu == MENU_MAIN && act_cursor_line == 1)
   813a8:	4b39      	ldr	r3, [pc, #228]	; (81490 <print_cursor+0xec>)
   813aa:	781b      	ldrb	r3, [r3, #0]
   813ac:	2b00      	cmp	r3, #0
   813ae:	d133      	bne.n	81418 <print_cursor+0x74>
   813b0:	4b38      	ldr	r3, [pc, #224]	; (81494 <print_cursor+0xf0>)
   813b2:	781b      	ldrb	r3, [r3, #0]
   813b4:	2b01      	cmp	r3, #1
   813b6:	d12f      	bne.n	81418 <print_cursor+0x74>
	{
		switch (menu_main_column)
   813b8:	4b37      	ldr	r3, [pc, #220]	; (81498 <print_cursor+0xf4>)
   813ba:	781b      	ldrb	r3, [r3, #0]
   813bc:	2b01      	cmp	r3, #1
   813be:	d00f      	beq.n	813e0 <print_cursor+0x3c>
   813c0:	2b02      	cmp	r3, #2
   813c2:	d01d      	beq.n	81400 <print_cursor+0x5c>
   813c4:	2b00      	cmp	r3, #0
   813c6:	d000      	beq.n	813ca <print_cursor+0x26>
			case 2:
			print_s(1, 3, "<");
			print_s(2, 0, " ");
			break;
			default:
			break;
   813c8:	e025      	b.n	81416 <print_cursor+0x72>
			print_s(1, 12, ">");
   813ca:	4a34      	ldr	r2, [pc, #208]	; (8149c <print_cursor+0xf8>)
   813cc:	210c      	movs	r1, #12
   813ce:	2001      	movs	r0, #1
   813d0:	4b33      	ldr	r3, [pc, #204]	; (814a0 <print_cursor+0xfc>)
   813d2:	4798      	blx	r3
			print_s(2, 0, " ");
   813d4:	4a33      	ldr	r2, [pc, #204]	; (814a4 <print_cursor+0x100>)
   813d6:	2100      	movs	r1, #0
   813d8:	2002      	movs	r0, #2
   813da:	4b31      	ldr	r3, [pc, #196]	; (814a0 <print_cursor+0xfc>)
   813dc:	4798      	blx	r3
			break;
   813de:	e01a      	b.n	81416 <print_cursor+0x72>
			print_s(1, 3, "<");
   813e0:	4a31      	ldr	r2, [pc, #196]	; (814a8 <print_cursor+0x104>)
   813e2:	2103      	movs	r1, #3
   813e4:	2001      	movs	r0, #1
   813e6:	4b2e      	ldr	r3, [pc, #184]	; (814a0 <print_cursor+0xfc>)
   813e8:	4798      	blx	r3
			print_s(1, 11, ">");
   813ea:	4a2c      	ldr	r2, [pc, #176]	; (8149c <print_cursor+0xf8>)
   813ec:	210b      	movs	r1, #11
   813ee:	2001      	movs	r0, #1
   813f0:	4b2b      	ldr	r3, [pc, #172]	; (814a0 <print_cursor+0xfc>)
   813f2:	4798      	blx	r3
			print_s(2, 0, " ");
   813f4:	4a2b      	ldr	r2, [pc, #172]	; (814a4 <print_cursor+0x100>)
   813f6:	2100      	movs	r1, #0
   813f8:	2002      	movs	r0, #2
   813fa:	4b29      	ldr	r3, [pc, #164]	; (814a0 <print_cursor+0xfc>)
   813fc:	4798      	blx	r3
			break;
   813fe:	e00a      	b.n	81416 <print_cursor+0x72>
			print_s(1, 3, "<");
   81400:	4a29      	ldr	r2, [pc, #164]	; (814a8 <print_cursor+0x104>)
   81402:	2103      	movs	r1, #3
   81404:	2001      	movs	r0, #1
   81406:	4b26      	ldr	r3, [pc, #152]	; (814a0 <print_cursor+0xfc>)
   81408:	4798      	blx	r3
			print_s(2, 0, " ");
   8140a:	4a26      	ldr	r2, [pc, #152]	; (814a4 <print_cursor+0x100>)
   8140c:	2100      	movs	r1, #0
   8140e:	2002      	movs	r0, #2
   81410:	4b23      	ldr	r3, [pc, #140]	; (814a0 <print_cursor+0xfc>)
   81412:	4798      	blx	r3
			break;
   81414:	bf00      	nop
		}
	}
   81416:	e031      	b.n	8147c <print_cursor+0xd8>
	else
	{
		if (prev_cursor_line == 1)
   81418:	4b24      	ldr	r3, [pc, #144]	; (814ac <print_cursor+0x108>)
   8141a:	781b      	ldrb	r3, [r3, #0]
   8141c:	2b01      	cmp	r3, #1
   8141e:	d11f      	bne.n	81460 <print_cursor+0xbc>
		{
			switch (menu_main_column)
   81420:	4b1d      	ldr	r3, [pc, #116]	; (81498 <print_cursor+0xf4>)
   81422:	781b      	ldrb	r3, [r3, #0]
   81424:	2b01      	cmp	r3, #1
   81426:	d00a      	beq.n	8143e <print_cursor+0x9a>
   81428:	2b02      	cmp	r3, #2
   8142a:	d013      	beq.n	81454 <print_cursor+0xb0>
   8142c:	2b00      	cmp	r3, #0
   8142e:	d000      	beq.n	81432 <print_cursor+0x8e>
				break;
				case 2:
				print_s(1, 3, " ");
				break;
				default:
				break;
   81430:	e016      	b.n	81460 <print_cursor+0xbc>
				print_s(1, 12, " ");
   81432:	4a1c      	ldr	r2, [pc, #112]	; (814a4 <print_cursor+0x100>)
   81434:	210c      	movs	r1, #12
   81436:	2001      	movs	r0, #1
   81438:	4b19      	ldr	r3, [pc, #100]	; (814a0 <print_cursor+0xfc>)
   8143a:	4798      	blx	r3
				break;
   8143c:	e010      	b.n	81460 <print_cursor+0xbc>
				print_s(1, 3, " ");
   8143e:	4a19      	ldr	r2, [pc, #100]	; (814a4 <print_cursor+0x100>)
   81440:	2103      	movs	r1, #3
   81442:	2001      	movs	r0, #1
   81444:	4b16      	ldr	r3, [pc, #88]	; (814a0 <print_cursor+0xfc>)
   81446:	4798      	blx	r3
				print_s(1, 11, " ");
   81448:	4a16      	ldr	r2, [pc, #88]	; (814a4 <print_cursor+0x100>)
   8144a:	210b      	movs	r1, #11
   8144c:	2001      	movs	r0, #1
   8144e:	4b14      	ldr	r3, [pc, #80]	; (814a0 <print_cursor+0xfc>)
   81450:	4798      	blx	r3
				break;
   81452:	e005      	b.n	81460 <print_cursor+0xbc>
				print_s(1, 3, " ");
   81454:	4a13      	ldr	r2, [pc, #76]	; (814a4 <print_cursor+0x100>)
   81456:	2103      	movs	r1, #3
   81458:	2001      	movs	r0, #1
   8145a:	4b11      	ldr	r3, [pc, #68]	; (814a0 <print_cursor+0xfc>)
   8145c:	4798      	blx	r3
				break;
   8145e:	bf00      	nop
			}
		}
		
		print_s(prev_cursor_line_on_lcd, 0, " ");
   81460:	4b13      	ldr	r3, [pc, #76]	; (814b0 <print_cursor+0x10c>)
   81462:	781b      	ldrb	r3, [r3, #0]
   81464:	4a0f      	ldr	r2, [pc, #60]	; (814a4 <print_cursor+0x100>)
   81466:	2100      	movs	r1, #0
   81468:	4618      	mov	r0, r3
   8146a:	4b0d      	ldr	r3, [pc, #52]	; (814a0 <print_cursor+0xfc>)
   8146c:	4798      	blx	r3
		print_s(act_cursor_line_on_lcd, 0, ">");
   8146e:	4b11      	ldr	r3, [pc, #68]	; (814b4 <print_cursor+0x110>)
   81470:	781b      	ldrb	r3, [r3, #0]
   81472:	4a0a      	ldr	r2, [pc, #40]	; (8149c <print_cursor+0xf8>)
   81474:	2100      	movs	r1, #0
   81476:	4618      	mov	r0, r3
   81478:	4b09      	ldr	r3, [pc, #36]	; (814a0 <print_cursor+0xfc>)
   8147a:	4798      	blx	r3
	}
	
	prev_cursor_line = act_cursor_line;
   8147c:	4b05      	ldr	r3, [pc, #20]	; (81494 <print_cursor+0xf0>)
   8147e:	781a      	ldrb	r2, [r3, #0]
   81480:	4b0a      	ldr	r3, [pc, #40]	; (814ac <print_cursor+0x108>)
   81482:	701a      	strb	r2, [r3, #0]
	prev_cursor_line_on_lcd = act_cursor_line_on_lcd;
   81484:	4b0b      	ldr	r3, [pc, #44]	; (814b4 <print_cursor+0x110>)
   81486:	781a      	ldrb	r2, [r3, #0]
   81488:	4b09      	ldr	r3, [pc, #36]	; (814b0 <print_cursor+0x10c>)
   8148a:	701a      	strb	r2, [r3, #0]
}
   8148c:	bf00      	nop
   8148e:	bd80      	pop	{r7, pc}
   81490:	20070b8c 	.word	0x20070b8c
   81494:	20070190 	.word	0x20070190
   81498:	20070194 	.word	0x20070194
   8149c:	000875c4 	.word	0x000875c4
   814a0:	00080c35 	.word	0x00080c35
   814a4:	000875c8 	.word	0x000875c8
   814a8:	000875cc 	.word	0x000875cc
   814ac:	20070191 	.word	0x20070191
   814b0:	2007018f 	.word	0x2007018f
   814b4:	2007018e 	.word	0x2007018e

000814b8 <button_events>:

event_t button_events(void)
{
   814b8:	b580      	push	{r7, lr}
   814ba:	b082      	sub	sp, #8
   814bc:	af00      	add	r7, sp, #0
	event_t nextEvent = EVENT_NO_EVENT;
   814be:	2300      	movs	r3, #0
   814c0:	71fb      	strb	r3, [r7, #7]

	if (getTicks() >= (ticks_button_update + 30))
   814c2:	4b88      	ldr	r3, [pc, #544]	; (816e4 <button_events+0x22c>)
   814c4:	4798      	blx	r3
   814c6:	4602      	mov	r2, r0
   814c8:	4b87      	ldr	r3, [pc, #540]	; (816e8 <button_events+0x230>)
   814ca:	681b      	ldr	r3, [r3, #0]
   814cc:	331e      	adds	r3, #30
   814ce:	429a      	cmp	r2, r3
   814d0:	f0c0 814a 	bcc.w	81768 <button_events+0x2b0>
	{
		ticks_button_update = getTicks();
   814d4:	4b83      	ldr	r3, [pc, #524]	; (816e4 <button_events+0x22c>)
   814d6:	4798      	blx	r3
   814d8:	4602      	mov	r2, r0
   814da:	4b83      	ldr	r3, [pc, #524]	; (816e8 <button_events+0x230>)
   814dc:	601a      	str	r2, [r3, #0]
		
		pb_up_act = ioport_get_pin_level(PB_UP);
   814de:	2060      	movs	r0, #96	; 0x60
   814e0:	4b82      	ldr	r3, [pc, #520]	; (816ec <button_events+0x234>)
   814e2:	4798      	blx	r3
   814e4:	4603      	mov	r3, r0
   814e6:	461a      	mov	r2, r3
   814e8:	4b81      	ldr	r3, [pc, #516]	; (816f0 <button_events+0x238>)
   814ea:	701a      	strb	r2, [r3, #0]
		pb_left_act = ioport_get_pin_level(PB_LEFT);
   814ec:	2061      	movs	r0, #97	; 0x61
   814ee:	4b7f      	ldr	r3, [pc, #508]	; (816ec <button_events+0x234>)
   814f0:	4798      	blx	r3
   814f2:	4603      	mov	r3, r0
   814f4:	461a      	mov	r2, r3
   814f6:	4b7f      	ldr	r3, [pc, #508]	; (816f4 <button_events+0x23c>)
   814f8:	701a      	strb	r2, [r3, #0]
		pb_mid_act = ioport_get_pin_level(PB_MID);
   814fa:	2062      	movs	r0, #98	; 0x62
   814fc:	4b7b      	ldr	r3, [pc, #492]	; (816ec <button_events+0x234>)
   814fe:	4798      	blx	r3
   81500:	4603      	mov	r3, r0
   81502:	461a      	mov	r2, r3
   81504:	4b7c      	ldr	r3, [pc, #496]	; (816f8 <button_events+0x240>)
   81506:	701a      	strb	r2, [r3, #0]
		pb_right_act = ioport_get_pin_level(PB_RIGHT);
   81508:	2063      	movs	r0, #99	; 0x63
   8150a:	4b78      	ldr	r3, [pc, #480]	; (816ec <button_events+0x234>)
   8150c:	4798      	blx	r3
   8150e:	4603      	mov	r3, r0
   81510:	461a      	mov	r2, r3
   81512:	4b7a      	ldr	r3, [pc, #488]	; (816fc <button_events+0x244>)
   81514:	701a      	strb	r2, [r3, #0]
		pb_down_act = ioport_get_pin_level(PB_DOWN);
   81516:	2064      	movs	r0, #100	; 0x64
   81518:	4b74      	ldr	r3, [pc, #464]	; (816ec <button_events+0x234>)
   8151a:	4798      	blx	r3
   8151c:	4603      	mov	r3, r0
   8151e:	461a      	mov	r2, r3
   81520:	4b77      	ldr	r3, [pc, #476]	; (81700 <button_events+0x248>)
   81522:	701a      	strb	r2, [r3, #0]
		pb_return_act = ioport_get_pin_level(PB_RETURN);
   81524:	2065      	movs	r0, #101	; 0x65
   81526:	4b71      	ldr	r3, [pc, #452]	; (816ec <button_events+0x234>)
   81528:	4798      	blx	r3
   8152a:	4603      	mov	r3, r0
   8152c:	461a      	mov	r2, r3
   8152e:	4b75      	ldr	r3, [pc, #468]	; (81704 <button_events+0x24c>)
   81530:	701a      	strb	r2, [r3, #0]
		
		if (pb_up_act != pb_up_prev && pb_up_act == 0)
   81532:	4b6f      	ldr	r3, [pc, #444]	; (816f0 <button_events+0x238>)
   81534:	781a      	ldrb	r2, [r3, #0]
   81536:	4b74      	ldr	r3, [pc, #464]	; (81708 <button_events+0x250>)
   81538:	781b      	ldrb	r3, [r3, #0]
   8153a:	429a      	cmp	r2, r3
   8153c:	d006      	beq.n	8154c <button_events+0x94>
   8153e:	4b6c      	ldr	r3, [pc, #432]	; (816f0 <button_events+0x238>)
   81540:	781b      	ldrb	r3, [r3, #0]
   81542:	2b00      	cmp	r3, #0
   81544:	d102      	bne.n	8154c <button_events+0x94>
		{
			nextEvent = EVENT_BUTTON_UP_P;
   81546:	2301      	movs	r3, #1
   81548:	71fb      	strb	r3, [r7, #7]
   8154a:	e018      	b.n	8157e <button_events+0xc6>
		}
		else if (pb_up_act != pb_up_prev && pb_up_act == 1)
   8154c:	4b68      	ldr	r3, [pc, #416]	; (816f0 <button_events+0x238>)
   8154e:	781a      	ldrb	r2, [r3, #0]
   81550:	4b6d      	ldr	r3, [pc, #436]	; (81708 <button_events+0x250>)
   81552:	781b      	ldrb	r3, [r3, #0]
   81554:	429a      	cmp	r2, r3
   81556:	d006      	beq.n	81566 <button_events+0xae>
   81558:	4b65      	ldr	r3, [pc, #404]	; (816f0 <button_events+0x238>)
   8155a:	781b      	ldrb	r3, [r3, #0]
   8155c:	2b01      	cmp	r3, #1
   8155e:	d102      	bne.n	81566 <button_events+0xae>
		{
			nextEvent = EVENT_BUTTON_UP_R;
   81560:	2303      	movs	r3, #3
   81562:	71fb      	strb	r3, [r7, #7]
   81564:	e00b      	b.n	8157e <button_events+0xc6>
		}
		else if (pb_up_act == pb_up_prev && pb_up_act == 0)
   81566:	4b62      	ldr	r3, [pc, #392]	; (816f0 <button_events+0x238>)
   81568:	781a      	ldrb	r2, [r3, #0]
   8156a:	4b67      	ldr	r3, [pc, #412]	; (81708 <button_events+0x250>)
   8156c:	781b      	ldrb	r3, [r3, #0]
   8156e:	429a      	cmp	r2, r3
   81570:	d105      	bne.n	8157e <button_events+0xc6>
   81572:	4b5f      	ldr	r3, [pc, #380]	; (816f0 <button_events+0x238>)
   81574:	781b      	ldrb	r3, [r3, #0]
   81576:	2b00      	cmp	r3, #0
   81578:	d101      	bne.n	8157e <button_events+0xc6>
		{
			nextEvent = EVENT_BUTTON_UP_H;
   8157a:	2302      	movs	r3, #2
   8157c:	71fb      	strb	r3, [r7, #7]
		}
		
		if (pb_left_act != pb_left_prev && pb_left_act == 0)
   8157e:	4b5d      	ldr	r3, [pc, #372]	; (816f4 <button_events+0x23c>)
   81580:	781a      	ldrb	r2, [r3, #0]
   81582:	4b62      	ldr	r3, [pc, #392]	; (8170c <button_events+0x254>)
   81584:	781b      	ldrb	r3, [r3, #0]
   81586:	429a      	cmp	r2, r3
   81588:	d006      	beq.n	81598 <button_events+0xe0>
   8158a:	4b5a      	ldr	r3, [pc, #360]	; (816f4 <button_events+0x23c>)
   8158c:	781b      	ldrb	r3, [r3, #0]
   8158e:	2b00      	cmp	r3, #0
   81590:	d102      	bne.n	81598 <button_events+0xe0>
		{
			nextEvent = EVENT_BUTTON_LEFT_P;
   81592:	2304      	movs	r3, #4
   81594:	71fb      	strb	r3, [r7, #7]
   81596:	e018      	b.n	815ca <button_events+0x112>
		}
		else if (pb_left_act != pb_left_prev && pb_left_act == 1)
   81598:	4b56      	ldr	r3, [pc, #344]	; (816f4 <button_events+0x23c>)
   8159a:	781a      	ldrb	r2, [r3, #0]
   8159c:	4b5b      	ldr	r3, [pc, #364]	; (8170c <button_events+0x254>)
   8159e:	781b      	ldrb	r3, [r3, #0]
   815a0:	429a      	cmp	r2, r3
   815a2:	d006      	beq.n	815b2 <button_events+0xfa>
   815a4:	4b53      	ldr	r3, [pc, #332]	; (816f4 <button_events+0x23c>)
   815a6:	781b      	ldrb	r3, [r3, #0]
   815a8:	2b01      	cmp	r3, #1
   815aa:	d102      	bne.n	815b2 <button_events+0xfa>
		{
			nextEvent = EVENT_BUTTON_LEFT_R;
   815ac:	2306      	movs	r3, #6
   815ae:	71fb      	strb	r3, [r7, #7]
   815b0:	e00b      	b.n	815ca <button_events+0x112>
		}
		else if (pb_left_act == pb_left_prev && pb_left_act == 0)
   815b2:	4b50      	ldr	r3, [pc, #320]	; (816f4 <button_events+0x23c>)
   815b4:	781a      	ldrb	r2, [r3, #0]
   815b6:	4b55      	ldr	r3, [pc, #340]	; (8170c <button_events+0x254>)
   815b8:	781b      	ldrb	r3, [r3, #0]
   815ba:	429a      	cmp	r2, r3
   815bc:	d105      	bne.n	815ca <button_events+0x112>
   815be:	4b4d      	ldr	r3, [pc, #308]	; (816f4 <button_events+0x23c>)
   815c0:	781b      	ldrb	r3, [r3, #0]
   815c2:	2b00      	cmp	r3, #0
   815c4:	d101      	bne.n	815ca <button_events+0x112>
		{
			nextEvent = EVENT_BUTTON_LEFT_H;
   815c6:	2305      	movs	r3, #5
   815c8:	71fb      	strb	r3, [r7, #7]
		}
		
		if (pb_mid_act != pb_mid_prev && pb_mid_act == 0)
   815ca:	4b4b      	ldr	r3, [pc, #300]	; (816f8 <button_events+0x240>)
   815cc:	781a      	ldrb	r2, [r3, #0]
   815ce:	4b50      	ldr	r3, [pc, #320]	; (81710 <button_events+0x258>)
   815d0:	781b      	ldrb	r3, [r3, #0]
   815d2:	429a      	cmp	r2, r3
   815d4:	d006      	beq.n	815e4 <button_events+0x12c>
   815d6:	4b48      	ldr	r3, [pc, #288]	; (816f8 <button_events+0x240>)
   815d8:	781b      	ldrb	r3, [r3, #0]
   815da:	2b00      	cmp	r3, #0
   815dc:	d102      	bne.n	815e4 <button_events+0x12c>
		{
			nextEvent = EVENT_BUTTON_MID_P;
   815de:	2307      	movs	r3, #7
   815e0:	71fb      	strb	r3, [r7, #7]
   815e2:	e018      	b.n	81616 <button_events+0x15e>
		}
		else if (pb_mid_act != pb_mid_prev && pb_mid_act == 1)
   815e4:	4b44      	ldr	r3, [pc, #272]	; (816f8 <button_events+0x240>)
   815e6:	781a      	ldrb	r2, [r3, #0]
   815e8:	4b49      	ldr	r3, [pc, #292]	; (81710 <button_events+0x258>)
   815ea:	781b      	ldrb	r3, [r3, #0]
   815ec:	429a      	cmp	r2, r3
   815ee:	d006      	beq.n	815fe <button_events+0x146>
   815f0:	4b41      	ldr	r3, [pc, #260]	; (816f8 <button_events+0x240>)
   815f2:	781b      	ldrb	r3, [r3, #0]
   815f4:	2b01      	cmp	r3, #1
   815f6:	d102      	bne.n	815fe <button_events+0x146>
		{
			nextEvent = EVENT_BUTTON_MID_R;
   815f8:	2309      	movs	r3, #9
   815fa:	71fb      	strb	r3, [r7, #7]
   815fc:	e00b      	b.n	81616 <button_events+0x15e>
		}
		else if (pb_mid_act == pb_mid_prev && pb_mid_act == 0)
   815fe:	4b3e      	ldr	r3, [pc, #248]	; (816f8 <button_events+0x240>)
   81600:	781a      	ldrb	r2, [r3, #0]
   81602:	4b43      	ldr	r3, [pc, #268]	; (81710 <button_events+0x258>)
   81604:	781b      	ldrb	r3, [r3, #0]
   81606:	429a      	cmp	r2, r3
   81608:	d105      	bne.n	81616 <button_events+0x15e>
   8160a:	4b3b      	ldr	r3, [pc, #236]	; (816f8 <button_events+0x240>)
   8160c:	781b      	ldrb	r3, [r3, #0]
   8160e:	2b00      	cmp	r3, #0
   81610:	d101      	bne.n	81616 <button_events+0x15e>
		{
			nextEvent = EVENT_BUTTON_MID_H;
   81612:	2308      	movs	r3, #8
   81614:	71fb      	strb	r3, [r7, #7]
		}
		
		if (pb_right_act != pb_right_prev && pb_right_act == 0)
   81616:	4b39      	ldr	r3, [pc, #228]	; (816fc <button_events+0x244>)
   81618:	781a      	ldrb	r2, [r3, #0]
   8161a:	4b3e      	ldr	r3, [pc, #248]	; (81714 <button_events+0x25c>)
   8161c:	781b      	ldrb	r3, [r3, #0]
   8161e:	429a      	cmp	r2, r3
   81620:	d006      	beq.n	81630 <button_events+0x178>
   81622:	4b36      	ldr	r3, [pc, #216]	; (816fc <button_events+0x244>)
   81624:	781b      	ldrb	r3, [r3, #0]
   81626:	2b00      	cmp	r3, #0
   81628:	d102      	bne.n	81630 <button_events+0x178>
		{
			nextEvent = EVENT_BUTTON_RIGHT_P;
   8162a:	230a      	movs	r3, #10
   8162c:	71fb      	strb	r3, [r7, #7]
   8162e:	e018      	b.n	81662 <button_events+0x1aa>
		}
		else if (pb_right_act != pb_right_prev && pb_right_act == 1)
   81630:	4b32      	ldr	r3, [pc, #200]	; (816fc <button_events+0x244>)
   81632:	781a      	ldrb	r2, [r3, #0]
   81634:	4b37      	ldr	r3, [pc, #220]	; (81714 <button_events+0x25c>)
   81636:	781b      	ldrb	r3, [r3, #0]
   81638:	429a      	cmp	r2, r3
   8163a:	d006      	beq.n	8164a <button_events+0x192>
   8163c:	4b2f      	ldr	r3, [pc, #188]	; (816fc <button_events+0x244>)
   8163e:	781b      	ldrb	r3, [r3, #0]
   81640:	2b01      	cmp	r3, #1
   81642:	d102      	bne.n	8164a <button_events+0x192>
		{
			nextEvent = EVENT_BUTTON_RIGHT_R;
   81644:	230c      	movs	r3, #12
   81646:	71fb      	strb	r3, [r7, #7]
   81648:	e00b      	b.n	81662 <button_events+0x1aa>
		}
		else if (pb_right_act == pb_right_prev && pb_right_act == 0)
   8164a:	4b2c      	ldr	r3, [pc, #176]	; (816fc <button_events+0x244>)
   8164c:	781a      	ldrb	r2, [r3, #0]
   8164e:	4b31      	ldr	r3, [pc, #196]	; (81714 <button_events+0x25c>)
   81650:	781b      	ldrb	r3, [r3, #0]
   81652:	429a      	cmp	r2, r3
   81654:	d105      	bne.n	81662 <button_events+0x1aa>
   81656:	4b29      	ldr	r3, [pc, #164]	; (816fc <button_events+0x244>)
   81658:	781b      	ldrb	r3, [r3, #0]
   8165a:	2b00      	cmp	r3, #0
   8165c:	d101      	bne.n	81662 <button_events+0x1aa>
		{
			nextEvent = EVENT_BUTTON_RIGHT_H;
   8165e:	230b      	movs	r3, #11
   81660:	71fb      	strb	r3, [r7, #7]
		}
		
		if (pb_down_act != pb_down_prev && pb_down_act == 0)
   81662:	4b27      	ldr	r3, [pc, #156]	; (81700 <button_events+0x248>)
   81664:	781a      	ldrb	r2, [r3, #0]
   81666:	4b2c      	ldr	r3, [pc, #176]	; (81718 <button_events+0x260>)
   81668:	781b      	ldrb	r3, [r3, #0]
   8166a:	429a      	cmp	r2, r3
   8166c:	d006      	beq.n	8167c <button_events+0x1c4>
   8166e:	4b24      	ldr	r3, [pc, #144]	; (81700 <button_events+0x248>)
   81670:	781b      	ldrb	r3, [r3, #0]
   81672:	2b00      	cmp	r3, #0
   81674:	d102      	bne.n	8167c <button_events+0x1c4>
		{
			nextEvent = EVENT_BUTTON_DOWN_P;
   81676:	230d      	movs	r3, #13
   81678:	71fb      	strb	r3, [r7, #7]
   8167a:	e018      	b.n	816ae <button_events+0x1f6>
		}
		else if (pb_down_act != pb_down_prev && pb_down_act == 1)
   8167c:	4b20      	ldr	r3, [pc, #128]	; (81700 <button_events+0x248>)
   8167e:	781a      	ldrb	r2, [r3, #0]
   81680:	4b25      	ldr	r3, [pc, #148]	; (81718 <button_events+0x260>)
   81682:	781b      	ldrb	r3, [r3, #0]
   81684:	429a      	cmp	r2, r3
   81686:	d006      	beq.n	81696 <button_events+0x1de>
   81688:	4b1d      	ldr	r3, [pc, #116]	; (81700 <button_events+0x248>)
   8168a:	781b      	ldrb	r3, [r3, #0]
   8168c:	2b01      	cmp	r3, #1
   8168e:	d102      	bne.n	81696 <button_events+0x1de>
		{
			nextEvent = EVENT_BUTTON_DOWN_R;
   81690:	230f      	movs	r3, #15
   81692:	71fb      	strb	r3, [r7, #7]
   81694:	e00b      	b.n	816ae <button_events+0x1f6>
		}
		else if (pb_down_act == pb_down_prev && pb_down_act == 0)
   81696:	4b1a      	ldr	r3, [pc, #104]	; (81700 <button_events+0x248>)
   81698:	781a      	ldrb	r2, [r3, #0]
   8169a:	4b1f      	ldr	r3, [pc, #124]	; (81718 <button_events+0x260>)
   8169c:	781b      	ldrb	r3, [r3, #0]
   8169e:	429a      	cmp	r2, r3
   816a0:	d105      	bne.n	816ae <button_events+0x1f6>
   816a2:	4b17      	ldr	r3, [pc, #92]	; (81700 <button_events+0x248>)
   816a4:	781b      	ldrb	r3, [r3, #0]
   816a6:	2b00      	cmp	r3, #0
   816a8:	d101      	bne.n	816ae <button_events+0x1f6>
		{
			nextEvent = EVENT_BUTTON_DOWN_H;
   816aa:	230e      	movs	r3, #14
   816ac:	71fb      	strb	r3, [r7, #7]
		}
		
		if (pb_return_act != pb_return_prev && pb_return_act == 0)
   816ae:	4b15      	ldr	r3, [pc, #84]	; (81704 <button_events+0x24c>)
   816b0:	781a      	ldrb	r2, [r3, #0]
   816b2:	4b1a      	ldr	r3, [pc, #104]	; (8171c <button_events+0x264>)
   816b4:	781b      	ldrb	r3, [r3, #0]
   816b6:	429a      	cmp	r2, r3
   816b8:	d006      	beq.n	816c8 <button_events+0x210>
   816ba:	4b12      	ldr	r3, [pc, #72]	; (81704 <button_events+0x24c>)
   816bc:	781b      	ldrb	r3, [r3, #0]
   816be:	2b00      	cmp	r3, #0
   816c0:	d102      	bne.n	816c8 <button_events+0x210>
		{
			nextEvent = EVENT_BUTTON_RETURN_P;
   816c2:	2310      	movs	r3, #16
   816c4:	71fb      	strb	r3, [r7, #7]
   816c6:	e037      	b.n	81738 <button_events+0x280>
		}
		else if (pb_return_act != pb_return_prev && pb_return_act == 1)
   816c8:	4b0e      	ldr	r3, [pc, #56]	; (81704 <button_events+0x24c>)
   816ca:	781a      	ldrb	r2, [r3, #0]
   816cc:	4b13      	ldr	r3, [pc, #76]	; (8171c <button_events+0x264>)
   816ce:	781b      	ldrb	r3, [r3, #0]
   816d0:	429a      	cmp	r2, r3
   816d2:	d025      	beq.n	81720 <button_events+0x268>
   816d4:	4b0b      	ldr	r3, [pc, #44]	; (81704 <button_events+0x24c>)
   816d6:	781b      	ldrb	r3, [r3, #0]
   816d8:	2b01      	cmp	r3, #1
   816da:	d121      	bne.n	81720 <button_events+0x268>
		{
			nextEvent = EVENT_BUTTON_RETURN_R;
   816dc:	2312      	movs	r3, #18
   816de:	71fb      	strb	r3, [r7, #7]
   816e0:	e02a      	b.n	81738 <button_events+0x280>
   816e2:	bf00      	nop
   816e4:	0008182d 	.word	0x0008182d
   816e8:	20070be4 	.word	0x20070be4
   816ec:	00080e69 	.word	0x00080e69
   816f0:	20070c0d 	.word	0x20070c0d
   816f4:	20070bf4 	.word	0x20070bf4
   816f8:	20070c0c 	.word	0x20070c0c
   816fc:	20070c0e 	.word	0x20070c0e
   81700:	20070bf0 	.word	0x20070bf0
   81704:	20070bec 	.word	0x20070bec
   81708:	20070bf1 	.word	0x20070bf1
   8170c:	20070bef 	.word	0x20070bef
   81710:	20070bed 	.word	0x20070bed
   81714:	20070bf2 	.word	0x20070bf2
   81718:	20070bee 	.word	0x20070bee
   8171c:	20070bf3 	.word	0x20070bf3
		}
		else if (pb_return_act == pb_up_prev && pb_return_act == 0)
   81720:	4b14      	ldr	r3, [pc, #80]	; (81774 <button_events+0x2bc>)
   81722:	781a      	ldrb	r2, [r3, #0]
   81724:	4b14      	ldr	r3, [pc, #80]	; (81778 <button_events+0x2c0>)
   81726:	781b      	ldrb	r3, [r3, #0]
   81728:	429a      	cmp	r2, r3
   8172a:	d105      	bne.n	81738 <button_events+0x280>
   8172c:	4b11      	ldr	r3, [pc, #68]	; (81774 <button_events+0x2bc>)
   8172e:	781b      	ldrb	r3, [r3, #0]
   81730:	2b00      	cmp	r3, #0
   81732:	d101      	bne.n	81738 <button_events+0x280>
		{
			nextEvent = EVENT_BUTTON_RETURN_H;
   81734:	2311      	movs	r3, #17
   81736:	71fb      	strb	r3, [r7, #7]
		}
		
		pb_up_prev = pb_up_act;
   81738:	4b10      	ldr	r3, [pc, #64]	; (8177c <button_events+0x2c4>)
   8173a:	781a      	ldrb	r2, [r3, #0]
   8173c:	4b0e      	ldr	r3, [pc, #56]	; (81778 <button_events+0x2c0>)
   8173e:	701a      	strb	r2, [r3, #0]
		pb_left_prev = pb_left_act;
   81740:	4b0f      	ldr	r3, [pc, #60]	; (81780 <button_events+0x2c8>)
   81742:	781a      	ldrb	r2, [r3, #0]
   81744:	4b0f      	ldr	r3, [pc, #60]	; (81784 <button_events+0x2cc>)
   81746:	701a      	strb	r2, [r3, #0]
		pb_mid_prev = pb_mid_act;
   81748:	4b0f      	ldr	r3, [pc, #60]	; (81788 <button_events+0x2d0>)
   8174a:	781a      	ldrb	r2, [r3, #0]
   8174c:	4b0f      	ldr	r3, [pc, #60]	; (8178c <button_events+0x2d4>)
   8174e:	701a      	strb	r2, [r3, #0]
		pb_right_prev = pb_right_act;
   81750:	4b0f      	ldr	r3, [pc, #60]	; (81790 <button_events+0x2d8>)
   81752:	781a      	ldrb	r2, [r3, #0]
   81754:	4b0f      	ldr	r3, [pc, #60]	; (81794 <button_events+0x2dc>)
   81756:	701a      	strb	r2, [r3, #0]
		pb_down_prev = pb_down_act;
   81758:	4b0f      	ldr	r3, [pc, #60]	; (81798 <button_events+0x2e0>)
   8175a:	781a      	ldrb	r2, [r3, #0]
   8175c:	4b0f      	ldr	r3, [pc, #60]	; (8179c <button_events+0x2e4>)
   8175e:	701a      	strb	r2, [r3, #0]
		pb_return_prev = pb_return_act;
   81760:	4b04      	ldr	r3, [pc, #16]	; (81774 <button_events+0x2bc>)
   81762:	781a      	ldrb	r2, [r3, #0]
   81764:	4b0e      	ldr	r3, [pc, #56]	; (817a0 <button_events+0x2e8>)
   81766:	701a      	strb	r2, [r3, #0]
	}

	return nextEvent;
   81768:	79fb      	ldrb	r3, [r7, #7]
}
   8176a:	4618      	mov	r0, r3
   8176c:	3708      	adds	r7, #8
   8176e:	46bd      	mov	sp, r7
   81770:	bd80      	pop	{r7, pc}
   81772:	bf00      	nop
   81774:	20070bec 	.word	0x20070bec
   81778:	20070bf1 	.word	0x20070bf1
   8177c:	20070c0d 	.word	0x20070c0d
   81780:	20070bf4 	.word	0x20070bf4
   81784:	20070bef 	.word	0x20070bef
   81788:	20070c0c 	.word	0x20070c0c
   8178c:	20070bed 	.word	0x20070bed
   81790:	20070c0e 	.word	0x20070c0e
   81794:	20070bf2 	.word	0x20070bf2
   81798:	20070bf0 	.word	0x20070bf0
   8179c:	20070bee 	.word	0x20070bee
   817a0:	20070bf3 	.word	0x20070bf3

000817a4 <ioport_set_pin_level>:
{
   817a4:	b480      	push	{r7}
   817a6:	b08b      	sub	sp, #44	; 0x2c
   817a8:	af00      	add	r7, sp, #0
   817aa:	6078      	str	r0, [r7, #4]
   817ac:	460b      	mov	r3, r1
   817ae:	70fb      	strb	r3, [r7, #3]
   817b0:	687b      	ldr	r3, [r7, #4]
   817b2:	627b      	str	r3, [r7, #36]	; 0x24
   817b4:	78fb      	ldrb	r3, [r7, #3]
   817b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   817ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   817bc:	61fb      	str	r3, [r7, #28]
   817be:	69fb      	ldr	r3, [r7, #28]
   817c0:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   817c2:	69bb      	ldr	r3, [r7, #24]
   817c4:	095b      	lsrs	r3, r3, #5
   817c6:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   817c8:	697b      	ldr	r3, [r7, #20]
   817ca:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   817ce:	f203 7307 	addw	r3, r3, #1799	; 0x707
   817d2:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
   817d4:	613b      	str	r3, [r7, #16]
	if (level) {
   817d6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   817da:	2b00      	cmp	r3, #0
   817dc:	d009      	beq.n	817f2 <ioport_set_pin_level+0x4e>
   817de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   817e0:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   817e2:	68fb      	ldr	r3, [r7, #12]
   817e4:	f003 031f 	and.w	r3, r3, #31
   817e8:	2201      	movs	r2, #1
   817ea:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   817ec:	693b      	ldr	r3, [r7, #16]
   817ee:	631a      	str	r2, [r3, #48]	; 0x30
}
   817f0:	e008      	b.n	81804 <ioport_set_pin_level+0x60>
   817f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   817f4:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
   817f6:	68bb      	ldr	r3, [r7, #8]
   817f8:	f003 031f 	and.w	r3, r3, #31
   817fc:	2201      	movs	r2, #1
   817fe:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   81800:	693b      	ldr	r3, [r7, #16]
   81802:	635a      	str	r2, [r3, #52]	; 0x34
   81804:	bf00      	nop
   81806:	372c      	adds	r7, #44	; 0x2c
   81808:	46bd      	mov	sp, r7
   8180a:	bc80      	pop	{r7}
   8180c:	4770      	bx	lr
	...

00081810 <SysTick_Handler>:
#include "string.h"

static uint32_t g_ul_ms_ticks = 0;

void SysTick_Handler(void)
{
   81810:	b480      	push	{r7}
   81812:	af00      	add	r7, sp, #0
	g_ul_ms_ticks++;
   81814:	4b04      	ldr	r3, [pc, #16]	; (81828 <SysTick_Handler+0x18>)
   81816:	681b      	ldr	r3, [r3, #0]
   81818:	3301      	adds	r3, #1
   8181a:	4a03      	ldr	r2, [pc, #12]	; (81828 <SysTick_Handler+0x18>)
   8181c:	6013      	str	r3, [r2, #0]
}
   8181e:	bf00      	nop
   81820:	46bd      	mov	sp, r7
   81822:	bc80      	pop	{r7}
   81824:	4770      	bx	lr
   81826:	bf00      	nop
   81828:	20070b90 	.word	0x20070b90

0008182c <getTicks>:

uint32_t getTicks(void)
{
   8182c:	b480      	push	{r7}
   8182e:	af00      	add	r7, sp, #0
	return g_ul_ms_ticks;
   81830:	4b02      	ldr	r3, [pc, #8]	; (8183c <getTicks+0x10>)
   81832:	681b      	ldr	r3, [r3, #0]
}
   81834:	4618      	mov	r0, r3
   81836:	46bd      	mov	sp, r7
   81838:	bc80      	pop	{r7}
   8183a:	4770      	bx	lr
   8183c:	20070b90 	.word	0x20070b90

00081840 <mdelay>:

void mdelay(uint32_t ul_dly_ticks)
{
   81840:	b480      	push	{r7}
   81842:	b085      	sub	sp, #20
   81844:	af00      	add	r7, sp, #0
   81846:	6078      	str	r0, [r7, #4]
	uint32_t ul_cur_ticks;

	ul_cur_ticks = g_ul_ms_ticks;
   81848:	4b07      	ldr	r3, [pc, #28]	; (81868 <mdelay+0x28>)
   8184a:	681b      	ldr	r3, [r3, #0]
   8184c:	60fb      	str	r3, [r7, #12]
	while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
   8184e:	bf00      	nop
   81850:	4b05      	ldr	r3, [pc, #20]	; (81868 <mdelay+0x28>)
   81852:	681a      	ldr	r2, [r3, #0]
   81854:	68fb      	ldr	r3, [r7, #12]
   81856:	1ad2      	subs	r2, r2, r3
   81858:	687b      	ldr	r3, [r7, #4]
   8185a:	429a      	cmp	r2, r3
   8185c:	d3f8      	bcc.n	81850 <mdelay+0x10>
}
   8185e:	bf00      	nop
   81860:	3714      	adds	r7, #20
   81862:	46bd      	mov	sp, r7
   81864:	bc80      	pop	{r7}
   81866:	4770      	bx	lr
   81868:	20070b90 	.word	0x20070b90

0008186c <update_comm>:

void update_comm(void)
{
   8186c:	b580      	push	{r7, lr}
   8186e:	af00      	add	r7, sp, #0
	if ((getTicks() - ticks_comm) > 10)
   81870:	4b0b      	ldr	r3, [pc, #44]	; (818a0 <update_comm+0x34>)
   81872:	4798      	blx	r3
   81874:	4602      	mov	r2, r0
   81876:	4b0b      	ldr	r3, [pc, #44]	; (818a4 <update_comm+0x38>)
   81878:	681b      	ldr	r3, [r3, #0]
   8187a:	1ad3      	subs	r3, r2, r3
   8187c:	2b0a      	cmp	r3, #10
   8187e:	d90c      	bls.n	8189a <update_comm+0x2e>
	{
		ticks_comm = getTicks();
   81880:	4b07      	ldr	r3, [pc, #28]	; (818a0 <update_comm+0x34>)
   81882:	4798      	blx	r3
   81884:	4602      	mov	r2, r0
   81886:	4b07      	ldr	r3, [pc, #28]	; (818a4 <update_comm+0x38>)
   81888:	601a      	str	r2, [r3, #0]
		
		memcpy(&sens_buf, &mts, sizeof(mts));
   8188a:	4b07      	ldr	r3, [pc, #28]	; (818a8 <update_comm+0x3c>)
   8188c:	781a      	ldrb	r2, [r3, #0]
   8188e:	4b07      	ldr	r3, [pc, #28]	; (818ac <update_comm+0x40>)
   81890:	701a      	strb	r2, [r3, #0]
		spi_master_transfer(&sens_buf, sizeof(sens_buf));
   81892:	2101      	movs	r1, #1
   81894:	4805      	ldr	r0, [pc, #20]	; (818ac <update_comm+0x40>)
   81896:	4b06      	ldr	r3, [pc, #24]	; (818b0 <update_comm+0x44>)
   81898:	4798      	blx	r3
	}
}
   8189a:	bf00      	nop
   8189c:	bd80      	pop	{r7, pc}
   8189e:	bf00      	nop
   818a0:	0008182d 	.word	0x0008182d
   818a4:	20070be0 	.word	0x20070be0
   818a8:	20070bd4 	.word	0x20070bd4
   818ac:	20070bd0 	.word	0x20070bd0
   818b0:	000805c1 	.word	0x000805c1

000818b4 <update_heartbeat>:

void update_heartbeat(void)
{
   818b4:	b580      	push	{r7, lr}
   818b6:	af00      	add	r7, sp, #0
	if (heart_state)
   818b8:	4b20      	ldr	r3, [pc, #128]	; (8193c <update_heartbeat+0x88>)
   818ba:	781b      	ldrb	r3, [r3, #0]
   818bc:	2b00      	cmp	r3, #0
   818be:	d01d      	beq.n	818fc <update_heartbeat+0x48>
	{
		if (getTicks() >= (ticks_heartbeat + 100))
   818c0:	4b1f      	ldr	r3, [pc, #124]	; (81940 <update_heartbeat+0x8c>)
   818c2:	4798      	blx	r3
   818c4:	4602      	mov	r2, r0
   818c6:	4b1f      	ldr	r3, [pc, #124]	; (81944 <update_heartbeat+0x90>)
   818c8:	681b      	ldr	r3, [r3, #0]
   818ca:	3364      	adds	r3, #100	; 0x64
   818cc:	429a      	cmp	r2, r3
   818ce:	d333      	bcc.n	81938 <update_heartbeat+0x84>
		{
			ticks_heartbeat = getTicks();
   818d0:	4b1b      	ldr	r3, [pc, #108]	; (81940 <update_heartbeat+0x8c>)
   818d2:	4798      	blx	r3
   818d4:	4602      	mov	r2, r0
   818d6:	4b1b      	ldr	r3, [pc, #108]	; (81944 <update_heartbeat+0x90>)
   818d8:	601a      	str	r2, [r3, #0]
			ioport_set_pin_level(LED_ONBOARD, 0);
   818da:	2100      	movs	r1, #0
   818dc:	206a      	movs	r0, #106	; 0x6a
   818de:	4b1a      	ldr	r3, [pc, #104]	; (81948 <update_heartbeat+0x94>)
   818e0:	4798      	blx	r3
			ioport_set_pin_level(LED_M1, 0);
   818e2:	2100      	movs	r1, #0
   818e4:	2067      	movs	r0, #103	; 0x67
   818e6:	4b18      	ldr	r3, [pc, #96]	; (81948 <update_heartbeat+0x94>)
   818e8:	4798      	blx	r3
			mts.ibit.heartbeat = 0;
   818ea:	4a18      	ldr	r2, [pc, #96]	; (8194c <update_heartbeat+0x98>)
   818ec:	7813      	ldrb	r3, [r2, #0]
   818ee:	f36f 0300 	bfc	r3, #0, #1
   818f2:	7013      	strb	r3, [r2, #0]
			heart_state = 0;
   818f4:	4b11      	ldr	r3, [pc, #68]	; (8193c <update_heartbeat+0x88>)
   818f6:	2200      	movs	r2, #0
   818f8:	701a      	strb	r2, [r3, #0]
			ioport_set_pin_level(LED_M1, 1);
			mts.ibit.heartbeat = 1;
			heart_state = 1;
		}
	}
}
   818fa:	e01d      	b.n	81938 <update_heartbeat+0x84>
		if (getTicks() >= (ticks_heartbeat + 900))
   818fc:	4b10      	ldr	r3, [pc, #64]	; (81940 <update_heartbeat+0x8c>)
   818fe:	4798      	blx	r3
   81900:	4602      	mov	r2, r0
   81902:	4b10      	ldr	r3, [pc, #64]	; (81944 <update_heartbeat+0x90>)
   81904:	681b      	ldr	r3, [r3, #0]
   81906:	f503 7361 	add.w	r3, r3, #900	; 0x384
   8190a:	429a      	cmp	r2, r3
   8190c:	d314      	bcc.n	81938 <update_heartbeat+0x84>
			ticks_heartbeat = getTicks();
   8190e:	4b0c      	ldr	r3, [pc, #48]	; (81940 <update_heartbeat+0x8c>)
   81910:	4798      	blx	r3
   81912:	4602      	mov	r2, r0
   81914:	4b0b      	ldr	r3, [pc, #44]	; (81944 <update_heartbeat+0x90>)
   81916:	601a      	str	r2, [r3, #0]
			ioport_set_pin_level(LED_ONBOARD, 1);
   81918:	2101      	movs	r1, #1
   8191a:	206a      	movs	r0, #106	; 0x6a
   8191c:	4b0a      	ldr	r3, [pc, #40]	; (81948 <update_heartbeat+0x94>)
   8191e:	4798      	blx	r3
			ioport_set_pin_level(LED_M1, 1);
   81920:	2101      	movs	r1, #1
   81922:	2067      	movs	r0, #103	; 0x67
   81924:	4b08      	ldr	r3, [pc, #32]	; (81948 <update_heartbeat+0x94>)
   81926:	4798      	blx	r3
			mts.ibit.heartbeat = 1;
   81928:	4a08      	ldr	r2, [pc, #32]	; (8194c <update_heartbeat+0x98>)
   8192a:	7813      	ldrb	r3, [r2, #0]
   8192c:	f043 0301 	orr.w	r3, r3, #1
   81930:	7013      	strb	r3, [r2, #0]
			heart_state = 1;
   81932:	4b02      	ldr	r3, [pc, #8]	; (8193c <update_heartbeat+0x88>)
   81934:	2201      	movs	r2, #1
   81936:	701a      	strb	r2, [r3, #0]
}
   81938:	bf00      	nop
   8193a:	bd80      	pop	{r7, pc}
   8193c:	20070bdc 	.word	0x20070bdc
   81940:	0008182d 	.word	0x0008182d
   81944:	20070be8 	.word	0x20070be8
   81948:	000817a5 	.word	0x000817a5
   8194c:	20070bd4 	.word	0x20070bd4

00081950 <osc_enable>:
{
   81950:	b580      	push	{r7, lr}
   81952:	b082      	sub	sp, #8
   81954:	af00      	add	r7, sp, #0
   81956:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   81958:	687b      	ldr	r3, [r7, #4]
   8195a:	2b07      	cmp	r3, #7
   8195c:	d831      	bhi.n	819c2 <osc_enable+0x72>
   8195e:	a201      	add	r2, pc, #4	; (adr r2, 81964 <osc_enable+0x14>)
   81960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81964:	000819c1 	.word	0x000819c1
   81968:	00081985 	.word	0x00081985
   8196c:	0008198d 	.word	0x0008198d
   81970:	00081995 	.word	0x00081995
   81974:	0008199d 	.word	0x0008199d
   81978:	000819a5 	.word	0x000819a5
   8197c:	000819ad 	.word	0x000819ad
   81980:	000819b7 	.word	0x000819b7
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
   81984:	2000      	movs	r0, #0
   81986:	4b11      	ldr	r3, [pc, #68]	; (819cc <osc_enable+0x7c>)
   81988:	4798      	blx	r3
		break;
   8198a:	e01a      	b.n	819c2 <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
   8198c:	2001      	movs	r0, #1
   8198e:	4b0f      	ldr	r3, [pc, #60]	; (819cc <osc_enable+0x7c>)
   81990:	4798      	blx	r3
		break;
   81992:	e016      	b.n	819c2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
   81994:	2000      	movs	r0, #0
   81996:	4b0e      	ldr	r3, [pc, #56]	; (819d0 <osc_enable+0x80>)
   81998:	4798      	blx	r3
		break;
   8199a:	e012      	b.n	819c2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
   8199c:	2010      	movs	r0, #16
   8199e:	4b0c      	ldr	r3, [pc, #48]	; (819d0 <osc_enable+0x80>)
   819a0:	4798      	blx	r3
		break;
   819a2:	e00e      	b.n	819c2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
   819a4:	2020      	movs	r0, #32
   819a6:	4b0a      	ldr	r3, [pc, #40]	; (819d0 <osc_enable+0x80>)
   819a8:	4798      	blx	r3
		break;
   819aa:	e00a      	b.n	819c2 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   819ac:	213e      	movs	r1, #62	; 0x3e
   819ae:	2000      	movs	r0, #0
   819b0:	4b08      	ldr	r3, [pc, #32]	; (819d4 <osc_enable+0x84>)
   819b2:	4798      	blx	r3
		break;
   819b4:	e005      	b.n	819c2 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
   819b6:	213e      	movs	r1, #62	; 0x3e
   819b8:	2001      	movs	r0, #1
   819ba:	4b06      	ldr	r3, [pc, #24]	; (819d4 <osc_enable+0x84>)
   819bc:	4798      	blx	r3
		break;
   819be:	e000      	b.n	819c2 <osc_enable+0x72>
		break;
   819c0:	bf00      	nop
}
   819c2:	bf00      	nop
   819c4:	3708      	adds	r7, #8
   819c6:	46bd      	mov	sp, r7
   819c8:	bd80      	pop	{r7, pc}
   819ca:	bf00      	nop
   819cc:	00081f8d 	.word	0x00081f8d
   819d0:	00081ff9 	.word	0x00081ff9
   819d4:	00082069 	.word	0x00082069

000819d8 <osc_is_ready>:
{
   819d8:	b580      	push	{r7, lr}
   819da:	b082      	sub	sp, #8
   819dc:	af00      	add	r7, sp, #0
   819de:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   819e0:	687b      	ldr	r3, [r7, #4]
   819e2:	2b07      	cmp	r3, #7
   819e4:	d826      	bhi.n	81a34 <osc_is_ready+0x5c>
   819e6:	a201      	add	r2, pc, #4	; (adr r2, 819ec <osc_is_ready+0x14>)
   819e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   819ec:	00081a0d 	.word	0x00081a0d
   819f0:	00081a11 	.word	0x00081a11
   819f4:	00081a11 	.word	0x00081a11
   819f8:	00081a23 	.word	0x00081a23
   819fc:	00081a23 	.word	0x00081a23
   81a00:	00081a23 	.word	0x00081a23
   81a04:	00081a23 	.word	0x00081a23
   81a08:	00081a23 	.word	0x00081a23
		return 1;
   81a0c:	2301      	movs	r3, #1
   81a0e:	e012      	b.n	81a36 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
   81a10:	4b0b      	ldr	r3, [pc, #44]	; (81a40 <osc_is_ready+0x68>)
   81a12:	4798      	blx	r3
   81a14:	4603      	mov	r3, r0
   81a16:	2b00      	cmp	r3, #0
   81a18:	bf14      	ite	ne
   81a1a:	2301      	movne	r3, #1
   81a1c:	2300      	moveq	r3, #0
   81a1e:	b2db      	uxtb	r3, r3
   81a20:	e009      	b.n	81a36 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
   81a22:	4b08      	ldr	r3, [pc, #32]	; (81a44 <osc_is_ready+0x6c>)
   81a24:	4798      	blx	r3
   81a26:	4603      	mov	r3, r0
   81a28:	2b00      	cmp	r3, #0
   81a2a:	bf14      	ite	ne
   81a2c:	2301      	movne	r3, #1
   81a2e:	2300      	moveq	r3, #0
   81a30:	b2db      	uxtb	r3, r3
   81a32:	e000      	b.n	81a36 <osc_is_ready+0x5e>
	return 0;
   81a34:	2300      	movs	r3, #0
}
   81a36:	4618      	mov	r0, r3
   81a38:	3708      	adds	r7, #8
   81a3a:	46bd      	mov	sp, r7
   81a3c:	bd80      	pop	{r7, pc}
   81a3e:	bf00      	nop
   81a40:	00081fc5 	.word	0x00081fc5
   81a44:	000820e1 	.word	0x000820e1

00081a48 <osc_get_rate>:
{
   81a48:	b480      	push	{r7}
   81a4a:	b083      	sub	sp, #12
   81a4c:	af00      	add	r7, sp, #0
   81a4e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   81a50:	687b      	ldr	r3, [r7, #4]
   81a52:	2b07      	cmp	r3, #7
   81a54:	d825      	bhi.n	81aa2 <osc_get_rate+0x5a>
   81a56:	a201      	add	r2, pc, #4	; (adr r2, 81a5c <osc_get_rate+0x14>)
   81a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81a5c:	00081a7d 	.word	0x00081a7d
   81a60:	00081a83 	.word	0x00081a83
   81a64:	00081a89 	.word	0x00081a89
   81a68:	00081a8f 	.word	0x00081a8f
   81a6c:	00081a93 	.word	0x00081a93
   81a70:	00081a97 	.word	0x00081a97
   81a74:	00081a9b 	.word	0x00081a9b
   81a78:	00081a9f 	.word	0x00081a9f
		return OSC_SLCK_32K_RC_HZ;
   81a7c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   81a80:	e010      	b.n	81aa4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
   81a82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   81a86:	e00d      	b.n	81aa4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
   81a88:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   81a8c:	e00a      	b.n	81aa4 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
   81a8e:	4b08      	ldr	r3, [pc, #32]	; (81ab0 <osc_get_rate+0x68>)
   81a90:	e008      	b.n	81aa4 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
   81a92:	4b08      	ldr	r3, [pc, #32]	; (81ab4 <osc_get_rate+0x6c>)
   81a94:	e006      	b.n	81aa4 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
   81a96:	4b08      	ldr	r3, [pc, #32]	; (81ab8 <osc_get_rate+0x70>)
   81a98:	e004      	b.n	81aa4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
   81a9a:	4b07      	ldr	r3, [pc, #28]	; (81ab8 <osc_get_rate+0x70>)
   81a9c:	e002      	b.n	81aa4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
   81a9e:	4b06      	ldr	r3, [pc, #24]	; (81ab8 <osc_get_rate+0x70>)
   81aa0:	e000      	b.n	81aa4 <osc_get_rate+0x5c>
	return 0;
   81aa2:	2300      	movs	r3, #0
}
   81aa4:	4618      	mov	r0, r3
   81aa6:	370c      	adds	r7, #12
   81aa8:	46bd      	mov	sp, r7
   81aaa:	bc80      	pop	{r7}
   81aac:	4770      	bx	lr
   81aae:	bf00      	nop
   81ab0:	003d0900 	.word	0x003d0900
   81ab4:	007a1200 	.word	0x007a1200
   81ab8:	00b71b00 	.word	0x00b71b00

00081abc <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
   81abc:	b580      	push	{r7, lr}
   81abe:	b082      	sub	sp, #8
   81ac0:	af00      	add	r7, sp, #0
   81ac2:	4603      	mov	r3, r0
   81ac4:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
   81ac6:	bf00      	nop
   81ac8:	79fb      	ldrb	r3, [r7, #7]
   81aca:	4618      	mov	r0, r3
   81acc:	4b05      	ldr	r3, [pc, #20]	; (81ae4 <osc_wait_ready+0x28>)
   81ace:	4798      	blx	r3
   81ad0:	4603      	mov	r3, r0
   81ad2:	f083 0301 	eor.w	r3, r3, #1
   81ad6:	b2db      	uxtb	r3, r3
   81ad8:	2b00      	cmp	r3, #0
   81ada:	d1f5      	bne.n	81ac8 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
   81adc:	bf00      	nop
   81ade:	3708      	adds	r7, #8
   81ae0:	46bd      	mov	sp, r7
   81ae2:	bd80      	pop	{r7, pc}
   81ae4:	000819d9 	.word	0x000819d9

00081ae8 <pll_config_init>:
 * \note The SAM3X PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
   81ae8:	b580      	push	{r7, lr}
   81aea:	b086      	sub	sp, #24
   81aec:	af00      	add	r7, sp, #0
   81aee:	60f8      	str	r0, [r7, #12]
   81af0:	607a      	str	r2, [r7, #4]
   81af2:	603b      	str	r3, [r7, #0]
   81af4:	460b      	mov	r3, r1
   81af6:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
   81af8:	687b      	ldr	r3, [r7, #4]
   81afa:	2b00      	cmp	r3, #0
   81afc:	d107      	bne.n	81b0e <pll_config_init+0x26>
   81afe:	683b      	ldr	r3, [r7, #0]
   81b00:	2b00      	cmp	r3, #0
   81b02:	d104      	bne.n	81b0e <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
   81b04:	68fb      	ldr	r3, [r7, #12]
   81b06:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
   81b0a:	601a      	str	r2, [r3, #0]
   81b0c:	e019      	b.n	81b42 <pll_config_init+0x5a>
	} else { /* PLLA */
		/* Calculate internal VCO frequency */
		vco_hz = osc_get_rate(e_src) / ul_div;
   81b0e:	7afb      	ldrb	r3, [r7, #11]
   81b10:	4618      	mov	r0, r3
   81b12:	4b0e      	ldr	r3, [pc, #56]	; (81b4c <pll_config_init+0x64>)
   81b14:	4798      	blx	r3
   81b16:	4602      	mov	r2, r0
   81b18:	687b      	ldr	r3, [r7, #4]
   81b1a:	fbb2 f3f3 	udiv	r3, r2, r3
   81b1e:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_INPUT_MIN_HZ);
		Assert(vco_hz <= PLL_INPUT_MAX_HZ);

		vco_hz *= ul_mul;
   81b20:	697b      	ldr	r3, [r7, #20]
   81b22:	683a      	ldr	r2, [r7, #0]
   81b24:	fb02 f303 	mul.w	r3, r2, r3
   81b28:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
		Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

		/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
   81b2a:	683b      	ldr	r3, [r7, #0]
   81b2c:	3b01      	subs	r3, #1
   81b2e:	041a      	lsls	r2, r3, #16
   81b30:	4b07      	ldr	r3, [pc, #28]	; (81b50 <pll_config_init+0x68>)
   81b32:	4013      	ands	r3, r2
   81b34:	687a      	ldr	r2, [r7, #4]
   81b36:	b2d2      	uxtb	r2, r2
   81b38:	4313      	orrs	r3, r2
   81b3a:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
   81b3e:	68fb      	ldr	r3, [r7, #12]
   81b40:	601a      	str	r2, [r3, #0]
	}
}
   81b42:	bf00      	nop
   81b44:	3718      	adds	r7, #24
   81b46:	46bd      	mov	sp, r7
   81b48:	bd80      	pop	{r7, pc}
   81b4a:	bf00      	nop
   81b4c:	00081a49 	.word	0x00081a49
   81b50:	07ff0000 	.word	0x07ff0000

00081b54 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
   81b54:	b580      	push	{r7, lr}
   81b56:	b082      	sub	sp, #8
   81b58:	af00      	add	r7, sp, #0
   81b5a:	6078      	str	r0, [r7, #4]
   81b5c:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
   81b5e:	683b      	ldr	r3, [r7, #0]
   81b60:	2b00      	cmp	r3, #0
   81b62:	d108      	bne.n	81b76 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
   81b64:	4b09      	ldr	r3, [pc, #36]	; (81b8c <pll_enable+0x38>)
   81b66:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   81b68:	4a09      	ldr	r2, [pc, #36]	; (81b90 <pll_enable+0x3c>)
   81b6a:	687b      	ldr	r3, [r7, #4]
   81b6c:	681b      	ldr	r3, [r3, #0]
   81b6e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   81b72:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
   81b74:	e005      	b.n	81b82 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   81b76:	4a06      	ldr	r2, [pc, #24]	; (81b90 <pll_enable+0x3c>)
   81b78:	687b      	ldr	r3, [r7, #4]
   81b7a:	681b      	ldr	r3, [r3, #0]
   81b7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   81b80:	61d3      	str	r3, [r2, #28]
}
   81b82:	bf00      	nop
   81b84:	3708      	adds	r7, #8
   81b86:	46bd      	mov	sp, r7
   81b88:	bd80      	pop	{r7, pc}
   81b8a:	bf00      	nop
   81b8c:	000820f9 	.word	0x000820f9
   81b90:	400e0600 	.word	0x400e0600

00081b94 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
   81b94:	b580      	push	{r7, lr}
   81b96:	b082      	sub	sp, #8
   81b98:	af00      	add	r7, sp, #0
   81b9a:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
   81b9c:	687b      	ldr	r3, [r7, #4]
   81b9e:	2b00      	cmp	r3, #0
   81ba0:	d103      	bne.n	81baa <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
   81ba2:	4b05      	ldr	r3, [pc, #20]	; (81bb8 <pll_is_locked+0x24>)
   81ba4:	4798      	blx	r3
   81ba6:	4603      	mov	r3, r0
   81ba8:	e002      	b.n	81bb0 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
   81baa:	4b04      	ldr	r3, [pc, #16]	; (81bbc <pll_is_locked+0x28>)
   81bac:	4798      	blx	r3
   81bae:	4603      	mov	r3, r0
	}
}
   81bb0:	4618      	mov	r0, r3
   81bb2:	3708      	adds	r7, #8
   81bb4:	46bd      	mov	sp, r7
   81bb6:	bd80      	pop	{r7, pc}
   81bb8:	00082111 	.word	0x00082111
   81bbc:	00082129 	.word	0x00082129

00081bc0 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
   81bc0:	b580      	push	{r7, lr}
   81bc2:	b082      	sub	sp, #8
   81bc4:	af00      	add	r7, sp, #0
   81bc6:	4603      	mov	r3, r0
   81bc8:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
   81bca:	79fb      	ldrb	r3, [r7, #7]
   81bcc:	3b03      	subs	r3, #3
   81bce:	2b04      	cmp	r3, #4
   81bd0:	d808      	bhi.n	81be4 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
   81bd2:	79fb      	ldrb	r3, [r7, #7]
   81bd4:	4618      	mov	r0, r3
   81bd6:	4b06      	ldr	r3, [pc, #24]	; (81bf0 <pll_enable_source+0x30>)
   81bd8:	4798      	blx	r3
		osc_wait_ready(e_src);
   81bda:	79fb      	ldrb	r3, [r7, #7]
   81bdc:	4618      	mov	r0, r3
   81bde:	4b05      	ldr	r3, [pc, #20]	; (81bf4 <pll_enable_source+0x34>)
   81be0:	4798      	blx	r3
		break;
   81be2:	e000      	b.n	81be6 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
   81be4:	bf00      	nop
	}
}
   81be6:	bf00      	nop
   81be8:	3708      	adds	r7, #8
   81bea:	46bd      	mov	sp, r7
   81bec:	bd80      	pop	{r7, pc}
   81bee:	bf00      	nop
   81bf0:	00081951 	.word	0x00081951
   81bf4:	00081abd 	.word	0x00081abd

00081bf8 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
   81bf8:	b580      	push	{r7, lr}
   81bfa:	b082      	sub	sp, #8
   81bfc:	af00      	add	r7, sp, #0
   81bfe:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   81c00:	bf00      	nop
   81c02:	6878      	ldr	r0, [r7, #4]
   81c04:	4b04      	ldr	r3, [pc, #16]	; (81c18 <pll_wait_for_lock+0x20>)
   81c06:	4798      	blx	r3
   81c08:	4603      	mov	r3, r0
   81c0a:	2b00      	cmp	r3, #0
   81c0c:	d0f9      	beq.n	81c02 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
   81c0e:	2300      	movs	r3, #0
}
   81c10:	4618      	mov	r0, r3
   81c12:	3708      	adds	r7, #8
   81c14:	46bd      	mov	sp, r7
   81c16:	bd80      	pop	{r7, pc}
   81c18:	00081b95 	.word	0x00081b95

00081c1c <sysclk_get_main_hz>:
{
   81c1c:	b580      	push	{r7, lr}
   81c1e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
   81c20:	2006      	movs	r0, #6
   81c22:	4b04      	ldr	r3, [pc, #16]	; (81c34 <sysclk_get_main_hz+0x18>)
   81c24:	4798      	blx	r3
   81c26:	4602      	mov	r2, r0
   81c28:	4613      	mov	r3, r2
   81c2a:	00db      	lsls	r3, r3, #3
   81c2c:	1a9b      	subs	r3, r3, r2
   81c2e:	005b      	lsls	r3, r3, #1
}
   81c30:	4618      	mov	r0, r3
   81c32:	bd80      	pop	{r7, pc}
   81c34:	00081a49 	.word	0x00081a49

00081c38 <sysclk_get_cpu_hz>:
{
   81c38:	b580      	push	{r7, lr}
   81c3a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
   81c3c:	4b02      	ldr	r3, [pc, #8]	; (81c48 <sysclk_get_cpu_hz+0x10>)
   81c3e:	4798      	blx	r3
   81c40:	4603      	mov	r3, r0
   81c42:	085b      	lsrs	r3, r3, #1
}
   81c44:	4618      	mov	r0, r3
   81c46:	bd80      	pop	{r7, pc}
   81c48:	00081c1d 	.word	0x00081c1d

00081c4c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   81c4c:	b590      	push	{r4, r7, lr}
   81c4e:	b083      	sub	sp, #12
   81c50:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   81c52:	4811      	ldr	r0, [pc, #68]	; (81c98 <sysclk_init+0x4c>)
   81c54:	4b11      	ldr	r3, [pc, #68]	; (81c9c <sysclk_init+0x50>)
   81c56:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
   81c58:	2006      	movs	r0, #6
   81c5a:	4b11      	ldr	r3, [pc, #68]	; (81ca0 <sysclk_init+0x54>)
   81c5c:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
   81c5e:	1d38      	adds	r0, r7, #4
   81c60:	230e      	movs	r3, #14
   81c62:	2201      	movs	r2, #1
   81c64:	2106      	movs	r1, #6
   81c66:	4c0f      	ldr	r4, [pc, #60]	; (81ca4 <sysclk_init+0x58>)
   81c68:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
   81c6a:	1d3b      	adds	r3, r7, #4
   81c6c:	2100      	movs	r1, #0
   81c6e:	4618      	mov	r0, r3
   81c70:	4b0d      	ldr	r3, [pc, #52]	; (81ca8 <sysclk_init+0x5c>)
   81c72:	4798      	blx	r3
		pll_wait_for_lock(0);
   81c74:	2000      	movs	r0, #0
   81c76:	4b0d      	ldr	r3, [pc, #52]	; (81cac <sysclk_init+0x60>)
   81c78:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   81c7a:	2010      	movs	r0, #16
   81c7c:	4b0c      	ldr	r3, [pc, #48]	; (81cb0 <sysclk_init+0x64>)
   81c7e:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   81c80:	4b0c      	ldr	r3, [pc, #48]	; (81cb4 <sysclk_init+0x68>)
   81c82:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   81c84:	4b0c      	ldr	r3, [pc, #48]	; (81cb8 <sysclk_init+0x6c>)
   81c86:	4798      	blx	r3
   81c88:	4603      	mov	r3, r0
   81c8a:	4618      	mov	r0, r3
   81c8c:	4b03      	ldr	r3, [pc, #12]	; (81c9c <sysclk_init+0x50>)
   81c8e:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
   81c90:	bf00      	nop
   81c92:	370c      	adds	r7, #12
   81c94:	46bd      	mov	sp, r7
   81c96:	bd90      	pop	{r4, r7, pc}
   81c98:	0501bd00 	.word	0x0501bd00
   81c9c:	200700d1 	.word	0x200700d1
   81ca0:	00081bc1 	.word	0x00081bc1
   81ca4:	00081ae9 	.word	0x00081ae9
   81ca8:	00081b55 	.word	0x00081b55
   81cac:	00081bf9 	.word	0x00081bf9
   81cb0:	00081f0d 	.word	0x00081f0d
   81cb4:	000825f1 	.word	0x000825f1
   81cb8:	00081c39 	.word	0x00081c39

00081cbc <dmac_init>:
 *
 * \param[in,out] p_dmac Module hardware register base address pointer
 */
void dmac_init(
		Dmac *p_dmac)
{
   81cbc:	b580      	push	{r7, lr}
   81cbe:	b082      	sub	sp, #8
   81cc0:	af00      	add	r7, sp, #0
   81cc2:	6078      	str	r0, [r7, #4]
	dmac_disable(p_dmac);
   81cc4:	6878      	ldr	r0, [r7, #4]
   81cc6:	4b03      	ldr	r3, [pc, #12]	; (81cd4 <dmac_init+0x18>)
   81cc8:	4798      	blx	r3
}
   81cca:	bf00      	nop
   81ccc:	3708      	adds	r7, #8
   81cce:	46bd      	mov	sp, r7
   81cd0:	bd80      	pop	{r7, pc}
   81cd2:	bf00      	nop
   81cd4:	00081d17 	.word	0x00081d17

00081cd8 <dmac_set_priority_mode>:
 * \param[in] mode       \ref dmac_priority_mode_t "Priority mode"
 */
void dmac_set_priority_mode(
		Dmac *p_dmac,
		dmac_priority_mode_t mode)
{
   81cd8:	b480      	push	{r7}
   81cda:	b083      	sub	sp, #12
   81cdc:	af00      	add	r7, sp, #0
   81cde:	6078      	str	r0, [r7, #4]
   81ce0:	460b      	mov	r3, r1
   81ce2:	70fb      	strb	r3, [r7, #3]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_GCFG = (p_dmac->DMAC_GCFG & (~DMAC_GCFG_ARB_CFG)) | mode;
   81ce4:	687b      	ldr	r3, [r7, #4]
   81ce6:	681b      	ldr	r3, [r3, #0]
   81ce8:	f023 0210 	bic.w	r2, r3, #16
   81cec:	78fb      	ldrb	r3, [r7, #3]
   81cee:	431a      	orrs	r2, r3
   81cf0:	687b      	ldr	r3, [r7, #4]
   81cf2:	601a      	str	r2, [r3, #0]
}
   81cf4:	bf00      	nop
   81cf6:	370c      	adds	r7, #12
   81cf8:	46bd      	mov	sp, r7
   81cfa:	bc80      	pop	{r7}
   81cfc:	4770      	bx	lr

00081cfe <dmac_enable>:
 *
 * \param[out] p_dmac Module hardware register base address pointer
 */
void dmac_enable(
		Dmac *p_dmac)
{
   81cfe:	b480      	push	{r7}
   81d00:	b083      	sub	sp, #12
   81d02:	af00      	add	r7, sp, #0
   81d04:	6078      	str	r0, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_EN = DMAC_EN_ENABLE;
   81d06:	687b      	ldr	r3, [r7, #4]
   81d08:	2201      	movs	r2, #1
   81d0a:	605a      	str	r2, [r3, #4]
}
   81d0c:	bf00      	nop
   81d0e:	370c      	adds	r7, #12
   81d10:	46bd      	mov	sp, r7
   81d12:	bc80      	pop	{r7}
   81d14:	4770      	bx	lr

00081d16 <dmac_disable>:
 *
 * \param[in,out] p_dmac Module hardware register base address pointer
 */
void dmac_disable(
		Dmac *p_dmac)
{
   81d16:	b480      	push	{r7}
   81d18:	b083      	sub	sp, #12
   81d1a:	af00      	add	r7, sp, #0
   81d1c:	6078      	str	r0, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_EN &= (~DMAC_EN_ENABLE);
   81d1e:	687b      	ldr	r3, [r7, #4]
   81d20:	685b      	ldr	r3, [r3, #4]
   81d22:	f023 0201 	bic.w	r2, r3, #1
   81d26:	687b      	ldr	r3, [r7, #4]
   81d28:	605a      	str	r2, [r3, #4]
}
   81d2a:	bf00      	nop
   81d2c:	370c      	adds	r7, #12
   81d2e:	46bd      	mov	sp, r7
   81d30:	bc80      	pop	{r7}
   81d32:	4770      	bx	lr

00081d34 <dmac_enable_interrupt>:
 * </table>
 */
void dmac_enable_interrupt(
		Dmac *p_dmac,
		uint32_t ul_mask)
{
   81d34:	b480      	push	{r7}
   81d36:	b083      	sub	sp, #12
   81d38:	af00      	add	r7, sp, #0
   81d3a:	6078      	str	r0, [r7, #4]
   81d3c:	6039      	str	r1, [r7, #0]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_EBCIER = ul_mask;
   81d3e:	687b      	ldr	r3, [r7, #4]
   81d40:	683a      	ldr	r2, [r7, #0]
   81d42:	619a      	str	r2, [r3, #24]
}
   81d44:	bf00      	nop
   81d46:	370c      	adds	r7, #12
   81d48:	46bd      	mov	sp, r7
   81d4a:	bc80      	pop	{r7}
   81d4c:	4770      	bx	lr

00081d4e <dmac_get_status>:
 * Buffer Transfer and Chained Buffer Transfer Status Register" in the
 * device-specific datasheet for more information.
 */
uint32_t dmac_get_status(
		Dmac *p_dmac)
{
   81d4e:	b480      	push	{r7}
   81d50:	b083      	sub	sp, #12
   81d52:	af00      	add	r7, sp, #0
   81d54:	6078      	str	r0, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	
	return p_dmac->DMAC_EBCISR;
   81d56:	687b      	ldr	r3, [r7, #4]
   81d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
   81d5a:	4618      	mov	r0, r3
   81d5c:	370c      	adds	r7, #12
   81d5e:	46bd      	mov	sp, r7
   81d60:	bc80      	pop	{r7}
   81d62:	4770      	bx	lr

00081d64 <dmac_channel_enable>:
 * \param[in] ul_num  DMA Channel number (range 0 to 3)
 */
void dmac_channel_enable(
		Dmac *p_dmac,
		uint32_t ul_num)
{
   81d64:	b480      	push	{r7}
   81d66:	b083      	sub	sp, #12
   81d68:	af00      	add	r7, sp, #0
   81d6a:	6078      	str	r0, [r7, #4]
   81d6c:	6039      	str	r1, [r7, #0]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CHER = DMAC_CHER_ENA0 << ul_num;
   81d6e:	2201      	movs	r2, #1
   81d70:	683b      	ldr	r3, [r7, #0]
   81d72:	409a      	lsls	r2, r3
   81d74:	687b      	ldr	r3, [r7, #4]
   81d76:	629a      	str	r2, [r3, #40]	; 0x28
}
   81d78:	bf00      	nop
   81d7a:	370c      	adds	r7, #12
   81d7c:	46bd      	mov	sp, r7
   81d7e:	bc80      	pop	{r7}
   81d80:	4770      	bx	lr

00081d82 <dmac_channel_disable>:
 * \param[in] ul_num  DMA Channel number (range 0 to 3)
 */
void dmac_channel_disable(
		Dmac *p_dmac,
		uint32_t ul_num)
{
   81d82:	b480      	push	{r7}
   81d84:	b083      	sub	sp, #12
   81d86:	af00      	add	r7, sp, #0
   81d88:	6078      	str	r0, [r7, #4]
   81d8a:	6039      	str	r1, [r7, #0]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CHDR = DMAC_CHDR_DIS0 << ul_num;
   81d8c:	2201      	movs	r2, #1
   81d8e:	683b      	ldr	r3, [r7, #0]
   81d90:	409a      	lsls	r2, r3
   81d92:	687b      	ldr	r3, [r7, #4]
   81d94:	62da      	str	r2, [r3, #44]	; 0x2c
}
   81d96:	bf00      	nop
   81d98:	370c      	adds	r7, #12
   81d9a:	46bd      	mov	sp, r7
   81d9c:	bc80      	pop	{r7}
   81d9e:	4770      	bx	lr

00081da0 <dmac_channel_set_source_addr>:
 */
void dmac_channel_set_source_addr(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_addr)
{
   81da0:	b480      	push	{r7}
   81da2:	b085      	sub	sp, #20
   81da4:	af00      	add	r7, sp, #0
   81da6:	60f8      	str	r0, [r7, #12]
   81da8:	60b9      	str	r1, [r7, #8]
   81daa:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_SADDR = ul_addr;
   81dac:	68f9      	ldr	r1, [r7, #12]
   81dae:	68ba      	ldr	r2, [r7, #8]
   81db0:	4613      	mov	r3, r2
   81db2:	009b      	lsls	r3, r3, #2
   81db4:	4413      	add	r3, r2
   81db6:	00db      	lsls	r3, r3, #3
   81db8:	440b      	add	r3, r1
   81dba:	333c      	adds	r3, #60	; 0x3c
   81dbc:	687a      	ldr	r2, [r7, #4]
   81dbe:	601a      	str	r2, [r3, #0]
}
   81dc0:	bf00      	nop
   81dc2:	3714      	adds	r7, #20
   81dc4:	46bd      	mov	sp, r7
   81dc6:	bc80      	pop	{r7}
   81dc8:	4770      	bx	lr

00081dca <dmac_channel_set_destination_addr>:
 */
void dmac_channel_set_destination_addr(
		Dmac *p_dmac, 
		uint32_t ul_num,
		uint32_t ul_addr)
{
   81dca:	b480      	push	{r7}
   81dcc:	b085      	sub	sp, #20
   81dce:	af00      	add	r7, sp, #0
   81dd0:	60f8      	str	r0, [r7, #12]
   81dd2:	60b9      	str	r1, [r7, #8]
   81dd4:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_DADDR = ul_addr;
   81dd6:	68f9      	ldr	r1, [r7, #12]
   81dd8:	68ba      	ldr	r2, [r7, #8]
   81dda:	4613      	mov	r3, r2
   81ddc:	009b      	lsls	r3, r3, #2
   81dde:	4413      	add	r3, r2
   81de0:	00db      	lsls	r3, r3, #3
   81de2:	440b      	add	r3, r1
   81de4:	3340      	adds	r3, #64	; 0x40
   81de6:	687a      	ldr	r2, [r7, #4]
   81de8:	601a      	str	r2, [r3, #0]
}
   81dea:	bf00      	nop
   81dec:	3714      	adds	r7, #20
   81dee:	46bd      	mov	sp, r7
   81df0:	bc80      	pop	{r7}
   81df2:	4770      	bx	lr

00081df4 <dmac_channel_set_descriptor_addr>:
 */
void dmac_channel_set_descriptor_addr(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_desc)
{
   81df4:	b480      	push	{r7}
   81df6:	b085      	sub	sp, #20
   81df8:	af00      	add	r7, sp, #0
   81dfa:	60f8      	str	r0, [r7, #12]
   81dfc:	60b9      	str	r1, [r7, #8]
   81dfe:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_DSCR = ul_desc;
   81e00:	68f9      	ldr	r1, [r7, #12]
   81e02:	68ba      	ldr	r2, [r7, #8]
   81e04:	4613      	mov	r3, r2
   81e06:	009b      	lsls	r3, r3, #2
   81e08:	4413      	add	r3, r2
   81e0a:	00db      	lsls	r3, r3, #3
   81e0c:	440b      	add	r3, r1
   81e0e:	3344      	adds	r3, #68	; 0x44
   81e10:	687a      	ldr	r2, [r7, #4]
   81e12:	601a      	str	r2, [r3, #0]
}
   81e14:	bf00      	nop
   81e16:	3714      	adds	r7, #20
   81e18:	46bd      	mov	sp, r7
   81e1a:	bc80      	pop	{r7}
   81e1c:	4770      	bx	lr

00081e1e <dmac_channel_set_ctrlA>:
 */
void dmac_channel_set_ctrlA(
		Dmac *p_dmac, 
		uint32_t ul_num, 
		uint32_t ul_ctrlA)
{
   81e1e:	b480      	push	{r7}
   81e20:	b085      	sub	sp, #20
   81e22:	af00      	add	r7, sp, #0
   81e24:	60f8      	str	r0, [r7, #12]
   81e26:	60b9      	str	r1, [r7, #8]
   81e28:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CTRLA = ul_ctrlA;
   81e2a:	68f9      	ldr	r1, [r7, #12]
   81e2c:	68ba      	ldr	r2, [r7, #8]
   81e2e:	4613      	mov	r3, r2
   81e30:	009b      	lsls	r3, r3, #2
   81e32:	4413      	add	r3, r2
   81e34:	00db      	lsls	r3, r3, #3
   81e36:	440b      	add	r3, r1
   81e38:	3348      	adds	r3, #72	; 0x48
   81e3a:	687a      	ldr	r2, [r7, #4]
   81e3c:	601a      	str	r2, [r3, #0]
}
   81e3e:	bf00      	nop
   81e40:	3714      	adds	r7, #20
   81e42:	46bd      	mov	sp, r7
   81e44:	bc80      	pop	{r7}
   81e46:	4770      	bx	lr

00081e48 <dmac_channel_set_ctrlB>:
 */
void dmac_channel_set_ctrlB(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_ctrlB)
{
   81e48:	b480      	push	{r7}
   81e4a:	b085      	sub	sp, #20
   81e4c:	af00      	add	r7, sp, #0
   81e4e:	60f8      	str	r0, [r7, #12]
   81e50:	60b9      	str	r1, [r7, #8]
   81e52:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CTRLB = ul_ctrlB;
   81e54:	68f9      	ldr	r1, [r7, #12]
   81e56:	68ba      	ldr	r2, [r7, #8]
   81e58:	4613      	mov	r3, r2
   81e5a:	009b      	lsls	r3, r3, #2
   81e5c:	4413      	add	r3, r2
   81e5e:	00db      	lsls	r3, r3, #3
   81e60:	440b      	add	r3, r1
   81e62:	334c      	adds	r3, #76	; 0x4c
   81e64:	687a      	ldr	r2, [r7, #4]
   81e66:	601a      	str	r2, [r3, #0]
}
   81e68:	bf00      	nop
   81e6a:	3714      	adds	r7, #20
   81e6c:	46bd      	mov	sp, r7
   81e6e:	bc80      	pop	{r7}
   81e70:	4770      	bx	lr

00081e72 <dmac_channel_set_configuration>:
 */
void dmac_channel_set_configuration(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_cfg)
{
   81e72:	b480      	push	{r7}
   81e74:	b085      	sub	sp, #20
   81e76:	af00      	add	r7, sp, #0
   81e78:	60f8      	str	r0, [r7, #12]
   81e7a:	60b9      	str	r1, [r7, #8]
   81e7c:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CFG = ul_cfg;
   81e7e:	68f9      	ldr	r1, [r7, #12]
   81e80:	68ba      	ldr	r2, [r7, #8]
   81e82:	4613      	mov	r3, r2
   81e84:	009b      	lsls	r3, r3, #2
   81e86:	4413      	add	r3, r2
   81e88:	00db      	lsls	r3, r3, #3
   81e8a:	440b      	add	r3, r1
   81e8c:	3350      	adds	r3, #80	; 0x50
   81e8e:	687a      	ldr	r2, [r7, #4]
   81e90:	601a      	str	r2, [r3, #0]
}
   81e92:	bf00      	nop
   81e94:	3714      	adds	r7, #20
   81e96:	46bd      	mov	sp, r7
   81e98:	bc80      	pop	{r7}
   81e9a:	4770      	bx	lr

00081e9c <dmac_channel_single_buf_transfer_init>:
 */
void dmac_channel_single_buf_transfer_init(
		Dmac *p_dmac,
		uint32_t ul_num,
		dma_transfer_descriptor_t *p_desc)
{
   81e9c:	b580      	push	{r7, lr}
   81e9e:	b084      	sub	sp, #16
   81ea0:	af00      	add	r7, sp, #0
   81ea2:	60f8      	str	r0, [r7, #12]
   81ea4:	60b9      	str	r1, [r7, #8]
   81ea6:	607a      	str	r2, [r7, #4]
	Assert(p_dmac);
	Assert(ul_num<=3);
	Assert(p_desc);
	
	/* Clear any pending interrupts */
	p_dmac->DMAC_EBCISR;
   81ea8:	68fb      	ldr	r3, [r7, #12]
   81eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24

	dmac_channel_set_source_addr(p_dmac, ul_num, p_desc->ul_source_addr);
   81eac:	687b      	ldr	r3, [r7, #4]
   81eae:	681b      	ldr	r3, [r3, #0]
   81eb0:	461a      	mov	r2, r3
   81eb2:	68b9      	ldr	r1, [r7, #8]
   81eb4:	68f8      	ldr	r0, [r7, #12]
   81eb6:	4b10      	ldr	r3, [pc, #64]	; (81ef8 <dmac_channel_single_buf_transfer_init+0x5c>)
   81eb8:	4798      	blx	r3
	dmac_channel_set_destination_addr(p_dmac, ul_num,
   81eba:	687b      	ldr	r3, [r7, #4]
   81ebc:	685b      	ldr	r3, [r3, #4]
   81ebe:	461a      	mov	r2, r3
   81ec0:	68b9      	ldr	r1, [r7, #8]
   81ec2:	68f8      	ldr	r0, [r7, #12]
   81ec4:	4b0d      	ldr	r3, [pc, #52]	; (81efc <dmac_channel_single_buf_transfer_init+0x60>)
   81ec6:	4798      	blx	r3
			p_desc->ul_destination_addr);
	dmac_channel_set_descriptor_addr(p_dmac, ul_num, 0);
   81ec8:	2200      	movs	r2, #0
   81eca:	68b9      	ldr	r1, [r7, #8]
   81ecc:	68f8      	ldr	r0, [r7, #12]
   81ece:	4b0c      	ldr	r3, [pc, #48]	; (81f00 <dmac_channel_single_buf_transfer_init+0x64>)
   81ed0:	4798      	blx	r3
	dmac_channel_set_ctrlA(p_dmac, ul_num, p_desc->ul_ctrlA);
   81ed2:	687b      	ldr	r3, [r7, #4]
   81ed4:	689b      	ldr	r3, [r3, #8]
   81ed6:	461a      	mov	r2, r3
   81ed8:	68b9      	ldr	r1, [r7, #8]
   81eda:	68f8      	ldr	r0, [r7, #12]
   81edc:	4b09      	ldr	r3, [pc, #36]	; (81f04 <dmac_channel_single_buf_transfer_init+0x68>)
   81ede:	4798      	blx	r3
	dmac_channel_set_ctrlB(p_dmac, ul_num, p_desc->ul_ctrlB);
   81ee0:	687b      	ldr	r3, [r7, #4]
   81ee2:	68db      	ldr	r3, [r3, #12]
   81ee4:	461a      	mov	r2, r3
   81ee6:	68b9      	ldr	r1, [r7, #8]
   81ee8:	68f8      	ldr	r0, [r7, #12]
   81eea:	4b07      	ldr	r3, [pc, #28]	; (81f08 <dmac_channel_single_buf_transfer_init+0x6c>)
   81eec:	4798      	blx	r3
}
   81eee:	bf00      	nop
   81ef0:	3710      	adds	r7, #16
   81ef2:	46bd      	mov	sp, r7
   81ef4:	bd80      	pop	{r7, pc}
   81ef6:	bf00      	nop
   81ef8:	00081da1 	.word	0x00081da1
   81efc:	00081dcb 	.word	0x00081dcb
   81f00:	00081df5 	.word	0x00081df5
   81f04:	00081e1f 	.word	0x00081e1f
   81f08:	00081e49 	.word	0x00081e49

00081f0c <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
   81f0c:	b480      	push	{r7}
   81f0e:	b085      	sub	sp, #20
   81f10:	af00      	add	r7, sp, #0
   81f12:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   81f14:	491c      	ldr	r1, [pc, #112]	; (81f88 <pmc_switch_mck_to_pllack+0x7c>)
   81f16:	4b1c      	ldr	r3, [pc, #112]	; (81f88 <pmc_switch_mck_to_pllack+0x7c>)
   81f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81f1a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
   81f1e:	687b      	ldr	r3, [r7, #4]
   81f20:	4313      	orrs	r3, r2
   81f22:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81f24:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81f28:	60fb      	str	r3, [r7, #12]
   81f2a:	e007      	b.n	81f3c <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81f2c:	68fb      	ldr	r3, [r7, #12]
   81f2e:	2b00      	cmp	r3, #0
   81f30:	d101      	bne.n	81f36 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
   81f32:	2301      	movs	r3, #1
   81f34:	e023      	b.n	81f7e <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
   81f36:	68fb      	ldr	r3, [r7, #12]
   81f38:	3b01      	subs	r3, #1
   81f3a:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81f3c:	4b12      	ldr	r3, [pc, #72]	; (81f88 <pmc_switch_mck_to_pllack+0x7c>)
   81f3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81f40:	f003 0308 	and.w	r3, r3, #8
   81f44:	2b00      	cmp	r3, #0
   81f46:	d0f1      	beq.n	81f2c <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   81f48:	4a0f      	ldr	r2, [pc, #60]	; (81f88 <pmc_switch_mck_to_pllack+0x7c>)
   81f4a:	4b0f      	ldr	r3, [pc, #60]	; (81f88 <pmc_switch_mck_to_pllack+0x7c>)
   81f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81f4e:	f023 0303 	bic.w	r3, r3, #3
   81f52:	f043 0302 	orr.w	r3, r3, #2
   81f56:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81f58:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81f5c:	60fb      	str	r3, [r7, #12]
   81f5e:	e007      	b.n	81f70 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81f60:	68fb      	ldr	r3, [r7, #12]
   81f62:	2b00      	cmp	r3, #0
   81f64:	d101      	bne.n	81f6a <pmc_switch_mck_to_pllack+0x5e>
			return 1;
   81f66:	2301      	movs	r3, #1
   81f68:	e009      	b.n	81f7e <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
   81f6a:	68fb      	ldr	r3, [r7, #12]
   81f6c:	3b01      	subs	r3, #1
   81f6e:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81f70:	4b05      	ldr	r3, [pc, #20]	; (81f88 <pmc_switch_mck_to_pllack+0x7c>)
   81f72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81f74:	f003 0308 	and.w	r3, r3, #8
   81f78:	2b00      	cmp	r3, #0
   81f7a:	d0f1      	beq.n	81f60 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
   81f7c:	2300      	movs	r3, #0
}
   81f7e:	4618      	mov	r0, r3
   81f80:	3714      	adds	r7, #20
   81f82:	46bd      	mov	sp, r7
   81f84:	bc80      	pop	{r7}
   81f86:	4770      	bx	lr
   81f88:	400e0600 	.word	0x400e0600

00081f8c <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
   81f8c:	b480      	push	{r7}
   81f8e:	b083      	sub	sp, #12
   81f90:	af00      	add	r7, sp, #0
   81f92:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
   81f94:	687b      	ldr	r3, [r7, #4]
   81f96:	2b01      	cmp	r3, #1
   81f98:	d107      	bne.n	81faa <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
   81f9a:	4a08      	ldr	r2, [pc, #32]	; (81fbc <pmc_switch_sclk_to_32kxtal+0x30>)
   81f9c:	4b07      	ldr	r3, [pc, #28]	; (81fbc <pmc_switch_sclk_to_32kxtal+0x30>)
   81f9e:	689b      	ldr	r3, [r3, #8]
   81fa0:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   81fa4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81fa8:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
   81faa:	4b04      	ldr	r3, [pc, #16]	; (81fbc <pmc_switch_sclk_to_32kxtal+0x30>)
   81fac:	4a04      	ldr	r2, [pc, #16]	; (81fc0 <pmc_switch_sclk_to_32kxtal+0x34>)
   81fae:	601a      	str	r2, [r3, #0]
}
   81fb0:	bf00      	nop
   81fb2:	370c      	adds	r7, #12
   81fb4:	46bd      	mov	sp, r7
   81fb6:	bc80      	pop	{r7}
   81fb8:	4770      	bx	lr
   81fba:	bf00      	nop
   81fbc:	400e1a10 	.word	0x400e1a10
   81fc0:	a5000008 	.word	0xa5000008

00081fc4 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
   81fc4:	b480      	push	{r7}
   81fc6:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
   81fc8:	4b09      	ldr	r3, [pc, #36]	; (81ff0 <pmc_osc_is_ready_32kxtal+0x2c>)
   81fca:	695b      	ldr	r3, [r3, #20]
   81fcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
   81fd0:	2b00      	cmp	r3, #0
   81fd2:	d007      	beq.n	81fe4 <pmc_osc_is_ready_32kxtal+0x20>
   81fd4:	4b07      	ldr	r3, [pc, #28]	; (81ff4 <pmc_osc_is_ready_32kxtal+0x30>)
   81fd6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81fd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
   81fdc:	2b00      	cmp	r3, #0
   81fde:	d001      	beq.n	81fe4 <pmc_osc_is_ready_32kxtal+0x20>
   81fe0:	2301      	movs	r3, #1
   81fe2:	e000      	b.n	81fe6 <pmc_osc_is_ready_32kxtal+0x22>
   81fe4:	2300      	movs	r3, #0
}
   81fe6:	4618      	mov	r0, r3
   81fe8:	46bd      	mov	sp, r7
   81fea:	bc80      	pop	{r7}
   81fec:	4770      	bx	lr
   81fee:	bf00      	nop
   81ff0:	400e1a10 	.word	0x400e1a10
   81ff4:	400e0600 	.word	0x400e0600

00081ff8 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
   81ff8:	b480      	push	{r7}
   81ffa:	b083      	sub	sp, #12
   81ffc:	af00      	add	r7, sp, #0
   81ffe:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
   82000:	4a18      	ldr	r2, [pc, #96]	; (82064 <pmc_switch_mainck_to_fastrc+0x6c>)
   82002:	4b18      	ldr	r3, [pc, #96]	; (82064 <pmc_switch_mainck_to_fastrc+0x6c>)
   82004:	6a1b      	ldr	r3, [r3, #32]
   82006:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8200a:	f043 0308 	orr.w	r3, r3, #8
   8200e:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   82010:	bf00      	nop
   82012:	4b14      	ldr	r3, [pc, #80]	; (82064 <pmc_switch_mainck_to_fastrc+0x6c>)
   82014:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82016:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   8201a:	2b00      	cmp	r3, #0
   8201c:	d0f9      	beq.n	82012 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   8201e:	4911      	ldr	r1, [pc, #68]	; (82064 <pmc_switch_mainck_to_fastrc+0x6c>)
   82020:	4b10      	ldr	r3, [pc, #64]	; (82064 <pmc_switch_mainck_to_fastrc+0x6c>)
   82022:	6a1b      	ldr	r3, [r3, #32]
   82024:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   82028:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
   8202c:	687a      	ldr	r2, [r7, #4]
   8202e:	4313      	orrs	r3, r2
   82030:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   82034:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   82036:	bf00      	nop
   82038:	4b0a      	ldr	r3, [pc, #40]	; (82064 <pmc_switch_mainck_to_fastrc+0x6c>)
   8203a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8203c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   82040:	2b00      	cmp	r3, #0
   82042:	d0f9      	beq.n	82038 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
   82044:	4a07      	ldr	r2, [pc, #28]	; (82064 <pmc_switch_mainck_to_fastrc+0x6c>)
   82046:	4b07      	ldr	r3, [pc, #28]	; (82064 <pmc_switch_mainck_to_fastrc+0x6c>)
   82048:	6a1b      	ldr	r3, [r3, #32]
   8204a:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
   8204e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   82052:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   82056:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
   82058:	bf00      	nop
   8205a:	370c      	adds	r7, #12
   8205c:	46bd      	mov	sp, r7
   8205e:	bc80      	pop	{r7}
   82060:	4770      	bx	lr
   82062:	bf00      	nop
   82064:	400e0600 	.word	0x400e0600

00082068 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
   82068:	b480      	push	{r7}
   8206a:	b083      	sub	sp, #12
   8206c:	af00      	add	r7, sp, #0
   8206e:	6078      	str	r0, [r7, #4]
   82070:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   82072:	687b      	ldr	r3, [r7, #4]
   82074:	2b00      	cmp	r3, #0
   82076:	d008      	beq.n	8208a <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   82078:	4916      	ldr	r1, [pc, #88]	; (820d4 <pmc_switch_mainck_to_xtal+0x6c>)
   8207a:	4b16      	ldr	r3, [pc, #88]	; (820d4 <pmc_switch_mainck_to_xtal+0x6c>)
   8207c:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   8207e:	4a16      	ldr	r2, [pc, #88]	; (820d8 <pmc_switch_mainck_to_xtal+0x70>)
   82080:	401a      	ands	r2, r3
   82082:	4b16      	ldr	r3, [pc, #88]	; (820dc <pmc_switch_mainck_to_xtal+0x74>)
   82084:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   82086:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
   82088:	e01e      	b.n	820c8 <pmc_switch_mainck_to_xtal+0x60>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8208a:	4912      	ldr	r1, [pc, #72]	; (820d4 <pmc_switch_mainck_to_xtal+0x6c>)
   8208c:	4b11      	ldr	r3, [pc, #68]	; (820d4 <pmc_switch_mainck_to_xtal+0x6c>)
   8208e:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82090:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   82094:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   82098:	683a      	ldr	r2, [r7, #0]
   8209a:	0212      	lsls	r2, r2, #8
   8209c:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8209e:	4313      	orrs	r3, r2
   820a0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   820a4:	f043 0301 	orr.w	r3, r3, #1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   820a8:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   820aa:	bf00      	nop
   820ac:	4b09      	ldr	r3, [pc, #36]	; (820d4 <pmc_switch_mainck_to_xtal+0x6c>)
   820ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   820b0:	f003 0301 	and.w	r3, r3, #1
   820b4:	2b00      	cmp	r3, #0
   820b6:	d0f9      	beq.n	820ac <pmc_switch_mainck_to_xtal+0x44>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   820b8:	4a06      	ldr	r2, [pc, #24]	; (820d4 <pmc_switch_mainck_to_xtal+0x6c>)
   820ba:	4b06      	ldr	r3, [pc, #24]	; (820d4 <pmc_switch_mainck_to_xtal+0x6c>)
   820bc:	6a1b      	ldr	r3, [r3, #32]
   820be:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   820c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   820c6:	6213      	str	r3, [r2, #32]
}
   820c8:	bf00      	nop
   820ca:	370c      	adds	r7, #12
   820cc:	46bd      	mov	sp, r7
   820ce:	bc80      	pop	{r7}
   820d0:	4770      	bx	lr
   820d2:	bf00      	nop
   820d4:	400e0600 	.word	0x400e0600
   820d8:	fec8fffc 	.word	0xfec8fffc
   820dc:	01370002 	.word	0x01370002

000820e0 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
   820e0:	b480      	push	{r7}
   820e2:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   820e4:	4b03      	ldr	r3, [pc, #12]	; (820f4 <pmc_osc_is_ready_mainck+0x14>)
   820e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   820e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
   820ec:	4618      	mov	r0, r3
   820ee:	46bd      	mov	sp, r7
   820f0:	bc80      	pop	{r7}
   820f2:	4770      	bx	lr
   820f4:	400e0600 	.word	0x400e0600

000820f8 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
   820f8:	b480      	push	{r7}
   820fa:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   820fc:	4b03      	ldr	r3, [pc, #12]	; (8210c <pmc_disable_pllack+0x14>)
   820fe:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   82102:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
   82104:	bf00      	nop
   82106:	46bd      	mov	sp, r7
   82108:	bc80      	pop	{r7}
   8210a:	4770      	bx	lr
   8210c:	400e0600 	.word	0x400e0600

00082110 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
   82110:	b480      	push	{r7}
   82112:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   82114:	4b03      	ldr	r3, [pc, #12]	; (82124 <pmc_is_locked_pllack+0x14>)
   82116:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82118:	f003 0302 	and.w	r3, r3, #2
}
   8211c:	4618      	mov	r0, r3
   8211e:	46bd      	mov	sp, r7
   82120:	bc80      	pop	{r7}
   82122:	4770      	bx	lr
   82124:	400e0600 	.word	0x400e0600

00082128 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
   82128:	b480      	push	{r7}
   8212a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
   8212c:	4b03      	ldr	r3, [pc, #12]	; (8213c <pmc_is_locked_upll+0x14>)
   8212e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82130:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
   82134:	4618      	mov	r0, r3
   82136:	46bd      	mov	sp, r7
   82138:	bc80      	pop	{r7}
   8213a:	4770      	bx	lr
   8213c:	400e0600 	.word	0x400e0600

00082140 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
   82140:	b480      	push	{r7}
   82142:	b083      	sub	sp, #12
   82144:	af00      	add	r7, sp, #0
   82146:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
   82148:	687b      	ldr	r3, [r7, #4]
   8214a:	2b2c      	cmp	r3, #44	; 0x2c
   8214c:	d901      	bls.n	82152 <pmc_enable_periph_clk+0x12>
		return 1;
   8214e:	2301      	movs	r3, #1
   82150:	e02f      	b.n	821b2 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
   82152:	687b      	ldr	r3, [r7, #4]
   82154:	2b1f      	cmp	r3, #31
   82156:	d813      	bhi.n	82180 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   82158:	4b18      	ldr	r3, [pc, #96]	; (821bc <pmc_enable_periph_clk+0x7c>)
   8215a:	699a      	ldr	r2, [r3, #24]
   8215c:	2101      	movs	r1, #1
   8215e:	687b      	ldr	r3, [r7, #4]
   82160:	fa01 f303 	lsl.w	r3, r1, r3
   82164:	401a      	ands	r2, r3
   82166:	2101      	movs	r1, #1
   82168:	687b      	ldr	r3, [r7, #4]
   8216a:	fa01 f303 	lsl.w	r3, r1, r3
   8216e:	429a      	cmp	r2, r3
   82170:	d01e      	beq.n	821b0 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
   82172:	4a12      	ldr	r2, [pc, #72]	; (821bc <pmc_enable_periph_clk+0x7c>)
   82174:	2101      	movs	r1, #1
   82176:	687b      	ldr	r3, [r7, #4]
   82178:	fa01 f303 	lsl.w	r3, r1, r3
   8217c:	6113      	str	r3, [r2, #16]
   8217e:	e017      	b.n	821b0 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   82180:	687b      	ldr	r3, [r7, #4]
   82182:	3b20      	subs	r3, #32
   82184:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82186:	4b0d      	ldr	r3, [pc, #52]	; (821bc <pmc_enable_periph_clk+0x7c>)
   82188:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   8218c:	2101      	movs	r1, #1
   8218e:	687b      	ldr	r3, [r7, #4]
   82190:	fa01 f303 	lsl.w	r3, r1, r3
   82194:	401a      	ands	r2, r3
   82196:	2101      	movs	r1, #1
   82198:	687b      	ldr	r3, [r7, #4]
   8219a:	fa01 f303 	lsl.w	r3, r1, r3
   8219e:	429a      	cmp	r2, r3
   821a0:	d006      	beq.n	821b0 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
   821a2:	4a06      	ldr	r2, [pc, #24]	; (821bc <pmc_enable_periph_clk+0x7c>)
   821a4:	2101      	movs	r1, #1
   821a6:	687b      	ldr	r3, [r7, #4]
   821a8:	fa01 f303 	lsl.w	r3, r1, r3
   821ac:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
   821b0:	2300      	movs	r3, #0
}
   821b2:	4618      	mov	r0, r3
   821b4:	370c      	adds	r7, #12
   821b6:	46bd      	mov	sp, r7
   821b8:	bc80      	pop	{r7}
   821ba:	4770      	bx	lr
   821bc:	400e0600 	.word	0x400e0600

000821c0 <sysclk_enable_peripheral_clock>:
{
   821c0:	b580      	push	{r7, lr}
   821c2:	b082      	sub	sp, #8
   821c4:	af00      	add	r7, sp, #0
   821c6:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   821c8:	6878      	ldr	r0, [r7, #4]
   821ca:	4b03      	ldr	r3, [pc, #12]	; (821d8 <sysclk_enable_peripheral_clock+0x18>)
   821cc:	4798      	blx	r3
}
   821ce:	bf00      	nop
   821d0:	3708      	adds	r7, #8
   821d2:	46bd      	mov	sp, r7
   821d4:	bd80      	pop	{r7, pc}
   821d6:	bf00      	nop
   821d8:	00082141 	.word	0x00082141

000821dc <ioport_init>:
{
   821dc:	b580      	push	{r7, lr}
   821de:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
   821e0:	200b      	movs	r0, #11
   821e2:	4b06      	ldr	r3, [pc, #24]	; (821fc <ioport_init+0x20>)
   821e4:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
   821e6:	200c      	movs	r0, #12
   821e8:	4b04      	ldr	r3, [pc, #16]	; (821fc <ioport_init+0x20>)
   821ea:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
   821ec:	200d      	movs	r0, #13
   821ee:	4b03      	ldr	r3, [pc, #12]	; (821fc <ioport_init+0x20>)
   821f0:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
   821f2:	200e      	movs	r0, #14
   821f4:	4b01      	ldr	r3, [pc, #4]	; (821fc <ioport_init+0x20>)
   821f6:	4798      	blx	r3
}
   821f8:	bf00      	nop
   821fa:	bd80      	pop	{r7, pc}
   821fc:	000821c1 	.word	0x000821c1

00082200 <ioport_disable_pin>:
{
   82200:	b480      	push	{r7}
   82202:	b089      	sub	sp, #36	; 0x24
   82204:	af00      	add	r7, sp, #0
   82206:	6078      	str	r0, [r7, #4]
   82208:	687b      	ldr	r3, [r7, #4]
   8220a:	61fb      	str	r3, [r7, #28]
   8220c:	69fb      	ldr	r3, [r7, #28]
   8220e:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   82210:	69bb      	ldr	r3, [r7, #24]
   82212:	095a      	lsrs	r2, r3, #5
   82214:	69fb      	ldr	r3, [r7, #28]
   82216:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
   82218:	697b      	ldr	r3, [r7, #20]
   8221a:	f003 031f 	and.w	r3, r3, #31
   8221e:	2101      	movs	r1, #1
   82220:	fa01 f303 	lsl.w	r3, r1, r3
   82224:	613a      	str	r2, [r7, #16]
   82226:	60fb      	str	r3, [r7, #12]
   82228:	693b      	ldr	r3, [r7, #16]
   8222a:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   8222c:	68bb      	ldr	r3, [r7, #8]
   8222e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   82232:	f203 7307 	addw	r3, r3, #1799	; 0x707
   82236:	025b      	lsls	r3, r3, #9
   82238:	461a      	mov	r2, r3
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   8223a:	68fb      	ldr	r3, [r7, #12]
   8223c:	6053      	str	r3, [r2, #4]
}
   8223e:	bf00      	nop
   82240:	3724      	adds	r7, #36	; 0x24
   82242:	46bd      	mov	sp, r7
   82244:	bc80      	pop	{r7}
   82246:	4770      	bx	lr

00082248 <ioport_set_pin_mode>:
{
   82248:	b480      	push	{r7}
   8224a:	b08d      	sub	sp, #52	; 0x34
   8224c:	af00      	add	r7, sp, #0
   8224e:	6078      	str	r0, [r7, #4]
   82250:	6039      	str	r1, [r7, #0]
   82252:	687b      	ldr	r3, [r7, #4]
   82254:	62fb      	str	r3, [r7, #44]	; 0x2c
   82256:	683b      	ldr	r3, [r7, #0]
   82258:	62bb      	str	r3, [r7, #40]	; 0x28
   8225a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   8225c:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
   8225e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82260:	095a      	lsrs	r2, r3, #5
   82262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   82264:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
   82266:	6a3b      	ldr	r3, [r7, #32]
   82268:	f003 031f 	and.w	r3, r3, #31
   8226c:	2101      	movs	r1, #1
   8226e:	fa01 f303 	lsl.w	r3, r1, r3
   82272:	61fa      	str	r2, [r7, #28]
   82274:	61bb      	str	r3, [r7, #24]
   82276:	6abb      	ldr	r3, [r7, #40]	; 0x28
   82278:	617b      	str	r3, [r7, #20]
   8227a:	69fb      	ldr	r3, [r7, #28]
   8227c:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   8227e:	693b      	ldr	r3, [r7, #16]
   82280:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   82284:	f203 7307 	addw	r3, r3, #1799	; 0x707
   82288:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_port_to_base(port);
   8228a:	60fb      	str	r3, [r7, #12]
	if (mode & IOPORT_MODE_PULLUP) {
   8228c:	697b      	ldr	r3, [r7, #20]
   8228e:	f003 0308 	and.w	r3, r3, #8
   82292:	2b00      	cmp	r3, #0
   82294:	d003      	beq.n	8229e <ioport_set_pin_mode+0x56>
		base->PIO_PUER = mask;
   82296:	68fb      	ldr	r3, [r7, #12]
   82298:	69ba      	ldr	r2, [r7, #24]
   8229a:	665a      	str	r2, [r3, #100]	; 0x64
   8229c:	e002      	b.n	822a4 <ioport_set_pin_mode+0x5c>
		base->PIO_PUDR = mask;
   8229e:	68fb      	ldr	r3, [r7, #12]
   822a0:	69ba      	ldr	r2, [r7, #24]
   822a2:	661a      	str	r2, [r3, #96]	; 0x60
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
   822a4:	697b      	ldr	r3, [r7, #20]
   822a6:	f003 0320 	and.w	r3, r3, #32
   822aa:	2b00      	cmp	r3, #0
   822ac:	d003      	beq.n	822b6 <ioport_set_pin_mode+0x6e>
		base->PIO_MDER = mask;
   822ae:	68fb      	ldr	r3, [r7, #12]
   822b0:	69ba      	ldr	r2, [r7, #24]
   822b2:	651a      	str	r2, [r3, #80]	; 0x50
   822b4:	e002      	b.n	822bc <ioport_set_pin_mode+0x74>
		base->PIO_MDDR = mask;
   822b6:	68fb      	ldr	r3, [r7, #12]
   822b8:	69ba      	ldr	r2, [r7, #24]
   822ba:	655a      	str	r2, [r3, #84]	; 0x54
	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
   822bc:	697b      	ldr	r3, [r7, #20]
   822be:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   822c2:	2b00      	cmp	r3, #0
   822c4:	d003      	beq.n	822ce <ioport_set_pin_mode+0x86>
		base->PIO_IFER = mask;
   822c6:	68fb      	ldr	r3, [r7, #12]
   822c8:	69ba      	ldr	r2, [r7, #24]
   822ca:	621a      	str	r2, [r3, #32]
   822cc:	e002      	b.n	822d4 <ioport_set_pin_mode+0x8c>
		base->PIO_IFDR = mask;
   822ce:	68fb      	ldr	r3, [r7, #12]
   822d0:	69ba      	ldr	r2, [r7, #24]
   822d2:	625a      	str	r2, [r3, #36]	; 0x24
	if (mode & IOPORT_MODE_DEBOUNCE) {
   822d4:	697b      	ldr	r3, [r7, #20]
   822d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
   822da:	2b00      	cmp	r3, #0
   822dc:	d004      	beq.n	822e8 <ioport_set_pin_mode+0xa0>
		base->PIO_DIFSR = mask;
   822de:	68fb      	ldr	r3, [r7, #12]
   822e0:	69ba      	ldr	r2, [r7, #24]
   822e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
   822e6:	e003      	b.n	822f0 <ioport_set_pin_mode+0xa8>
		base->PIO_SCIFSR = mask;
   822e8:	68fb      	ldr	r3, [r7, #12]
   822ea:	69ba      	ldr	r2, [r7, #24]
   822ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if (mode & IOPORT_MODE_MUX_BIT0) {
   822f0:	697b      	ldr	r3, [r7, #20]
   822f2:	f003 0301 	and.w	r3, r3, #1
   822f6:	2b00      	cmp	r3, #0
   822f8:	d006      	beq.n	82308 <ioport_set_pin_mode+0xc0>
		base->PIO_ABSR |= mask;
   822fa:	68fb      	ldr	r3, [r7, #12]
   822fc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   822fe:	69bb      	ldr	r3, [r7, #24]
   82300:	431a      	orrs	r2, r3
   82302:	68fb      	ldr	r3, [r7, #12]
   82304:	671a      	str	r2, [r3, #112]	; 0x70
}
   82306:	e006      	b.n	82316 <ioport_set_pin_mode+0xce>
		base->PIO_ABSR &= ~mask;
   82308:	68fb      	ldr	r3, [r7, #12]
   8230a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   8230c:	69bb      	ldr	r3, [r7, #24]
   8230e:	43db      	mvns	r3, r3
   82310:	401a      	ands	r2, r3
   82312:	68fb      	ldr	r3, [r7, #12]
   82314:	671a      	str	r2, [r3, #112]	; 0x70
   82316:	bf00      	nop
   82318:	3734      	adds	r7, #52	; 0x34
   8231a:	46bd      	mov	sp, r7
   8231c:	bc80      	pop	{r7}
   8231e:	4770      	bx	lr

00082320 <ioport_set_pin_dir>:
{
   82320:	b480      	push	{r7}
   82322:	b08d      	sub	sp, #52	; 0x34
   82324:	af00      	add	r7, sp, #0
   82326:	6078      	str	r0, [r7, #4]
   82328:	460b      	mov	r3, r1
   8232a:	70fb      	strb	r3, [r7, #3]
   8232c:	687b      	ldr	r3, [r7, #4]
   8232e:	62fb      	str	r3, [r7, #44]	; 0x2c
   82330:	78fb      	ldrb	r3, [r7, #3]
   82332:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
   82336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   82338:	627b      	str	r3, [r7, #36]	; 0x24
   8233a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   8233c:	623b      	str	r3, [r7, #32]
	return pin >> 5;
   8233e:	6a3b      	ldr	r3, [r7, #32]
   82340:	095b      	lsrs	r3, r3, #5
   82342:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   82344:	69fb      	ldr	r3, [r7, #28]
   82346:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   8234a:	f203 7307 	addw	r3, r3, #1799	; 0x707
   8234e:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
   82350:	61bb      	str	r3, [r7, #24]
	if (dir == IOPORT_DIR_OUTPUT) {
   82352:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
   82356:	2b01      	cmp	r3, #1
   82358:	d109      	bne.n	8236e <ioport_set_pin_dir+0x4e>
   8235a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   8235c:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
   8235e:	697b      	ldr	r3, [r7, #20]
   82360:	f003 031f 	and.w	r3, r3, #31
   82364:	2201      	movs	r2, #1
   82366:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   82368:	69bb      	ldr	r3, [r7, #24]
   8236a:	611a      	str	r2, [r3, #16]
   8236c:	e00c      	b.n	82388 <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
   8236e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
   82372:	2b00      	cmp	r3, #0
   82374:	d108      	bne.n	82388 <ioport_set_pin_dir+0x68>
   82376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   82378:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
   8237a:	693b      	ldr	r3, [r7, #16]
   8237c:	f003 031f 	and.w	r3, r3, #31
   82380:	2201      	movs	r2, #1
   82382:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   82384:	69bb      	ldr	r3, [r7, #24]
   82386:	615a      	str	r2, [r3, #20]
   82388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   8238a:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   8238c:	68fb      	ldr	r3, [r7, #12]
   8238e:	f003 031f 	and.w	r3, r3, #31
   82392:	2201      	movs	r2, #1
   82394:	409a      	lsls	r2, r3
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   82396:	69bb      	ldr	r3, [r7, #24]
   82398:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
   8239c:	bf00      	nop
   8239e:	3734      	adds	r7, #52	; 0x34
   823a0:	46bd      	mov	sp, r7
   823a2:	bc80      	pop	{r7}
   823a4:	4770      	bx	lr

000823a6 <ioport_set_pin_level>:
{
   823a6:	b480      	push	{r7}
   823a8:	b08b      	sub	sp, #44	; 0x2c
   823aa:	af00      	add	r7, sp, #0
   823ac:	6078      	str	r0, [r7, #4]
   823ae:	460b      	mov	r3, r1
   823b0:	70fb      	strb	r3, [r7, #3]
   823b2:	687b      	ldr	r3, [r7, #4]
   823b4:	627b      	str	r3, [r7, #36]	; 0x24
   823b6:	78fb      	ldrb	r3, [r7, #3]
   823b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   823bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   823be:	61fb      	str	r3, [r7, #28]
   823c0:	69fb      	ldr	r3, [r7, #28]
   823c2:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   823c4:	69bb      	ldr	r3, [r7, #24]
   823c6:	095b      	lsrs	r3, r3, #5
   823c8:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   823ca:	697b      	ldr	r3, [r7, #20]
   823cc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   823d0:	f203 7307 	addw	r3, r3, #1799	; 0x707
   823d4:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
   823d6:	613b      	str	r3, [r7, #16]
	if (level) {
   823d8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   823dc:	2b00      	cmp	r3, #0
   823de:	d009      	beq.n	823f4 <ioport_set_pin_level+0x4e>
   823e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   823e2:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   823e4:	68fb      	ldr	r3, [r7, #12]
   823e6:	f003 031f 	and.w	r3, r3, #31
   823ea:	2201      	movs	r2, #1
   823ec:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   823ee:	693b      	ldr	r3, [r7, #16]
   823f0:	631a      	str	r2, [r3, #48]	; 0x30
}
   823f2:	e008      	b.n	82406 <ioport_set_pin_level+0x60>
   823f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   823f6:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
   823f8:	68bb      	ldr	r3, [r7, #8]
   823fa:	f003 031f 	and.w	r3, r3, #31
   823fe:	2201      	movs	r2, #1
   82400:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   82402:	693b      	ldr	r3, [r7, #16]
   82404:	635a      	str	r2, [r3, #52]	; 0x34
   82406:	bf00      	nop
   82408:	372c      	adds	r7, #44	; 0x2c
   8240a:	46bd      	mov	sp, r7
   8240c:	bc80      	pop	{r7}
   8240e:	4770      	bx	lr

00082410 <board_init>:
#include "asf.h"
#include "board.h"
#include "conf_board.h"

void board_init(void)
{
   82410:	b580      	push	{r7, lr}
   82412:	af00      	add	r7, sp, #0
	#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   82414:	4b44      	ldr	r3, [pc, #272]	; (82528 <board_init+0x118>)
   82416:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8241a:	605a      	str	r2, [r3, #4]
	#endif
	
	ioport_init();
   8241c:	4b43      	ldr	r3, [pc, #268]	; (8252c <board_init+0x11c>)
   8241e:	4798      	blx	r3
	
	/* Configure LED pins */
	ioport_set_pin_dir(LED_ONBOARD, IOPORT_DIR_OUTPUT);
   82420:	2101      	movs	r1, #1
   82422:	206a      	movs	r0, #106	; 0x6a
   82424:	4b42      	ldr	r3, [pc, #264]	; (82530 <board_init+0x120>)
   82426:	4798      	blx	r3
	ioport_set_pin_level(LED_ONBOARD, 0);
   82428:	2100      	movs	r1, #0
   8242a:	206a      	movs	r0, #106	; 0x6a
   8242c:	4b41      	ldr	r3, [pc, #260]	; (82534 <board_init+0x124>)
   8242e:	4798      	blx	r3
	ioport_set_pin_dir(LED_M1, IOPORT_DIR_OUTPUT);
   82430:	2101      	movs	r1, #1
   82432:	2067      	movs	r0, #103	; 0x67
   82434:	4b3e      	ldr	r3, [pc, #248]	; (82530 <board_init+0x120>)
   82436:	4798      	blx	r3
	ioport_set_pin_level(LED_M1, 0);
   82438:	2100      	movs	r1, #0
   8243a:	2067      	movs	r0, #103	; 0x67
   8243c:	4b3d      	ldr	r3, [pc, #244]	; (82534 <board_init+0x124>)
   8243e:	4798      	blx	r3
	ioport_set_pin_dir(LED_M2, IOPORT_DIR_OUTPUT);
   82440:	2101      	movs	r1, #1
   82442:	2068      	movs	r0, #104	; 0x68
   82444:	4b3a      	ldr	r3, [pc, #232]	; (82530 <board_init+0x120>)
   82446:	4798      	blx	r3
	ioport_set_pin_level(LED_M2, 0);
   82448:	2100      	movs	r1, #0
   8244a:	2068      	movs	r0, #104	; 0x68
   8244c:	4b39      	ldr	r3, [pc, #228]	; (82534 <board_init+0x124>)
   8244e:	4798      	blx	r3
	ioport_set_pin_dir(LED_M3, IOPORT_DIR_OUTPUT);
   82450:	2101      	movs	r1, #1
   82452:	2069      	movs	r0, #105	; 0x69
   82454:	4b36      	ldr	r3, [pc, #216]	; (82530 <board_init+0x120>)
   82456:	4798      	blx	r3
	ioport_set_pin_level(LED_M3, 0);
   82458:	2100      	movs	r1, #0
   8245a:	2069      	movs	r0, #105	; 0x69
   8245c:	4b35      	ldr	r3, [pc, #212]	; (82534 <board_init+0x124>)
   8245e:	4798      	blx	r3
	ioport_set_pin_dir(LED_BAT, IOPORT_DIR_OUTPUT);
   82460:	2101      	movs	r1, #1
   82462:	2066      	movs	r0, #102	; 0x66
   82464:	4b32      	ldr	r3, [pc, #200]	; (82530 <board_init+0x120>)
   82466:	4798      	blx	r3
	ioport_set_pin_level(LED_BAT, 0);
   82468:	2100      	movs	r1, #0
   8246a:	2066      	movs	r0, #102	; 0x66
   8246c:	4b31      	ldr	r3, [pc, #196]	; (82534 <board_init+0x124>)
   8246e:	4798      	blx	r3
	
	/* Configure pushbutton pins */
	ioport_set_pin_dir(PB_UP, IOPORT_DIR_INPUT);
   82470:	2100      	movs	r1, #0
   82472:	2060      	movs	r0, #96	; 0x60
   82474:	4b2e      	ldr	r3, [pc, #184]	; (82530 <board_init+0x120>)
   82476:	4798      	blx	r3
	ioport_set_pin_mode(PB_UP, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   82478:	2188      	movs	r1, #136	; 0x88
   8247a:	2060      	movs	r0, #96	; 0x60
   8247c:	4b2e      	ldr	r3, [pc, #184]	; (82538 <board_init+0x128>)
   8247e:	4798      	blx	r3
	ioport_set_pin_dir(PB_LEFT, IOPORT_DIR_INPUT);
   82480:	2100      	movs	r1, #0
   82482:	2061      	movs	r0, #97	; 0x61
   82484:	4b2a      	ldr	r3, [pc, #168]	; (82530 <board_init+0x120>)
   82486:	4798      	blx	r3
	ioport_set_pin_mode(PB_LEFT, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   82488:	2188      	movs	r1, #136	; 0x88
   8248a:	2061      	movs	r0, #97	; 0x61
   8248c:	4b2a      	ldr	r3, [pc, #168]	; (82538 <board_init+0x128>)
   8248e:	4798      	blx	r3
	ioport_set_pin_dir(PB_MID, IOPORT_DIR_INPUT);
   82490:	2100      	movs	r1, #0
   82492:	2062      	movs	r0, #98	; 0x62
   82494:	4b26      	ldr	r3, [pc, #152]	; (82530 <board_init+0x120>)
   82496:	4798      	blx	r3
	ioport_set_pin_mode(PB_MID, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   82498:	2188      	movs	r1, #136	; 0x88
   8249a:	2062      	movs	r0, #98	; 0x62
   8249c:	4b26      	ldr	r3, [pc, #152]	; (82538 <board_init+0x128>)
   8249e:	4798      	blx	r3
	ioport_set_pin_dir(PB_RIGHT, IOPORT_DIR_INPUT);
   824a0:	2100      	movs	r1, #0
   824a2:	2063      	movs	r0, #99	; 0x63
   824a4:	4b22      	ldr	r3, [pc, #136]	; (82530 <board_init+0x120>)
   824a6:	4798      	blx	r3
	ioport_set_pin_mode(PB_RIGHT, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   824a8:	2188      	movs	r1, #136	; 0x88
   824aa:	2063      	movs	r0, #99	; 0x63
   824ac:	4b22      	ldr	r3, [pc, #136]	; (82538 <board_init+0x128>)
   824ae:	4798      	blx	r3
	ioport_set_pin_dir(PB_DOWN, IOPORT_DIR_INPUT);
   824b0:	2100      	movs	r1, #0
   824b2:	2064      	movs	r0, #100	; 0x64
   824b4:	4b1e      	ldr	r3, [pc, #120]	; (82530 <board_init+0x120>)
   824b6:	4798      	blx	r3
	ioport_set_pin_mode(PB_DOWN, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   824b8:	2188      	movs	r1, #136	; 0x88
   824ba:	2064      	movs	r0, #100	; 0x64
   824bc:	4b1e      	ldr	r3, [pc, #120]	; (82538 <board_init+0x128>)
   824be:	4798      	blx	r3
	ioport_set_pin_dir(PB_RETURN, IOPORT_DIR_INPUT);
   824c0:	2100      	movs	r1, #0
   824c2:	2065      	movs	r0, #101	; 0x65
   824c4:	4b1a      	ldr	r3, [pc, #104]	; (82530 <board_init+0x120>)
   824c6:	4798      	blx	r3
	ioport_set_pin_mode(PB_RETURN, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   824c8:	2188      	movs	r1, #136	; 0x88
   824ca:	2065      	movs	r0, #101	; 0x65
   824cc:	4b1a      	ldr	r3, [pc, #104]	; (82538 <board_init+0x128>)
   824ce:	4798      	blx	r3
	
	/* Configure I2C pins */
	ioport_set_pin_mode(I2C0_DATA, IOPORT_MODE_MUX_A);
   824d0:	2100      	movs	r1, #0
   824d2:	2011      	movs	r0, #17
   824d4:	4b18      	ldr	r3, [pc, #96]	; (82538 <board_init+0x128>)
   824d6:	4798      	blx	r3
	ioport_disable_pin(I2C0_DATA);
   824d8:	2011      	movs	r0, #17
   824da:	4b18      	ldr	r3, [pc, #96]	; (8253c <board_init+0x12c>)
   824dc:	4798      	blx	r3
	ioport_set_pin_mode(I2C0_CLK, IOPORT_MODE_MUX_A);
   824de:	2100      	movs	r1, #0
   824e0:	2012      	movs	r0, #18
   824e2:	4b15      	ldr	r3, [pc, #84]	; (82538 <board_init+0x128>)
   824e4:	4798      	blx	r3
	ioport_disable_pin(I2C0_CLK);
   824e6:	2012      	movs	r0, #18
   824e8:	4b14      	ldr	r3, [pc, #80]	; (8253c <board_init+0x12c>)
   824ea:	4798      	blx	r3
	
	/* Configure SPI pins */
	ioport_set_pin_mode(SPI1_MISO, IOPORT_MODE_MUX_A);
   824ec:	2100      	movs	r1, #0
   824ee:	200c      	movs	r0, #12
   824f0:	4b11      	ldr	r3, [pc, #68]	; (82538 <board_init+0x128>)
   824f2:	4798      	blx	r3
	ioport_disable_pin(SPI1_MISO);
   824f4:	200c      	movs	r0, #12
   824f6:	4b11      	ldr	r3, [pc, #68]	; (8253c <board_init+0x12c>)
   824f8:	4798      	blx	r3
	ioport_set_pin_mode(SPI1_MOSI, IOPORT_MODE_MUX_A);
   824fa:	2100      	movs	r1, #0
   824fc:	200d      	movs	r0, #13
   824fe:	4b0e      	ldr	r3, [pc, #56]	; (82538 <board_init+0x128>)
   82500:	4798      	blx	r3
	ioport_disable_pin(SPI1_MOSI);
   82502:	200d      	movs	r0, #13
   82504:	4b0d      	ldr	r3, [pc, #52]	; (8253c <board_init+0x12c>)
   82506:	4798      	blx	r3
	ioport_set_pin_mode(SPI1_SPCK, IOPORT_MODE_MUX_A);
   82508:	2100      	movs	r1, #0
   8250a:	2010      	movs	r0, #16
   8250c:	4b0a      	ldr	r3, [pc, #40]	; (82538 <board_init+0x128>)
   8250e:	4798      	blx	r3
	ioport_disable_pin(SPI1_SPCK);
   82510:	2010      	movs	r0, #16
   82512:	4b0a      	ldr	r3, [pc, #40]	; (8253c <board_init+0x12c>)
   82514:	4798      	blx	r3
	ioport_set_pin_mode(SPI1_NPCS0, IOPORT_MODE_MUX_A);
   82516:	2100      	movs	r1, #0
   82518:	200e      	movs	r0, #14
   8251a:	4b07      	ldr	r3, [pc, #28]	; (82538 <board_init+0x128>)
   8251c:	4798      	blx	r3
	ioport_disable_pin(SPI1_NPCS0);
   8251e:	200e      	movs	r0, #14
   82520:	4b06      	ldr	r3, [pc, #24]	; (8253c <board_init+0x12c>)
   82522:	4798      	blx	r3
}
   82524:	bf00      	nop
   82526:	bd80      	pop	{r7, pc}
   82528:	400e1a50 	.word	0x400e1a50
   8252c:	000821dd 	.word	0x000821dd
   82530:	00082321 	.word	0x00082321
   82534:	000823a7 	.word	0x000823a7
   82538:	00082249 	.word	0x00082249
   8253c:	00082201 	.word	0x00082201

00082540 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   82540:	b480      	push	{r7}
   82542:	af00      	add	r7, sp, #0
	while (1) {
   82544:	e7fe      	b.n	82544 <Dummy_Handler+0x4>
	...

00082548 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   82548:	b580      	push	{r7, lr}
   8254a:	b082      	sub	sp, #8
   8254c:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
   8254e:	4b1e      	ldr	r3, [pc, #120]	; (825c8 <Reset_Handler+0x80>)
   82550:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
   82552:	4b1e      	ldr	r3, [pc, #120]	; (825cc <Reset_Handler+0x84>)
   82554:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
   82556:	687a      	ldr	r2, [r7, #4]
   82558:	683b      	ldr	r3, [r7, #0]
   8255a:	429a      	cmp	r2, r3
   8255c:	d00c      	beq.n	82578 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
   8255e:	e007      	b.n	82570 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
   82560:	683b      	ldr	r3, [r7, #0]
   82562:	1d1a      	adds	r2, r3, #4
   82564:	603a      	str	r2, [r7, #0]
   82566:	687a      	ldr	r2, [r7, #4]
   82568:	1d11      	adds	r1, r2, #4
   8256a:	6079      	str	r1, [r7, #4]
   8256c:	6812      	ldr	r2, [r2, #0]
   8256e:	601a      	str	r2, [r3, #0]
		for (; pDest < &_erelocate;) {
   82570:	683b      	ldr	r3, [r7, #0]
   82572:	4a17      	ldr	r2, [pc, #92]	; (825d0 <Reset_Handler+0x88>)
   82574:	4293      	cmp	r3, r2
   82576:	d3f3      	bcc.n	82560 <Reset_Handler+0x18>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82578:	4b16      	ldr	r3, [pc, #88]	; (825d4 <Reset_Handler+0x8c>)
   8257a:	603b      	str	r3, [r7, #0]
   8257c:	e004      	b.n	82588 <Reset_Handler+0x40>
		*pDest++ = 0;
   8257e:	683b      	ldr	r3, [r7, #0]
   82580:	1d1a      	adds	r2, r3, #4
   82582:	603a      	str	r2, [r7, #0]
   82584:	2200      	movs	r2, #0
   82586:	601a      	str	r2, [r3, #0]
	for (pDest = &_szero; pDest < &_ezero;) {
   82588:	683b      	ldr	r3, [r7, #0]
   8258a:	4a13      	ldr	r2, [pc, #76]	; (825d8 <Reset_Handler+0x90>)
   8258c:	4293      	cmp	r3, r2
   8258e:	d3f6      	bcc.n	8257e <Reset_Handler+0x36>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
   82590:	4b12      	ldr	r3, [pc, #72]	; (825dc <Reset_Handler+0x94>)
   82592:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   82594:	4a12      	ldr	r2, [pc, #72]	; (825e0 <Reset_Handler+0x98>)
   82596:	687b      	ldr	r3, [r7, #4]
   82598:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   8259c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   825a0:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   825a2:	687b      	ldr	r3, [r7, #4]
   825a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   825a8:	d309      	bcc.n	825be <Reset_Handler+0x76>
   825aa:	687b      	ldr	r3, [r7, #4]
   825ac:	4a0d      	ldr	r2, [pc, #52]	; (825e4 <Reset_Handler+0x9c>)
   825ae:	4293      	cmp	r3, r2
   825b0:	d805      	bhi.n	825be <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   825b2:	4a0b      	ldr	r2, [pc, #44]	; (825e0 <Reset_Handler+0x98>)
   825b4:	4b0a      	ldr	r3, [pc, #40]	; (825e0 <Reset_Handler+0x98>)
   825b6:	689b      	ldr	r3, [r3, #8]
   825b8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   825bc:	6093      	str	r3, [r2, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   825be:	4b0a      	ldr	r3, [pc, #40]	; (825e8 <Reset_Handler+0xa0>)
   825c0:	4798      	blx	r3

	/* Branch to main function */
	main();
   825c2:	4b0a      	ldr	r3, [pc, #40]	; (825ec <Reset_Handler+0xa4>)
   825c4:	4798      	blx	r3

	/* Infinite loop */
	while (1);
   825c6:	e7fe      	b.n	825c6 <Reset_Handler+0x7e>
   825c8:	0008789c 	.word	0x0008789c
   825cc:	20070000 	.word	0x20070000
   825d0:	20070b50 	.word	0x20070b50
   825d4:	20070b50 	.word	0x20070b50
   825d8:	20070c44 	.word	0x20070c44
   825dc:	00080000 	.word	0x00080000
   825e0:	e000ed00 	.word	0xe000ed00
   825e4:	200fffff 	.word	0x200fffff
   825e8:	00082c29 	.word	0x00082c29
   825ec:	000829c1 	.word	0x000829c1

000825f0 <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
   825f0:	b480      	push	{r7}
   825f2:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   825f4:	4b57      	ldr	r3, [pc, #348]	; (82754 <SystemCoreClockUpdate+0x164>)
   825f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   825f8:	f003 0303 	and.w	r3, r3, #3
   825fc:	2b03      	cmp	r3, #3
   825fe:	f200 808a 	bhi.w	82716 <SystemCoreClockUpdate+0x126>
   82602:	a201      	add	r2, pc, #4	; (adr r2, 82608 <SystemCoreClockUpdate+0x18>)
   82604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   82608:	00082619 	.word	0x00082619
   8260c:	00082639 	.word	0x00082639
   82610:	00082689 	.word	0x00082689
   82614:	00082689 	.word	0x00082689
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   82618:	4b4f      	ldr	r3, [pc, #316]	; (82758 <SystemCoreClockUpdate+0x168>)
   8261a:	695b      	ldr	r3, [r3, #20]
   8261c:	f003 0380 	and.w	r3, r3, #128	; 0x80
   82620:	2b00      	cmp	r3, #0
   82622:	d004      	beq.n	8262e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   82624:	4b4d      	ldr	r3, [pc, #308]	; (8275c <SystemCoreClockUpdate+0x16c>)
   82626:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8262a:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
   8262c:	e073      	b.n	82716 <SystemCoreClockUpdate+0x126>
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   8262e:	4b4b      	ldr	r3, [pc, #300]	; (8275c <SystemCoreClockUpdate+0x16c>)
   82630:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
   82634:	601a      	str	r2, [r3, #0]
		break;
   82636:	e06e      	b.n	82716 <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82638:	4b46      	ldr	r3, [pc, #280]	; (82754 <SystemCoreClockUpdate+0x164>)
   8263a:	6a1b      	ldr	r3, [r3, #32]
   8263c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   82640:	2b00      	cmp	r3, #0
   82642:	d003      	beq.n	8264c <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82644:	4b45      	ldr	r3, [pc, #276]	; (8275c <SystemCoreClockUpdate+0x16c>)
   82646:	4a46      	ldr	r2, [pc, #280]	; (82760 <SystemCoreClockUpdate+0x170>)
   82648:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		break;
   8264a:	e064      	b.n	82716 <SystemCoreClockUpdate+0x126>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8264c:	4b43      	ldr	r3, [pc, #268]	; (8275c <SystemCoreClockUpdate+0x16c>)
   8264e:	4a45      	ldr	r2, [pc, #276]	; (82764 <SystemCoreClockUpdate+0x174>)
   82650:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82652:	4b40      	ldr	r3, [pc, #256]	; (82754 <SystemCoreClockUpdate+0x164>)
   82654:	6a1b      	ldr	r3, [r3, #32]
   82656:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8265a:	2b10      	cmp	r3, #16
   8265c:	d004      	beq.n	82668 <SystemCoreClockUpdate+0x78>
   8265e:	2b20      	cmp	r3, #32
   82660:	d008      	beq.n	82674 <SystemCoreClockUpdate+0x84>
   82662:	2b00      	cmp	r3, #0
   82664:	d00e      	beq.n	82684 <SystemCoreClockUpdate+0x94>
				break;
   82666:	e00e      	b.n	82686 <SystemCoreClockUpdate+0x96>
				SystemCoreClock *= 2U;
   82668:	4b3c      	ldr	r3, [pc, #240]	; (8275c <SystemCoreClockUpdate+0x16c>)
   8266a:	681b      	ldr	r3, [r3, #0]
   8266c:	005b      	lsls	r3, r3, #1
   8266e:	4a3b      	ldr	r2, [pc, #236]	; (8275c <SystemCoreClockUpdate+0x16c>)
   82670:	6013      	str	r3, [r2, #0]
				break;
   82672:	e008      	b.n	82686 <SystemCoreClockUpdate+0x96>
				SystemCoreClock *= 3U;
   82674:	4b39      	ldr	r3, [pc, #228]	; (8275c <SystemCoreClockUpdate+0x16c>)
   82676:	681a      	ldr	r2, [r3, #0]
   82678:	4613      	mov	r3, r2
   8267a:	005b      	lsls	r3, r3, #1
   8267c:	4413      	add	r3, r2
   8267e:	4a37      	ldr	r2, [pc, #220]	; (8275c <SystemCoreClockUpdate+0x16c>)
   82680:	6013      	str	r3, [r2, #0]
				break;
   82682:	e000      	b.n	82686 <SystemCoreClockUpdate+0x96>
				break;
   82684:	bf00      	nop
		break;
   82686:	e046      	b.n	82716 <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82688:	4b32      	ldr	r3, [pc, #200]	; (82754 <SystemCoreClockUpdate+0x164>)
   8268a:	6a1b      	ldr	r3, [r3, #32]
   8268c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   82690:	2b00      	cmp	r3, #0
   82692:	d003      	beq.n	8269c <SystemCoreClockUpdate+0xac>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82694:	4b31      	ldr	r3, [pc, #196]	; (8275c <SystemCoreClockUpdate+0x16c>)
   82696:	4a32      	ldr	r2, [pc, #200]	; (82760 <SystemCoreClockUpdate+0x170>)
   82698:	601a      	str	r2, [r3, #0]
   8269a:	e01c      	b.n	826d6 <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8269c:	4b2f      	ldr	r3, [pc, #188]	; (8275c <SystemCoreClockUpdate+0x16c>)
   8269e:	4a31      	ldr	r2, [pc, #196]	; (82764 <SystemCoreClockUpdate+0x174>)
   826a0:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   826a2:	4b2c      	ldr	r3, [pc, #176]	; (82754 <SystemCoreClockUpdate+0x164>)
   826a4:	6a1b      	ldr	r3, [r3, #32]
   826a6:	f003 0370 	and.w	r3, r3, #112	; 0x70
   826aa:	2b10      	cmp	r3, #16
   826ac:	d004      	beq.n	826b8 <SystemCoreClockUpdate+0xc8>
   826ae:	2b20      	cmp	r3, #32
   826b0:	d008      	beq.n	826c4 <SystemCoreClockUpdate+0xd4>
   826b2:	2b00      	cmp	r3, #0
   826b4:	d00e      	beq.n	826d4 <SystemCoreClockUpdate+0xe4>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   826b6:	e00e      	b.n	826d6 <SystemCoreClockUpdate+0xe6>
				SystemCoreClock *= 2U;
   826b8:	4b28      	ldr	r3, [pc, #160]	; (8275c <SystemCoreClockUpdate+0x16c>)
   826ba:	681b      	ldr	r3, [r3, #0]
   826bc:	005b      	lsls	r3, r3, #1
   826be:	4a27      	ldr	r2, [pc, #156]	; (8275c <SystemCoreClockUpdate+0x16c>)
   826c0:	6013      	str	r3, [r2, #0]
				break;
   826c2:	e008      	b.n	826d6 <SystemCoreClockUpdate+0xe6>
				SystemCoreClock *= 3U;
   826c4:	4b25      	ldr	r3, [pc, #148]	; (8275c <SystemCoreClockUpdate+0x16c>)
   826c6:	681a      	ldr	r2, [r3, #0]
   826c8:	4613      	mov	r3, r2
   826ca:	005b      	lsls	r3, r3, #1
   826cc:	4413      	add	r3, r2
   826ce:	4a23      	ldr	r2, [pc, #140]	; (8275c <SystemCoreClockUpdate+0x16c>)
   826d0:	6013      	str	r3, [r2, #0]
				break;
   826d2:	e000      	b.n	826d6 <SystemCoreClockUpdate+0xe6>
				break;
   826d4:	bf00      	nop
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   826d6:	4b1f      	ldr	r3, [pc, #124]	; (82754 <SystemCoreClockUpdate+0x164>)
   826d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   826da:	f003 0303 	and.w	r3, r3, #3
   826de:	2b02      	cmp	r3, #2
   826e0:	d115      	bne.n	8270e <SystemCoreClockUpdate+0x11e>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   826e2:	4b1c      	ldr	r3, [pc, #112]	; (82754 <SystemCoreClockUpdate+0x164>)
   826e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   826e6:	0c1b      	lsrs	r3, r3, #16
   826e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
				                            CKGR_PLLAR_MULA_Pos) + 1U);
   826ec:	3301      	adds	r3, #1
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   826ee:	4a1b      	ldr	r2, [pc, #108]	; (8275c <SystemCoreClockUpdate+0x16c>)
   826f0:	6812      	ldr	r2, [r2, #0]
   826f2:	fb02 f303 	mul.w	r3, r2, r3
   826f6:	4a19      	ldr	r2, [pc, #100]	; (8275c <SystemCoreClockUpdate+0x16c>)
   826f8:	6013      	str	r3, [r2, #0]
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   826fa:	4b16      	ldr	r3, [pc, #88]	; (82754 <SystemCoreClockUpdate+0x164>)
   826fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   826fe:	b2db      	uxtb	r3, r3
   82700:	4a16      	ldr	r2, [pc, #88]	; (8275c <SystemCoreClockUpdate+0x16c>)
   82702:	6812      	ldr	r2, [r2, #0]
   82704:	fbb2 f3f3 	udiv	r3, r2, r3
   82708:	4a14      	ldr	r2, [pc, #80]	; (8275c <SystemCoreClockUpdate+0x16c>)
   8270a:	6013      	str	r3, [r2, #0]
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
   8270c:	e002      	b.n	82714 <SystemCoreClockUpdate+0x124>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   8270e:	4b13      	ldr	r3, [pc, #76]	; (8275c <SystemCoreClockUpdate+0x16c>)
   82710:	4a15      	ldr	r2, [pc, #84]	; (82768 <SystemCoreClockUpdate+0x178>)
   82712:	601a      	str	r2, [r3, #0]
		break;
   82714:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   82716:	4b0f      	ldr	r3, [pc, #60]	; (82754 <SystemCoreClockUpdate+0x164>)
   82718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8271a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8271e:	2b70      	cmp	r3, #112	; 0x70
   82720:	d108      	bne.n	82734 <SystemCoreClockUpdate+0x144>
		SystemCoreClock /= 3U;
   82722:	4b0e      	ldr	r3, [pc, #56]	; (8275c <SystemCoreClockUpdate+0x16c>)
   82724:	681b      	ldr	r3, [r3, #0]
   82726:	4a11      	ldr	r2, [pc, #68]	; (8276c <SystemCoreClockUpdate+0x17c>)
   82728:	fba2 2303 	umull	r2, r3, r2, r3
   8272c:	085b      	lsrs	r3, r3, #1
   8272e:	4a0b      	ldr	r2, [pc, #44]	; (8275c <SystemCoreClockUpdate+0x16c>)
   82730:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
			                          PMC_MCKR_PRES_Pos);
	}
}
   82732:	e00a      	b.n	8274a <SystemCoreClockUpdate+0x15a>
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   82734:	4b07      	ldr	r3, [pc, #28]	; (82754 <SystemCoreClockUpdate+0x164>)
   82736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82738:	091b      	lsrs	r3, r3, #4
   8273a:	f003 0307 	and.w	r3, r3, #7
   8273e:	4a07      	ldr	r2, [pc, #28]	; (8275c <SystemCoreClockUpdate+0x16c>)
   82740:	6812      	ldr	r2, [r2, #0]
   82742:	fa22 f303 	lsr.w	r3, r2, r3
   82746:	4a05      	ldr	r2, [pc, #20]	; (8275c <SystemCoreClockUpdate+0x16c>)
   82748:	6013      	str	r3, [r2, #0]
}
   8274a:	bf00      	nop
   8274c:	46bd      	mov	sp, r7
   8274e:	bc80      	pop	{r7}
   82750:	4770      	bx	lr
   82752:	bf00      	nop
   82754:	400e0600 	.word	0x400e0600
   82758:	400e1a10 	.word	0x400e1a10
   8275c:	20070198 	.word	0x20070198
   82760:	00b71b00 	.word	0x00b71b00
   82764:	003d0900 	.word	0x003d0900
   82768:	0e4e1c00 	.word	0x0e4e1c00
   8276c:	aaaaaaab 	.word	0xaaaaaaab

00082770 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
   82770:	b480      	push	{r7}
   82772:	b085      	sub	sp, #20
   82774:	af00      	add	r7, sp, #0
   82776:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
   82778:	4b10      	ldr	r3, [pc, #64]	; (827bc <_sbrk+0x4c>)
   8277a:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
   8277c:	4b10      	ldr	r3, [pc, #64]	; (827c0 <_sbrk+0x50>)
   8277e:	681b      	ldr	r3, [r3, #0]
   82780:	2b00      	cmp	r3, #0
   82782:	d102      	bne.n	8278a <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
   82784:	4b0e      	ldr	r3, [pc, #56]	; (827c0 <_sbrk+0x50>)
   82786:	4a0f      	ldr	r2, [pc, #60]	; (827c4 <_sbrk+0x54>)
   82788:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   8278a:	4b0d      	ldr	r3, [pc, #52]	; (827c0 <_sbrk+0x50>)
   8278c:	681b      	ldr	r3, [r3, #0]
   8278e:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
   82790:	68ba      	ldr	r2, [r7, #8]
   82792:	687b      	ldr	r3, [r7, #4]
   82794:	441a      	add	r2, r3
   82796:	68fb      	ldr	r3, [r7, #12]
   82798:	429a      	cmp	r2, r3
   8279a:	dd02      	ble.n	827a2 <_sbrk+0x32>
		return (caddr_t) -1;	
   8279c:	f04f 33ff 	mov.w	r3, #4294967295
   827a0:	e006      	b.n	827b0 <_sbrk+0x40>
	}

	heap += incr;
   827a2:	4b07      	ldr	r3, [pc, #28]	; (827c0 <_sbrk+0x50>)
   827a4:	681a      	ldr	r2, [r3, #0]
   827a6:	687b      	ldr	r3, [r7, #4]
   827a8:	4413      	add	r3, r2
   827aa:	4a05      	ldr	r2, [pc, #20]	; (827c0 <_sbrk+0x50>)
   827ac:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
   827ae:	68bb      	ldr	r3, [r7, #8]
}
   827b0:	4618      	mov	r0, r3
   827b2:	3714      	adds	r7, #20
   827b4:	46bd      	mov	sp, r7
   827b6:	bc80      	pop	{r7}
   827b8:	4770      	bx	lr
   827ba:	bf00      	nop
   827bc:	20087ffc 	.word	0x20087ffc
   827c0:	20070b94 	.word	0x20070b94
   827c4:	20072c48 	.word	0x20072c48

000827c8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
   827c8:	b480      	push	{r7}
   827ca:	b083      	sub	sp, #12
   827cc:	af00      	add	r7, sp, #0
   827ce:	4603      	mov	r3, r0
   827d0:	6039      	str	r1, [r7, #0]
   827d2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
   827d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
   827d8:	2b00      	cmp	r3, #0
   827da:	da0b      	bge.n	827f4 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   827dc:	490d      	ldr	r1, [pc, #52]	; (82814 <NVIC_SetPriority+0x4c>)
   827de:	79fb      	ldrb	r3, [r7, #7]
   827e0:	f003 030f 	and.w	r3, r3, #15
   827e4:	3b04      	subs	r3, #4
   827e6:	683a      	ldr	r2, [r7, #0]
   827e8:	b2d2      	uxtb	r2, r2
   827ea:	0112      	lsls	r2, r2, #4
   827ec:	b2d2      	uxtb	r2, r2
   827ee:	440b      	add	r3, r1
   827f0:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
   827f2:	e009      	b.n	82808 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   827f4:	4908      	ldr	r1, [pc, #32]	; (82818 <NVIC_SetPriority+0x50>)
   827f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
   827fa:	683a      	ldr	r2, [r7, #0]
   827fc:	b2d2      	uxtb	r2, r2
   827fe:	0112      	lsls	r2, r2, #4
   82800:	b2d2      	uxtb	r2, r2
   82802:	440b      	add	r3, r1
   82804:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
   82808:	bf00      	nop
   8280a:	370c      	adds	r7, #12
   8280c:	46bd      	mov	sp, r7
   8280e:	bc80      	pop	{r7}
   82810:	4770      	bx	lr
   82812:	bf00      	nop
   82814:	e000ed00 	.word	0xe000ed00
   82818:	e000e100 	.word	0xe000e100

0008281c <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
   8281c:	b580      	push	{r7, lr}
   8281e:	b082      	sub	sp, #8
   82820:	af00      	add	r7, sp, #0
   82822:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
   82824:	687b      	ldr	r3, [r7, #4]
   82826:	3b01      	subs	r3, #1
   82828:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
   8282c:	d301      	bcc.n	82832 <SysTick_Config+0x16>
   8282e:	2301      	movs	r3, #1
   82830:	e00f      	b.n	82852 <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
   82832:	4a0a      	ldr	r2, [pc, #40]	; (8285c <SysTick_Config+0x40>)
   82834:	687b      	ldr	r3, [r7, #4]
   82836:	3b01      	subs	r3, #1
   82838:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
   8283a:	210f      	movs	r1, #15
   8283c:	f04f 30ff 	mov.w	r0, #4294967295
   82840:	4b07      	ldr	r3, [pc, #28]	; (82860 <SysTick_Config+0x44>)
   82842:	4798      	blx	r3
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
   82844:	4b05      	ldr	r3, [pc, #20]	; (8285c <SysTick_Config+0x40>)
   82846:	2200      	movs	r2, #0
   82848:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
   8284a:	4b04      	ldr	r3, [pc, #16]	; (8285c <SysTick_Config+0x40>)
   8284c:	2207      	movs	r2, #7
   8284e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
   82850:	2300      	movs	r3, #0
}
   82852:	4618      	mov	r0, r3
   82854:	3708      	adds	r7, #8
   82856:	46bd      	mov	sp, r7
   82858:	bd80      	pop	{r7, pc}
   8285a:	bf00      	nop
   8285c:	e000e010 	.word	0xe000e010
   82860:	000827c9 	.word	0x000827c9

00082864 <osc_get_rate>:
{
   82864:	b480      	push	{r7}
   82866:	b083      	sub	sp, #12
   82868:	af00      	add	r7, sp, #0
   8286a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   8286c:	687b      	ldr	r3, [r7, #4]
   8286e:	2b07      	cmp	r3, #7
   82870:	d825      	bhi.n	828be <osc_get_rate+0x5a>
   82872:	a201      	add	r2, pc, #4	; (adr r2, 82878 <osc_get_rate+0x14>)
   82874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   82878:	00082899 	.word	0x00082899
   8287c:	0008289f 	.word	0x0008289f
   82880:	000828a5 	.word	0x000828a5
   82884:	000828ab 	.word	0x000828ab
   82888:	000828af 	.word	0x000828af
   8288c:	000828b3 	.word	0x000828b3
   82890:	000828b7 	.word	0x000828b7
   82894:	000828bb 	.word	0x000828bb
		return OSC_SLCK_32K_RC_HZ;
   82898:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   8289c:	e010      	b.n	828c0 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
   8289e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   828a2:	e00d      	b.n	828c0 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
   828a4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   828a8:	e00a      	b.n	828c0 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
   828aa:	4b08      	ldr	r3, [pc, #32]	; (828cc <osc_get_rate+0x68>)
   828ac:	e008      	b.n	828c0 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
   828ae:	4b08      	ldr	r3, [pc, #32]	; (828d0 <osc_get_rate+0x6c>)
   828b0:	e006      	b.n	828c0 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
   828b2:	4b08      	ldr	r3, [pc, #32]	; (828d4 <osc_get_rate+0x70>)
   828b4:	e004      	b.n	828c0 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
   828b6:	4b07      	ldr	r3, [pc, #28]	; (828d4 <osc_get_rate+0x70>)
   828b8:	e002      	b.n	828c0 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
   828ba:	4b06      	ldr	r3, [pc, #24]	; (828d4 <osc_get_rate+0x70>)
   828bc:	e000      	b.n	828c0 <osc_get_rate+0x5c>
	return 0;
   828be:	2300      	movs	r3, #0
}
   828c0:	4618      	mov	r0, r3
   828c2:	370c      	adds	r7, #12
   828c4:	46bd      	mov	sp, r7
   828c6:	bc80      	pop	{r7}
   828c8:	4770      	bx	lr
   828ca:	bf00      	nop
   828cc:	003d0900 	.word	0x003d0900
   828d0:	007a1200 	.word	0x007a1200
   828d4:	00b71b00 	.word	0x00b71b00

000828d8 <sysclk_get_main_hz>:
{
   828d8:	b580      	push	{r7, lr}
   828da:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
   828dc:	2006      	movs	r0, #6
   828de:	4b04      	ldr	r3, [pc, #16]	; (828f0 <sysclk_get_main_hz+0x18>)
   828e0:	4798      	blx	r3
   828e2:	4602      	mov	r2, r0
   828e4:	4613      	mov	r3, r2
   828e6:	00db      	lsls	r3, r3, #3
   828e8:	1a9b      	subs	r3, r3, r2
   828ea:	005b      	lsls	r3, r3, #1
}
   828ec:	4618      	mov	r0, r3
   828ee:	bd80      	pop	{r7, pc}
   828f0:	00082865 	.word	0x00082865

000828f4 <sysclk_get_cpu_hz>:
{
   828f4:	b580      	push	{r7, lr}
   828f6:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
   828f8:	4b02      	ldr	r3, [pc, #8]	; (82904 <sysclk_get_cpu_hz+0x10>)
   828fa:	4798      	blx	r3
   828fc:	4603      	mov	r3, r0
   828fe:	085b      	lsrs	r3, r3, #1
}
   82900:	4618      	mov	r0, r3
   82902:	bd80      	pop	{r7, pc}
   82904:	000828d9 	.word	0x000828d9

00082908 <ioport_set_pin_level>:
{
   82908:	b480      	push	{r7}
   8290a:	b08b      	sub	sp, #44	; 0x2c
   8290c:	af00      	add	r7, sp, #0
   8290e:	6078      	str	r0, [r7, #4]
   82910:	460b      	mov	r3, r1
   82912:	70fb      	strb	r3, [r7, #3]
   82914:	687b      	ldr	r3, [r7, #4]
   82916:	627b      	str	r3, [r7, #36]	; 0x24
   82918:	78fb      	ldrb	r3, [r7, #3]
   8291a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   8291e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82920:	61fb      	str	r3, [r7, #28]
   82922:	69fb      	ldr	r3, [r7, #28]
   82924:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   82926:	69bb      	ldr	r3, [r7, #24]
   82928:	095b      	lsrs	r3, r3, #5
   8292a:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   8292c:	697b      	ldr	r3, [r7, #20]
   8292e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   82932:	f203 7307 	addw	r3, r3, #1799	; 0x707
   82936:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
   82938:	613b      	str	r3, [r7, #16]
	if (level) {
   8293a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   8293e:	2b00      	cmp	r3, #0
   82940:	d009      	beq.n	82956 <ioport_set_pin_level+0x4e>
   82942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82944:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   82946:	68fb      	ldr	r3, [r7, #12]
   82948:	f003 031f 	and.w	r3, r3, #31
   8294c:	2201      	movs	r2, #1
   8294e:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   82950:	693b      	ldr	r3, [r7, #16]
   82952:	631a      	str	r2, [r3, #48]	; 0x30
}
   82954:	e008      	b.n	82968 <ioport_set_pin_level+0x60>
   82956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82958:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
   8295a:	68bb      	ldr	r3, [r7, #8]
   8295c:	f003 031f 	and.w	r3, r3, #31
   82960:	2201      	movs	r2, #1
   82962:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   82964:	693b      	ldr	r3, [r7, #16]
   82966:	635a      	str	r2, [r3, #52]	; 0x34
   82968:	bf00      	nop
   8296a:	372c      	adds	r7, #44	; 0x2c
   8296c:	46bd      	mov	sp, r7
   8296e:	bc80      	pop	{r7}
   82970:	4770      	bx	lr

00082972 <ioport_get_pin_level>:
{
   82972:	b480      	push	{r7}
   82974:	b089      	sub	sp, #36	; 0x24
   82976:	af00      	add	r7, sp, #0
   82978:	6078      	str	r0, [r7, #4]
   8297a:	687b      	ldr	r3, [r7, #4]
   8297c:	61fb      	str	r3, [r7, #28]
   8297e:	69fb      	ldr	r3, [r7, #28]
   82980:	61bb      	str	r3, [r7, #24]
   82982:	69bb      	ldr	r3, [r7, #24]
   82984:	617b      	str	r3, [r7, #20]
	return pin >> 5;
   82986:	697b      	ldr	r3, [r7, #20]
   82988:	095b      	lsrs	r3, r3, #5
   8298a:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   8298c:	693b      	ldr	r3, [r7, #16]
   8298e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   82992:	f203 7307 	addw	r3, r3, #1799	; 0x707
   82996:	025b      	lsls	r3, r3, #9
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   82998:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   8299a:	69fb      	ldr	r3, [r7, #28]
   8299c:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   8299e:	68fb      	ldr	r3, [r7, #12]
   829a0:	f003 031f 	and.w	r3, r3, #31
   829a4:	2101      	movs	r1, #1
   829a6:	fa01 f303 	lsl.w	r3, r1, r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   829aa:	4013      	ands	r3, r2
   829ac:	2b00      	cmp	r3, #0
   829ae:	bf14      	ite	ne
   829b0:	2301      	movne	r3, #1
   829b2:	2300      	moveq	r3, #0
   829b4:	b2db      	uxtb	r3, r3
}
   829b6:	4618      	mov	r0, r3
   829b8:	3724      	adds	r7, #36	; 0x24
   829ba:	46bd      	mov	sp, r7
   829bc:	bc80      	pop	{r7}
   829be:	4770      	bx	lr

000829c0 <main>:
Bool update_dots = 1;

void noOS_bootup_sequence(void);

int main(void)
{
   829c0:	b580      	push	{r7, lr}
   829c2:	b082      	sub	sp, #8
   829c4:	af00      	add	r7, sp, #0
	event_t act_event;

	sysclk_init();
   829c6:	4b1e      	ldr	r3, [pc, #120]	; (82a40 <main+0x80>)
   829c8:	4798      	blx	r3
	board_init();
   829ca:	4b1e      	ldr	r3, [pc, #120]	; (82a44 <main+0x84>)
   829cc:	4798      	blx	r3
	SysTick_Config(sysclk_get_cpu_hz() / 1000);
   829ce:	4b1e      	ldr	r3, [pc, #120]	; (82a48 <main+0x88>)
   829d0:	4798      	blx	r3
   829d2:	4602      	mov	r2, r0
   829d4:	4b1d      	ldr	r3, [pc, #116]	; (82a4c <main+0x8c>)
   829d6:	fba3 2302 	umull	r2, r3, r3, r2
   829da:	099b      	lsrs	r3, r3, #6
   829dc:	4618      	mov	r0, r3
   829de:	4b1c      	ldr	r3, [pc, #112]	; (82a50 <main+0x90>)
   829e0:	4798      	blx	r3
	
	spi_init();
   829e2:	4b1c      	ldr	r3, [pc, #112]	; (82a54 <main+0x94>)
   829e4:	4798      	blx	r3
	
	twi_init();
   829e6:	4b1c      	ldr	r3, [pc, #112]	; (82a58 <main+0x98>)
   829e8:	4798      	blx	r3
	
	lcd_init();
   829ea:	4b1c      	ldr	r3, [pc, #112]	; (82a5c <main+0x9c>)
   829ec:	4798      	blx	r3
	bl_state = LCD_LIGHT_ON;
   829ee:	4b1c      	ldr	r3, [pc, #112]	; (82a60 <main+0xa0>)
   829f0:	2208      	movs	r2, #8
   829f2:	701a      	strb	r2, [r3, #0]
	set_backlight(bl_state);
   829f4:	4b1a      	ldr	r3, [pc, #104]	; (82a60 <main+0xa0>)
   829f6:	781b      	ldrb	r3, [r3, #0]
   829f8:	4618      	mov	r0, r3
   829fa:	4b1a      	ldr	r3, [pc, #104]	; (82a64 <main+0xa4>)
   829fc:	4798      	blx	r3
	
	noOS_bootup_sequence();
   829fe:	4b1a      	ldr	r3, [pc, #104]	; (82a68 <main+0xa8>)
   82a00:	4798      	blx	r3
	
	lcd_clear();
   82a02:	4b1a      	ldr	r3, [pc, #104]	; (82a6c <main+0xac>)
   82a04:	4798      	blx	r3
	
	while (1)
	{
		update_comm();
   82a06:	4b1a      	ldr	r3, [pc, #104]	; (82a70 <main+0xb0>)
   82a08:	4798      	blx	r3
		update_heartbeat();
   82a0a:	4b1a      	ldr	r3, [pc, #104]	; (82a74 <main+0xb4>)
   82a0c:	4798      	blx	r3
		
		if (stm.ibit.heartbeat)
   82a0e:	4b1a      	ldr	r3, [pc, #104]	; (82a78 <main+0xb8>)
   82a10:	781b      	ldrb	r3, [r3, #0]
   82a12:	f003 0301 	and.w	r3, r3, #1
   82a16:	b2db      	uxtb	r3, r3
   82a18:	2b00      	cmp	r3, #0
   82a1a:	d004      	beq.n	82a26 <main+0x66>
		{
			ioport_set_pin_level(LED_M2, 1);
   82a1c:	2101      	movs	r1, #1
   82a1e:	2068      	movs	r0, #104	; 0x68
   82a20:	4b16      	ldr	r3, [pc, #88]	; (82a7c <main+0xbc>)
   82a22:	4798      	blx	r3
   82a24:	e003      	b.n	82a2e <main+0x6e>
		}
		else
		{
			ioport_set_pin_level(LED_M2, 0);
   82a26:	2100      	movs	r1, #0
   82a28:	2068      	movs	r0, #104	; 0x68
   82a2a:	4b14      	ldr	r3, [pc, #80]	; (82a7c <main+0xbc>)
   82a2c:	4798      	blx	r3
		}
		
		act_event = button_events();
   82a2e:	4b14      	ldr	r3, [pc, #80]	; (82a80 <main+0xc0>)
   82a30:	4798      	blx	r3
   82a32:	4603      	mov	r3, r0
   82a34:	71fb      	strb	r3, [r7, #7]
		
		menu(act_event);
   82a36:	79fb      	ldrb	r3, [r7, #7]
   82a38:	4618      	mov	r0, r3
   82a3a:	4b12      	ldr	r3, [pc, #72]	; (82a84 <main+0xc4>)
   82a3c:	4798      	blx	r3
		update_comm();
   82a3e:	e7e2      	b.n	82a06 <main+0x46>
   82a40:	00081c4d 	.word	0x00081c4d
   82a44:	00082411 	.word	0x00082411
   82a48:	000828f5 	.word	0x000828f5
   82a4c:	10624dd3 	.word	0x10624dd3
   82a50:	0008281d 	.word	0x0008281d
   82a54:	00080539 	.word	0x00080539
   82a58:	00080e35 	.word	0x00080e35
   82a5c:	00080b61 	.word	0x00080b61
   82a60:	20070b98 	.word	0x20070b98
   82a64:	00080be1 	.word	0x00080be1
   82a68:	00082a89 	.word	0x00082a89
   82a6c:	00080c15 	.word	0x00080c15
   82a70:	0008186d 	.word	0x0008186d
   82a74:	000818b5 	.word	0x000818b5
   82a78:	20070bd8 	.word	0x20070bd8
   82a7c:	00082909 	.word	0x00082909
   82a80:	000814b9 	.word	0x000814b9
   82a84:	00080eb9 	.word	0x00080eb9

00082a88 <noOS_bootup_sequence>:
	}
}

void noOS_bootup_sequence(void)
{
   82a88:	b580      	push	{r7, lr}
   82a8a:	b082      	sub	sp, #8
   82a8c:	af00      	add	r7, sp, #0
	while (ioport_get_pin_level(PB_MID))
   82a8e:	e072      	b.n	82b76 <noOS_bootup_sequence+0xee>
	{
		if (getTicks() >= (ticks_blink_update + 800))
   82a90:	4b59      	ldr	r3, [pc, #356]	; (82bf8 <noOS_bootup_sequence+0x170>)
   82a92:	4798      	blx	r3
   82a94:	4602      	mov	r2, r0
   82a96:	4b59      	ldr	r3, [pc, #356]	; (82bfc <noOS_bootup_sequence+0x174>)
   82a98:	681b      	ldr	r3, [r3, #0]
   82a9a:	f503 7348 	add.w	r3, r3, #800	; 0x320
   82a9e:	429a      	cmp	r2, r3
   82aa0:	d31a      	bcc.n	82ad8 <noOS_bootup_sequence+0x50>
		{
			ticks_blink_update = getTicks();
   82aa2:	4b55      	ldr	r3, [pc, #340]	; (82bf8 <noOS_bootup_sequence+0x170>)
   82aa4:	4798      	blx	r3
   82aa6:	4602      	mov	r2, r0
   82aa8:	4b54      	ldr	r3, [pc, #336]	; (82bfc <noOS_bootup_sequence+0x174>)
   82aaa:	601a      	str	r2, [r3, #0]
			
			if (blink_level)
   82aac:	4b54      	ldr	r3, [pc, #336]	; (82c00 <noOS_bootup_sequence+0x178>)
   82aae:	781b      	ldrb	r3, [r3, #0]
   82ab0:	2b00      	cmp	r3, #0
   82ab2:	d003      	beq.n	82abc <noOS_bootup_sequence+0x34>
			{
				blink_level = 0;
   82ab4:	4b52      	ldr	r3, [pc, #328]	; (82c00 <noOS_bootup_sequence+0x178>)
   82ab6:	2200      	movs	r2, #0
   82ab8:	701a      	strb	r2, [r3, #0]
   82aba:	e002      	b.n	82ac2 <noOS_bootup_sequence+0x3a>
			}
			else
			{
				blink_level = 1;
   82abc:	4b50      	ldr	r3, [pc, #320]	; (82c00 <noOS_bootup_sequence+0x178>)
   82abe:	2201      	movs	r2, #1
   82ac0:	701a      	strb	r2, [r3, #0]
			}
			
			ioport_set_pin_level(LED_BAT, blink_level);
   82ac2:	4b4f      	ldr	r3, [pc, #316]	; (82c00 <noOS_bootup_sequence+0x178>)
   82ac4:	781b      	ldrb	r3, [r3, #0]
   82ac6:	2b00      	cmp	r3, #0
   82ac8:	bf14      	ite	ne
   82aca:	2301      	movne	r3, #1
   82acc:	2300      	moveq	r3, #0
   82ace:	b2db      	uxtb	r3, r3
   82ad0:	4619      	mov	r1, r3
   82ad2:	2066      	movs	r0, #102	; 0x66
   82ad4:	4b4b      	ldr	r3, [pc, #300]	; (82c04 <noOS_bootup_sequence+0x17c>)
   82ad6:	4798      	blx	r3
		}
		
		if (getTicks() >= (ticks_dot_update + 500))
   82ad8:	4b47      	ldr	r3, [pc, #284]	; (82bf8 <noOS_bootup_sequence+0x170>)
   82ada:	4798      	blx	r3
   82adc:	4602      	mov	r2, r0
   82ade:	4b4a      	ldr	r3, [pc, #296]	; (82c08 <noOS_bootup_sequence+0x180>)
   82ae0:	681b      	ldr	r3, [r3, #0]
   82ae2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
   82ae6:	429a      	cmp	r2, r3
   82ae8:	d315      	bcc.n	82b16 <noOS_bootup_sequence+0x8e>
		{
			ticks_dot_update = getTicks();
   82aea:	4b43      	ldr	r3, [pc, #268]	; (82bf8 <noOS_bootup_sequence+0x170>)
   82aec:	4798      	blx	r3
   82aee:	4602      	mov	r2, r0
   82af0:	4b45      	ldr	r3, [pc, #276]	; (82c08 <noOS_bootup_sequence+0x180>)
   82af2:	601a      	str	r2, [r3, #0]
			
			if (dots < 3)
   82af4:	4b45      	ldr	r3, [pc, #276]	; (82c0c <noOS_bootup_sequence+0x184>)
   82af6:	781b      	ldrb	r3, [r3, #0]
   82af8:	2b02      	cmp	r3, #2
   82afa:	d806      	bhi.n	82b0a <noOS_bootup_sequence+0x82>
			{
				dots++;
   82afc:	4b43      	ldr	r3, [pc, #268]	; (82c0c <noOS_bootup_sequence+0x184>)
   82afe:	781b      	ldrb	r3, [r3, #0]
   82b00:	3301      	adds	r3, #1
   82b02:	b2da      	uxtb	r2, r3
   82b04:	4b41      	ldr	r3, [pc, #260]	; (82c0c <noOS_bootup_sequence+0x184>)
   82b06:	701a      	strb	r2, [r3, #0]
   82b08:	e002      	b.n	82b10 <noOS_bootup_sequence+0x88>
			}
			else
			{
				dots = 0;
   82b0a:	4b40      	ldr	r3, [pc, #256]	; (82c0c <noOS_bootup_sequence+0x184>)
   82b0c:	2200      	movs	r2, #0
   82b0e:	701a      	strb	r2, [r3, #0]
			}
			
			update_dots = 1;
   82b10:	4b3f      	ldr	r3, [pc, #252]	; (82c10 <noOS_bootup_sequence+0x188>)
   82b12:	2201      	movs	r2, #1
   82b14:	701a      	strb	r2, [r3, #0]
		}
		
		if (update_dots)
   82b16:	4b3e      	ldr	r3, [pc, #248]	; (82c10 <noOS_bootup_sequence+0x188>)
   82b18:	781b      	ldrb	r3, [r3, #0]
   82b1a:	2b00      	cmp	r3, #0
   82b1c:	d02b      	beq.n	82b76 <noOS_bootup_sequence+0xee>
		{
			update_dots = 0;
   82b1e:	4b3c      	ldr	r3, [pc, #240]	; (82c10 <noOS_bootup_sequence+0x188>)
   82b20:	2200      	movs	r2, #0
   82b22:	701a      	strb	r2, [r3, #0]
			
			switch (dots)
   82b24:	4b39      	ldr	r3, [pc, #228]	; (82c0c <noOS_bootup_sequence+0x184>)
   82b26:	781b      	ldrb	r3, [r3, #0]
   82b28:	2b03      	cmp	r3, #3
   82b2a:	d823      	bhi.n	82b74 <noOS_bootup_sequence+0xec>
   82b2c:	a201      	add	r2, pc, #4	; (adr r2, 82b34 <noOS_bootup_sequence+0xac>)
   82b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   82b32:	bf00      	nop
   82b34:	00082b45 	.word	0x00082b45
   82b38:	00082b51 	.word	0x00082b51
   82b3c:	00082b5d 	.word	0x00082b5d
   82b40:	00082b69 	.word	0x00082b69
			{
				case 0:
				print_s(2, 2, "booting noOS   ");
   82b44:	4a33      	ldr	r2, [pc, #204]	; (82c14 <noOS_bootup_sequence+0x18c>)
   82b46:	2102      	movs	r1, #2
   82b48:	2002      	movs	r0, #2
   82b4a:	4b33      	ldr	r3, [pc, #204]	; (82c18 <noOS_bootup_sequence+0x190>)
   82b4c:	4798      	blx	r3
				break;
   82b4e:	e012      	b.n	82b76 <noOS_bootup_sequence+0xee>
				case 1:
				print_s(2, 14, ".");
   82b50:	4a32      	ldr	r2, [pc, #200]	; (82c1c <noOS_bootup_sequence+0x194>)
   82b52:	210e      	movs	r1, #14
   82b54:	2002      	movs	r0, #2
   82b56:	4b30      	ldr	r3, [pc, #192]	; (82c18 <noOS_bootup_sequence+0x190>)
   82b58:	4798      	blx	r3
				break;
   82b5a:	e00c      	b.n	82b76 <noOS_bootup_sequence+0xee>
				case 2:
				print_s(2, 15, ".");
   82b5c:	4a2f      	ldr	r2, [pc, #188]	; (82c1c <noOS_bootup_sequence+0x194>)
   82b5e:	210f      	movs	r1, #15
   82b60:	2002      	movs	r0, #2
   82b62:	4b2d      	ldr	r3, [pc, #180]	; (82c18 <noOS_bootup_sequence+0x190>)
   82b64:	4798      	blx	r3
				break;
   82b66:	e006      	b.n	82b76 <noOS_bootup_sequence+0xee>
				case 3:
				print_s(2, 16, ".");
   82b68:	4a2c      	ldr	r2, [pc, #176]	; (82c1c <noOS_bootup_sequence+0x194>)
   82b6a:	2110      	movs	r1, #16
   82b6c:	2002      	movs	r0, #2
   82b6e:	4b2a      	ldr	r3, [pc, #168]	; (82c18 <noOS_bootup_sequence+0x190>)
   82b70:	4798      	blx	r3
				break;
   82b72:	e000      	b.n	82b76 <noOS_bootup_sequence+0xee>
				default:
				break;
   82b74:	bf00      	nop
	while (ioport_get_pin_level(PB_MID))
   82b76:	2062      	movs	r0, #98	; 0x62
   82b78:	4b29      	ldr	r3, [pc, #164]	; (82c20 <noOS_bootup_sequence+0x198>)
   82b7a:	4798      	blx	r3
   82b7c:	4603      	mov	r3, r0
   82b7e:	2b00      	cmp	r3, #0
   82b80:	d186      	bne.n	82a90 <noOS_bootup_sequence+0x8>
			}
		}
	}
	
	for(int i = 0; i< 3; i++)
   82b82:	2300      	movs	r3, #0
   82b84:	607b      	str	r3, [r7, #4]
   82b86:	e030      	b.n	82bea <noOS_bootup_sequence+0x162>
	{
		ioport_set_pin_level(LED_ONBOARD, 1);
   82b88:	2101      	movs	r1, #1
   82b8a:	206a      	movs	r0, #106	; 0x6a
   82b8c:	4b1d      	ldr	r3, [pc, #116]	; (82c04 <noOS_bootup_sequence+0x17c>)
   82b8e:	4798      	blx	r3
		ioport_set_pin_level(LED_BAT, 1);
   82b90:	2101      	movs	r1, #1
   82b92:	2066      	movs	r0, #102	; 0x66
   82b94:	4b1b      	ldr	r3, [pc, #108]	; (82c04 <noOS_bootup_sequence+0x17c>)
   82b96:	4798      	blx	r3
		ioport_set_pin_level(LED_M1, 1);
   82b98:	2101      	movs	r1, #1
   82b9a:	2067      	movs	r0, #103	; 0x67
   82b9c:	4b19      	ldr	r3, [pc, #100]	; (82c04 <noOS_bootup_sequence+0x17c>)
   82b9e:	4798      	blx	r3
		ioport_set_pin_level(LED_M2, 1);
   82ba0:	2101      	movs	r1, #1
   82ba2:	2068      	movs	r0, #104	; 0x68
   82ba4:	4b17      	ldr	r3, [pc, #92]	; (82c04 <noOS_bootup_sequence+0x17c>)
   82ba6:	4798      	blx	r3
		ioport_set_pin_level(LED_M3, 1);
   82ba8:	2101      	movs	r1, #1
   82baa:	2069      	movs	r0, #105	; 0x69
   82bac:	4b15      	ldr	r3, [pc, #84]	; (82c04 <noOS_bootup_sequence+0x17c>)
   82bae:	4798      	blx	r3
		mdelay(100);
   82bb0:	2064      	movs	r0, #100	; 0x64
   82bb2:	4b1c      	ldr	r3, [pc, #112]	; (82c24 <noOS_bootup_sequence+0x19c>)
   82bb4:	4798      	blx	r3
		ioport_set_pin_level(LED_ONBOARD, 0);
   82bb6:	2100      	movs	r1, #0
   82bb8:	206a      	movs	r0, #106	; 0x6a
   82bba:	4b12      	ldr	r3, [pc, #72]	; (82c04 <noOS_bootup_sequence+0x17c>)
   82bbc:	4798      	blx	r3
		ioport_set_pin_level(LED_BAT, 0);
   82bbe:	2100      	movs	r1, #0
   82bc0:	2066      	movs	r0, #102	; 0x66
   82bc2:	4b10      	ldr	r3, [pc, #64]	; (82c04 <noOS_bootup_sequence+0x17c>)
   82bc4:	4798      	blx	r3
		ioport_set_pin_level(LED_M1, 0);
   82bc6:	2100      	movs	r1, #0
   82bc8:	2067      	movs	r0, #103	; 0x67
   82bca:	4b0e      	ldr	r3, [pc, #56]	; (82c04 <noOS_bootup_sequence+0x17c>)
   82bcc:	4798      	blx	r3
		ioport_set_pin_level(LED_M2, 0);
   82bce:	2100      	movs	r1, #0
   82bd0:	2068      	movs	r0, #104	; 0x68
   82bd2:	4b0c      	ldr	r3, [pc, #48]	; (82c04 <noOS_bootup_sequence+0x17c>)
   82bd4:	4798      	blx	r3
		ioport_set_pin_level(LED_M3, 0);
   82bd6:	2100      	movs	r1, #0
   82bd8:	2069      	movs	r0, #105	; 0x69
   82bda:	4b0a      	ldr	r3, [pc, #40]	; (82c04 <noOS_bootup_sequence+0x17c>)
   82bdc:	4798      	blx	r3
		mdelay(100);
   82bde:	2064      	movs	r0, #100	; 0x64
   82be0:	4b10      	ldr	r3, [pc, #64]	; (82c24 <noOS_bootup_sequence+0x19c>)
   82be2:	4798      	blx	r3
	for(int i = 0; i< 3; i++)
   82be4:	687b      	ldr	r3, [r7, #4]
   82be6:	3301      	adds	r3, #1
   82be8:	607b      	str	r3, [r7, #4]
   82bea:	687b      	ldr	r3, [r7, #4]
   82bec:	2b02      	cmp	r3, #2
   82bee:	ddcb      	ble.n	82b88 <noOS_bootup_sequence+0x100>
	}
}
   82bf0:	bf00      	nop
   82bf2:	3708      	adds	r7, #8
   82bf4:	46bd      	mov	sp, r7
   82bf6:	bd80      	pop	{r7, pc}
   82bf8:	0008182d 	.word	0x0008182d
   82bfc:	20070c14 	.word	0x20070c14
   82c00:	20070c10 	.word	0x20070c10
   82c04:	00082909 	.word	0x00082909
   82c08:	20070c18 	.word	0x20070c18
   82c0c:	20070b99 	.word	0x20070b99
   82c10:	2007019c 	.word	0x2007019c
   82c14:	000875d0 	.word	0x000875d0
   82c18:	00080c35 	.word	0x00080c35
   82c1c:	000875e0 	.word	0x000875e0
   82c20:	00082973 	.word	0x00082973
   82c24:	00081841 	.word	0x00081841

00082c28 <__libc_init_array>:
   82c28:	b570      	push	{r4, r5, r6, lr}
   82c2a:	4e0f      	ldr	r6, [pc, #60]	; (82c68 <__libc_init_array+0x40>)
   82c2c:	4d0f      	ldr	r5, [pc, #60]	; (82c6c <__libc_init_array+0x44>)
   82c2e:	1b76      	subs	r6, r6, r5
   82c30:	10b6      	asrs	r6, r6, #2
   82c32:	bf18      	it	ne
   82c34:	2400      	movne	r4, #0
   82c36:	d005      	beq.n	82c44 <__libc_init_array+0x1c>
   82c38:	3401      	adds	r4, #1
   82c3a:	f855 3b04 	ldr.w	r3, [r5], #4
   82c3e:	4798      	blx	r3
   82c40:	42a6      	cmp	r6, r4
   82c42:	d1f9      	bne.n	82c38 <__libc_init_array+0x10>
   82c44:	4e0a      	ldr	r6, [pc, #40]	; (82c70 <__libc_init_array+0x48>)
   82c46:	4d0b      	ldr	r5, [pc, #44]	; (82c74 <__libc_init_array+0x4c>)
   82c48:	f004 fe12 	bl	87870 <_init>
   82c4c:	1b76      	subs	r6, r6, r5
   82c4e:	10b6      	asrs	r6, r6, #2
   82c50:	bf18      	it	ne
   82c52:	2400      	movne	r4, #0
   82c54:	d006      	beq.n	82c64 <__libc_init_array+0x3c>
   82c56:	3401      	adds	r4, #1
   82c58:	f855 3b04 	ldr.w	r3, [r5], #4
   82c5c:	4798      	blx	r3
   82c5e:	42a6      	cmp	r6, r4
   82c60:	d1f9      	bne.n	82c56 <__libc_init_array+0x2e>
   82c62:	bd70      	pop	{r4, r5, r6, pc}
   82c64:	bd70      	pop	{r4, r5, r6, pc}
   82c66:	bf00      	nop
   82c68:	0008787c 	.word	0x0008787c
   82c6c:	0008787c 	.word	0x0008787c
   82c70:	00087884 	.word	0x00087884
   82c74:	0008787c 	.word	0x0008787c

00082c78 <memset>:
   82c78:	b470      	push	{r4, r5, r6}
   82c7a:	0786      	lsls	r6, r0, #30
   82c7c:	d046      	beq.n	82d0c <memset+0x94>
   82c7e:	1e54      	subs	r4, r2, #1
   82c80:	2a00      	cmp	r2, #0
   82c82:	d041      	beq.n	82d08 <memset+0x90>
   82c84:	b2ca      	uxtb	r2, r1
   82c86:	4603      	mov	r3, r0
   82c88:	e002      	b.n	82c90 <memset+0x18>
   82c8a:	f114 34ff 	adds.w	r4, r4, #4294967295
   82c8e:	d33b      	bcc.n	82d08 <memset+0x90>
   82c90:	f803 2b01 	strb.w	r2, [r3], #1
   82c94:	079d      	lsls	r5, r3, #30
   82c96:	d1f8      	bne.n	82c8a <memset+0x12>
   82c98:	2c03      	cmp	r4, #3
   82c9a:	d92e      	bls.n	82cfa <memset+0x82>
   82c9c:	b2cd      	uxtb	r5, r1
   82c9e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   82ca2:	2c0f      	cmp	r4, #15
   82ca4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   82ca8:	d919      	bls.n	82cde <memset+0x66>
   82caa:	4626      	mov	r6, r4
   82cac:	f103 0210 	add.w	r2, r3, #16
   82cb0:	3e10      	subs	r6, #16
   82cb2:	2e0f      	cmp	r6, #15
   82cb4:	f842 5c10 	str.w	r5, [r2, #-16]
   82cb8:	f842 5c0c 	str.w	r5, [r2, #-12]
   82cbc:	f842 5c08 	str.w	r5, [r2, #-8]
   82cc0:	f842 5c04 	str.w	r5, [r2, #-4]
   82cc4:	f102 0210 	add.w	r2, r2, #16
   82cc8:	d8f2      	bhi.n	82cb0 <memset+0x38>
   82cca:	f1a4 0210 	sub.w	r2, r4, #16
   82cce:	f022 020f 	bic.w	r2, r2, #15
   82cd2:	f004 040f 	and.w	r4, r4, #15
   82cd6:	3210      	adds	r2, #16
   82cd8:	2c03      	cmp	r4, #3
   82cda:	4413      	add	r3, r2
   82cdc:	d90d      	bls.n	82cfa <memset+0x82>
   82cde:	461e      	mov	r6, r3
   82ce0:	4622      	mov	r2, r4
   82ce2:	3a04      	subs	r2, #4
   82ce4:	2a03      	cmp	r2, #3
   82ce6:	f846 5b04 	str.w	r5, [r6], #4
   82cea:	d8fa      	bhi.n	82ce2 <memset+0x6a>
   82cec:	1f22      	subs	r2, r4, #4
   82cee:	f022 0203 	bic.w	r2, r2, #3
   82cf2:	3204      	adds	r2, #4
   82cf4:	4413      	add	r3, r2
   82cf6:	f004 0403 	and.w	r4, r4, #3
   82cfa:	b12c      	cbz	r4, 82d08 <memset+0x90>
   82cfc:	b2c9      	uxtb	r1, r1
   82cfe:	441c      	add	r4, r3
   82d00:	f803 1b01 	strb.w	r1, [r3], #1
   82d04:	429c      	cmp	r4, r3
   82d06:	d1fb      	bne.n	82d00 <memset+0x88>
   82d08:	bc70      	pop	{r4, r5, r6}
   82d0a:	4770      	bx	lr
   82d0c:	4614      	mov	r4, r2
   82d0e:	4603      	mov	r3, r0
   82d10:	e7c2      	b.n	82c98 <memset+0x20>
   82d12:	bf00      	nop

00082d14 <sprintf>:
   82d14:	b40e      	push	{r1, r2, r3}
   82d16:	4601      	mov	r1, r0
   82d18:	b5f0      	push	{r4, r5, r6, r7, lr}
   82d1a:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
   82d1e:	f44f 7702 	mov.w	r7, #520	; 0x208
   82d22:	f64f 76ff 	movw	r6, #65535	; 0xffff
   82d26:	b09c      	sub	sp, #112	; 0x70
   82d28:	ac21      	add	r4, sp, #132	; 0x84
   82d2a:	f854 2b04 	ldr.w	r2, [r4], #4
   82d2e:	4b0b      	ldr	r3, [pc, #44]	; (82d5c <sprintf+0x48>)
   82d30:	9102      	str	r1, [sp, #8]
   82d32:	9106      	str	r1, [sp, #24]
   82d34:	6818      	ldr	r0, [r3, #0]
   82d36:	a902      	add	r1, sp, #8
   82d38:	4623      	mov	r3, r4
   82d3a:	9401      	str	r4, [sp, #4]
   82d3c:	f8ad 7014 	strh.w	r7, [sp, #20]
   82d40:	9504      	str	r5, [sp, #16]
   82d42:	9507      	str	r5, [sp, #28]
   82d44:	f8ad 6016 	strh.w	r6, [sp, #22]
   82d48:	f000 f838 	bl	82dbc <_svfprintf_r>
   82d4c:	2200      	movs	r2, #0
   82d4e:	9b02      	ldr	r3, [sp, #8]
   82d50:	701a      	strb	r2, [r3, #0]
   82d52:	b01c      	add	sp, #112	; 0x70
   82d54:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   82d58:	b003      	add	sp, #12
   82d5a:	4770      	bx	lr
   82d5c:	200701a0 	.word	0x200701a0

00082d60 <strlen>:
   82d60:	f020 0103 	bic.w	r1, r0, #3
   82d64:	f010 0003 	ands.w	r0, r0, #3
   82d68:	f1c0 0000 	rsb	r0, r0, #0
   82d6c:	f851 3b04 	ldr.w	r3, [r1], #4
   82d70:	f100 0c04 	add.w	ip, r0, #4
   82d74:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   82d78:	f06f 0200 	mvn.w	r2, #0
   82d7c:	bf1c      	itt	ne
   82d7e:	fa22 f20c 	lsrne.w	r2, r2, ip
   82d82:	4313      	orrne	r3, r2
   82d84:	f04f 0c01 	mov.w	ip, #1
   82d88:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   82d8c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   82d90:	eba3 020c 	sub.w	r2, r3, ip
   82d94:	ea22 0203 	bic.w	r2, r2, r3
   82d98:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   82d9c:	bf04      	itt	eq
   82d9e:	f851 3b04 	ldreq.w	r3, [r1], #4
   82da2:	3004      	addeq	r0, #4
   82da4:	d0f4      	beq.n	82d90 <strlen+0x30>
   82da6:	f1c2 0100 	rsb	r1, r2, #0
   82daa:	ea02 0201 	and.w	r2, r2, r1
   82dae:	fab2 f282 	clz	r2, r2
   82db2:	f1c2 021f 	rsb	r2, r2, #31
   82db6:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   82dba:	4770      	bx	lr

00082dbc <_svfprintf_r>:
   82dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82dc0:	b0c3      	sub	sp, #268	; 0x10c
   82dc2:	460c      	mov	r4, r1
   82dc4:	910b      	str	r1, [sp, #44]	; 0x2c
   82dc6:	4692      	mov	sl, r2
   82dc8:	930f      	str	r3, [sp, #60]	; 0x3c
   82dca:	900c      	str	r0, [sp, #48]	; 0x30
   82dcc:	f002 fa58 	bl	85280 <_localeconv_r>
   82dd0:	6803      	ldr	r3, [r0, #0]
   82dd2:	4618      	mov	r0, r3
   82dd4:	931a      	str	r3, [sp, #104]	; 0x68
   82dd6:	f7ff ffc3 	bl	82d60 <strlen>
   82dda:	89a3      	ldrh	r3, [r4, #12]
   82ddc:	9019      	str	r0, [sp, #100]	; 0x64
   82dde:	0619      	lsls	r1, r3, #24
   82de0:	d503      	bpl.n	82dea <_svfprintf_r+0x2e>
   82de2:	6923      	ldr	r3, [r4, #16]
   82de4:	2b00      	cmp	r3, #0
   82de6:	f001 8035 	beq.w	83e54 <_svfprintf_r+0x1098>
   82dea:	2300      	movs	r3, #0
   82dec:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
   82df0:	46c8      	mov	r8, r9
   82df2:	9315      	str	r3, [sp, #84]	; 0x54
   82df4:	9313      	str	r3, [sp, #76]	; 0x4c
   82df6:	9314      	str	r3, [sp, #80]	; 0x50
   82df8:	9318      	str	r3, [sp, #96]	; 0x60
   82dfa:	931b      	str	r3, [sp, #108]	; 0x6c
   82dfc:	9309      	str	r3, [sp, #36]	; 0x24
   82dfe:	9316      	str	r3, [sp, #88]	; 0x58
   82e00:	9317      	str	r3, [sp, #92]	; 0x5c
   82e02:	9327      	str	r3, [sp, #156]	; 0x9c
   82e04:	9326      	str	r3, [sp, #152]	; 0x98
   82e06:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
   82e0a:	f89a 3000 	ldrb.w	r3, [sl]
   82e0e:	4654      	mov	r4, sl
   82e10:	b1eb      	cbz	r3, 82e4e <_svfprintf_r+0x92>
   82e12:	2b25      	cmp	r3, #37	; 0x25
   82e14:	d102      	bne.n	82e1c <_svfprintf_r+0x60>
   82e16:	e01a      	b.n	82e4e <_svfprintf_r+0x92>
   82e18:	2b25      	cmp	r3, #37	; 0x25
   82e1a:	d003      	beq.n	82e24 <_svfprintf_r+0x68>
   82e1c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   82e20:	2b00      	cmp	r3, #0
   82e22:	d1f9      	bne.n	82e18 <_svfprintf_r+0x5c>
   82e24:	eba4 050a 	sub.w	r5, r4, sl
   82e28:	b18d      	cbz	r5, 82e4e <_svfprintf_r+0x92>
   82e2a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   82e2c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   82e2e:	3301      	adds	r3, #1
   82e30:	442a      	add	r2, r5
   82e32:	2b07      	cmp	r3, #7
   82e34:	f8c8 a000 	str.w	sl, [r8]
   82e38:	f8c8 5004 	str.w	r5, [r8, #4]
   82e3c:	9227      	str	r2, [sp, #156]	; 0x9c
   82e3e:	9326      	str	r3, [sp, #152]	; 0x98
   82e40:	f300 808a 	bgt.w	82f58 <_svfprintf_r+0x19c>
   82e44:	f108 0808 	add.w	r8, r8, #8
   82e48:	9b09      	ldr	r3, [sp, #36]	; 0x24
   82e4a:	442b      	add	r3, r5
   82e4c:	9309      	str	r3, [sp, #36]	; 0x24
   82e4e:	7823      	ldrb	r3, [r4, #0]
   82e50:	2b00      	cmp	r3, #0
   82e52:	f000 8089 	beq.w	82f68 <_svfprintf_r+0x1ac>
   82e56:	2300      	movs	r3, #0
   82e58:	f04f 30ff 	mov.w	r0, #4294967295
   82e5c:	461a      	mov	r2, r3
   82e5e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   82e62:	4619      	mov	r1, r3
   82e64:	930d      	str	r3, [sp, #52]	; 0x34
   82e66:	469b      	mov	fp, r3
   82e68:	7863      	ldrb	r3, [r4, #1]
   82e6a:	f104 0a01 	add.w	sl, r4, #1
   82e6e:	900a      	str	r0, [sp, #40]	; 0x28
   82e70:	f10a 0a01 	add.w	sl, sl, #1
   82e74:	f1a3 0020 	sub.w	r0, r3, #32
   82e78:	2858      	cmp	r0, #88	; 0x58
   82e7a:	f200 83b7 	bhi.w	835ec <_svfprintf_r+0x830>
   82e7e:	e8df f010 	tbh	[pc, r0, lsl #1]
   82e82:	034c      	.short	0x034c
   82e84:	03b503b5 	.word	0x03b503b5
   82e88:	03b50354 	.word	0x03b50354
   82e8c:	03b503b5 	.word	0x03b503b5
   82e90:	03b503b5 	.word	0x03b503b5
   82e94:	005903b5 	.word	0x005903b5
   82e98:	03b50359 	.word	0x03b50359
   82e9c:	02140066 	.word	0x02140066
   82ea0:	022f03b5 	.word	0x022f03b5
   82ea4:	03a503a5 	.word	0x03a503a5
   82ea8:	03a503a5 	.word	0x03a503a5
   82eac:	03a503a5 	.word	0x03a503a5
   82eb0:	03a503a5 	.word	0x03a503a5
   82eb4:	03b503a5 	.word	0x03b503a5
   82eb8:	03b503b5 	.word	0x03b503b5
   82ebc:	03b503b5 	.word	0x03b503b5
   82ec0:	03b503b5 	.word	0x03b503b5
   82ec4:	03b503b5 	.word	0x03b503b5
   82ec8:	028b03b5 	.word	0x028b03b5
   82ecc:	03b502d3 	.word	0x03b502d3
   82ed0:	03b502d3 	.word	0x03b502d3
   82ed4:	03b503b5 	.word	0x03b503b5
   82ed8:	031b03b5 	.word	0x031b03b5
   82edc:	03b503b5 	.word	0x03b503b5
   82ee0:	03b50320 	.word	0x03b50320
   82ee4:	03b503b5 	.word	0x03b503b5
   82ee8:	03b503b5 	.word	0x03b503b5
   82eec:	03b50234 	.word	0x03b50234
   82ef0:	024b03b5 	.word	0x024b03b5
   82ef4:	03b503b5 	.word	0x03b503b5
   82ef8:	03b503b5 	.word	0x03b503b5
   82efc:	03b503b5 	.word	0x03b503b5
   82f00:	03b503b5 	.word	0x03b503b5
   82f04:	03b503b5 	.word	0x03b503b5
   82f08:	039e0276 	.word	0x039e0276
   82f0c:	02d302d3 	.word	0x02d302d3
   82f10:	036302d3 	.word	0x036302d3
   82f14:	03b5039e 	.word	0x03b5039e
   82f18:	036803b5 	.word	0x036803b5
   82f1c:	037503b5 	.word	0x037503b5
   82f20:	038c01dd 	.word	0x038c01dd
   82f24:	03b5035e 	.word	0x03b5035e
   82f28:	03b501f2 	.word	0x03b501f2
   82f2c:	03b50087 	.word	0x03b50087
   82f30:	033203b5 	.word	0x033203b5
   82f34:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   82f36:	6823      	ldr	r3, [r4, #0]
   82f38:	4618      	mov	r0, r3
   82f3a:	930d      	str	r3, [sp, #52]	; 0x34
   82f3c:	4623      	mov	r3, r4
   82f3e:	2800      	cmp	r0, #0
   82f40:	f103 0304 	add.w	r3, r3, #4
   82f44:	930f      	str	r3, [sp, #60]	; 0x3c
   82f46:	da04      	bge.n	82f52 <_svfprintf_r+0x196>
   82f48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   82f4a:	425b      	negs	r3, r3
   82f4c:	930d      	str	r3, [sp, #52]	; 0x34
   82f4e:	f04b 0b04 	orr.w	fp, fp, #4
   82f52:	f89a 3000 	ldrb.w	r3, [sl]
   82f56:	e78b      	b.n	82e70 <_svfprintf_r+0xb4>
   82f58:	aa25      	add	r2, sp, #148	; 0x94
   82f5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
   82f5c:	980c      	ldr	r0, [sp, #48]	; 0x30
   82f5e:	f003 f819 	bl	85f94 <__ssprint_r>
   82f62:	b940      	cbnz	r0, 82f76 <_svfprintf_r+0x1ba>
   82f64:	46c8      	mov	r8, r9
   82f66:	e76f      	b.n	82e48 <_svfprintf_r+0x8c>
   82f68:	9b27      	ldr	r3, [sp, #156]	; 0x9c
   82f6a:	b123      	cbz	r3, 82f76 <_svfprintf_r+0x1ba>
   82f6c:	980c      	ldr	r0, [sp, #48]	; 0x30
   82f6e:	aa25      	add	r2, sp, #148	; 0x94
   82f70:	990b      	ldr	r1, [sp, #44]	; 0x2c
   82f72:	f003 f80f 	bl	85f94 <__ssprint_r>
   82f76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   82f78:	899b      	ldrh	r3, [r3, #12]
   82f7a:	f013 0f40 	tst.w	r3, #64	; 0x40
   82f7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   82f80:	bf18      	it	ne
   82f82:	f04f 33ff 	movne.w	r3, #4294967295
   82f86:	9309      	str	r3, [sp, #36]	; 0x24
   82f88:	9809      	ldr	r0, [sp, #36]	; 0x24
   82f8a:	b043      	add	sp, #268	; 0x10c
   82f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82f90:	f01b 0f20 	tst.w	fp, #32
   82f94:	9311      	str	r3, [sp, #68]	; 0x44
   82f96:	f040 81af 	bne.w	832f8 <_svfprintf_r+0x53c>
   82f9a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   82f9c:	f01b 0f10 	tst.w	fp, #16
   82fa0:	4613      	mov	r3, r2
   82fa2:	f040 859a 	bne.w	83ada <_svfprintf_r+0xd1e>
   82fa6:	f01b 0f40 	tst.w	fp, #64	; 0x40
   82faa:	f000 8596 	beq.w	83ada <_svfprintf_r+0xd1e>
   82fae:	2500      	movs	r5, #0
   82fb0:	2301      	movs	r3, #1
   82fb2:	8814      	ldrh	r4, [r2, #0]
   82fb4:	3204      	adds	r2, #4
   82fb6:	920f      	str	r2, [sp, #60]	; 0x3c
   82fb8:	2200      	movs	r2, #0
   82fba:	4617      	mov	r7, r2
   82fbc:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
   82fc0:	990a      	ldr	r1, [sp, #40]	; 0x28
   82fc2:	1c4a      	adds	r2, r1, #1
   82fc4:	f000 8210 	beq.w	833e8 <_svfprintf_r+0x62c>
   82fc8:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
   82fcc:	9207      	str	r2, [sp, #28]
   82fce:	ea54 0205 	orrs.w	r2, r4, r5
   82fd2:	f040 820f 	bne.w	833f4 <_svfprintf_r+0x638>
   82fd6:	2900      	cmp	r1, #0
   82fd8:	f040 8431 	bne.w	8383e <_svfprintf_r+0xa82>
   82fdc:	2b00      	cmp	r3, #0
   82fde:	f040 8539 	bne.w	83a54 <_svfprintf_r+0xc98>
   82fe2:	f01b 0301 	ands.w	r3, fp, #1
   82fe6:	930e      	str	r3, [sp, #56]	; 0x38
   82fe8:	f000 8662 	beq.w	83cb0 <_svfprintf_r+0xef4>
   82fec:	2330      	movs	r3, #48	; 0x30
   82fee:	ae42      	add	r6, sp, #264	; 0x108
   82ff0:	f806 3d41 	strb.w	r3, [r6, #-65]!
   82ff4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   82ff6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   82ff8:	4293      	cmp	r3, r2
   82ffa:	bfb8      	it	lt
   82ffc:	4613      	movlt	r3, r2
   82ffe:	9308      	str	r3, [sp, #32]
   83000:	2300      	movs	r3, #0
   83002:	9312      	str	r3, [sp, #72]	; 0x48
   83004:	b117      	cbz	r7, 8300c <_svfprintf_r+0x250>
   83006:	9b08      	ldr	r3, [sp, #32]
   83008:	3301      	adds	r3, #1
   8300a:	9308      	str	r3, [sp, #32]
   8300c:	9b07      	ldr	r3, [sp, #28]
   8300e:	f013 0302 	ands.w	r3, r3, #2
   83012:	9310      	str	r3, [sp, #64]	; 0x40
   83014:	d002      	beq.n	8301c <_svfprintf_r+0x260>
   83016:	9b08      	ldr	r3, [sp, #32]
   83018:	3302      	adds	r3, #2
   8301a:	9308      	str	r3, [sp, #32]
   8301c:	9b07      	ldr	r3, [sp, #28]
   8301e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
   83022:	f040 8310 	bne.w	83646 <_svfprintf_r+0x88a>
   83026:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   83028:	9a08      	ldr	r2, [sp, #32]
   8302a:	eba3 0b02 	sub.w	fp, r3, r2
   8302e:	f1bb 0f00 	cmp.w	fp, #0
   83032:	f340 8308 	ble.w	83646 <_svfprintf_r+0x88a>
   83036:	f1bb 0f10 	cmp.w	fp, #16
   8303a:	f340 87b2 	ble.w	83fa2 <_svfprintf_r+0x11e6>
   8303e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83040:	4643      	mov	r3, r8
   83042:	4621      	mov	r1, r4
   83044:	46a8      	mov	r8, r5
   83046:	2710      	movs	r7, #16
   83048:	9a26      	ldr	r2, [sp, #152]	; 0x98
   8304a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   8304c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   8304e:	e006      	b.n	8305e <_svfprintf_r+0x2a2>
   83050:	f1ab 0b10 	sub.w	fp, fp, #16
   83054:	f1bb 0f10 	cmp.w	fp, #16
   83058:	f103 0308 	add.w	r3, r3, #8
   8305c:	dd18      	ble.n	83090 <_svfprintf_r+0x2d4>
   8305e:	3201      	adds	r2, #1
   83060:	48ab      	ldr	r0, [pc, #684]	; (83310 <_svfprintf_r+0x554>)
   83062:	3110      	adds	r1, #16
   83064:	2a07      	cmp	r2, #7
   83066:	9127      	str	r1, [sp, #156]	; 0x9c
   83068:	9226      	str	r2, [sp, #152]	; 0x98
   8306a:	e883 0081 	stmia.w	r3, {r0, r7}
   8306e:	ddef      	ble.n	83050 <_svfprintf_r+0x294>
   83070:	aa25      	add	r2, sp, #148	; 0x94
   83072:	4629      	mov	r1, r5
   83074:	4620      	mov	r0, r4
   83076:	f002 ff8d 	bl	85f94 <__ssprint_r>
   8307a:	2800      	cmp	r0, #0
   8307c:	f47f af7b 	bne.w	82f76 <_svfprintf_r+0x1ba>
   83080:	f1ab 0b10 	sub.w	fp, fp, #16
   83084:	f1bb 0f10 	cmp.w	fp, #16
   83088:	464b      	mov	r3, r9
   8308a:	9927      	ldr	r1, [sp, #156]	; 0x9c
   8308c:	9a26      	ldr	r2, [sp, #152]	; 0x98
   8308e:	dce6      	bgt.n	8305e <_svfprintf_r+0x2a2>
   83090:	4645      	mov	r5, r8
   83092:	460c      	mov	r4, r1
   83094:	4698      	mov	r8, r3
   83096:	3201      	adds	r2, #1
   83098:	4b9d      	ldr	r3, [pc, #628]	; (83310 <_svfprintf_r+0x554>)
   8309a:	445c      	add	r4, fp
   8309c:	2a07      	cmp	r2, #7
   8309e:	9427      	str	r4, [sp, #156]	; 0x9c
   830a0:	9226      	str	r2, [sp, #152]	; 0x98
   830a2:	e888 0808 	stmia.w	r8, {r3, fp}
   830a6:	f300 82c3 	bgt.w	83630 <_svfprintf_r+0x874>
   830aa:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   830ae:	f108 0808 	add.w	r8, r8, #8
   830b2:	b187      	cbz	r7, 830d6 <_svfprintf_r+0x31a>
   830b4:	2101      	movs	r1, #1
   830b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
   830b8:	440c      	add	r4, r1
   830ba:	440b      	add	r3, r1
   830bc:	f10d 0277 	add.w	r2, sp, #119	; 0x77
   830c0:	2b07      	cmp	r3, #7
   830c2:	9427      	str	r4, [sp, #156]	; 0x9c
   830c4:	9326      	str	r3, [sp, #152]	; 0x98
   830c6:	f8c8 1004 	str.w	r1, [r8, #4]
   830ca:	f8c8 2000 	str.w	r2, [r8]
   830ce:	f300 83cd 	bgt.w	8386c <_svfprintf_r+0xab0>
   830d2:	f108 0808 	add.w	r8, r8, #8
   830d6:	9b10      	ldr	r3, [sp, #64]	; 0x40
   830d8:	b17b      	cbz	r3, 830fa <_svfprintf_r+0x33e>
   830da:	2102      	movs	r1, #2
   830dc:	9b26      	ldr	r3, [sp, #152]	; 0x98
   830de:	440c      	add	r4, r1
   830e0:	3301      	adds	r3, #1
   830e2:	aa1e      	add	r2, sp, #120	; 0x78
   830e4:	2b07      	cmp	r3, #7
   830e6:	9427      	str	r4, [sp, #156]	; 0x9c
   830e8:	9326      	str	r3, [sp, #152]	; 0x98
   830ea:	f8c8 1004 	str.w	r1, [r8, #4]
   830ee:	f8c8 2000 	str.w	r2, [r8]
   830f2:	f300 8411 	bgt.w	83918 <_svfprintf_r+0xb5c>
   830f6:	f108 0808 	add.w	r8, r8, #8
   830fa:	2d80      	cmp	r5, #128	; 0x80
   830fc:	f000 8304 	beq.w	83708 <_svfprintf_r+0x94c>
   83100:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   83102:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   83104:	1a9f      	subs	r7, r3, r2
   83106:	2f00      	cmp	r7, #0
   83108:	dd37      	ble.n	8317a <_svfprintf_r+0x3be>
   8310a:	2f10      	cmp	r7, #16
   8310c:	f340 8679 	ble.w	83e02 <_svfprintf_r+0x1046>
   83110:	4d80      	ldr	r5, [pc, #512]	; (83314 <_svfprintf_r+0x558>)
   83112:	4642      	mov	r2, r8
   83114:	4621      	mov	r1, r4
   83116:	46b0      	mov	r8, r6
   83118:	f04f 0b10 	mov.w	fp, #16
   8311c:	462e      	mov	r6, r5
   8311e:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83120:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   83122:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   83124:	e004      	b.n	83130 <_svfprintf_r+0x374>
   83126:	3f10      	subs	r7, #16
   83128:	2f10      	cmp	r7, #16
   8312a:	f102 0208 	add.w	r2, r2, #8
   8312e:	dd15      	ble.n	8315c <_svfprintf_r+0x3a0>
   83130:	3301      	adds	r3, #1
   83132:	3110      	adds	r1, #16
   83134:	2b07      	cmp	r3, #7
   83136:	9127      	str	r1, [sp, #156]	; 0x9c
   83138:	9326      	str	r3, [sp, #152]	; 0x98
   8313a:	e882 0840 	stmia.w	r2, {r6, fp}
   8313e:	ddf2      	ble.n	83126 <_svfprintf_r+0x36a>
   83140:	aa25      	add	r2, sp, #148	; 0x94
   83142:	4629      	mov	r1, r5
   83144:	4620      	mov	r0, r4
   83146:	f002 ff25 	bl	85f94 <__ssprint_r>
   8314a:	2800      	cmp	r0, #0
   8314c:	f47f af13 	bne.w	82f76 <_svfprintf_r+0x1ba>
   83150:	3f10      	subs	r7, #16
   83152:	2f10      	cmp	r7, #16
   83154:	464a      	mov	r2, r9
   83156:	9927      	ldr	r1, [sp, #156]	; 0x9c
   83158:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8315a:	dce9      	bgt.n	83130 <_svfprintf_r+0x374>
   8315c:	4635      	mov	r5, r6
   8315e:	460c      	mov	r4, r1
   83160:	4646      	mov	r6, r8
   83162:	4690      	mov	r8, r2
   83164:	3301      	adds	r3, #1
   83166:	443c      	add	r4, r7
   83168:	2b07      	cmp	r3, #7
   8316a:	9427      	str	r4, [sp, #156]	; 0x9c
   8316c:	9326      	str	r3, [sp, #152]	; 0x98
   8316e:	e888 00a0 	stmia.w	r8, {r5, r7}
   83172:	f300 8370 	bgt.w	83856 <_svfprintf_r+0xa9a>
   83176:	f108 0808 	add.w	r8, r8, #8
   8317a:	9b07      	ldr	r3, [sp, #28]
   8317c:	05df      	lsls	r7, r3, #23
   8317e:	f100 8264 	bmi.w	8364a <_svfprintf_r+0x88e>
   83182:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83184:	990e      	ldr	r1, [sp, #56]	; 0x38
   83186:	3301      	adds	r3, #1
   83188:	440c      	add	r4, r1
   8318a:	2b07      	cmp	r3, #7
   8318c:	9427      	str	r4, [sp, #156]	; 0x9c
   8318e:	f8c8 6000 	str.w	r6, [r8]
   83192:	f8c8 1004 	str.w	r1, [r8, #4]
   83196:	9326      	str	r3, [sp, #152]	; 0x98
   83198:	f300 83b3 	bgt.w	83902 <_svfprintf_r+0xb46>
   8319c:	f108 0808 	add.w	r8, r8, #8
   831a0:	9b07      	ldr	r3, [sp, #28]
   831a2:	075b      	lsls	r3, r3, #29
   831a4:	d53b      	bpl.n	8321e <_svfprintf_r+0x462>
   831a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   831a8:	9a08      	ldr	r2, [sp, #32]
   831aa:	1a9d      	subs	r5, r3, r2
   831ac:	2d00      	cmp	r5, #0
   831ae:	dd36      	ble.n	8321e <_svfprintf_r+0x462>
   831b0:	2d10      	cmp	r5, #16
   831b2:	f340 8721 	ble.w	83ff8 <_svfprintf_r+0x123c>
   831b6:	2610      	movs	r6, #16
   831b8:	9b26      	ldr	r3, [sp, #152]	; 0x98
   831ba:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   831bc:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
   831c0:	e004      	b.n	831cc <_svfprintf_r+0x410>
   831c2:	3d10      	subs	r5, #16
   831c4:	2d10      	cmp	r5, #16
   831c6:	f108 0808 	add.w	r8, r8, #8
   831ca:	dd16      	ble.n	831fa <_svfprintf_r+0x43e>
   831cc:	3301      	adds	r3, #1
   831ce:	4a50      	ldr	r2, [pc, #320]	; (83310 <_svfprintf_r+0x554>)
   831d0:	3410      	adds	r4, #16
   831d2:	2b07      	cmp	r3, #7
   831d4:	9427      	str	r4, [sp, #156]	; 0x9c
   831d6:	9326      	str	r3, [sp, #152]	; 0x98
   831d8:	e888 0044 	stmia.w	r8, {r2, r6}
   831dc:	ddf1      	ble.n	831c2 <_svfprintf_r+0x406>
   831de:	aa25      	add	r2, sp, #148	; 0x94
   831e0:	4659      	mov	r1, fp
   831e2:	4638      	mov	r0, r7
   831e4:	f002 fed6 	bl	85f94 <__ssprint_r>
   831e8:	2800      	cmp	r0, #0
   831ea:	f47f aec4 	bne.w	82f76 <_svfprintf_r+0x1ba>
   831ee:	3d10      	subs	r5, #16
   831f0:	2d10      	cmp	r5, #16
   831f2:	46c8      	mov	r8, r9
   831f4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   831f6:	9b26      	ldr	r3, [sp, #152]	; 0x98
   831f8:	dce8      	bgt.n	831cc <_svfprintf_r+0x410>
   831fa:	3301      	adds	r3, #1
   831fc:	4a44      	ldr	r2, [pc, #272]	; (83310 <_svfprintf_r+0x554>)
   831fe:	442c      	add	r4, r5
   83200:	2b07      	cmp	r3, #7
   83202:	9427      	str	r4, [sp, #156]	; 0x9c
   83204:	9326      	str	r3, [sp, #152]	; 0x98
   83206:	e888 0024 	stmia.w	r8, {r2, r5}
   8320a:	dd08      	ble.n	8321e <_svfprintf_r+0x462>
   8320c:	aa25      	add	r2, sp, #148	; 0x94
   8320e:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83210:	980c      	ldr	r0, [sp, #48]	; 0x30
   83212:	f002 febf 	bl	85f94 <__ssprint_r>
   83216:	2800      	cmp	r0, #0
   83218:	f47f aead 	bne.w	82f76 <_svfprintf_r+0x1ba>
   8321c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   8321e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   83220:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   83222:	9908      	ldr	r1, [sp, #32]
   83224:	428a      	cmp	r2, r1
   83226:	bfac      	ite	ge
   83228:	189b      	addge	r3, r3, r2
   8322a:	185b      	addlt	r3, r3, r1
   8322c:	9309      	str	r3, [sp, #36]	; 0x24
   8322e:	2c00      	cmp	r4, #0
   83230:	f040 82fb 	bne.w	8382a <_svfprintf_r+0xa6e>
   83234:	2300      	movs	r3, #0
   83236:	46c8      	mov	r8, r9
   83238:	9326      	str	r3, [sp, #152]	; 0x98
   8323a:	e5e6      	b.n	82e0a <_svfprintf_r+0x4e>
   8323c:	9311      	str	r3, [sp, #68]	; 0x44
   8323e:	f01b 0320 	ands.w	r3, fp, #32
   83242:	f040 8145 	bne.w	834d0 <_svfprintf_r+0x714>
   83246:	f01b 0210 	ands.w	r2, fp, #16
   8324a:	f040 8466 	bne.w	83b1a <_svfprintf_r+0xd5e>
   8324e:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
   83252:	f000 8462 	beq.w	83b1a <_svfprintf_r+0xd5e>
   83256:	990f      	ldr	r1, [sp, #60]	; 0x3c
   83258:	4613      	mov	r3, r2
   8325a:	460a      	mov	r2, r1
   8325c:	3204      	adds	r2, #4
   8325e:	880c      	ldrh	r4, [r1, #0]
   83260:	2500      	movs	r5, #0
   83262:	920f      	str	r2, [sp, #60]	; 0x3c
   83264:	e6a8      	b.n	82fb8 <_svfprintf_r+0x1fc>
   83266:	2500      	movs	r5, #0
   83268:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8326a:	9311      	str	r3, [sp, #68]	; 0x44
   8326c:	6816      	ldr	r6, [r2, #0]
   8326e:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
   83272:	1d14      	adds	r4, r2, #4
   83274:	2e00      	cmp	r6, #0
   83276:	f000 86cd 	beq.w	84014 <_svfprintf_r+0x1258>
   8327a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8327c:	1c53      	adds	r3, r2, #1
   8327e:	f000 861b 	beq.w	83eb8 <_svfprintf_r+0x10fc>
   83282:	4629      	mov	r1, r5
   83284:	4630      	mov	r0, r6
   83286:	f002 faaf 	bl	857e8 <memchr>
   8328a:	2800      	cmp	r0, #0
   8328c:	f000 870d 	beq.w	840aa <_svfprintf_r+0x12ee>
   83290:	1b83      	subs	r3, r0, r6
   83292:	950a      	str	r5, [sp, #40]	; 0x28
   83294:	930e      	str	r3, [sp, #56]	; 0x38
   83296:	940f      	str	r4, [sp, #60]	; 0x3c
   83298:	f8cd b01c 	str.w	fp, [sp, #28]
   8329c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   832a0:	9308      	str	r3, [sp, #32]
   832a2:	9512      	str	r5, [sp, #72]	; 0x48
   832a4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   832a8:	e6ac      	b.n	83004 <_svfprintf_r+0x248>
   832aa:	f89a 3000 	ldrb.w	r3, [sl]
   832ae:	f10a 0401 	add.w	r4, sl, #1
   832b2:	2b2a      	cmp	r3, #42	; 0x2a
   832b4:	f000 87c2 	beq.w	8423c <_svfprintf_r+0x1480>
   832b8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   832bc:	2809      	cmp	r0, #9
   832be:	46a2      	mov	sl, r4
   832c0:	f200 8718 	bhi.w	840f4 <_svfprintf_r+0x1338>
   832c4:	2300      	movs	r3, #0
   832c6:	461c      	mov	r4, r3
   832c8:	f81a 3b01 	ldrb.w	r3, [sl], #1
   832cc:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   832d0:	eb00 0444 	add.w	r4, r0, r4, lsl #1
   832d4:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   832d8:	2809      	cmp	r0, #9
   832da:	d9f5      	bls.n	832c8 <_svfprintf_r+0x50c>
   832dc:	940a      	str	r4, [sp, #40]	; 0x28
   832de:	e5c9      	b.n	82e74 <_svfprintf_r+0xb8>
   832e0:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
   832e4:	f89a 3000 	ldrb.w	r3, [sl]
   832e8:	e5c2      	b.n	82e70 <_svfprintf_r+0xb4>
   832ea:	f04b 0b10 	orr.w	fp, fp, #16
   832ee:	f01b 0f20 	tst.w	fp, #32
   832f2:	9311      	str	r3, [sp, #68]	; 0x44
   832f4:	f43f ae51 	beq.w	82f9a <_svfprintf_r+0x1de>
   832f8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   832fa:	3407      	adds	r4, #7
   832fc:	f024 0307 	bic.w	r3, r4, #7
   83300:	f103 0208 	add.w	r2, r3, #8
   83304:	e9d3 4500 	ldrd	r4, r5, [r3]
   83308:	920f      	str	r2, [sp, #60]	; 0x3c
   8330a:	2301      	movs	r3, #1
   8330c:	e654      	b.n	82fb8 <_svfprintf_r+0x1fc>
   8330e:	bf00      	nop
   83310:	0008762c 	.word	0x0008762c
   83314:	0008763c 	.word	0x0008763c
   83318:	9311      	str	r3, [sp, #68]	; 0x44
   8331a:	2a00      	cmp	r2, #0
   8331c:	f040 87ad 	bne.w	8427a <_svfprintf_r+0x14be>
   83320:	4bbe      	ldr	r3, [pc, #760]	; (8361c <_svfprintf_r+0x860>)
   83322:	f01b 0f20 	tst.w	fp, #32
   83326:	9318      	str	r3, [sp, #96]	; 0x60
   83328:	f040 80e7 	bne.w	834fa <_svfprintf_r+0x73e>
   8332c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8332e:	f01b 0f10 	tst.w	fp, #16
   83332:	4613      	mov	r3, r2
   83334:	f040 83d8 	bne.w	83ae8 <_svfprintf_r+0xd2c>
   83338:	f01b 0f40 	tst.w	fp, #64	; 0x40
   8333c:	f000 83d4 	beq.w	83ae8 <_svfprintf_r+0xd2c>
   83340:	2500      	movs	r5, #0
   83342:	3304      	adds	r3, #4
   83344:	8814      	ldrh	r4, [r2, #0]
   83346:	930f      	str	r3, [sp, #60]	; 0x3c
   83348:	f01b 0f01 	tst.w	fp, #1
   8334c:	f000 80e3 	beq.w	83516 <_svfprintf_r+0x75a>
   83350:	ea54 0305 	orrs.w	r3, r4, r5
   83354:	f000 80df 	beq.w	83516 <_svfprintf_r+0x75a>
   83358:	2330      	movs	r3, #48	; 0x30
   8335a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
   8335e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
   83362:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
   83366:	f04b 0b02 	orr.w	fp, fp, #2
   8336a:	2302      	movs	r3, #2
   8336c:	e624      	b.n	82fb8 <_svfprintf_r+0x1fc>
   8336e:	2201      	movs	r2, #1
   83370:	9311      	str	r3, [sp, #68]	; 0x44
   83372:	2300      	movs	r3, #0
   83374:	4611      	mov	r1, r2
   83376:	980f      	ldr	r0, [sp, #60]	; 0x3c
   83378:	9208      	str	r2, [sp, #32]
   8337a:	6802      	ldr	r2, [r0, #0]
   8337c:	461f      	mov	r7, r3
   8337e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   83382:	930a      	str	r3, [sp, #40]	; 0x28
   83384:	9312      	str	r3, [sp, #72]	; 0x48
   83386:	1d03      	adds	r3, r0, #4
   83388:	f8cd b01c 	str.w	fp, [sp, #28]
   8338c:	910e      	str	r1, [sp, #56]	; 0x38
   8338e:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
   83392:	930f      	str	r3, [sp, #60]	; 0x3c
   83394:	ae28      	add	r6, sp, #160	; 0xa0
   83396:	e639      	b.n	8300c <_svfprintf_r+0x250>
   83398:	9311      	str	r3, [sp, #68]	; 0x44
   8339a:	2a00      	cmp	r2, #0
   8339c:	f040 8784 	bne.w	842a8 <_svfprintf_r+0x14ec>
   833a0:	f04b 0b10 	orr.w	fp, fp, #16
   833a4:	f01b 0f20 	tst.w	fp, #32
   833a8:	f040 8475 	bne.w	83c96 <_svfprintf_r+0xeda>
   833ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   833ae:	f01b 0f10 	tst.w	fp, #16
   833b2:	4613      	mov	r3, r2
   833b4:	f040 839d 	bne.w	83af2 <_svfprintf_r+0xd36>
   833b8:	f01b 0f40 	tst.w	fp, #64	; 0x40
   833bc:	f000 8399 	beq.w	83af2 <_svfprintf_r+0xd36>
   833c0:	f9b2 4000 	ldrsh.w	r4, [r2]
   833c4:	3304      	adds	r3, #4
   833c6:	17e5      	asrs	r5, r4, #31
   833c8:	930f      	str	r3, [sp, #60]	; 0x3c
   833ca:	4622      	mov	r2, r4
   833cc:	462b      	mov	r3, r5
   833ce:	2a00      	cmp	r2, #0
   833d0:	f173 0300 	sbcs.w	r3, r3, #0
   833d4:	f2c0 8398 	blt.w	83b08 <_svfprintf_r+0xd4c>
   833d8:	990a      	ldr	r1, [sp, #40]	; 0x28
   833da:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   833de:	1c4a      	adds	r2, r1, #1
   833e0:	f04f 0301 	mov.w	r3, #1
   833e4:	f47f adf0 	bne.w	82fc8 <_svfprintf_r+0x20c>
   833e8:	ea54 0205 	orrs.w	r2, r4, r5
   833ec:	f000 8229 	beq.w	83842 <_svfprintf_r+0xa86>
   833f0:	f8cd b01c 	str.w	fp, [sp, #28]
   833f4:	2b01      	cmp	r3, #1
   833f6:	f000 830e 	beq.w	83a16 <_svfprintf_r+0xc5a>
   833fa:	2b02      	cmp	r3, #2
   833fc:	f040 829c 	bne.w	83938 <_svfprintf_r+0xb7c>
   83400:	464e      	mov	r6, r9
   83402:	9818      	ldr	r0, [sp, #96]	; 0x60
   83404:	0923      	lsrs	r3, r4, #4
   83406:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
   8340a:	0929      	lsrs	r1, r5, #4
   8340c:	f004 020f 	and.w	r2, r4, #15
   83410:	460d      	mov	r5, r1
   83412:	461c      	mov	r4, r3
   83414:	5c83      	ldrb	r3, [r0, r2]
   83416:	f806 3d01 	strb.w	r3, [r6, #-1]!
   8341a:	ea54 0305 	orrs.w	r3, r4, r5
   8341e:	d1f1      	bne.n	83404 <_svfprintf_r+0x648>
   83420:	eba9 0306 	sub.w	r3, r9, r6
   83424:	930e      	str	r3, [sp, #56]	; 0x38
   83426:	e5e5      	b.n	82ff4 <_svfprintf_r+0x238>
   83428:	9311      	str	r3, [sp, #68]	; 0x44
   8342a:	2a00      	cmp	r2, #0
   8342c:	f040 8738 	bne.w	842a0 <_svfprintf_r+0x14e4>
   83430:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   83432:	f01b 0f08 	tst.w	fp, #8
   83436:	f104 0407 	add.w	r4, r4, #7
   8343a:	f000 84cf 	beq.w	83ddc <_svfprintf_r+0x1020>
   8343e:	f024 0307 	bic.w	r3, r4, #7
   83442:	f103 0208 	add.w	r2, r3, #8
   83446:	920f      	str	r2, [sp, #60]	; 0x3c
   83448:	681a      	ldr	r2, [r3, #0]
   8344a:	685b      	ldr	r3, [r3, #4]
   8344c:	9215      	str	r2, [sp, #84]	; 0x54
   8344e:	9314      	str	r3, [sp, #80]	; 0x50
   83450:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83452:	9d15      	ldr	r5, [sp, #84]	; 0x54
   83454:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
   83458:	4628      	mov	r0, r5
   8345a:	4621      	mov	r1, r4
   8345c:	f04f 32ff 	mov.w	r2, #4294967295
   83460:	4b6f      	ldr	r3, [pc, #444]	; (83620 <_svfprintf_r+0x864>)
   83462:	f003 fe6b 	bl	8713c <__aeabi_dcmpun>
   83466:	2800      	cmp	r0, #0
   83468:	f040 8434 	bne.w	83cd4 <_svfprintf_r+0xf18>
   8346c:	4628      	mov	r0, r5
   8346e:	4621      	mov	r1, r4
   83470:	f04f 32ff 	mov.w	r2, #4294967295
   83474:	4b6a      	ldr	r3, [pc, #424]	; (83620 <_svfprintf_r+0x864>)
   83476:	f003 fe43 	bl	87100 <__aeabi_dcmple>
   8347a:	2800      	cmp	r0, #0
   8347c:	f040 842a 	bne.w	83cd4 <_svfprintf_r+0xf18>
   83480:	a815      	add	r0, sp, #84	; 0x54
   83482:	c80d      	ldmia	r0, {r0, r2, r3}
   83484:	9914      	ldr	r1, [sp, #80]	; 0x50
   83486:	f003 fe31 	bl	870ec <__aeabi_dcmplt>
   8348a:	2800      	cmp	r0, #0
   8348c:	f040 85d4 	bne.w	84038 <_svfprintf_r+0x127c>
   83490:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   83494:	2303      	movs	r3, #3
   83496:	461a      	mov	r2, r3
   83498:	9308      	str	r3, [sp, #32]
   8349a:	2300      	movs	r3, #0
   8349c:	4e61      	ldr	r6, [pc, #388]	; (83624 <_svfprintf_r+0x868>)
   8349e:	4619      	mov	r1, r3
   834a0:	930a      	str	r3, [sp, #40]	; 0x28
   834a2:	4b61      	ldr	r3, [pc, #388]	; (83628 <_svfprintf_r+0x86c>)
   834a4:	920e      	str	r2, [sp, #56]	; 0x38
   834a6:	9a11      	ldr	r2, [sp, #68]	; 0x44
   834a8:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
   834ac:	9007      	str	r0, [sp, #28]
   834ae:	9112      	str	r1, [sp, #72]	; 0x48
   834b0:	2a47      	cmp	r2, #71	; 0x47
   834b2:	bfd8      	it	le
   834b4:	461e      	movle	r6, r3
   834b6:	e5a5      	b.n	83004 <_svfprintf_r+0x248>
   834b8:	f04b 0b08 	orr.w	fp, fp, #8
   834bc:	f89a 3000 	ldrb.w	r3, [sl]
   834c0:	e4d6      	b.n	82e70 <_svfprintf_r+0xb4>
   834c2:	f04b 0b10 	orr.w	fp, fp, #16
   834c6:	9311      	str	r3, [sp, #68]	; 0x44
   834c8:	f01b 0320 	ands.w	r3, fp, #32
   834cc:	f43f aebb 	beq.w	83246 <_svfprintf_r+0x48a>
   834d0:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   834d2:	3407      	adds	r4, #7
   834d4:	f024 0307 	bic.w	r3, r4, #7
   834d8:	f103 0208 	add.w	r2, r3, #8
   834dc:	e9d3 4500 	ldrd	r4, r5, [r3]
   834e0:	920f      	str	r2, [sp, #60]	; 0x3c
   834e2:	2300      	movs	r3, #0
   834e4:	e568      	b.n	82fb8 <_svfprintf_r+0x1fc>
   834e6:	9311      	str	r3, [sp, #68]	; 0x44
   834e8:	2a00      	cmp	r2, #0
   834ea:	f040 86c2 	bne.w	84272 <_svfprintf_r+0x14b6>
   834ee:	4b4f      	ldr	r3, [pc, #316]	; (8362c <_svfprintf_r+0x870>)
   834f0:	f01b 0f20 	tst.w	fp, #32
   834f4:	9318      	str	r3, [sp, #96]	; 0x60
   834f6:	f43f af19 	beq.w	8332c <_svfprintf_r+0x570>
   834fa:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   834fc:	f01b 0f01 	tst.w	fp, #1
   83500:	f104 0407 	add.w	r4, r4, #7
   83504:	f024 0307 	bic.w	r3, r4, #7
   83508:	f103 0208 	add.w	r2, r3, #8
   8350c:	920f      	str	r2, [sp, #60]	; 0x3c
   8350e:	e9d3 4500 	ldrd	r4, r5, [r3]
   83512:	f47f af1d 	bne.w	83350 <_svfprintf_r+0x594>
   83516:	2302      	movs	r3, #2
   83518:	e54e      	b.n	82fb8 <_svfprintf_r+0x1fc>
   8351a:	f89a 3000 	ldrb.w	r3, [sl]
   8351e:	2900      	cmp	r1, #0
   83520:	f47f aca6 	bne.w	82e70 <_svfprintf_r+0xb4>
   83524:	2201      	movs	r2, #1
   83526:	2120      	movs	r1, #32
   83528:	e4a2      	b.n	82e70 <_svfprintf_r+0xb4>
   8352a:	f04b 0b01 	orr.w	fp, fp, #1
   8352e:	f89a 3000 	ldrb.w	r3, [sl]
   83532:	e49d      	b.n	82e70 <_svfprintf_r+0xb4>
   83534:	f89a 3000 	ldrb.w	r3, [sl]
   83538:	2201      	movs	r2, #1
   8353a:	212b      	movs	r1, #43	; 0x2b
   8353c:	e498      	b.n	82e70 <_svfprintf_r+0xb4>
   8353e:	f04b 0b20 	orr.w	fp, fp, #32
   83542:	f89a 3000 	ldrb.w	r3, [sl]
   83546:	e493      	b.n	82e70 <_svfprintf_r+0xb4>
   83548:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
   8354c:	f89a 3000 	ldrb.w	r3, [sl]
   83550:	e48e      	b.n	82e70 <_svfprintf_r+0xb4>
   83552:	f89a 3000 	ldrb.w	r3, [sl]
   83556:	2b6c      	cmp	r3, #108	; 0x6c
   83558:	bf03      	ittte	eq
   8355a:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
   8355e:	f04b 0b20 	orreq.w	fp, fp, #32
   83562:	f10a 0a01 	addeq.w	sl, sl, #1
   83566:	f04b 0b10 	orrne.w	fp, fp, #16
   8356a:	e481      	b.n	82e70 <_svfprintf_r+0xb4>
   8356c:	2a00      	cmp	r2, #0
   8356e:	f040 867c 	bne.w	8426a <_svfprintf_r+0x14ae>
   83572:	f01b 0f20 	tst.w	fp, #32
   83576:	f040 8452 	bne.w	83e1e <_svfprintf_r+0x1062>
   8357a:	f01b 0f10 	tst.w	fp, #16
   8357e:	f040 8438 	bne.w	83df2 <_svfprintf_r+0x1036>
   83582:	f01b 0f40 	tst.w	fp, #64	; 0x40
   83586:	f000 8434 	beq.w	83df2 <_svfprintf_r+0x1036>
   8358a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8358c:	6813      	ldr	r3, [r2, #0]
   8358e:	3204      	adds	r2, #4
   83590:	920f      	str	r2, [sp, #60]	; 0x3c
   83592:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
   83596:	801a      	strh	r2, [r3, #0]
   83598:	e437      	b.n	82e0a <_svfprintf_r+0x4e>
   8359a:	2378      	movs	r3, #120	; 0x78
   8359c:	2230      	movs	r2, #48	; 0x30
   8359e:	980f      	ldr	r0, [sp, #60]	; 0x3c
   835a0:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
   835a4:	9311      	str	r3, [sp, #68]	; 0x44
   835a6:	1d03      	adds	r3, r0, #4
   835a8:	930f      	str	r3, [sp, #60]	; 0x3c
   835aa:	4b20      	ldr	r3, [pc, #128]	; (8362c <_svfprintf_r+0x870>)
   835ac:	6804      	ldr	r4, [r0, #0]
   835ae:	9318      	str	r3, [sp, #96]	; 0x60
   835b0:	f04b 0b02 	orr.w	fp, fp, #2
   835b4:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
   835b8:	2500      	movs	r5, #0
   835ba:	2302      	movs	r3, #2
   835bc:	e4fc      	b.n	82fb8 <_svfprintf_r+0x1fc>
   835be:	9311      	str	r3, [sp, #68]	; 0x44
   835c0:	2a00      	cmp	r2, #0
   835c2:	f43f aeef 	beq.w	833a4 <_svfprintf_r+0x5e8>
   835c6:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   835ca:	e6eb      	b.n	833a4 <_svfprintf_r+0x5e8>
   835cc:	2000      	movs	r0, #0
   835ce:	4604      	mov	r4, r0
   835d0:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   835d4:	f81a 3b01 	ldrb.w	r3, [sl], #1
   835d8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   835dc:	eb00 0444 	add.w	r4, r0, r4, lsl #1
   835e0:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   835e4:	2809      	cmp	r0, #9
   835e6:	d9f5      	bls.n	835d4 <_svfprintf_r+0x818>
   835e8:	940d      	str	r4, [sp, #52]	; 0x34
   835ea:	e443      	b.n	82e74 <_svfprintf_r+0xb8>
   835ec:	9311      	str	r3, [sp, #68]	; 0x44
   835ee:	2a00      	cmp	r2, #0
   835f0:	f040 864a 	bne.w	84288 <_svfprintf_r+0x14cc>
   835f4:	9a11      	ldr	r2, [sp, #68]	; 0x44
   835f6:	2a00      	cmp	r2, #0
   835f8:	f43f acb6 	beq.w	82f68 <_svfprintf_r+0x1ac>
   835fc:	2300      	movs	r3, #0
   835fe:	2101      	movs	r1, #1
   83600:	461f      	mov	r7, r3
   83602:	9108      	str	r1, [sp, #32]
   83604:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
   83608:	f8cd b01c 	str.w	fp, [sp, #28]
   8360c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   83610:	930a      	str	r3, [sp, #40]	; 0x28
   83612:	9312      	str	r3, [sp, #72]	; 0x48
   83614:	910e      	str	r1, [sp, #56]	; 0x38
   83616:	ae28      	add	r6, sp, #160	; 0xa0
   83618:	e4f8      	b.n	8300c <_svfprintf_r+0x250>
   8361a:	bf00      	nop
   8361c:	000875f8 	.word	0x000875f8
   83620:	7fefffff 	.word	0x7fefffff
   83624:	000875ec 	.word	0x000875ec
   83628:	000875e8 	.word	0x000875e8
   8362c:	0008760c 	.word	0x0008760c
   83630:	aa25      	add	r2, sp, #148	; 0x94
   83632:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83634:	980c      	ldr	r0, [sp, #48]	; 0x30
   83636:	f002 fcad 	bl	85f94 <__ssprint_r>
   8363a:	2800      	cmp	r0, #0
   8363c:	f47f ac9b 	bne.w	82f76 <_svfprintf_r+0x1ba>
   83640:	46c8      	mov	r8, r9
   83642:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   83646:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83648:	e533      	b.n	830b2 <_svfprintf_r+0x2f6>
   8364a:	9b11      	ldr	r3, [sp, #68]	; 0x44
   8364c:	2b65      	cmp	r3, #101	; 0x65
   8364e:	f340 809a 	ble.w	83786 <_svfprintf_r+0x9ca>
   83652:	a815      	add	r0, sp, #84	; 0x54
   83654:	c80d      	ldmia	r0, {r0, r2, r3}
   83656:	9914      	ldr	r1, [sp, #80]	; 0x50
   83658:	f003 fd3e 	bl	870d8 <__aeabi_dcmpeq>
   8365c:	2800      	cmp	r0, #0
   8365e:	f000 8193 	beq.w	83988 <_svfprintf_r+0xbcc>
   83662:	2101      	movs	r1, #1
   83664:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83666:	4ab5      	ldr	r2, [pc, #724]	; (8393c <_svfprintf_r+0xb80>)
   83668:	440b      	add	r3, r1
   8366a:	440c      	add	r4, r1
   8366c:	2b07      	cmp	r3, #7
   8366e:	9427      	str	r4, [sp, #156]	; 0x9c
   83670:	9326      	str	r3, [sp, #152]	; 0x98
   83672:	f8c8 1004 	str.w	r1, [r8, #4]
   83676:	f8c8 2000 	str.w	r2, [r8]
   8367a:	f300 83c6 	bgt.w	83e0a <_svfprintf_r+0x104e>
   8367e:	f108 0808 	add.w	r8, r8, #8
   83682:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   83684:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   83686:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83688:	4293      	cmp	r3, r2
   8368a:	db03      	blt.n	83694 <_svfprintf_r+0x8d8>
   8368c:	9b07      	ldr	r3, [sp, #28]
   8368e:	07dd      	lsls	r5, r3, #31
   83690:	f57f ad86 	bpl.w	831a0 <_svfprintf_r+0x3e4>
   83694:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83696:	9919      	ldr	r1, [sp, #100]	; 0x64
   83698:	3301      	adds	r3, #1
   8369a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
   8369c:	440c      	add	r4, r1
   8369e:	2b07      	cmp	r3, #7
   836a0:	f8c8 2000 	str.w	r2, [r8]
   836a4:	f8c8 1004 	str.w	r1, [r8, #4]
   836a8:	9427      	str	r4, [sp, #156]	; 0x9c
   836aa:	9326      	str	r3, [sp, #152]	; 0x98
   836ac:	f300 83c4 	bgt.w	83e38 <_svfprintf_r+0x107c>
   836b0:	f108 0808 	add.w	r8, r8, #8
   836b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   836b6:	1e5e      	subs	r6, r3, #1
   836b8:	2e00      	cmp	r6, #0
   836ba:	f77f ad71 	ble.w	831a0 <_svfprintf_r+0x3e4>
   836be:	2e10      	cmp	r6, #16
   836c0:	f340 8575 	ble.w	841ae <_svfprintf_r+0x13f2>
   836c4:	4622      	mov	r2, r4
   836c6:	2710      	movs	r7, #16
   836c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
   836ca:	4d9d      	ldr	r5, [pc, #628]	; (83940 <_svfprintf_r+0xb84>)
   836cc:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   836d0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   836d2:	e005      	b.n	836e0 <_svfprintf_r+0x924>
   836d4:	f108 0808 	add.w	r8, r8, #8
   836d8:	3e10      	subs	r6, #16
   836da:	2e10      	cmp	r6, #16
   836dc:	f340 8225 	ble.w	83b2a <_svfprintf_r+0xd6e>
   836e0:	3301      	adds	r3, #1
   836e2:	3210      	adds	r2, #16
   836e4:	2b07      	cmp	r3, #7
   836e6:	9227      	str	r2, [sp, #156]	; 0x9c
   836e8:	9326      	str	r3, [sp, #152]	; 0x98
   836ea:	e888 00a0 	stmia.w	r8, {r5, r7}
   836ee:	ddf1      	ble.n	836d4 <_svfprintf_r+0x918>
   836f0:	aa25      	add	r2, sp, #148	; 0x94
   836f2:	4621      	mov	r1, r4
   836f4:	4658      	mov	r0, fp
   836f6:	f002 fc4d 	bl	85f94 <__ssprint_r>
   836fa:	2800      	cmp	r0, #0
   836fc:	f47f ac3b 	bne.w	82f76 <_svfprintf_r+0x1ba>
   83700:	46c8      	mov	r8, r9
   83702:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   83704:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83706:	e7e7      	b.n	836d8 <_svfprintf_r+0x91c>
   83708:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8370a:	9a08      	ldr	r2, [sp, #32]
   8370c:	1a9f      	subs	r7, r3, r2
   8370e:	2f00      	cmp	r7, #0
   83710:	f77f acf6 	ble.w	83100 <_svfprintf_r+0x344>
   83714:	2f10      	cmp	r7, #16
   83716:	f340 84a8 	ble.w	8406a <_svfprintf_r+0x12ae>
   8371a:	4d89      	ldr	r5, [pc, #548]	; (83940 <_svfprintf_r+0xb84>)
   8371c:	4642      	mov	r2, r8
   8371e:	4621      	mov	r1, r4
   83720:	46b0      	mov	r8, r6
   83722:	f04f 0b10 	mov.w	fp, #16
   83726:	462e      	mov	r6, r5
   83728:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8372a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   8372c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   8372e:	e004      	b.n	8373a <_svfprintf_r+0x97e>
   83730:	3f10      	subs	r7, #16
   83732:	2f10      	cmp	r7, #16
   83734:	f102 0208 	add.w	r2, r2, #8
   83738:	dd15      	ble.n	83766 <_svfprintf_r+0x9aa>
   8373a:	3301      	adds	r3, #1
   8373c:	3110      	adds	r1, #16
   8373e:	2b07      	cmp	r3, #7
   83740:	9127      	str	r1, [sp, #156]	; 0x9c
   83742:	9326      	str	r3, [sp, #152]	; 0x98
   83744:	e882 0840 	stmia.w	r2, {r6, fp}
   83748:	ddf2      	ble.n	83730 <_svfprintf_r+0x974>
   8374a:	aa25      	add	r2, sp, #148	; 0x94
   8374c:	4629      	mov	r1, r5
   8374e:	4620      	mov	r0, r4
   83750:	f002 fc20 	bl	85f94 <__ssprint_r>
   83754:	2800      	cmp	r0, #0
   83756:	f47f ac0e 	bne.w	82f76 <_svfprintf_r+0x1ba>
   8375a:	3f10      	subs	r7, #16
   8375c:	2f10      	cmp	r7, #16
   8375e:	464a      	mov	r2, r9
   83760:	9927      	ldr	r1, [sp, #156]	; 0x9c
   83762:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83764:	dce9      	bgt.n	8373a <_svfprintf_r+0x97e>
   83766:	4635      	mov	r5, r6
   83768:	460c      	mov	r4, r1
   8376a:	4646      	mov	r6, r8
   8376c:	4690      	mov	r8, r2
   8376e:	3301      	adds	r3, #1
   83770:	443c      	add	r4, r7
   83772:	2b07      	cmp	r3, #7
   83774:	9427      	str	r4, [sp, #156]	; 0x9c
   83776:	9326      	str	r3, [sp, #152]	; 0x98
   83778:	e888 00a0 	stmia.w	r8, {r5, r7}
   8377c:	f300 829e 	bgt.w	83cbc <_svfprintf_r+0xf00>
   83780:	f108 0808 	add.w	r8, r8, #8
   83784:	e4bc      	b.n	83100 <_svfprintf_r+0x344>
   83786:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   83788:	2b01      	cmp	r3, #1
   8378a:	f340 824f 	ble.w	83c2c <_svfprintf_r+0xe70>
   8378e:	2301      	movs	r3, #1
   83790:	9f26      	ldr	r7, [sp, #152]	; 0x98
   83792:	441c      	add	r4, r3
   83794:	441f      	add	r7, r3
   83796:	2f07      	cmp	r7, #7
   83798:	9427      	str	r4, [sp, #156]	; 0x9c
   8379a:	f8c8 6000 	str.w	r6, [r8]
   8379e:	9726      	str	r7, [sp, #152]	; 0x98
   837a0:	f8c8 3004 	str.w	r3, [r8, #4]
   837a4:	f300 825f 	bgt.w	83c66 <_svfprintf_r+0xeaa>
   837a8:	f108 0808 	add.w	r8, r8, #8
   837ac:	9a19      	ldr	r2, [sp, #100]	; 0x64
   837ae:	3701      	adds	r7, #1
   837b0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   837b2:	4414      	add	r4, r2
   837b4:	2f07      	cmp	r7, #7
   837b6:	9427      	str	r4, [sp, #156]	; 0x9c
   837b8:	9726      	str	r7, [sp, #152]	; 0x98
   837ba:	f8c8 3000 	str.w	r3, [r8]
   837be:	f8c8 2004 	str.w	r2, [r8, #4]
   837c2:	f300 825c 	bgt.w	83c7e <_svfprintf_r+0xec2>
   837c6:	f108 0808 	add.w	r8, r8, #8
   837ca:	a815      	add	r0, sp, #84	; 0x54
   837cc:	c80d      	ldmia	r0, {r0, r2, r3}
   837ce:	9914      	ldr	r1, [sp, #80]	; 0x50
   837d0:	f003 fc82 	bl	870d8 <__aeabi_dcmpeq>
   837d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   837d6:	2800      	cmp	r0, #0
   837d8:	f040 8141 	bne.w	83a5e <_svfprintf_r+0xca2>
   837dc:	3b01      	subs	r3, #1
   837de:	3701      	adds	r7, #1
   837e0:	3601      	adds	r6, #1
   837e2:	441c      	add	r4, r3
   837e4:	2f07      	cmp	r7, #7
   837e6:	f8c8 6000 	str.w	r6, [r8]
   837ea:	9726      	str	r7, [sp, #152]	; 0x98
   837ec:	9427      	str	r4, [sp, #156]	; 0x9c
   837ee:	f8c8 3004 	str.w	r3, [r8, #4]
   837f2:	f300 8166 	bgt.w	83ac2 <_svfprintf_r+0xd06>
   837f6:	f108 0808 	add.w	r8, r8, #8
   837fa:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
   837fc:	3701      	adds	r7, #1
   837fe:	4414      	add	r4, r2
   83800:	ab21      	add	r3, sp, #132	; 0x84
   83802:	2f07      	cmp	r7, #7
   83804:	9427      	str	r4, [sp, #156]	; 0x9c
   83806:	9726      	str	r7, [sp, #152]	; 0x98
   83808:	f8c8 2004 	str.w	r2, [r8, #4]
   8380c:	f8c8 3000 	str.w	r3, [r8]
   83810:	f77f acc4 	ble.w	8319c <_svfprintf_r+0x3e0>
   83814:	aa25      	add	r2, sp, #148	; 0x94
   83816:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83818:	980c      	ldr	r0, [sp, #48]	; 0x30
   8381a:	f002 fbbb 	bl	85f94 <__ssprint_r>
   8381e:	2800      	cmp	r0, #0
   83820:	f47f aba9 	bne.w	82f76 <_svfprintf_r+0x1ba>
   83824:	46c8      	mov	r8, r9
   83826:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83828:	e4ba      	b.n	831a0 <_svfprintf_r+0x3e4>
   8382a:	aa25      	add	r2, sp, #148	; 0x94
   8382c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8382e:	980c      	ldr	r0, [sp, #48]	; 0x30
   83830:	f002 fbb0 	bl	85f94 <__ssprint_r>
   83834:	2800      	cmp	r0, #0
   83836:	f43f acfd 	beq.w	83234 <_svfprintf_r+0x478>
   8383a:	f7ff bb9c 	b.w	82f76 <_svfprintf_r+0x1ba>
   8383e:	f8dd b01c 	ldr.w	fp, [sp, #28]
   83842:	2b01      	cmp	r3, #1
   83844:	f000 817e 	beq.w	83b44 <_svfprintf_r+0xd88>
   83848:	2b02      	cmp	r3, #2
   8384a:	d171      	bne.n	83930 <_svfprintf_r+0xb74>
   8384c:	f8cd b01c 	str.w	fp, [sp, #28]
   83850:	2400      	movs	r4, #0
   83852:	2500      	movs	r5, #0
   83854:	e5d4      	b.n	83400 <_svfprintf_r+0x644>
   83856:	aa25      	add	r2, sp, #148	; 0x94
   83858:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8385a:	980c      	ldr	r0, [sp, #48]	; 0x30
   8385c:	f002 fb9a 	bl	85f94 <__ssprint_r>
   83860:	2800      	cmp	r0, #0
   83862:	f47f ab88 	bne.w	82f76 <_svfprintf_r+0x1ba>
   83866:	46c8      	mov	r8, r9
   83868:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   8386a:	e486      	b.n	8317a <_svfprintf_r+0x3be>
   8386c:	aa25      	add	r2, sp, #148	; 0x94
   8386e:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83870:	980c      	ldr	r0, [sp, #48]	; 0x30
   83872:	f002 fb8f 	bl	85f94 <__ssprint_r>
   83876:	2800      	cmp	r0, #0
   83878:	f47f ab7d 	bne.w	82f76 <_svfprintf_r+0x1ba>
   8387c:	46c8      	mov	r8, r9
   8387e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83880:	e429      	b.n	830d6 <_svfprintf_r+0x31a>
   83882:	2001      	movs	r0, #1
   83884:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83886:	4a2d      	ldr	r2, [pc, #180]	; (8393c <_svfprintf_r+0xb80>)
   83888:	4403      	add	r3, r0
   8388a:	4404      	add	r4, r0
   8388c:	2b07      	cmp	r3, #7
   8388e:	9427      	str	r4, [sp, #156]	; 0x9c
   83890:	9326      	str	r3, [sp, #152]	; 0x98
   83892:	f8c8 0004 	str.w	r0, [r8, #4]
   83896:	f8c8 2000 	str.w	r2, [r8]
   8389a:	f340 82d8 	ble.w	83e4e <_svfprintf_r+0x1092>
   8389e:	aa25      	add	r2, sp, #148	; 0x94
   838a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
   838a2:	980c      	ldr	r0, [sp, #48]	; 0x30
   838a4:	f002 fb76 	bl	85f94 <__ssprint_r>
   838a8:	2800      	cmp	r0, #0
   838aa:	f47f ab64 	bne.w	82f76 <_svfprintf_r+0x1ba>
   838ae:	46c8      	mov	r8, r9
   838b0:	991f      	ldr	r1, [sp, #124]	; 0x7c
   838b2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   838b4:	b929      	cbnz	r1, 838c2 <_svfprintf_r+0xb06>
   838b6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   838b8:	b91b      	cbnz	r3, 838c2 <_svfprintf_r+0xb06>
   838ba:	9b07      	ldr	r3, [sp, #28]
   838bc:	07d8      	lsls	r0, r3, #31
   838be:	f57f ac6f 	bpl.w	831a0 <_svfprintf_r+0x3e4>
   838c2:	9819      	ldr	r0, [sp, #100]	; 0x64
   838c4:	9b26      	ldr	r3, [sp, #152]	; 0x98
   838c6:	4602      	mov	r2, r0
   838c8:	3301      	adds	r3, #1
   838ca:	4422      	add	r2, r4
   838cc:	9c1a      	ldr	r4, [sp, #104]	; 0x68
   838ce:	2b07      	cmp	r3, #7
   838d0:	9227      	str	r2, [sp, #156]	; 0x9c
   838d2:	f8c8 4000 	str.w	r4, [r8]
   838d6:	f8c8 0004 	str.w	r0, [r8, #4]
   838da:	9326      	str	r3, [sp, #152]	; 0x98
   838dc:	f300 8431 	bgt.w	84142 <_svfprintf_r+0x1386>
   838e0:	f108 0808 	add.w	r8, r8, #8
   838e4:	2900      	cmp	r1, #0
   838e6:	f2c0 8409 	blt.w	840fc <_svfprintf_r+0x1340>
   838ea:	9913      	ldr	r1, [sp, #76]	; 0x4c
   838ec:	3301      	adds	r3, #1
   838ee:	188c      	adds	r4, r1, r2
   838f0:	2b07      	cmp	r3, #7
   838f2:	9427      	str	r4, [sp, #156]	; 0x9c
   838f4:	9326      	str	r3, [sp, #152]	; 0x98
   838f6:	f8c8 6000 	str.w	r6, [r8]
   838fa:	f8c8 1004 	str.w	r1, [r8, #4]
   838fe:	f77f ac4d 	ble.w	8319c <_svfprintf_r+0x3e0>
   83902:	aa25      	add	r2, sp, #148	; 0x94
   83904:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83906:	980c      	ldr	r0, [sp, #48]	; 0x30
   83908:	f002 fb44 	bl	85f94 <__ssprint_r>
   8390c:	2800      	cmp	r0, #0
   8390e:	f47f ab32 	bne.w	82f76 <_svfprintf_r+0x1ba>
   83912:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83914:	46c8      	mov	r8, r9
   83916:	e443      	b.n	831a0 <_svfprintf_r+0x3e4>
   83918:	aa25      	add	r2, sp, #148	; 0x94
   8391a:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8391c:	980c      	ldr	r0, [sp, #48]	; 0x30
   8391e:	f002 fb39 	bl	85f94 <__ssprint_r>
   83922:	2800      	cmp	r0, #0
   83924:	f47f ab27 	bne.w	82f76 <_svfprintf_r+0x1ba>
   83928:	46c8      	mov	r8, r9
   8392a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   8392c:	f7ff bbe5 	b.w	830fa <_svfprintf_r+0x33e>
   83930:	2400      	movs	r4, #0
   83932:	2500      	movs	r5, #0
   83934:	f8cd b01c 	str.w	fp, [sp, #28]
   83938:	4649      	mov	r1, r9
   8393a:	e004      	b.n	83946 <_svfprintf_r+0xb8a>
   8393c:	00087628 	.word	0x00087628
   83940:	0008763c 	.word	0x0008763c
   83944:	4631      	mov	r1, r6
   83946:	08e2      	lsrs	r2, r4, #3
   83948:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
   8394c:	08e8      	lsrs	r0, r5, #3
   8394e:	f004 0307 	and.w	r3, r4, #7
   83952:	4605      	mov	r5, r0
   83954:	4614      	mov	r4, r2
   83956:	3330      	adds	r3, #48	; 0x30
   83958:	ea54 0205 	orrs.w	r2, r4, r5
   8395c:	f801 3c01 	strb.w	r3, [r1, #-1]
   83960:	f101 36ff 	add.w	r6, r1, #4294967295
   83964:	d1ee      	bne.n	83944 <_svfprintf_r+0xb88>
   83966:	9a07      	ldr	r2, [sp, #28]
   83968:	07d2      	lsls	r2, r2, #31
   8396a:	f57f ad59 	bpl.w	83420 <_svfprintf_r+0x664>
   8396e:	2b30      	cmp	r3, #48	; 0x30
   83970:	f43f ad56 	beq.w	83420 <_svfprintf_r+0x664>
   83974:	2330      	movs	r3, #48	; 0x30
   83976:	3902      	subs	r1, #2
   83978:	f806 3c01 	strb.w	r3, [r6, #-1]
   8397c:	eba9 0301 	sub.w	r3, r9, r1
   83980:	930e      	str	r3, [sp, #56]	; 0x38
   83982:	460e      	mov	r6, r1
   83984:	f7ff bb36 	b.w	82ff4 <_svfprintf_r+0x238>
   83988:	991f      	ldr	r1, [sp, #124]	; 0x7c
   8398a:	2900      	cmp	r1, #0
   8398c:	f77f af79 	ble.w	83882 <_svfprintf_r+0xac6>
   83990:	9b12      	ldr	r3, [sp, #72]	; 0x48
   83992:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   83994:	4293      	cmp	r3, r2
   83996:	bfa8      	it	ge
   83998:	4613      	movge	r3, r2
   8399a:	2b00      	cmp	r3, #0
   8399c:	461f      	mov	r7, r3
   8399e:	dd0b      	ble.n	839b8 <_svfprintf_r+0xbfc>
   839a0:	9b26      	ldr	r3, [sp, #152]	; 0x98
   839a2:	443c      	add	r4, r7
   839a4:	3301      	adds	r3, #1
   839a6:	2b07      	cmp	r3, #7
   839a8:	9427      	str	r4, [sp, #156]	; 0x9c
   839aa:	e888 00c0 	stmia.w	r8, {r6, r7}
   839ae:	9326      	str	r3, [sp, #152]	; 0x98
   839b0:	f300 82fb 	bgt.w	83faa <_svfprintf_r+0x11ee>
   839b4:	f108 0808 	add.w	r8, r8, #8
   839b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
   839ba:	2f00      	cmp	r7, #0
   839bc:	bfa8      	it	ge
   839be:	1bdb      	subge	r3, r3, r7
   839c0:	2b00      	cmp	r3, #0
   839c2:	461f      	mov	r7, r3
   839c4:	f340 80d7 	ble.w	83b76 <_svfprintf_r+0xdba>
   839c8:	2b10      	cmp	r3, #16
   839ca:	f340 8434 	ble.w	84236 <_svfprintf_r+0x147a>
   839ce:	4dba      	ldr	r5, [pc, #744]	; (83cb8 <_svfprintf_r+0xefc>)
   839d0:	4642      	mov	r2, r8
   839d2:	4621      	mov	r1, r4
   839d4:	46b0      	mov	r8, r6
   839d6:	f04f 0b10 	mov.w	fp, #16
   839da:	462e      	mov	r6, r5
   839dc:	9b26      	ldr	r3, [sp, #152]	; 0x98
   839de:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   839e0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   839e2:	e004      	b.n	839ee <_svfprintf_r+0xc32>
   839e4:	3208      	adds	r2, #8
   839e6:	3f10      	subs	r7, #16
   839e8:	2f10      	cmp	r7, #16
   839ea:	f340 80b5 	ble.w	83b58 <_svfprintf_r+0xd9c>
   839ee:	3301      	adds	r3, #1
   839f0:	3110      	adds	r1, #16
   839f2:	2b07      	cmp	r3, #7
   839f4:	9127      	str	r1, [sp, #156]	; 0x9c
   839f6:	9326      	str	r3, [sp, #152]	; 0x98
   839f8:	e882 0840 	stmia.w	r2, {r6, fp}
   839fc:	ddf2      	ble.n	839e4 <_svfprintf_r+0xc28>
   839fe:	aa25      	add	r2, sp, #148	; 0x94
   83a00:	4629      	mov	r1, r5
   83a02:	4620      	mov	r0, r4
   83a04:	f002 fac6 	bl	85f94 <__ssprint_r>
   83a08:	2800      	cmp	r0, #0
   83a0a:	f47f aab4 	bne.w	82f76 <_svfprintf_r+0x1ba>
   83a0e:	464a      	mov	r2, r9
   83a10:	9927      	ldr	r1, [sp, #156]	; 0x9c
   83a12:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83a14:	e7e7      	b.n	839e6 <_svfprintf_r+0xc2a>
   83a16:	2d00      	cmp	r5, #0
   83a18:	bf08      	it	eq
   83a1a:	2c0a      	cmpeq	r4, #10
   83a1c:	f0c0 8090 	bcc.w	83b40 <_svfprintf_r+0xd84>
   83a20:	464e      	mov	r6, r9
   83a22:	4620      	mov	r0, r4
   83a24:	4629      	mov	r1, r5
   83a26:	220a      	movs	r2, #10
   83a28:	2300      	movs	r3, #0
   83a2a:	f003 fbc5 	bl	871b8 <__aeabi_uldivmod>
   83a2e:	3230      	adds	r2, #48	; 0x30
   83a30:	f806 2d01 	strb.w	r2, [r6, #-1]!
   83a34:	4620      	mov	r0, r4
   83a36:	4629      	mov	r1, r5
   83a38:	2300      	movs	r3, #0
   83a3a:	220a      	movs	r2, #10
   83a3c:	f003 fbbc 	bl	871b8 <__aeabi_uldivmod>
   83a40:	4604      	mov	r4, r0
   83a42:	460d      	mov	r5, r1
   83a44:	ea54 0305 	orrs.w	r3, r4, r5
   83a48:	d1eb      	bne.n	83a22 <_svfprintf_r+0xc66>
   83a4a:	eba9 0306 	sub.w	r3, r9, r6
   83a4e:	930e      	str	r3, [sp, #56]	; 0x38
   83a50:	f7ff bad0 	b.w	82ff4 <_svfprintf_r+0x238>
   83a54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   83a56:	464e      	mov	r6, r9
   83a58:	930e      	str	r3, [sp, #56]	; 0x38
   83a5a:	f7ff bacb 	b.w	82ff4 <_svfprintf_r+0x238>
   83a5e:	1e5e      	subs	r6, r3, #1
   83a60:	2e00      	cmp	r6, #0
   83a62:	f77f aeca 	ble.w	837fa <_svfprintf_r+0xa3e>
   83a66:	2e10      	cmp	r6, #16
   83a68:	f340 83e3 	ble.w	84232 <_svfprintf_r+0x1476>
   83a6c:	4622      	mov	r2, r4
   83a6e:	f04f 0b10 	mov.w	fp, #16
   83a72:	4d91      	ldr	r5, [pc, #580]	; (83cb8 <_svfprintf_r+0xefc>)
   83a74:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   83a76:	e004      	b.n	83a82 <_svfprintf_r+0xcc6>
   83a78:	3e10      	subs	r6, #16
   83a7a:	2e10      	cmp	r6, #16
   83a7c:	f108 0808 	add.w	r8, r8, #8
   83a80:	dd15      	ble.n	83aae <_svfprintf_r+0xcf2>
   83a82:	3701      	adds	r7, #1
   83a84:	3210      	adds	r2, #16
   83a86:	2f07      	cmp	r7, #7
   83a88:	9227      	str	r2, [sp, #156]	; 0x9c
   83a8a:	9726      	str	r7, [sp, #152]	; 0x98
   83a8c:	e888 0820 	stmia.w	r8, {r5, fp}
   83a90:	ddf2      	ble.n	83a78 <_svfprintf_r+0xcbc>
   83a92:	aa25      	add	r2, sp, #148	; 0x94
   83a94:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83a96:	4620      	mov	r0, r4
   83a98:	f002 fa7c 	bl	85f94 <__ssprint_r>
   83a9c:	2800      	cmp	r0, #0
   83a9e:	f47f aa6a 	bne.w	82f76 <_svfprintf_r+0x1ba>
   83aa2:	3e10      	subs	r6, #16
   83aa4:	2e10      	cmp	r6, #16
   83aa6:	46c8      	mov	r8, r9
   83aa8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   83aaa:	9f26      	ldr	r7, [sp, #152]	; 0x98
   83aac:	dce9      	bgt.n	83a82 <_svfprintf_r+0xcc6>
   83aae:	4614      	mov	r4, r2
   83ab0:	3701      	adds	r7, #1
   83ab2:	4434      	add	r4, r6
   83ab4:	2f07      	cmp	r7, #7
   83ab6:	9427      	str	r4, [sp, #156]	; 0x9c
   83ab8:	9726      	str	r7, [sp, #152]	; 0x98
   83aba:	e888 0060 	stmia.w	r8, {r5, r6}
   83abe:	f77f ae9a 	ble.w	837f6 <_svfprintf_r+0xa3a>
   83ac2:	aa25      	add	r2, sp, #148	; 0x94
   83ac4:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83ac6:	980c      	ldr	r0, [sp, #48]	; 0x30
   83ac8:	f002 fa64 	bl	85f94 <__ssprint_r>
   83acc:	2800      	cmp	r0, #0
   83ace:	f47f aa52 	bne.w	82f76 <_svfprintf_r+0x1ba>
   83ad2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83ad4:	9f26      	ldr	r7, [sp, #152]	; 0x98
   83ad6:	46c8      	mov	r8, r9
   83ad8:	e68f      	b.n	837fa <_svfprintf_r+0xa3e>
   83ada:	3204      	adds	r2, #4
   83adc:	681c      	ldr	r4, [r3, #0]
   83ade:	2500      	movs	r5, #0
   83ae0:	2301      	movs	r3, #1
   83ae2:	920f      	str	r2, [sp, #60]	; 0x3c
   83ae4:	f7ff ba68 	b.w	82fb8 <_svfprintf_r+0x1fc>
   83ae8:	681c      	ldr	r4, [r3, #0]
   83aea:	3304      	adds	r3, #4
   83aec:	930f      	str	r3, [sp, #60]	; 0x3c
   83aee:	2500      	movs	r5, #0
   83af0:	e42a      	b.n	83348 <_svfprintf_r+0x58c>
   83af2:	681c      	ldr	r4, [r3, #0]
   83af4:	3304      	adds	r3, #4
   83af6:	17e5      	asrs	r5, r4, #31
   83af8:	4622      	mov	r2, r4
   83afa:	930f      	str	r3, [sp, #60]	; 0x3c
   83afc:	462b      	mov	r3, r5
   83afe:	2a00      	cmp	r2, #0
   83b00:	f173 0300 	sbcs.w	r3, r3, #0
   83b04:	f6bf ac68 	bge.w	833d8 <_svfprintf_r+0x61c>
   83b08:	272d      	movs	r7, #45	; 0x2d
   83b0a:	4264      	negs	r4, r4
   83b0c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   83b10:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
   83b14:	2301      	movs	r3, #1
   83b16:	f7ff ba53 	b.w	82fc0 <_svfprintf_r+0x204>
   83b1a:	990f      	ldr	r1, [sp, #60]	; 0x3c
   83b1c:	2500      	movs	r5, #0
   83b1e:	460a      	mov	r2, r1
   83b20:	3204      	adds	r2, #4
   83b22:	680c      	ldr	r4, [r1, #0]
   83b24:	920f      	str	r2, [sp, #60]	; 0x3c
   83b26:	f7ff ba47 	b.w	82fb8 <_svfprintf_r+0x1fc>
   83b2a:	4614      	mov	r4, r2
   83b2c:	3301      	adds	r3, #1
   83b2e:	4434      	add	r4, r6
   83b30:	2b07      	cmp	r3, #7
   83b32:	9427      	str	r4, [sp, #156]	; 0x9c
   83b34:	9326      	str	r3, [sp, #152]	; 0x98
   83b36:	e888 0060 	stmia.w	r8, {r5, r6}
   83b3a:	f77f ab2f 	ble.w	8319c <_svfprintf_r+0x3e0>
   83b3e:	e6e0      	b.n	83902 <_svfprintf_r+0xb46>
   83b40:	f8dd b01c 	ldr.w	fp, [sp, #28]
   83b44:	2301      	movs	r3, #1
   83b46:	ae42      	add	r6, sp, #264	; 0x108
   83b48:	3430      	adds	r4, #48	; 0x30
   83b4a:	f8cd b01c 	str.w	fp, [sp, #28]
   83b4e:	f806 4d41 	strb.w	r4, [r6, #-65]!
   83b52:	930e      	str	r3, [sp, #56]	; 0x38
   83b54:	f7ff ba4e 	b.w	82ff4 <_svfprintf_r+0x238>
   83b58:	4635      	mov	r5, r6
   83b5a:	460c      	mov	r4, r1
   83b5c:	4646      	mov	r6, r8
   83b5e:	4690      	mov	r8, r2
   83b60:	3301      	adds	r3, #1
   83b62:	443c      	add	r4, r7
   83b64:	2b07      	cmp	r3, #7
   83b66:	9427      	str	r4, [sp, #156]	; 0x9c
   83b68:	9326      	str	r3, [sp, #152]	; 0x98
   83b6a:	e888 00a0 	stmia.w	r8, {r5, r7}
   83b6e:	f300 8246 	bgt.w	83ffe <_svfprintf_r+0x1242>
   83b72:	f108 0808 	add.w	r8, r8, #8
   83b76:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   83b78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   83b7a:	429a      	cmp	r2, r3
   83b7c:	db45      	blt.n	83c0a <_svfprintf_r+0xe4e>
   83b7e:	9b07      	ldr	r3, [sp, #28]
   83b80:	07d9      	lsls	r1, r3, #31
   83b82:	d442      	bmi.n	83c0a <_svfprintf_r+0xe4e>
   83b84:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   83b86:	9812      	ldr	r0, [sp, #72]	; 0x48
   83b88:	1a9a      	subs	r2, r3, r2
   83b8a:	1a1d      	subs	r5, r3, r0
   83b8c:	4295      	cmp	r5, r2
   83b8e:	bfa8      	it	ge
   83b90:	4615      	movge	r5, r2
   83b92:	2d00      	cmp	r5, #0
   83b94:	dd0e      	ble.n	83bb4 <_svfprintf_r+0xdf8>
   83b96:	9926      	ldr	r1, [sp, #152]	; 0x98
   83b98:	4406      	add	r6, r0
   83b9a:	3101      	adds	r1, #1
   83b9c:	442c      	add	r4, r5
   83b9e:	2907      	cmp	r1, #7
   83ba0:	f8c8 6000 	str.w	r6, [r8]
   83ba4:	9427      	str	r4, [sp, #156]	; 0x9c
   83ba6:	f8c8 5004 	str.w	r5, [r8, #4]
   83baa:	9126      	str	r1, [sp, #152]	; 0x98
   83bac:	f300 8216 	bgt.w	83fdc <_svfprintf_r+0x1220>
   83bb0:	f108 0808 	add.w	r8, r8, #8
   83bb4:	2d00      	cmp	r5, #0
   83bb6:	bfb4      	ite	lt
   83bb8:	4616      	movlt	r6, r2
   83bba:	1b56      	subge	r6, r2, r5
   83bbc:	2e00      	cmp	r6, #0
   83bbe:	f77f aaef 	ble.w	831a0 <_svfprintf_r+0x3e4>
   83bc2:	2e10      	cmp	r6, #16
   83bc4:	f340 82f3 	ble.w	841ae <_svfprintf_r+0x13f2>
   83bc8:	4622      	mov	r2, r4
   83bca:	2710      	movs	r7, #16
   83bcc:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83bce:	4d3a      	ldr	r5, [pc, #232]	; (83cb8 <_svfprintf_r+0xefc>)
   83bd0:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   83bd4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   83bd6:	e004      	b.n	83be2 <_svfprintf_r+0xe26>
   83bd8:	f108 0808 	add.w	r8, r8, #8
   83bdc:	3e10      	subs	r6, #16
   83bde:	2e10      	cmp	r6, #16
   83be0:	dda3      	ble.n	83b2a <_svfprintf_r+0xd6e>
   83be2:	3301      	adds	r3, #1
   83be4:	3210      	adds	r2, #16
   83be6:	2b07      	cmp	r3, #7
   83be8:	9227      	str	r2, [sp, #156]	; 0x9c
   83bea:	9326      	str	r3, [sp, #152]	; 0x98
   83bec:	e888 00a0 	stmia.w	r8, {r5, r7}
   83bf0:	ddf2      	ble.n	83bd8 <_svfprintf_r+0xe1c>
   83bf2:	aa25      	add	r2, sp, #148	; 0x94
   83bf4:	4621      	mov	r1, r4
   83bf6:	4658      	mov	r0, fp
   83bf8:	f002 f9cc 	bl	85f94 <__ssprint_r>
   83bfc:	2800      	cmp	r0, #0
   83bfe:	f47f a9ba 	bne.w	82f76 <_svfprintf_r+0x1ba>
   83c02:	46c8      	mov	r8, r9
   83c04:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   83c06:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83c08:	e7e8      	b.n	83bdc <_svfprintf_r+0xe20>
   83c0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83c0c:	9819      	ldr	r0, [sp, #100]	; 0x64
   83c0e:	3301      	adds	r3, #1
   83c10:	991a      	ldr	r1, [sp, #104]	; 0x68
   83c12:	4404      	add	r4, r0
   83c14:	2b07      	cmp	r3, #7
   83c16:	9427      	str	r4, [sp, #156]	; 0x9c
   83c18:	f8c8 1000 	str.w	r1, [r8]
   83c1c:	f8c8 0004 	str.w	r0, [r8, #4]
   83c20:	9326      	str	r3, [sp, #152]	; 0x98
   83c22:	f300 81cf 	bgt.w	83fc4 <_svfprintf_r+0x1208>
   83c26:	f108 0808 	add.w	r8, r8, #8
   83c2a:	e7ab      	b.n	83b84 <_svfprintf_r+0xdc8>
   83c2c:	9b07      	ldr	r3, [sp, #28]
   83c2e:	07da      	lsls	r2, r3, #31
   83c30:	f53f adad 	bmi.w	8378e <_svfprintf_r+0x9d2>
   83c34:	2301      	movs	r3, #1
   83c36:	9f26      	ldr	r7, [sp, #152]	; 0x98
   83c38:	441c      	add	r4, r3
   83c3a:	441f      	add	r7, r3
   83c3c:	2f07      	cmp	r7, #7
   83c3e:	9427      	str	r4, [sp, #156]	; 0x9c
   83c40:	f8c8 6000 	str.w	r6, [r8]
   83c44:	9726      	str	r7, [sp, #152]	; 0x98
   83c46:	f8c8 3004 	str.w	r3, [r8, #4]
   83c4a:	f77f add4 	ble.w	837f6 <_svfprintf_r+0xa3a>
   83c4e:	aa25      	add	r2, sp, #148	; 0x94
   83c50:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83c52:	980c      	ldr	r0, [sp, #48]	; 0x30
   83c54:	f002 f99e 	bl	85f94 <__ssprint_r>
   83c58:	2800      	cmp	r0, #0
   83c5a:	f47f a98c 	bne.w	82f76 <_svfprintf_r+0x1ba>
   83c5e:	46c8      	mov	r8, r9
   83c60:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83c62:	9f26      	ldr	r7, [sp, #152]	; 0x98
   83c64:	e5c9      	b.n	837fa <_svfprintf_r+0xa3e>
   83c66:	aa25      	add	r2, sp, #148	; 0x94
   83c68:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83c6a:	980c      	ldr	r0, [sp, #48]	; 0x30
   83c6c:	f002 f992 	bl	85f94 <__ssprint_r>
   83c70:	2800      	cmp	r0, #0
   83c72:	f47f a980 	bne.w	82f76 <_svfprintf_r+0x1ba>
   83c76:	46c8      	mov	r8, r9
   83c78:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83c7a:	9f26      	ldr	r7, [sp, #152]	; 0x98
   83c7c:	e596      	b.n	837ac <_svfprintf_r+0x9f0>
   83c7e:	aa25      	add	r2, sp, #148	; 0x94
   83c80:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83c82:	980c      	ldr	r0, [sp, #48]	; 0x30
   83c84:	f002 f986 	bl	85f94 <__ssprint_r>
   83c88:	2800      	cmp	r0, #0
   83c8a:	f47f a974 	bne.w	82f76 <_svfprintf_r+0x1ba>
   83c8e:	46c8      	mov	r8, r9
   83c90:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83c92:	9f26      	ldr	r7, [sp, #152]	; 0x98
   83c94:	e599      	b.n	837ca <_svfprintf_r+0xa0e>
   83c96:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   83c98:	3407      	adds	r4, #7
   83c9a:	f024 0407 	bic.w	r4, r4, #7
   83c9e:	f104 0108 	add.w	r1, r4, #8
   83ca2:	e9d4 2300 	ldrd	r2, r3, [r4]
   83ca6:	910f      	str	r1, [sp, #60]	; 0x3c
   83ca8:	4614      	mov	r4, r2
   83caa:	461d      	mov	r5, r3
   83cac:	f7ff bb8f 	b.w	833ce <_svfprintf_r+0x612>
   83cb0:	464e      	mov	r6, r9
   83cb2:	f7ff b99f 	b.w	82ff4 <_svfprintf_r+0x238>
   83cb6:	bf00      	nop
   83cb8:	0008763c 	.word	0x0008763c
   83cbc:	aa25      	add	r2, sp, #148	; 0x94
   83cbe:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83cc0:	980c      	ldr	r0, [sp, #48]	; 0x30
   83cc2:	f002 f967 	bl	85f94 <__ssprint_r>
   83cc6:	2800      	cmp	r0, #0
   83cc8:	f47f a955 	bne.w	82f76 <_svfprintf_r+0x1ba>
   83ccc:	46c8      	mov	r8, r9
   83cce:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83cd0:	f7ff ba16 	b.w	83100 <_svfprintf_r+0x344>
   83cd4:	9c15      	ldr	r4, [sp, #84]	; 0x54
   83cd6:	4622      	mov	r2, r4
   83cd8:	4620      	mov	r0, r4
   83cda:	9c14      	ldr	r4, [sp, #80]	; 0x50
   83cdc:	4623      	mov	r3, r4
   83cde:	4621      	mov	r1, r4
   83ce0:	f003 fa2c 	bl	8713c <__aeabi_dcmpun>
   83ce4:	2800      	cmp	r0, #0
   83ce6:	f040 8273 	bne.w	841d0 <_svfprintf_r+0x1414>
   83cea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   83cec:	3301      	adds	r3, #1
   83cee:	9b11      	ldr	r3, [sp, #68]	; 0x44
   83cf0:	f023 0320 	bic.w	r3, r3, #32
   83cf4:	930e      	str	r3, [sp, #56]	; 0x38
   83cf6:	f000 819c 	beq.w	84032 <_svfprintf_r+0x1276>
   83cfa:	2b47      	cmp	r3, #71	; 0x47
   83cfc:	f000 80d6 	beq.w	83eac <_svfprintf_r+0x10f0>
   83d00:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
   83d04:	9307      	str	r3, [sp, #28]
   83d06:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83d08:	1e1f      	subs	r7, r3, #0
   83d0a:	9b15      	ldr	r3, [sp, #84]	; 0x54
   83d0c:	9308      	str	r3, [sp, #32]
   83d0e:	bfb7      	itett	lt
   83d10:	463b      	movlt	r3, r7
   83d12:	2300      	movge	r3, #0
   83d14:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
   83d18:	232d      	movlt	r3, #45	; 0x2d
   83d1a:	9310      	str	r3, [sp, #64]	; 0x40
   83d1c:	9b11      	ldr	r3, [sp, #68]	; 0x44
   83d1e:	2b66      	cmp	r3, #102	; 0x66
   83d20:	f000 8190 	beq.w	84044 <_svfprintf_r+0x1288>
   83d24:	2b46      	cmp	r3, #70	; 0x46
   83d26:	f000 80a4 	beq.w	83e72 <_svfprintf_r+0x10b6>
   83d2a:	2002      	movs	r0, #2
   83d2c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   83d2e:	a923      	add	r1, sp, #140	; 0x8c
   83d30:	2b45      	cmp	r3, #69	; 0x45
   83d32:	bf0a      	itet	eq
   83d34:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
   83d36:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
   83d38:	1c5d      	addeq	r5, r3, #1
   83d3a:	e88d 0021 	stmia.w	sp, {r0, r5}
   83d3e:	9104      	str	r1, [sp, #16]
   83d40:	a820      	add	r0, sp, #128	; 0x80
   83d42:	a91f      	add	r1, sp, #124	; 0x7c
   83d44:	463b      	mov	r3, r7
   83d46:	9003      	str	r0, [sp, #12]
   83d48:	9a08      	ldr	r2, [sp, #32]
   83d4a:	9102      	str	r1, [sp, #8]
   83d4c:	980c      	ldr	r0, [sp, #48]	; 0x30
   83d4e:	f000 fb5b 	bl	84408 <_dtoa_r>
   83d52:	9b11      	ldr	r3, [sp, #68]	; 0x44
   83d54:	4606      	mov	r6, r0
   83d56:	2b67      	cmp	r3, #103	; 0x67
   83d58:	f040 81ba 	bne.w	840d0 <_svfprintf_r+0x1314>
   83d5c:	f01b 0f01 	tst.w	fp, #1
   83d60:	f000 8223 	beq.w	841aa <_svfprintf_r+0x13ee>
   83d64:	1974      	adds	r4, r6, r5
   83d66:	9a16      	ldr	r2, [sp, #88]	; 0x58
   83d68:	9808      	ldr	r0, [sp, #32]
   83d6a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   83d6c:	4639      	mov	r1, r7
   83d6e:	f003 f9b3 	bl	870d8 <__aeabi_dcmpeq>
   83d72:	2800      	cmp	r0, #0
   83d74:	f040 8124 	bne.w	83fc0 <_svfprintf_r+0x1204>
   83d78:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   83d7a:	42a3      	cmp	r3, r4
   83d7c:	d206      	bcs.n	83d8c <_svfprintf_r+0xfd0>
   83d7e:	2130      	movs	r1, #48	; 0x30
   83d80:	1c5a      	adds	r2, r3, #1
   83d82:	9223      	str	r2, [sp, #140]	; 0x8c
   83d84:	7019      	strb	r1, [r3, #0]
   83d86:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   83d88:	429c      	cmp	r4, r3
   83d8a:	d8f9      	bhi.n	83d80 <_svfprintf_r+0xfc4>
   83d8c:	1b9b      	subs	r3, r3, r6
   83d8e:	9313      	str	r3, [sp, #76]	; 0x4c
   83d90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   83d92:	2b47      	cmp	r3, #71	; 0x47
   83d94:	f000 80a2 	beq.w	83edc <_svfprintf_r+0x1120>
   83d98:	9b11      	ldr	r3, [sp, #68]	; 0x44
   83d9a:	2b65      	cmp	r3, #101	; 0x65
   83d9c:	f340 81a7 	ble.w	840ee <_svfprintf_r+0x1332>
   83da0:	9b11      	ldr	r3, [sp, #68]	; 0x44
   83da2:	2b66      	cmp	r3, #102	; 0x66
   83da4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   83da6:	9312      	str	r3, [sp, #72]	; 0x48
   83da8:	f000 8171 	beq.w	8408e <_svfprintf_r+0x12d2>
   83dac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   83dae:	9a12      	ldr	r2, [sp, #72]	; 0x48
   83db0:	4619      	mov	r1, r3
   83db2:	4291      	cmp	r1, r2
   83db4:	f300 815d 	bgt.w	84072 <_svfprintf_r+0x12b6>
   83db8:	f01b 0f01 	tst.w	fp, #1
   83dbc:	f040 81f0 	bne.w	841a0 <_svfprintf_r+0x13e4>
   83dc0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
   83dc4:	9308      	str	r3, [sp, #32]
   83dc6:	2367      	movs	r3, #103	; 0x67
   83dc8:	920e      	str	r2, [sp, #56]	; 0x38
   83dca:	9311      	str	r3, [sp, #68]	; 0x44
   83dcc:	9b10      	ldr	r3, [sp, #64]	; 0x40
   83dce:	2b00      	cmp	r3, #0
   83dd0:	d17d      	bne.n	83ece <_svfprintf_r+0x1112>
   83dd2:	930a      	str	r3, [sp, #40]	; 0x28
   83dd4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   83dd8:	f7ff b914 	b.w	83004 <_svfprintf_r+0x248>
   83ddc:	f024 0407 	bic.w	r4, r4, #7
   83de0:	6823      	ldr	r3, [r4, #0]
   83de2:	9315      	str	r3, [sp, #84]	; 0x54
   83de4:	6863      	ldr	r3, [r4, #4]
   83de6:	9314      	str	r3, [sp, #80]	; 0x50
   83de8:	f104 0308 	add.w	r3, r4, #8
   83dec:	930f      	str	r3, [sp, #60]	; 0x3c
   83dee:	f7ff bb2f 	b.w	83450 <_svfprintf_r+0x694>
   83df2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83df4:	6813      	ldr	r3, [r2, #0]
   83df6:	3204      	adds	r2, #4
   83df8:	920f      	str	r2, [sp, #60]	; 0x3c
   83dfa:	9a09      	ldr	r2, [sp, #36]	; 0x24
   83dfc:	601a      	str	r2, [r3, #0]
   83dfe:	f7ff b804 	b.w	82e0a <_svfprintf_r+0x4e>
   83e02:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83e04:	4daf      	ldr	r5, [pc, #700]	; (840c4 <_svfprintf_r+0x1308>)
   83e06:	f7ff b9ad 	b.w	83164 <_svfprintf_r+0x3a8>
   83e0a:	aa25      	add	r2, sp, #148	; 0x94
   83e0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83e0e:	980c      	ldr	r0, [sp, #48]	; 0x30
   83e10:	f002 f8c0 	bl	85f94 <__ssprint_r>
   83e14:	2800      	cmp	r0, #0
   83e16:	f47f a8ae 	bne.w	82f76 <_svfprintf_r+0x1ba>
   83e1a:	46c8      	mov	r8, r9
   83e1c:	e431      	b.n	83682 <_svfprintf_r+0x8c6>
   83e1e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83e20:	4613      	mov	r3, r2
   83e22:	3304      	adds	r3, #4
   83e24:	930f      	str	r3, [sp, #60]	; 0x3c
   83e26:	9b09      	ldr	r3, [sp, #36]	; 0x24
   83e28:	6811      	ldr	r1, [r2, #0]
   83e2a:	17dd      	asrs	r5, r3, #31
   83e2c:	461a      	mov	r2, r3
   83e2e:	462b      	mov	r3, r5
   83e30:	e9c1 2300 	strd	r2, r3, [r1]
   83e34:	f7fe bfe9 	b.w	82e0a <_svfprintf_r+0x4e>
   83e38:	aa25      	add	r2, sp, #148	; 0x94
   83e3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83e3c:	980c      	ldr	r0, [sp, #48]	; 0x30
   83e3e:	f002 f8a9 	bl	85f94 <__ssprint_r>
   83e42:	2800      	cmp	r0, #0
   83e44:	f47f a897 	bne.w	82f76 <_svfprintf_r+0x1ba>
   83e48:	46c8      	mov	r8, r9
   83e4a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83e4c:	e432      	b.n	836b4 <_svfprintf_r+0x8f8>
   83e4e:	f108 0808 	add.w	r8, r8, #8
   83e52:	e52f      	b.n	838b4 <_svfprintf_r+0xaf8>
   83e54:	2140      	movs	r1, #64	; 0x40
   83e56:	980c      	ldr	r0, [sp, #48]	; 0x30
   83e58:	f001 fa24 	bl	852a4 <_malloc_r>
   83e5c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   83e5e:	6010      	str	r0, [r2, #0]
   83e60:	6110      	str	r0, [r2, #16]
   83e62:	2800      	cmp	r0, #0
   83e64:	f000 8214 	beq.w	84290 <_svfprintf_r+0x14d4>
   83e68:	2340      	movs	r3, #64	; 0x40
   83e6a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   83e6c:	6153      	str	r3, [r2, #20]
   83e6e:	f7fe bfbc 	b.w	82dea <_svfprintf_r+0x2e>
   83e72:	2003      	movs	r0, #3
   83e74:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   83e76:	a923      	add	r1, sp, #140	; 0x8c
   83e78:	e88d 0011 	stmia.w	sp, {r0, r4}
   83e7c:	9104      	str	r1, [sp, #16]
   83e7e:	a820      	add	r0, sp, #128	; 0x80
   83e80:	a91f      	add	r1, sp, #124	; 0x7c
   83e82:	9003      	str	r0, [sp, #12]
   83e84:	9a08      	ldr	r2, [sp, #32]
   83e86:	463b      	mov	r3, r7
   83e88:	9102      	str	r1, [sp, #8]
   83e8a:	980c      	ldr	r0, [sp, #48]	; 0x30
   83e8c:	f000 fabc 	bl	84408 <_dtoa_r>
   83e90:	4625      	mov	r5, r4
   83e92:	4606      	mov	r6, r0
   83e94:	9b11      	ldr	r3, [sp, #68]	; 0x44
   83e96:	1974      	adds	r4, r6, r5
   83e98:	2b46      	cmp	r3, #70	; 0x46
   83e9a:	f47f af64 	bne.w	83d66 <_svfprintf_r+0xfaa>
   83e9e:	7833      	ldrb	r3, [r6, #0]
   83ea0:	2b30      	cmp	r3, #48	; 0x30
   83ea2:	f000 8187 	beq.w	841b4 <_svfprintf_r+0x13f8>
   83ea6:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
   83ea8:	442c      	add	r4, r5
   83eaa:	e75c      	b.n	83d66 <_svfprintf_r+0xfaa>
   83eac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   83eae:	2b00      	cmp	r3, #0
   83eb0:	bf08      	it	eq
   83eb2:	2301      	moveq	r3, #1
   83eb4:	930a      	str	r3, [sp, #40]	; 0x28
   83eb6:	e723      	b.n	83d00 <_svfprintf_r+0xf44>
   83eb8:	4630      	mov	r0, r6
   83eba:	950a      	str	r5, [sp, #40]	; 0x28
   83ebc:	f7fe ff50 	bl	82d60 <strlen>
   83ec0:	940f      	str	r4, [sp, #60]	; 0x3c
   83ec2:	900e      	str	r0, [sp, #56]	; 0x38
   83ec4:	f8cd b01c 	str.w	fp, [sp, #28]
   83ec8:	4603      	mov	r3, r0
   83eca:	f7ff b9e7 	b.w	8329c <_svfprintf_r+0x4e0>
   83ece:	272d      	movs	r7, #45	; 0x2d
   83ed0:	2300      	movs	r3, #0
   83ed2:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
   83ed6:	930a      	str	r3, [sp, #40]	; 0x28
   83ed8:	f7ff b895 	b.w	83006 <_svfprintf_r+0x24a>
   83edc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   83ede:	461a      	mov	r2, r3
   83ee0:	9312      	str	r3, [sp, #72]	; 0x48
   83ee2:	3303      	adds	r3, #3
   83ee4:	db04      	blt.n	83ef0 <_svfprintf_r+0x1134>
   83ee6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   83ee8:	4619      	mov	r1, r3
   83eea:	4291      	cmp	r1, r2
   83eec:	f6bf af5e 	bge.w	83dac <_svfprintf_r+0xff0>
   83ef0:	9b11      	ldr	r3, [sp, #68]	; 0x44
   83ef2:	3b02      	subs	r3, #2
   83ef4:	9311      	str	r3, [sp, #68]	; 0x44
   83ef6:	9b12      	ldr	r3, [sp, #72]	; 0x48
   83ef8:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
   83efc:	3b01      	subs	r3, #1
   83efe:	2b00      	cmp	r3, #0
   83f00:	f88d 2084 	strb.w	r2, [sp, #132]	; 0x84
   83f04:	bfb4      	ite	lt
   83f06:	222d      	movlt	r2, #45	; 0x2d
   83f08:	222b      	movge	r2, #43	; 0x2b
   83f0a:	931f      	str	r3, [sp, #124]	; 0x7c
   83f0c:	bfb8      	it	lt
   83f0e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
   83f10:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
   83f14:	bfb8      	it	lt
   83f16:	f1c3 0301 	rsblt	r3, r3, #1
   83f1a:	2b09      	cmp	r3, #9
   83f1c:	f340 811f 	ble.w	8415e <_svfprintf_r+0x13a2>
   83f20:	f10d 0093 	add.w	r0, sp, #147	; 0x93
   83f24:	4601      	mov	r1, r0
   83f26:	4c68      	ldr	r4, [pc, #416]	; (840c8 <_svfprintf_r+0x130c>)
   83f28:	e000      	b.n	83f2c <_svfprintf_r+0x1170>
   83f2a:	4611      	mov	r1, r2
   83f2c:	fb84 5203 	smull	r5, r2, r4, r3
   83f30:	17dd      	asrs	r5, r3, #31
   83f32:	ebc5 05a2 	rsb	r5, r5, r2, asr #2
   83f36:	eb05 0285 	add.w	r2, r5, r5, lsl #2
   83f3a:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
   83f3e:	3230      	adds	r2, #48	; 0x30
   83f40:	2d09      	cmp	r5, #9
   83f42:	f801 2c01 	strb.w	r2, [r1, #-1]
   83f46:	462b      	mov	r3, r5
   83f48:	f101 32ff 	add.w	r2, r1, #4294967295
   83f4c:	dced      	bgt.n	83f2a <_svfprintf_r+0x116e>
   83f4e:	3330      	adds	r3, #48	; 0x30
   83f50:	3902      	subs	r1, #2
   83f52:	b2dc      	uxtb	r4, r3
   83f54:	4288      	cmp	r0, r1
   83f56:	f802 4c01 	strb.w	r4, [r2, #-1]
   83f5a:	f240 8192 	bls.w	84282 <_svfprintf_r+0x14c6>
   83f5e:	f10d 0186 	add.w	r1, sp, #134	; 0x86
   83f62:	4613      	mov	r3, r2
   83f64:	e001      	b.n	83f6a <_svfprintf_r+0x11ae>
   83f66:	f813 4b01 	ldrb.w	r4, [r3], #1
   83f6a:	4283      	cmp	r3, r0
   83f6c:	f801 4b01 	strb.w	r4, [r1], #1
   83f70:	d1f9      	bne.n	83f66 <_svfprintf_r+0x11aa>
   83f72:	3301      	adds	r3, #1
   83f74:	1a9b      	subs	r3, r3, r2
   83f76:	f10d 0286 	add.w	r2, sp, #134	; 0x86
   83f7a:	4413      	add	r3, r2
   83f7c:	aa21      	add	r2, sp, #132	; 0x84
   83f7e:	1a9b      	subs	r3, r3, r2
   83f80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   83f82:	931b      	str	r3, [sp, #108]	; 0x6c
   83f84:	2a01      	cmp	r2, #1
   83f86:	4413      	add	r3, r2
   83f88:	930e      	str	r3, [sp, #56]	; 0x38
   83f8a:	f340 8148 	ble.w	8421e <_svfprintf_r+0x1462>
   83f8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   83f90:	9a19      	ldr	r2, [sp, #100]	; 0x64
   83f92:	4413      	add	r3, r2
   83f94:	930e      	str	r3, [sp, #56]	; 0x38
   83f96:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   83f9a:	9308      	str	r3, [sp, #32]
   83f9c:	2300      	movs	r3, #0
   83f9e:	9312      	str	r3, [sp, #72]	; 0x48
   83fa0:	e714      	b.n	83dcc <_svfprintf_r+0x1010>
   83fa2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83fa4:	9a26      	ldr	r2, [sp, #152]	; 0x98
   83fa6:	f7ff b876 	b.w	83096 <_svfprintf_r+0x2da>
   83faa:	aa25      	add	r2, sp, #148	; 0x94
   83fac:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83fae:	980c      	ldr	r0, [sp, #48]	; 0x30
   83fb0:	f001 fff0 	bl	85f94 <__ssprint_r>
   83fb4:	2800      	cmp	r0, #0
   83fb6:	f47e afde 	bne.w	82f76 <_svfprintf_r+0x1ba>
   83fba:	46c8      	mov	r8, r9
   83fbc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83fbe:	e4fb      	b.n	839b8 <_svfprintf_r+0xbfc>
   83fc0:	4623      	mov	r3, r4
   83fc2:	e6e3      	b.n	83d8c <_svfprintf_r+0xfd0>
   83fc4:	aa25      	add	r2, sp, #148	; 0x94
   83fc6:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83fc8:	980c      	ldr	r0, [sp, #48]	; 0x30
   83fca:	f001 ffe3 	bl	85f94 <__ssprint_r>
   83fce:	2800      	cmp	r0, #0
   83fd0:	f47e afd1 	bne.w	82f76 <_svfprintf_r+0x1ba>
   83fd4:	46c8      	mov	r8, r9
   83fd6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   83fd8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83fda:	e5d3      	b.n	83b84 <_svfprintf_r+0xdc8>
   83fdc:	aa25      	add	r2, sp, #148	; 0x94
   83fde:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83fe0:	980c      	ldr	r0, [sp, #48]	; 0x30
   83fe2:	f001 ffd7 	bl	85f94 <__ssprint_r>
   83fe6:	2800      	cmp	r0, #0
   83fe8:	f47e afc5 	bne.w	82f76 <_svfprintf_r+0x1ba>
   83fec:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   83fee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   83ff0:	46c8      	mov	r8, r9
   83ff2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83ff4:	1a9a      	subs	r2, r3, r2
   83ff6:	e5dd      	b.n	83bb4 <_svfprintf_r+0xdf8>
   83ff8:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83ffa:	f7ff b8fe 	b.w	831fa <_svfprintf_r+0x43e>
   83ffe:	aa25      	add	r2, sp, #148	; 0x94
   84000:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84002:	980c      	ldr	r0, [sp, #48]	; 0x30
   84004:	f001 ffc6 	bl	85f94 <__ssprint_r>
   84008:	2800      	cmp	r0, #0
   8400a:	f47e afb4 	bne.w	82f76 <_svfprintf_r+0x1ba>
   8400e:	46c8      	mov	r8, r9
   84010:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   84012:	e5b0      	b.n	83b76 <_svfprintf_r+0xdba>
   84014:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84016:	4637      	mov	r7, r6
   84018:	2b06      	cmp	r3, #6
   8401a:	bf28      	it	cs
   8401c:	2306      	movcs	r3, #6
   8401e:	960a      	str	r6, [sp, #40]	; 0x28
   84020:	9612      	str	r6, [sp, #72]	; 0x48
   84022:	9308      	str	r3, [sp, #32]
   84024:	940f      	str	r4, [sp, #60]	; 0x3c
   84026:	f8cd b01c 	str.w	fp, [sp, #28]
   8402a:	930e      	str	r3, [sp, #56]	; 0x38
   8402c:	4e27      	ldr	r6, [pc, #156]	; (840cc <_svfprintf_r+0x1310>)
   8402e:	f7fe bfe9 	b.w	83004 <_svfprintf_r+0x248>
   84032:	2306      	movs	r3, #6
   84034:	930a      	str	r3, [sp, #40]	; 0x28
   84036:	e663      	b.n	83d00 <_svfprintf_r+0xf44>
   84038:	232d      	movs	r3, #45	; 0x2d
   8403a:	461f      	mov	r7, r3
   8403c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   84040:	f7ff ba28 	b.w	83494 <_svfprintf_r+0x6d8>
   84044:	2003      	movs	r0, #3
   84046:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   84048:	a923      	add	r1, sp, #140	; 0x8c
   8404a:	e88d 0011 	stmia.w	sp, {r0, r4}
   8404e:	9104      	str	r1, [sp, #16]
   84050:	a820      	add	r0, sp, #128	; 0x80
   84052:	a91f      	add	r1, sp, #124	; 0x7c
   84054:	9003      	str	r0, [sp, #12]
   84056:	9a08      	ldr	r2, [sp, #32]
   84058:	463b      	mov	r3, r7
   8405a:	9102      	str	r1, [sp, #8]
   8405c:	980c      	ldr	r0, [sp, #48]	; 0x30
   8405e:	f000 f9d3 	bl	84408 <_dtoa_r>
   84062:	4625      	mov	r5, r4
   84064:	4606      	mov	r6, r0
   84066:	1904      	adds	r4, r0, r4
   84068:	e719      	b.n	83e9e <_svfprintf_r+0x10e2>
   8406a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8406c:	4d15      	ldr	r5, [pc, #84]	; (840c4 <_svfprintf_r+0x1308>)
   8406e:	f7ff bb7e 	b.w	8376e <_svfprintf_r+0x9b2>
   84072:	9a19      	ldr	r2, [sp, #100]	; 0x64
   84074:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   84076:	4413      	add	r3, r2
   84078:	9a12      	ldr	r2, [sp, #72]	; 0x48
   8407a:	930e      	str	r3, [sp, #56]	; 0x38
   8407c:	2a00      	cmp	r2, #0
   8407e:	f340 80c7 	ble.w	84210 <_svfprintf_r+0x1454>
   84082:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   84086:	9308      	str	r3, [sp, #32]
   84088:	2367      	movs	r3, #103	; 0x67
   8408a:	9311      	str	r3, [sp, #68]	; 0x44
   8408c:	e69e      	b.n	83dcc <_svfprintf_r+0x1010>
   8408e:	2b00      	cmp	r3, #0
   84090:	f340 80e1 	ble.w	84256 <_svfprintf_r+0x149a>
   84094:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   84096:	2a00      	cmp	r2, #0
   84098:	f040 80b0 	bne.w	841fc <_svfprintf_r+0x1440>
   8409c:	f01b 0f01 	tst.w	fp, #1
   840a0:	f040 80ac 	bne.w	841fc <_svfprintf_r+0x1440>
   840a4:	9308      	str	r3, [sp, #32]
   840a6:	930e      	str	r3, [sp, #56]	; 0x38
   840a8:	e690      	b.n	83dcc <_svfprintf_r+0x1010>
   840aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   840ac:	940f      	str	r4, [sp, #60]	; 0x3c
   840ae:	9308      	str	r3, [sp, #32]
   840b0:	930e      	str	r3, [sp, #56]	; 0x38
   840b2:	900a      	str	r0, [sp, #40]	; 0x28
   840b4:	f8cd b01c 	str.w	fp, [sp, #28]
   840b8:	9012      	str	r0, [sp, #72]	; 0x48
   840ba:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   840be:	f7fe bfa1 	b.w	83004 <_svfprintf_r+0x248>
   840c2:	bf00      	nop
   840c4:	0008763c 	.word	0x0008763c
   840c8:	66666667 	.word	0x66666667
   840cc:	00087620 	.word	0x00087620
   840d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
   840d2:	2b47      	cmp	r3, #71	; 0x47
   840d4:	f47f ae46 	bne.w	83d64 <_svfprintf_r+0xfa8>
   840d8:	f01b 0f01 	tst.w	fp, #1
   840dc:	f47f aeda 	bne.w	83e94 <_svfprintf_r+0x10d8>
   840e0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   840e2:	1b9b      	subs	r3, r3, r6
   840e4:	9313      	str	r3, [sp, #76]	; 0x4c
   840e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   840e8:	2b47      	cmp	r3, #71	; 0x47
   840ea:	f43f aef7 	beq.w	83edc <_svfprintf_r+0x1120>
   840ee:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   840f0:	9312      	str	r3, [sp, #72]	; 0x48
   840f2:	e700      	b.n	83ef6 <_svfprintf_r+0x113a>
   840f4:	2000      	movs	r0, #0
   840f6:	900a      	str	r0, [sp, #40]	; 0x28
   840f8:	f7fe bebc 	b.w	82e74 <_svfprintf_r+0xb8>
   840fc:	424f      	negs	r7, r1
   840fe:	3110      	adds	r1, #16
   84100:	da35      	bge.n	8416e <_svfprintf_r+0x13b2>
   84102:	2410      	movs	r4, #16
   84104:	4d6a      	ldr	r5, [pc, #424]	; (842b0 <_svfprintf_r+0x14f4>)
   84106:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   8410a:	e004      	b.n	84116 <_svfprintf_r+0x135a>
   8410c:	f108 0808 	add.w	r8, r8, #8
   84110:	3f10      	subs	r7, #16
   84112:	2f10      	cmp	r7, #16
   84114:	dd2c      	ble.n	84170 <_svfprintf_r+0x13b4>
   84116:	3301      	adds	r3, #1
   84118:	3210      	adds	r2, #16
   8411a:	2b07      	cmp	r3, #7
   8411c:	9227      	str	r2, [sp, #156]	; 0x9c
   8411e:	9326      	str	r3, [sp, #152]	; 0x98
   84120:	f8c8 5000 	str.w	r5, [r8]
   84124:	f8c8 4004 	str.w	r4, [r8, #4]
   84128:	ddf0      	ble.n	8410c <_svfprintf_r+0x1350>
   8412a:	aa25      	add	r2, sp, #148	; 0x94
   8412c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8412e:	4658      	mov	r0, fp
   84130:	f001 ff30 	bl	85f94 <__ssprint_r>
   84134:	2800      	cmp	r0, #0
   84136:	f47e af1e 	bne.w	82f76 <_svfprintf_r+0x1ba>
   8413a:	46c8      	mov	r8, r9
   8413c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   8413e:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84140:	e7e6      	b.n	84110 <_svfprintf_r+0x1354>
   84142:	aa25      	add	r2, sp, #148	; 0x94
   84144:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84146:	980c      	ldr	r0, [sp, #48]	; 0x30
   84148:	f001 ff24 	bl	85f94 <__ssprint_r>
   8414c:	2800      	cmp	r0, #0
   8414e:	f47e af12 	bne.w	82f76 <_svfprintf_r+0x1ba>
   84152:	46c8      	mov	r8, r9
   84154:	991f      	ldr	r1, [sp, #124]	; 0x7c
   84156:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   84158:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8415a:	f7ff bbc3 	b.w	838e4 <_svfprintf_r+0xb28>
   8415e:	2230      	movs	r2, #48	; 0x30
   84160:	4413      	add	r3, r2
   84162:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
   84166:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
   8416a:	ab22      	add	r3, sp, #136	; 0x88
   8416c:	e706      	b.n	83f7c <_svfprintf_r+0x11c0>
   8416e:	4d50      	ldr	r5, [pc, #320]	; (842b0 <_svfprintf_r+0x14f4>)
   84170:	3301      	adds	r3, #1
   84172:	443a      	add	r2, r7
   84174:	2b07      	cmp	r3, #7
   84176:	e888 00a0 	stmia.w	r8, {r5, r7}
   8417a:	9227      	str	r2, [sp, #156]	; 0x9c
   8417c:	9326      	str	r3, [sp, #152]	; 0x98
   8417e:	f108 0808 	add.w	r8, r8, #8
   84182:	f77f abb2 	ble.w	838ea <_svfprintf_r+0xb2e>
   84186:	aa25      	add	r2, sp, #148	; 0x94
   84188:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8418a:	980c      	ldr	r0, [sp, #48]	; 0x30
   8418c:	f001 ff02 	bl	85f94 <__ssprint_r>
   84190:	2800      	cmp	r0, #0
   84192:	f47e aef0 	bne.w	82f76 <_svfprintf_r+0x1ba>
   84196:	46c8      	mov	r8, r9
   84198:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   8419a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8419c:	f7ff bba5 	b.w	838ea <_svfprintf_r+0xb2e>
   841a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
   841a2:	9a19      	ldr	r2, [sp, #100]	; 0x64
   841a4:	4413      	add	r3, r2
   841a6:	930e      	str	r3, [sp, #56]	; 0x38
   841a8:	e76b      	b.n	84082 <_svfprintf_r+0x12c6>
   841aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   841ac:	e5ee      	b.n	83d8c <_svfprintf_r+0xfd0>
   841ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
   841b0:	4d3f      	ldr	r5, [pc, #252]	; (842b0 <_svfprintf_r+0x14f4>)
   841b2:	e4bb      	b.n	83b2c <_svfprintf_r+0xd70>
   841b4:	9a16      	ldr	r2, [sp, #88]	; 0x58
   841b6:	9808      	ldr	r0, [sp, #32]
   841b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   841ba:	4639      	mov	r1, r7
   841bc:	f002 ff8c 	bl	870d8 <__aeabi_dcmpeq>
   841c0:	2800      	cmp	r0, #0
   841c2:	f47f ae70 	bne.w	83ea6 <_svfprintf_r+0x10ea>
   841c6:	f1c5 0501 	rsb	r5, r5, #1
   841ca:	951f      	str	r5, [sp, #124]	; 0x7c
   841cc:	442c      	add	r4, r5
   841ce:	e5ca      	b.n	83d66 <_svfprintf_r+0xfaa>
   841d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   841d2:	4e38      	ldr	r6, [pc, #224]	; (842b4 <_svfprintf_r+0x14f8>)
   841d4:	2b00      	cmp	r3, #0
   841d6:	bfbe      	ittt	lt
   841d8:	232d      	movlt	r3, #45	; 0x2d
   841da:	461f      	movlt	r7, r3
   841dc:	f88d 3077 	strblt.w	r3, [sp, #119]	; 0x77
   841e0:	f04f 0303 	mov.w	r3, #3
   841e4:	461a      	mov	r2, r3
   841e6:	9308      	str	r3, [sp, #32]
   841e8:	f04f 0300 	mov.w	r3, #0
   841ec:	bfa8      	it	ge
   841ee:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
   841f2:	4619      	mov	r1, r3
   841f4:	930a      	str	r3, [sp, #40]	; 0x28
   841f6:	4b30      	ldr	r3, [pc, #192]	; (842b8 <_svfprintf_r+0x14fc>)
   841f8:	f7ff b954 	b.w	834a4 <_svfprintf_r+0x6e8>
   841fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
   841fe:	9a19      	ldr	r2, [sp, #100]	; 0x64
   84200:	4413      	add	r3, r2
   84202:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   84204:	441a      	add	r2, r3
   84206:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
   8420a:	920e      	str	r2, [sp, #56]	; 0x38
   8420c:	9308      	str	r3, [sp, #32]
   8420e:	e5dd      	b.n	83dcc <_svfprintf_r+0x1010>
   84210:	9b12      	ldr	r3, [sp, #72]	; 0x48
   84212:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   84214:	f1c3 0301 	rsb	r3, r3, #1
   84218:	441a      	add	r2, r3
   8421a:	4613      	mov	r3, r2
   8421c:	e7c3      	b.n	841a6 <_svfprintf_r+0x13ea>
   8421e:	f01b 0301 	ands.w	r3, fp, #1
   84222:	9312      	str	r3, [sp, #72]	; 0x48
   84224:	f47f aeb3 	bne.w	83f8e <_svfprintf_r+0x11d2>
   84228:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   8422a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   8422e:	9308      	str	r3, [sp, #32]
   84230:	e5cc      	b.n	83dcc <_svfprintf_r+0x1010>
   84232:	4d1f      	ldr	r5, [pc, #124]	; (842b0 <_svfprintf_r+0x14f4>)
   84234:	e43c      	b.n	83ab0 <_svfprintf_r+0xcf4>
   84236:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84238:	4d1d      	ldr	r5, [pc, #116]	; (842b0 <_svfprintf_r+0x14f4>)
   8423a:	e491      	b.n	83b60 <_svfprintf_r+0xda4>
   8423c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   8423e:	f89a 3001 	ldrb.w	r3, [sl, #1]
   84242:	6828      	ldr	r0, [r5, #0]
   84244:	46a2      	mov	sl, r4
   84246:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
   8424a:	900a      	str	r0, [sp, #40]	; 0x28
   8424c:	4628      	mov	r0, r5
   8424e:	3004      	adds	r0, #4
   84250:	900f      	str	r0, [sp, #60]	; 0x3c
   84252:	f7fe be0d 	b.w	82e70 <_svfprintf_r+0xb4>
   84256:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84258:	b913      	cbnz	r3, 84260 <_svfprintf_r+0x14a4>
   8425a:	f01b 0f01 	tst.w	fp, #1
   8425e:	d002      	beq.n	84266 <_svfprintf_r+0x14aa>
   84260:	9b19      	ldr	r3, [sp, #100]	; 0x64
   84262:	3301      	adds	r3, #1
   84264:	e7cd      	b.n	84202 <_svfprintf_r+0x1446>
   84266:	2301      	movs	r3, #1
   84268:	e71c      	b.n	840a4 <_svfprintf_r+0x12e8>
   8426a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   8426e:	f7ff b980 	b.w	83572 <_svfprintf_r+0x7b6>
   84272:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   84276:	f7ff b93a 	b.w	834ee <_svfprintf_r+0x732>
   8427a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   8427e:	f7ff b84f 	b.w	83320 <_svfprintf_r+0x564>
   84282:	f10d 0386 	add.w	r3, sp, #134	; 0x86
   84286:	e679      	b.n	83f7c <_svfprintf_r+0x11c0>
   84288:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   8428c:	f7ff b9b2 	b.w	835f4 <_svfprintf_r+0x838>
   84290:	f04f 32ff 	mov.w	r2, #4294967295
   84294:	230c      	movs	r3, #12
   84296:	9209      	str	r2, [sp, #36]	; 0x24
   84298:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8429a:	6013      	str	r3, [r2, #0]
   8429c:	f7fe be74 	b.w	82f88 <_svfprintf_r+0x1cc>
   842a0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   842a4:	f7ff b8c4 	b.w	83430 <_svfprintf_r+0x674>
   842a8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   842ac:	f7ff b878 	b.w	833a0 <_svfprintf_r+0x5e4>
   842b0:	0008763c 	.word	0x0008763c
   842b4:	000875f4 	.word	0x000875f4
   842b8:	000875f0 	.word	0x000875f0

000842bc <register_fini>:
   842bc:	4b02      	ldr	r3, [pc, #8]	; (842c8 <register_fini+0xc>)
   842be:	b113      	cbz	r3, 842c6 <register_fini+0xa>
   842c0:	4802      	ldr	r0, [pc, #8]	; (842cc <register_fini+0x10>)
   842c2:	f000 b805 	b.w	842d0 <atexit>
   842c6:	4770      	bx	lr
   842c8:	00000000 	.word	0x00000000
   842cc:	0008524d 	.word	0x0008524d

000842d0 <atexit>:
   842d0:	2300      	movs	r3, #0
   842d2:	4601      	mov	r1, r0
   842d4:	461a      	mov	r2, r3
   842d6:	4618      	mov	r0, r3
   842d8:	f001 beda 	b.w	86090 <__register_exitproc>

000842dc <quorem>:
   842dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   842e0:	6903      	ldr	r3, [r0, #16]
   842e2:	690f      	ldr	r7, [r1, #16]
   842e4:	b083      	sub	sp, #12
   842e6:	429f      	cmp	r7, r3
   842e8:	f300 8088 	bgt.w	843fc <quorem+0x120>
   842ec:	3f01      	subs	r7, #1
   842ee:	f101 0614 	add.w	r6, r1, #20
   842f2:	f100 0a14 	add.w	sl, r0, #20
   842f6:	f856 3027 	ldr.w	r3, [r6, r7, lsl #2]
   842fa:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
   842fe:	3301      	adds	r3, #1
   84300:	fbb2 f8f3 	udiv	r8, r2, r3
   84304:	00bb      	lsls	r3, r7, #2
   84306:	9300      	str	r3, [sp, #0]
   84308:	eb06 0903 	add.w	r9, r6, r3
   8430c:	4453      	add	r3, sl
   8430e:	9301      	str	r3, [sp, #4]
   84310:	f1b8 0f00 	cmp.w	r8, #0
   84314:	d03b      	beq.n	8438e <quorem+0xb2>
   84316:	2300      	movs	r3, #0
   84318:	46b4      	mov	ip, r6
   8431a:	461c      	mov	r4, r3
   8431c:	46d6      	mov	lr, sl
   8431e:	f85c 2b04 	ldr.w	r2, [ip], #4
   84322:	f8de 5000 	ldr.w	r5, [lr]
   84326:	fa1f fb82 	uxth.w	fp, r2
   8432a:	fb08 330b 	mla	r3, r8, fp, r3
   8432e:	0c12      	lsrs	r2, r2, #16
   84330:	ea4f 4b13 	mov.w	fp, r3, lsr #16
   84334:	fb08 bb02 	mla	fp, r8, r2, fp
   84338:	b29a      	uxth	r2, r3
   8433a:	1aa2      	subs	r2, r4, r2
   8433c:	b2ab      	uxth	r3, r5
   8433e:	fa1f f48b 	uxth.w	r4, fp
   84342:	441a      	add	r2, r3
   84344:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
   84348:	eb04 4422 	add.w	r4, r4, r2, asr #16
   8434c:	b292      	uxth	r2, r2
   8434e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
   84352:	45e1      	cmp	r9, ip
   84354:	f84e 2b04 	str.w	r2, [lr], #4
   84358:	ea4f 4424 	mov.w	r4, r4, asr #16
   8435c:	ea4f 431b 	mov.w	r3, fp, lsr #16
   84360:	d2dd      	bcs.n	8431e <quorem+0x42>
   84362:	9b00      	ldr	r3, [sp, #0]
   84364:	f85a 3003 	ldr.w	r3, [sl, r3]
   84368:	b98b      	cbnz	r3, 8438e <quorem+0xb2>
   8436a:	9c01      	ldr	r4, [sp, #4]
   8436c:	1f23      	subs	r3, r4, #4
   8436e:	459a      	cmp	sl, r3
   84370:	d20c      	bcs.n	8438c <quorem+0xb0>
   84372:	f854 3c04 	ldr.w	r3, [r4, #-4]
   84376:	b94b      	cbnz	r3, 8438c <quorem+0xb0>
   84378:	f1a4 0308 	sub.w	r3, r4, #8
   8437c:	e002      	b.n	84384 <quorem+0xa8>
   8437e:	681a      	ldr	r2, [r3, #0]
   84380:	3b04      	subs	r3, #4
   84382:	b91a      	cbnz	r2, 8438c <quorem+0xb0>
   84384:	459a      	cmp	sl, r3
   84386:	f107 37ff 	add.w	r7, r7, #4294967295
   8438a:	d3f8      	bcc.n	8437e <quorem+0xa2>
   8438c:	6107      	str	r7, [r0, #16]
   8438e:	4604      	mov	r4, r0
   84390:	f001 fcf0 	bl	85d74 <__mcmp>
   84394:	2800      	cmp	r0, #0
   84396:	db2d      	blt.n	843f4 <quorem+0x118>
   84398:	4655      	mov	r5, sl
   8439a:	2300      	movs	r3, #0
   8439c:	f108 0801 	add.w	r8, r8, #1
   843a0:	f856 1b04 	ldr.w	r1, [r6], #4
   843a4:	6828      	ldr	r0, [r5, #0]
   843a6:	b28a      	uxth	r2, r1
   843a8:	1a9a      	subs	r2, r3, r2
   843aa:	0c0b      	lsrs	r3, r1, #16
   843ac:	b281      	uxth	r1, r0
   843ae:	440a      	add	r2, r1
   843b0:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
   843b4:	eb03 4322 	add.w	r3, r3, r2, asr #16
   843b8:	b292      	uxth	r2, r2
   843ba:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
   843be:	45b1      	cmp	r9, r6
   843c0:	f845 2b04 	str.w	r2, [r5], #4
   843c4:	ea4f 4323 	mov.w	r3, r3, asr #16
   843c8:	d2ea      	bcs.n	843a0 <quorem+0xc4>
   843ca:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
   843ce:	eb0a 0387 	add.w	r3, sl, r7, lsl #2
   843d2:	b97a      	cbnz	r2, 843f4 <quorem+0x118>
   843d4:	1f1a      	subs	r2, r3, #4
   843d6:	4592      	cmp	sl, r2
   843d8:	d20b      	bcs.n	843f2 <quorem+0x116>
   843da:	f853 2c04 	ldr.w	r2, [r3, #-4]
   843de:	b942      	cbnz	r2, 843f2 <quorem+0x116>
   843e0:	3b08      	subs	r3, #8
   843e2:	e002      	b.n	843ea <quorem+0x10e>
   843e4:	681a      	ldr	r2, [r3, #0]
   843e6:	3b04      	subs	r3, #4
   843e8:	b91a      	cbnz	r2, 843f2 <quorem+0x116>
   843ea:	459a      	cmp	sl, r3
   843ec:	f107 37ff 	add.w	r7, r7, #4294967295
   843f0:	d3f8      	bcc.n	843e4 <quorem+0x108>
   843f2:	6127      	str	r7, [r4, #16]
   843f4:	4640      	mov	r0, r8
   843f6:	b003      	add	sp, #12
   843f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   843fc:	2000      	movs	r0, #0
   843fe:	b003      	add	sp, #12
   84400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84404:	0000      	movs	r0, r0
	...

00084408 <_dtoa_r>:
   84408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8440c:	6c05      	ldr	r5, [r0, #64]	; 0x40
   8440e:	b09b      	sub	sp, #108	; 0x6c
   84410:	4604      	mov	r4, r0
   84412:	4692      	mov	sl, r2
   84414:	469b      	mov	fp, r3
   84416:	9e27      	ldr	r6, [sp, #156]	; 0x9c
   84418:	b14d      	cbz	r5, 8442e <_dtoa_r+0x26>
   8441a:	2301      	movs	r3, #1
   8441c:	6c42      	ldr	r2, [r0, #68]	; 0x44
   8441e:	4629      	mov	r1, r5
   84420:	4093      	lsls	r3, r2
   84422:	60ab      	str	r3, [r5, #8]
   84424:	606a      	str	r2, [r5, #4]
   84426:	f001 facd 	bl	859c4 <_Bfree>
   8442a:	2300      	movs	r3, #0
   8442c:	6423      	str	r3, [r4, #64]	; 0x40
   8442e:	f1bb 0f00 	cmp.w	fp, #0
   84432:	465d      	mov	r5, fp
   84434:	db35      	blt.n	844a2 <_dtoa_r+0x9a>
   84436:	2300      	movs	r3, #0
   84438:	6033      	str	r3, [r6, #0]
   8443a:	4b9d      	ldr	r3, [pc, #628]	; (846b0 <_dtoa_r+0x2a8>)
   8443c:	43ab      	bics	r3, r5
   8443e:	d015      	beq.n	8446c <_dtoa_r+0x64>
   84440:	2200      	movs	r2, #0
   84442:	2300      	movs	r3, #0
   84444:	4650      	mov	r0, sl
   84446:	4659      	mov	r1, fp
   84448:	f002 fe46 	bl	870d8 <__aeabi_dcmpeq>
   8444c:	4680      	mov	r8, r0
   8444e:	2800      	cmp	r0, #0
   84450:	d02d      	beq.n	844ae <_dtoa_r+0xa6>
   84452:	2301      	movs	r3, #1
   84454:	9a26      	ldr	r2, [sp, #152]	; 0x98
   84456:	6013      	str	r3, [r2, #0]
   84458:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   8445a:	2b00      	cmp	r3, #0
   8445c:	f000 80bd 	beq.w	845da <_dtoa_r+0x1d2>
   84460:	4894      	ldr	r0, [pc, #592]	; (846b4 <_dtoa_r+0x2ac>)
   84462:	6018      	str	r0, [r3, #0]
   84464:	3801      	subs	r0, #1
   84466:	b01b      	add	sp, #108	; 0x6c
   84468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8446c:	f242 730f 	movw	r3, #9999	; 0x270f
   84470:	9a26      	ldr	r2, [sp, #152]	; 0x98
   84472:	6013      	str	r3, [r2, #0]
   84474:	f1ba 0f00 	cmp.w	sl, #0
   84478:	d10d      	bne.n	84496 <_dtoa_r+0x8e>
   8447a:	f3c5 0513 	ubfx	r5, r5, #0, #20
   8447e:	b955      	cbnz	r5, 84496 <_dtoa_r+0x8e>
   84480:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   84482:	488d      	ldr	r0, [pc, #564]	; (846b8 <_dtoa_r+0x2b0>)
   84484:	2b00      	cmp	r3, #0
   84486:	d0ee      	beq.n	84466 <_dtoa_r+0x5e>
   84488:	f100 0308 	add.w	r3, r0, #8
   8448c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
   8448e:	6013      	str	r3, [r2, #0]
   84490:	b01b      	add	sp, #108	; 0x6c
   84492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84496:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   84498:	4888      	ldr	r0, [pc, #544]	; (846bc <_dtoa_r+0x2b4>)
   8449a:	2b00      	cmp	r3, #0
   8449c:	d0e3      	beq.n	84466 <_dtoa_r+0x5e>
   8449e:	1cc3      	adds	r3, r0, #3
   844a0:	e7f4      	b.n	8448c <_dtoa_r+0x84>
   844a2:	2301      	movs	r3, #1
   844a4:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
   844a8:	6033      	str	r3, [r6, #0]
   844aa:	46ab      	mov	fp, r5
   844ac:	e7c5      	b.n	8443a <_dtoa_r+0x32>
   844ae:	aa18      	add	r2, sp, #96	; 0x60
   844b0:	ab19      	add	r3, sp, #100	; 0x64
   844b2:	9201      	str	r2, [sp, #4]
   844b4:	9300      	str	r3, [sp, #0]
   844b6:	4652      	mov	r2, sl
   844b8:	465b      	mov	r3, fp
   844ba:	4620      	mov	r0, r4
   844bc:	f001 fd04 	bl	85ec8 <__d2b>
   844c0:	0d2b      	lsrs	r3, r5, #20
   844c2:	4681      	mov	r9, r0
   844c4:	d071      	beq.n	845aa <_dtoa_r+0x1a2>
   844c6:	4650      	mov	r0, sl
   844c8:	f3cb 0213 	ubfx	r2, fp, #0, #20
   844cc:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
   844d0:	9f18      	ldr	r7, [sp, #96]	; 0x60
   844d2:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
   844d6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
   844da:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
   844de:	2200      	movs	r2, #0
   844e0:	4b77      	ldr	r3, [pc, #476]	; (846c0 <_dtoa_r+0x2b8>)
   844e2:	f002 f9dd 	bl	868a0 <__aeabi_dsub>
   844e6:	a36c      	add	r3, pc, #432	; (adr r3, 84698 <_dtoa_r+0x290>)
   844e8:	e9d3 2300 	ldrd	r2, r3, [r3]
   844ec:	f002 fb8c 	bl	86c08 <__aeabi_dmul>
   844f0:	a36b      	add	r3, pc, #428	; (adr r3, 846a0 <_dtoa_r+0x298>)
   844f2:	e9d3 2300 	ldrd	r2, r3, [r3]
   844f6:	f002 f9d5 	bl	868a4 <__adddf3>
   844fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
   844fe:	4630      	mov	r0, r6
   84500:	f002 fb1c 	bl	86b3c <__aeabi_i2d>
   84504:	a368      	add	r3, pc, #416	; (adr r3, 846a8 <_dtoa_r+0x2a0>)
   84506:	e9d3 2300 	ldrd	r2, r3, [r3]
   8450a:	f002 fb7d 	bl	86c08 <__aeabi_dmul>
   8450e:	4602      	mov	r2, r0
   84510:	460b      	mov	r3, r1
   84512:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84516:	f002 f9c5 	bl	868a4 <__adddf3>
   8451a:	e9cd 0104 	strd	r0, r1, [sp, #16]
   8451e:	f002 fe23 	bl	87168 <__aeabi_d2iz>
   84522:	2200      	movs	r2, #0
   84524:	9002      	str	r0, [sp, #8]
   84526:	2300      	movs	r3, #0
   84528:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   8452c:	f002 fdde 	bl	870ec <__aeabi_dcmplt>
   84530:	2800      	cmp	r0, #0
   84532:	f040 816d 	bne.w	84810 <_dtoa_r+0x408>
   84536:	9d02      	ldr	r5, [sp, #8]
   84538:	2d16      	cmp	r5, #22
   8453a:	f200 8157 	bhi.w	847ec <_dtoa_r+0x3e4>
   8453e:	4961      	ldr	r1, [pc, #388]	; (846c4 <_dtoa_r+0x2bc>)
   84540:	4652      	mov	r2, sl
   84542:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
   84546:	465b      	mov	r3, fp
   84548:	e9d1 0100 	ldrd	r0, r1, [r1]
   8454c:	f002 fdec 	bl	87128 <__aeabi_dcmpgt>
   84550:	2800      	cmp	r0, #0
   84552:	f000 81be 	beq.w	848d2 <_dtoa_r+0x4ca>
   84556:	1e6b      	subs	r3, r5, #1
   84558:	9302      	str	r3, [sp, #8]
   8455a:	2300      	movs	r3, #0
   8455c:	930e      	str	r3, [sp, #56]	; 0x38
   8455e:	1bbf      	subs	r7, r7, r6
   84560:	1e7b      	subs	r3, r7, #1
   84562:	9308      	str	r3, [sp, #32]
   84564:	f100 814e 	bmi.w	84804 <_dtoa_r+0x3fc>
   84568:	2300      	movs	r3, #0
   8456a:	930a      	str	r3, [sp, #40]	; 0x28
   8456c:	9b02      	ldr	r3, [sp, #8]
   8456e:	2b00      	cmp	r3, #0
   84570:	f2c0 813f 	blt.w	847f2 <_dtoa_r+0x3ea>
   84574:	9a08      	ldr	r2, [sp, #32]
   84576:	930d      	str	r3, [sp, #52]	; 0x34
   84578:	4611      	mov	r1, r2
   8457a:	4419      	add	r1, r3
   8457c:	2300      	movs	r3, #0
   8457e:	9108      	str	r1, [sp, #32]
   84580:	930c      	str	r3, [sp, #48]	; 0x30
   84582:	9b24      	ldr	r3, [sp, #144]	; 0x90
   84584:	2b09      	cmp	r3, #9
   84586:	d82a      	bhi.n	845de <_dtoa_r+0x1d6>
   84588:	2b05      	cmp	r3, #5
   8458a:	f340 8658 	ble.w	8523e <_dtoa_r+0xe36>
   8458e:	2500      	movs	r5, #0
   84590:	3b04      	subs	r3, #4
   84592:	9324      	str	r3, [sp, #144]	; 0x90
   84594:	9b24      	ldr	r3, [sp, #144]	; 0x90
   84596:	3b02      	subs	r3, #2
   84598:	2b03      	cmp	r3, #3
   8459a:	f200 863f 	bhi.w	8521c <_dtoa_r+0xe14>
   8459e:	e8df f013 	tbh	[pc, r3, lsl #1]
   845a2:	03ce      	.short	0x03ce
   845a4:	03d902c3 	.word	0x03d902c3
   845a8:	045b      	.short	0x045b
   845aa:	9f18      	ldr	r7, [sp, #96]	; 0x60
   845ac:	9e19      	ldr	r6, [sp, #100]	; 0x64
   845ae:	443e      	add	r6, r7
   845b0:	f206 4332 	addw	r3, r6, #1074	; 0x432
   845b4:	2b20      	cmp	r3, #32
   845b6:	f340 8187 	ble.w	848c8 <_dtoa_r+0x4c0>
   845ba:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
   845be:	f206 4012 	addw	r0, r6, #1042	; 0x412
   845c2:	409d      	lsls	r5, r3
   845c4:	fa2a f000 	lsr.w	r0, sl, r0
   845c8:	4328      	orrs	r0, r5
   845ca:	f002 faa7 	bl	86b1c <__aeabi_ui2d>
   845ce:	2301      	movs	r3, #1
   845d0:	3e01      	subs	r6, #1
   845d2:	9314      	str	r3, [sp, #80]	; 0x50
   845d4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
   845d8:	e781      	b.n	844de <_dtoa_r+0xd6>
   845da:	483b      	ldr	r0, [pc, #236]	; (846c8 <_dtoa_r+0x2c0>)
   845dc:	e743      	b.n	84466 <_dtoa_r+0x5e>
   845de:	2100      	movs	r1, #0
   845e0:	4620      	mov	r0, r4
   845e2:	6461      	str	r1, [r4, #68]	; 0x44
   845e4:	9125      	str	r1, [sp, #148]	; 0x94
   845e6:	f001 f9c7 	bl	85978 <_Balloc>
   845ea:	f04f 33ff 	mov.w	r3, #4294967295
   845ee:	9307      	str	r3, [sp, #28]
   845f0:	930f      	str	r3, [sp, #60]	; 0x3c
   845f2:	2301      	movs	r3, #1
   845f4:	9a25      	ldr	r2, [sp, #148]	; 0x94
   845f6:	9004      	str	r0, [sp, #16]
   845f8:	6420      	str	r0, [r4, #64]	; 0x40
   845fa:	9224      	str	r2, [sp, #144]	; 0x90
   845fc:	930b      	str	r3, [sp, #44]	; 0x2c
   845fe:	9b19      	ldr	r3, [sp, #100]	; 0x64
   84600:	2b00      	cmp	r3, #0
   84602:	f2c0 80d3 	blt.w	847ac <_dtoa_r+0x3a4>
   84606:	9a02      	ldr	r2, [sp, #8]
   84608:	2a0e      	cmp	r2, #14
   8460a:	f300 80cf 	bgt.w	847ac <_dtoa_r+0x3a4>
   8460e:	4b2d      	ldr	r3, [pc, #180]	; (846c4 <_dtoa_r+0x2bc>)
   84610:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   84614:	e9d3 2300 	ldrd	r2, r3, [r3]
   84618:	e9cd 2308 	strd	r2, r3, [sp, #32]
   8461c:	9b25      	ldr	r3, [sp, #148]	; 0x94
   8461e:	2b00      	cmp	r3, #0
   84620:	f2c0 83b4 	blt.w	84d8c <_dtoa_r+0x984>
   84624:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
   84628:	4650      	mov	r0, sl
   8462a:	462a      	mov	r2, r5
   8462c:	4633      	mov	r3, r6
   8462e:	4659      	mov	r1, fp
   84630:	f002 fc14 	bl	86e5c <__aeabi_ddiv>
   84634:	f002 fd98 	bl	87168 <__aeabi_d2iz>
   84638:	4680      	mov	r8, r0
   8463a:	f002 fa7f 	bl	86b3c <__aeabi_i2d>
   8463e:	462a      	mov	r2, r5
   84640:	4633      	mov	r3, r6
   84642:	f002 fae1 	bl	86c08 <__aeabi_dmul>
   84646:	4602      	mov	r2, r0
   84648:	460b      	mov	r3, r1
   8464a:	4650      	mov	r0, sl
   8464c:	4659      	mov	r1, fp
   8464e:	f002 f927 	bl	868a0 <__aeabi_dsub>
   84652:	9e07      	ldr	r6, [sp, #28]
   84654:	9f04      	ldr	r7, [sp, #16]
   84656:	f108 0530 	add.w	r5, r8, #48	; 0x30
   8465a:	2e01      	cmp	r6, #1
   8465c:	703d      	strb	r5, [r7, #0]
   8465e:	4602      	mov	r2, r0
   84660:	460b      	mov	r3, r1
   84662:	f107 0501 	add.w	r5, r7, #1
   84666:	d064      	beq.n	84732 <_dtoa_r+0x32a>
   84668:	2200      	movs	r2, #0
   8466a:	4b18      	ldr	r3, [pc, #96]	; (846cc <_dtoa_r+0x2c4>)
   8466c:	f002 facc 	bl	86c08 <__aeabi_dmul>
   84670:	2200      	movs	r2, #0
   84672:	2300      	movs	r3, #0
   84674:	4606      	mov	r6, r0
   84676:	460f      	mov	r7, r1
   84678:	f002 fd2e 	bl	870d8 <__aeabi_dcmpeq>
   8467c:	2800      	cmp	r0, #0
   8467e:	f040 8082 	bne.w	84786 <_dtoa_r+0x37e>
   84682:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
   84686:	f04f 0a00 	mov.w	sl, #0
   8468a:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
   8468e:	f04f 0b00 	mov.w	fp, #0
   84692:	940b      	str	r4, [sp, #44]	; 0x2c
   84694:	e029      	b.n	846ea <_dtoa_r+0x2e2>
   84696:	bf00      	nop
   84698:	636f4361 	.word	0x636f4361
   8469c:	3fd287a7 	.word	0x3fd287a7
   846a0:	8b60c8b3 	.word	0x8b60c8b3
   846a4:	3fc68a28 	.word	0x3fc68a28
   846a8:	509f79fb 	.word	0x509f79fb
   846ac:	3fd34413 	.word	0x3fd34413
   846b0:	7ff00000 	.word	0x7ff00000
   846b4:	00087629 	.word	0x00087629
   846b8:	0008764c 	.word	0x0008764c
   846bc:	00087658 	.word	0x00087658
   846c0:	3ff80000 	.word	0x3ff80000
   846c4:	00087688 	.word	0x00087688
   846c8:	00087628 	.word	0x00087628
   846cc:	40240000 	.word	0x40240000
   846d0:	2200      	movs	r2, #0
   846d2:	4b81      	ldr	r3, [pc, #516]	; (848d8 <_dtoa_r+0x4d0>)
   846d4:	f002 fa98 	bl	86c08 <__aeabi_dmul>
   846d8:	4652      	mov	r2, sl
   846da:	465b      	mov	r3, fp
   846dc:	4606      	mov	r6, r0
   846de:	460f      	mov	r7, r1
   846e0:	f002 fcfa 	bl	870d8 <__aeabi_dcmpeq>
   846e4:	2800      	cmp	r0, #0
   846e6:	f040 83ba 	bne.w	84e5e <_dtoa_r+0xa56>
   846ea:	4642      	mov	r2, r8
   846ec:	464b      	mov	r3, r9
   846ee:	4630      	mov	r0, r6
   846f0:	4639      	mov	r1, r7
   846f2:	f002 fbb3 	bl	86e5c <__aeabi_ddiv>
   846f6:	f002 fd37 	bl	87168 <__aeabi_d2iz>
   846fa:	4604      	mov	r4, r0
   846fc:	f002 fa1e 	bl	86b3c <__aeabi_i2d>
   84700:	4642      	mov	r2, r8
   84702:	464b      	mov	r3, r9
   84704:	f002 fa80 	bl	86c08 <__aeabi_dmul>
   84708:	4602      	mov	r2, r0
   8470a:	460b      	mov	r3, r1
   8470c:	4630      	mov	r0, r6
   8470e:	4639      	mov	r1, r7
   84710:	f002 f8c6 	bl	868a0 <__aeabi_dsub>
   84714:	f104 0630 	add.w	r6, r4, #48	; 0x30
   84718:	f805 6b01 	strb.w	r6, [r5], #1
   8471c:	9e04      	ldr	r6, [sp, #16]
   8471e:	9f07      	ldr	r7, [sp, #28]
   84720:	1bae      	subs	r6, r5, r6
   84722:	42be      	cmp	r6, r7
   84724:	4602      	mov	r2, r0
   84726:	460b      	mov	r3, r1
   84728:	d1d2      	bne.n	846d0 <_dtoa_r+0x2c8>
   8472a:	46a0      	mov	r8, r4
   8472c:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
   84730:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   84732:	4610      	mov	r0, r2
   84734:	4619      	mov	r1, r3
   84736:	f002 f8b5 	bl	868a4 <__adddf3>
   8473a:	4606      	mov	r6, r0
   8473c:	460f      	mov	r7, r1
   8473e:	4602      	mov	r2, r0
   84740:	460b      	mov	r3, r1
   84742:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   84746:	f002 fcd1 	bl	870ec <__aeabi_dcmplt>
   8474a:	b948      	cbnz	r0, 84760 <_dtoa_r+0x358>
   8474c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   84750:	4632      	mov	r2, r6
   84752:	463b      	mov	r3, r7
   84754:	f002 fcc0 	bl	870d8 <__aeabi_dcmpeq>
   84758:	b1a8      	cbz	r0, 84786 <_dtoa_r+0x37e>
   8475a:	f018 0f01 	tst.w	r8, #1
   8475e:	d012      	beq.n	84786 <_dtoa_r+0x37e>
   84760:	f815 8c01 	ldrb.w	r8, [r5, #-1]
   84764:	1e6b      	subs	r3, r5, #1
   84766:	9a04      	ldr	r2, [sp, #16]
   84768:	e004      	b.n	84774 <_dtoa_r+0x36c>
   8476a:	429a      	cmp	r2, r3
   8476c:	f000 8402 	beq.w	84f74 <_dtoa_r+0xb6c>
   84770:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
   84774:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
   84778:	f103 0501 	add.w	r5, r3, #1
   8477c:	d0f5      	beq.n	8476a <_dtoa_r+0x362>
   8477e:	f108 0801 	add.w	r8, r8, #1
   84782:	f883 8000 	strb.w	r8, [r3]
   84786:	4649      	mov	r1, r9
   84788:	4620      	mov	r0, r4
   8478a:	f001 f91b 	bl	859c4 <_Bfree>
   8478e:	2200      	movs	r2, #0
   84790:	9b02      	ldr	r3, [sp, #8]
   84792:	702a      	strb	r2, [r5, #0]
   84794:	9a26      	ldr	r2, [sp, #152]	; 0x98
   84796:	3301      	adds	r3, #1
   84798:	6013      	str	r3, [r2, #0]
   8479a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   8479c:	2b00      	cmp	r3, #0
   8479e:	f000 839f 	beq.w	84ee0 <_dtoa_r+0xad8>
   847a2:	9804      	ldr	r0, [sp, #16]
   847a4:	601d      	str	r5, [r3, #0]
   847a6:	b01b      	add	sp, #108	; 0x6c
   847a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   847ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   847ae:	2a00      	cmp	r2, #0
   847b0:	d03e      	beq.n	84830 <_dtoa_r+0x428>
   847b2:	9a24      	ldr	r2, [sp, #144]	; 0x90
   847b4:	2a01      	cmp	r2, #1
   847b6:	f340 8311 	ble.w	84ddc <_dtoa_r+0x9d4>
   847ba:	9b07      	ldr	r3, [sp, #28]
   847bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   847be:	1e5f      	subs	r7, r3, #1
   847c0:	42ba      	cmp	r2, r7
   847c2:	f2c0 8390 	blt.w	84ee6 <_dtoa_r+0xade>
   847c6:	1bd7      	subs	r7, r2, r7
   847c8:	9b07      	ldr	r3, [sp, #28]
   847ca:	2b00      	cmp	r3, #0
   847cc:	f2c0 848c 	blt.w	850e8 <_dtoa_r+0xce0>
   847d0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   847d2:	9b07      	ldr	r3, [sp, #28]
   847d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   847d6:	2101      	movs	r1, #1
   847d8:	441a      	add	r2, r3
   847da:	920a      	str	r2, [sp, #40]	; 0x28
   847dc:	9a08      	ldr	r2, [sp, #32]
   847de:	4620      	mov	r0, r4
   847e0:	441a      	add	r2, r3
   847e2:	9208      	str	r2, [sp, #32]
   847e4:	f001 f98a 	bl	85afc <__i2b>
   847e8:	4606      	mov	r6, r0
   847ea:	e023      	b.n	84834 <_dtoa_r+0x42c>
   847ec:	2301      	movs	r3, #1
   847ee:	930e      	str	r3, [sp, #56]	; 0x38
   847f0:	e6b5      	b.n	8455e <_dtoa_r+0x156>
   847f2:	2300      	movs	r3, #0
   847f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   847f6:	930d      	str	r3, [sp, #52]	; 0x34
   847f8:	9b02      	ldr	r3, [sp, #8]
   847fa:	1ad2      	subs	r2, r2, r3
   847fc:	425b      	negs	r3, r3
   847fe:	920a      	str	r2, [sp, #40]	; 0x28
   84800:	930c      	str	r3, [sp, #48]	; 0x30
   84802:	e6be      	b.n	84582 <_dtoa_r+0x17a>
   84804:	f1c7 0301 	rsb	r3, r7, #1
   84808:	930a      	str	r3, [sp, #40]	; 0x28
   8480a:	2300      	movs	r3, #0
   8480c:	9308      	str	r3, [sp, #32]
   8480e:	e6ad      	b.n	8456c <_dtoa_r+0x164>
   84810:	9d02      	ldr	r5, [sp, #8]
   84812:	4628      	mov	r0, r5
   84814:	f002 f992 	bl	86b3c <__aeabi_i2d>
   84818:	4602      	mov	r2, r0
   8481a:	460b      	mov	r3, r1
   8481c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   84820:	f002 fc5a 	bl	870d8 <__aeabi_dcmpeq>
   84824:	2800      	cmp	r0, #0
   84826:	f47f ae86 	bne.w	84536 <_dtoa_r+0x12e>
   8482a:	1e6b      	subs	r3, r5, #1
   8482c:	9302      	str	r3, [sp, #8]
   8482e:	e682      	b.n	84536 <_dtoa_r+0x12e>
   84830:	ad0a      	add	r5, sp, #40	; 0x28
   84832:	cde0      	ldmia	r5, {r5, r6, r7}
   84834:	2d00      	cmp	r5, #0
   84836:	dd0c      	ble.n	84852 <_dtoa_r+0x44a>
   84838:	9908      	ldr	r1, [sp, #32]
   8483a:	2900      	cmp	r1, #0
   8483c:	460b      	mov	r3, r1
   8483e:	dd08      	ble.n	84852 <_dtoa_r+0x44a>
   84840:	42a9      	cmp	r1, r5
   84842:	bfa8      	it	ge
   84844:	462b      	movge	r3, r5
   84846:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   84848:	1aed      	subs	r5, r5, r3
   8484a:	1ad2      	subs	r2, r2, r3
   8484c:	1acb      	subs	r3, r1, r3
   8484e:	920a      	str	r2, [sp, #40]	; 0x28
   84850:	9308      	str	r3, [sp, #32]
   84852:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   84854:	b1d3      	cbz	r3, 8488c <_dtoa_r+0x484>
   84856:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   84858:	2b00      	cmp	r3, #0
   8485a:	f000 82b8 	beq.w	84dce <_dtoa_r+0x9c6>
   8485e:	2f00      	cmp	r7, #0
   84860:	dd10      	ble.n	84884 <_dtoa_r+0x47c>
   84862:	4631      	mov	r1, r6
   84864:	463a      	mov	r2, r7
   84866:	4620      	mov	r0, r4
   84868:	f001 f9e4 	bl	85c34 <__pow5mult>
   8486c:	464a      	mov	r2, r9
   8486e:	4601      	mov	r1, r0
   84870:	4606      	mov	r6, r0
   84872:	4620      	mov	r0, r4
   84874:	f001 f94c 	bl	85b10 <__multiply>
   84878:	4603      	mov	r3, r0
   8487a:	4649      	mov	r1, r9
   8487c:	4620      	mov	r0, r4
   8487e:	4699      	mov	r9, r3
   84880:	f001 f8a0 	bl	859c4 <_Bfree>
   84884:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   84886:	1bda      	subs	r2, r3, r7
   84888:	f040 82a2 	bne.w	84dd0 <_dtoa_r+0x9c8>
   8488c:	2101      	movs	r1, #1
   8488e:	4620      	mov	r0, r4
   84890:	f001 f934 	bl	85afc <__i2b>
   84894:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   84896:	4680      	mov	r8, r0
   84898:	2b00      	cmp	r3, #0
   8489a:	dd1f      	ble.n	848dc <_dtoa_r+0x4d4>
   8489c:	4601      	mov	r1, r0
   8489e:	461a      	mov	r2, r3
   848a0:	4620      	mov	r0, r4
   848a2:	f001 f9c7 	bl	85c34 <__pow5mult>
   848a6:	9b24      	ldr	r3, [sp, #144]	; 0x90
   848a8:	4680      	mov	r8, r0
   848aa:	2b01      	cmp	r3, #1
   848ac:	f340 8255 	ble.w	84d5a <_dtoa_r+0x952>
   848b0:	2300      	movs	r3, #0
   848b2:	930c      	str	r3, [sp, #48]	; 0x30
   848b4:	f8d8 3010 	ldr.w	r3, [r8, #16]
   848b8:	eb08 0383 	add.w	r3, r8, r3, lsl #2
   848bc:	6918      	ldr	r0, [r3, #16]
   848be:	f001 f8cd 	bl	85a5c <__hi0bits>
   848c2:	f1c0 0020 	rsb	r0, r0, #32
   848c6:	e013      	b.n	848f0 <_dtoa_r+0x4e8>
   848c8:	f1c3 0520 	rsb	r5, r3, #32
   848cc:	fa0a f005 	lsl.w	r0, sl, r5
   848d0:	e67b      	b.n	845ca <_dtoa_r+0x1c2>
   848d2:	900e      	str	r0, [sp, #56]	; 0x38
   848d4:	e643      	b.n	8455e <_dtoa_r+0x156>
   848d6:	bf00      	nop
   848d8:	40240000 	.word	0x40240000
   848dc:	9b24      	ldr	r3, [sp, #144]	; 0x90
   848de:	2b01      	cmp	r3, #1
   848e0:	f340 8285 	ble.w	84dee <_dtoa_r+0x9e6>
   848e4:	2300      	movs	r3, #0
   848e6:	930c      	str	r3, [sp, #48]	; 0x30
   848e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   848ea:	2001      	movs	r0, #1
   848ec:	2b00      	cmp	r3, #0
   848ee:	d1e1      	bne.n	848b4 <_dtoa_r+0x4ac>
   848f0:	9a08      	ldr	r2, [sp, #32]
   848f2:	4410      	add	r0, r2
   848f4:	f010 001f 	ands.w	r0, r0, #31
   848f8:	f000 80a1 	beq.w	84a3e <_dtoa_r+0x636>
   848fc:	f1c0 0320 	rsb	r3, r0, #32
   84900:	2b04      	cmp	r3, #4
   84902:	f340 8486 	ble.w	85212 <_dtoa_r+0xe0a>
   84906:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84908:	f1c0 001c 	rsb	r0, r0, #28
   8490c:	4403      	add	r3, r0
   8490e:	930a      	str	r3, [sp, #40]	; 0x28
   84910:	4613      	mov	r3, r2
   84912:	4403      	add	r3, r0
   84914:	4405      	add	r5, r0
   84916:	9308      	str	r3, [sp, #32]
   84918:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8491a:	2b00      	cmp	r3, #0
   8491c:	dd05      	ble.n	8492a <_dtoa_r+0x522>
   8491e:	4649      	mov	r1, r9
   84920:	461a      	mov	r2, r3
   84922:	4620      	mov	r0, r4
   84924:	f001 f9d6 	bl	85cd4 <__lshift>
   84928:	4681      	mov	r9, r0
   8492a:	9b08      	ldr	r3, [sp, #32]
   8492c:	2b00      	cmp	r3, #0
   8492e:	dd05      	ble.n	8493c <_dtoa_r+0x534>
   84930:	4641      	mov	r1, r8
   84932:	461a      	mov	r2, r3
   84934:	4620      	mov	r0, r4
   84936:	f001 f9cd 	bl	85cd4 <__lshift>
   8493a:	4680      	mov	r8, r0
   8493c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   8493e:	2b00      	cmp	r3, #0
   84940:	f040 8086 	bne.w	84a50 <_dtoa_r+0x648>
   84944:	9b07      	ldr	r3, [sp, #28]
   84946:	2b00      	cmp	r3, #0
   84948:	f340 8264 	ble.w	84e14 <_dtoa_r+0xa0c>
   8494c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8494e:	2b00      	cmp	r3, #0
   84950:	f000 8098 	beq.w	84a84 <_dtoa_r+0x67c>
   84954:	2d00      	cmp	r5, #0
   84956:	dd05      	ble.n	84964 <_dtoa_r+0x55c>
   84958:	4631      	mov	r1, r6
   8495a:	462a      	mov	r2, r5
   8495c:	4620      	mov	r0, r4
   8495e:	f001 f9b9 	bl	85cd4 <__lshift>
   84962:	4606      	mov	r6, r0
   84964:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   84966:	2b00      	cmp	r3, #0
   84968:	f040 8336 	bne.w	84fd8 <_dtoa_r+0xbd0>
   8496c:	9608      	str	r6, [sp, #32]
   8496e:	9b07      	ldr	r3, [sp, #28]
   84970:	9a04      	ldr	r2, [sp, #16]
   84972:	3b01      	subs	r3, #1
   84974:	18d3      	adds	r3, r2, r3
   84976:	930b      	str	r3, [sp, #44]	; 0x2c
   84978:	4617      	mov	r7, r2
   8497a:	f00a 0301 	and.w	r3, sl, #1
   8497e:	46c2      	mov	sl, r8
   84980:	f8dd b020 	ldr.w	fp, [sp, #32]
   84984:	930c      	str	r3, [sp, #48]	; 0x30
   84986:	4651      	mov	r1, sl
   84988:	4648      	mov	r0, r9
   8498a:	f7ff fca7 	bl	842dc <quorem>
   8498e:	4631      	mov	r1, r6
   84990:	4605      	mov	r5, r0
   84992:	4648      	mov	r0, r9
   84994:	f001 f9ee 	bl	85d74 <__mcmp>
   84998:	465a      	mov	r2, fp
   8499a:	9007      	str	r0, [sp, #28]
   8499c:	4651      	mov	r1, sl
   8499e:	4620      	mov	r0, r4
   849a0:	f001 fa04 	bl	85dac <__mdiff>
   849a4:	68c2      	ldr	r2, [r0, #12]
   849a6:	4680      	mov	r8, r0
   849a8:	f105 0330 	add.w	r3, r5, #48	; 0x30
   849ac:	2a00      	cmp	r2, #0
   849ae:	f040 8229 	bne.w	84e04 <_dtoa_r+0x9fc>
   849b2:	4601      	mov	r1, r0
   849b4:	4648      	mov	r0, r9
   849b6:	930a      	str	r3, [sp, #40]	; 0x28
   849b8:	f001 f9dc 	bl	85d74 <__mcmp>
   849bc:	4641      	mov	r1, r8
   849be:	9008      	str	r0, [sp, #32]
   849c0:	4620      	mov	r0, r4
   849c2:	f000 ffff 	bl	859c4 <_Bfree>
   849c6:	9a08      	ldr	r2, [sp, #32]
   849c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   849ca:	b932      	cbnz	r2, 849da <_dtoa_r+0x5d2>
   849cc:	9924      	ldr	r1, [sp, #144]	; 0x90
   849ce:	b921      	cbnz	r1, 849da <_dtoa_r+0x5d2>
   849d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   849d2:	2a00      	cmp	r2, #0
   849d4:	f000 83ee 	beq.w	851b4 <_dtoa_r+0xdac>
   849d8:	9a24      	ldr	r2, [sp, #144]	; 0x90
   849da:	9907      	ldr	r1, [sp, #28]
   849dc:	2900      	cmp	r1, #0
   849de:	f2c0 829f 	blt.w	84f20 <_dtoa_r+0xb18>
   849e2:	d105      	bne.n	849f0 <_dtoa_r+0x5e8>
   849e4:	9924      	ldr	r1, [sp, #144]	; 0x90
   849e6:	b919      	cbnz	r1, 849f0 <_dtoa_r+0x5e8>
   849e8:	990c      	ldr	r1, [sp, #48]	; 0x30
   849ea:	2900      	cmp	r1, #0
   849ec:	f000 8298 	beq.w	84f20 <_dtoa_r+0xb18>
   849f0:	2a00      	cmp	r2, #0
   849f2:	f300 8305 	bgt.w	85000 <_dtoa_r+0xbf8>
   849f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   849f8:	f107 0801 	add.w	r8, r7, #1
   849fc:	4297      	cmp	r7, r2
   849fe:	703b      	strb	r3, [r7, #0]
   84a00:	4645      	mov	r5, r8
   84a02:	f000 830b 	beq.w	8501c <_dtoa_r+0xc14>
   84a06:	4649      	mov	r1, r9
   84a08:	2300      	movs	r3, #0
   84a0a:	220a      	movs	r2, #10
   84a0c:	4620      	mov	r0, r4
   84a0e:	f000 ffe3 	bl	859d8 <__multadd>
   84a12:	455e      	cmp	r6, fp
   84a14:	4681      	mov	r9, r0
   84a16:	4631      	mov	r1, r6
   84a18:	f04f 0300 	mov.w	r3, #0
   84a1c:	f04f 020a 	mov.w	r2, #10
   84a20:	4620      	mov	r0, r4
   84a22:	f000 81e9 	beq.w	84df8 <_dtoa_r+0x9f0>
   84a26:	f000 ffd7 	bl	859d8 <__multadd>
   84a2a:	4659      	mov	r1, fp
   84a2c:	4606      	mov	r6, r0
   84a2e:	2300      	movs	r3, #0
   84a30:	220a      	movs	r2, #10
   84a32:	4620      	mov	r0, r4
   84a34:	f000 ffd0 	bl	859d8 <__multadd>
   84a38:	4647      	mov	r7, r8
   84a3a:	4683      	mov	fp, r0
   84a3c:	e7a3      	b.n	84986 <_dtoa_r+0x57e>
   84a3e:	201c      	movs	r0, #28
   84a40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84a42:	4405      	add	r5, r0
   84a44:	4403      	add	r3, r0
   84a46:	930a      	str	r3, [sp, #40]	; 0x28
   84a48:	9b08      	ldr	r3, [sp, #32]
   84a4a:	4403      	add	r3, r0
   84a4c:	9308      	str	r3, [sp, #32]
   84a4e:	e763      	b.n	84918 <_dtoa_r+0x510>
   84a50:	4641      	mov	r1, r8
   84a52:	4648      	mov	r0, r9
   84a54:	f001 f98e 	bl	85d74 <__mcmp>
   84a58:	2800      	cmp	r0, #0
   84a5a:	f6bf af73 	bge.w	84944 <_dtoa_r+0x53c>
   84a5e:	9f02      	ldr	r7, [sp, #8]
   84a60:	4649      	mov	r1, r9
   84a62:	2300      	movs	r3, #0
   84a64:	220a      	movs	r2, #10
   84a66:	4620      	mov	r0, r4
   84a68:	3f01      	subs	r7, #1
   84a6a:	9702      	str	r7, [sp, #8]
   84a6c:	f000 ffb4 	bl	859d8 <__multadd>
   84a70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   84a72:	4681      	mov	r9, r0
   84a74:	2b00      	cmp	r3, #0
   84a76:	f040 83b5 	bne.w	851e4 <_dtoa_r+0xddc>
   84a7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   84a7c:	2b00      	cmp	r3, #0
   84a7e:	f340 83be 	ble.w	851fe <_dtoa_r+0xdf6>
   84a82:	9307      	str	r3, [sp, #28]
   84a84:	f8dd a010 	ldr.w	sl, [sp, #16]
   84a88:	9f07      	ldr	r7, [sp, #28]
   84a8a:	4655      	mov	r5, sl
   84a8c:	e006      	b.n	84a9c <_dtoa_r+0x694>
   84a8e:	4649      	mov	r1, r9
   84a90:	2300      	movs	r3, #0
   84a92:	220a      	movs	r2, #10
   84a94:	4620      	mov	r0, r4
   84a96:	f000 ff9f 	bl	859d8 <__multadd>
   84a9a:	4681      	mov	r9, r0
   84a9c:	4641      	mov	r1, r8
   84a9e:	4648      	mov	r0, r9
   84aa0:	f7ff fc1c 	bl	842dc <quorem>
   84aa4:	3030      	adds	r0, #48	; 0x30
   84aa6:	f805 0b01 	strb.w	r0, [r5], #1
   84aaa:	eba5 030a 	sub.w	r3, r5, sl
   84aae:	42bb      	cmp	r3, r7
   84ab0:	dbed      	blt.n	84a8e <_dtoa_r+0x686>
   84ab2:	9b04      	ldr	r3, [sp, #16]
   84ab4:	9a07      	ldr	r2, [sp, #28]
   84ab6:	4682      	mov	sl, r0
   84ab8:	2a01      	cmp	r2, #1
   84aba:	bfac      	ite	ge
   84abc:	189b      	addge	r3, r3, r2
   84abe:	3301      	addlt	r3, #1
   84ac0:	f04f 0b00 	mov.w	fp, #0
   84ac4:	461d      	mov	r5, r3
   84ac6:	4649      	mov	r1, r9
   84ac8:	2201      	movs	r2, #1
   84aca:	4620      	mov	r0, r4
   84acc:	f001 f902 	bl	85cd4 <__lshift>
   84ad0:	4641      	mov	r1, r8
   84ad2:	4681      	mov	r9, r0
   84ad4:	f001 f94e 	bl	85d74 <__mcmp>
   84ad8:	2800      	cmp	r0, #0
   84ada:	f340 823f 	ble.w	84f5c <_dtoa_r+0xb54>
   84ade:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   84ae2:	1e6b      	subs	r3, r5, #1
   84ae4:	9904      	ldr	r1, [sp, #16]
   84ae6:	e004      	b.n	84af2 <_dtoa_r+0x6ea>
   84ae8:	428b      	cmp	r3, r1
   84aea:	f000 81ae 	beq.w	84e4a <_dtoa_r+0xa42>
   84aee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
   84af2:	2a39      	cmp	r2, #57	; 0x39
   84af4:	f103 0501 	add.w	r5, r3, #1
   84af8:	d0f6      	beq.n	84ae8 <_dtoa_r+0x6e0>
   84afa:	3201      	adds	r2, #1
   84afc:	701a      	strb	r2, [r3, #0]
   84afe:	4641      	mov	r1, r8
   84b00:	4620      	mov	r0, r4
   84b02:	f000 ff5f 	bl	859c4 <_Bfree>
   84b06:	2e00      	cmp	r6, #0
   84b08:	f43f ae3d 	beq.w	84786 <_dtoa_r+0x37e>
   84b0c:	f1bb 0f00 	cmp.w	fp, #0
   84b10:	d005      	beq.n	84b1e <_dtoa_r+0x716>
   84b12:	45b3      	cmp	fp, r6
   84b14:	d003      	beq.n	84b1e <_dtoa_r+0x716>
   84b16:	4659      	mov	r1, fp
   84b18:	4620      	mov	r0, r4
   84b1a:	f000 ff53 	bl	859c4 <_Bfree>
   84b1e:	4631      	mov	r1, r6
   84b20:	4620      	mov	r0, r4
   84b22:	f000 ff4f 	bl	859c4 <_Bfree>
   84b26:	e62e      	b.n	84786 <_dtoa_r+0x37e>
   84b28:	2300      	movs	r3, #0
   84b2a:	930b      	str	r3, [sp, #44]	; 0x2c
   84b2c:	9b02      	ldr	r3, [sp, #8]
   84b2e:	9a25      	ldr	r2, [sp, #148]	; 0x94
   84b30:	4413      	add	r3, r2
   84b32:	930f      	str	r3, [sp, #60]	; 0x3c
   84b34:	3301      	adds	r3, #1
   84b36:	2b01      	cmp	r3, #1
   84b38:	461f      	mov	r7, r3
   84b3a:	461e      	mov	r6, r3
   84b3c:	bfb8      	it	lt
   84b3e:	2701      	movlt	r7, #1
   84b40:	9307      	str	r3, [sp, #28]
   84b42:	2100      	movs	r1, #0
   84b44:	2f17      	cmp	r7, #23
   84b46:	6461      	str	r1, [r4, #68]	; 0x44
   84b48:	d90a      	bls.n	84b60 <_dtoa_r+0x758>
   84b4a:	2201      	movs	r2, #1
   84b4c:	2304      	movs	r3, #4
   84b4e:	005b      	lsls	r3, r3, #1
   84b50:	f103 0014 	add.w	r0, r3, #20
   84b54:	4287      	cmp	r7, r0
   84b56:	4611      	mov	r1, r2
   84b58:	f102 0201 	add.w	r2, r2, #1
   84b5c:	d2f7      	bcs.n	84b4e <_dtoa_r+0x746>
   84b5e:	6461      	str	r1, [r4, #68]	; 0x44
   84b60:	4620      	mov	r0, r4
   84b62:	f000 ff09 	bl	85978 <_Balloc>
   84b66:	2e0e      	cmp	r6, #14
   84b68:	9004      	str	r0, [sp, #16]
   84b6a:	6420      	str	r0, [r4, #64]	; 0x40
   84b6c:	f63f ad47 	bhi.w	845fe <_dtoa_r+0x1f6>
   84b70:	2d00      	cmp	r5, #0
   84b72:	f43f ad44 	beq.w	845fe <_dtoa_r+0x1f6>
   84b76:	9902      	ldr	r1, [sp, #8]
   84b78:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
   84b7c:	2900      	cmp	r1, #0
   84b7e:	f340 8203 	ble.w	84f88 <_dtoa_r+0xb80>
   84b82:	4bb9      	ldr	r3, [pc, #740]	; (84e68 <_dtoa_r+0xa60>)
   84b84:	f001 020f 	and.w	r2, r1, #15
   84b88:	110d      	asrs	r5, r1, #4
   84b8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   84b8e:	06e9      	lsls	r1, r5, #27
   84b90:	e9d3 6700 	ldrd	r6, r7, [r3]
   84b94:	f140 81af 	bpl.w	84ef6 <_dtoa_r+0xaee>
   84b98:	4bb4      	ldr	r3, [pc, #720]	; (84e6c <_dtoa_r+0xa64>)
   84b9a:	4650      	mov	r0, sl
   84b9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
   84ba0:	4659      	mov	r1, fp
   84ba2:	f002 f95b 	bl	86e5c <__aeabi_ddiv>
   84ba6:	f04f 0a03 	mov.w	sl, #3
   84baa:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
   84bae:	f005 050f 	and.w	r5, r5, #15
   84bb2:	b18d      	cbz	r5, 84bd8 <_dtoa_r+0x7d0>
   84bb4:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 84e6c <_dtoa_r+0xa64>
   84bb8:	07ea      	lsls	r2, r5, #31
   84bba:	d509      	bpl.n	84bd0 <_dtoa_r+0x7c8>
   84bbc:	e9d8 2300 	ldrd	r2, r3, [r8]
   84bc0:	4630      	mov	r0, r6
   84bc2:	4639      	mov	r1, r7
   84bc4:	f002 f820 	bl	86c08 <__aeabi_dmul>
   84bc8:	4606      	mov	r6, r0
   84bca:	460f      	mov	r7, r1
   84bcc:	f10a 0a01 	add.w	sl, sl, #1
   84bd0:	106d      	asrs	r5, r5, #1
   84bd2:	f108 0808 	add.w	r8, r8, #8
   84bd6:	d1ef      	bne.n	84bb8 <_dtoa_r+0x7b0>
   84bd8:	463b      	mov	r3, r7
   84bda:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   84bde:	4632      	mov	r2, r6
   84be0:	f002 f93c 	bl	86e5c <__aeabi_ddiv>
   84be4:	4607      	mov	r7, r0
   84be6:	4688      	mov	r8, r1
   84be8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   84bea:	b143      	cbz	r3, 84bfe <_dtoa_r+0x7f6>
   84bec:	2200      	movs	r2, #0
   84bee:	4ba0      	ldr	r3, [pc, #640]	; (84e70 <_dtoa_r+0xa68>)
   84bf0:	4638      	mov	r0, r7
   84bf2:	4641      	mov	r1, r8
   84bf4:	f002 fa7a 	bl	870ec <__aeabi_dcmplt>
   84bf8:	2800      	cmp	r0, #0
   84bfa:	f040 8287 	bne.w	8510c <_dtoa_r+0xd04>
   84bfe:	4650      	mov	r0, sl
   84c00:	f001 ff9c 	bl	86b3c <__aeabi_i2d>
   84c04:	463a      	mov	r2, r7
   84c06:	4643      	mov	r3, r8
   84c08:	f001 fffe 	bl	86c08 <__aeabi_dmul>
   84c0c:	4b99      	ldr	r3, [pc, #612]	; (84e74 <_dtoa_r+0xa6c>)
   84c0e:	2200      	movs	r2, #0
   84c10:	f001 fe48 	bl	868a4 <__adddf3>
   84c14:	9b07      	ldr	r3, [sp, #28]
   84c16:	4605      	mov	r5, r0
   84c18:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
   84c1c:	2b00      	cmp	r3, #0
   84c1e:	f000 813f 	beq.w	84ea0 <_dtoa_r+0xa98>
   84c22:	9b02      	ldr	r3, [sp, #8]
   84c24:	9315      	str	r3, [sp, #84]	; 0x54
   84c26:	9b07      	ldr	r3, [sp, #28]
   84c28:	9312      	str	r3, [sp, #72]	; 0x48
   84c2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   84c2c:	2b00      	cmp	r3, #0
   84c2e:	f000 81fb 	beq.w	85028 <_dtoa_r+0xc20>
   84c32:	9a12      	ldr	r2, [sp, #72]	; 0x48
   84c34:	4b8c      	ldr	r3, [pc, #560]	; (84e68 <_dtoa_r+0xa60>)
   84c36:	2000      	movs	r0, #0
   84c38:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   84c3c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
   84c40:	498d      	ldr	r1, [pc, #564]	; (84e78 <_dtoa_r+0xa70>)
   84c42:	f002 f90b 	bl	86e5c <__aeabi_ddiv>
   84c46:	462a      	mov	r2, r5
   84c48:	4633      	mov	r3, r6
   84c4a:	f001 fe29 	bl	868a0 <__aeabi_dsub>
   84c4e:	4682      	mov	sl, r0
   84c50:	468b      	mov	fp, r1
   84c52:	4638      	mov	r0, r7
   84c54:	4641      	mov	r1, r8
   84c56:	f002 fa87 	bl	87168 <__aeabi_d2iz>
   84c5a:	4605      	mov	r5, r0
   84c5c:	f001 ff6e 	bl	86b3c <__aeabi_i2d>
   84c60:	4602      	mov	r2, r0
   84c62:	460b      	mov	r3, r1
   84c64:	4638      	mov	r0, r7
   84c66:	4641      	mov	r1, r8
   84c68:	f001 fe1a 	bl	868a0 <__aeabi_dsub>
   84c6c:	3530      	adds	r5, #48	; 0x30
   84c6e:	fa5f f885 	uxtb.w	r8, r5
   84c72:	9d04      	ldr	r5, [sp, #16]
   84c74:	4606      	mov	r6, r0
   84c76:	460f      	mov	r7, r1
   84c78:	f885 8000 	strb.w	r8, [r5]
   84c7c:	4602      	mov	r2, r0
   84c7e:	460b      	mov	r3, r1
   84c80:	4650      	mov	r0, sl
   84c82:	4659      	mov	r1, fp
   84c84:	3501      	adds	r5, #1
   84c86:	f002 fa4f 	bl	87128 <__aeabi_dcmpgt>
   84c8a:	2800      	cmp	r0, #0
   84c8c:	d154      	bne.n	84d38 <_dtoa_r+0x930>
   84c8e:	4632      	mov	r2, r6
   84c90:	463b      	mov	r3, r7
   84c92:	2000      	movs	r0, #0
   84c94:	4976      	ldr	r1, [pc, #472]	; (84e70 <_dtoa_r+0xa68>)
   84c96:	f001 fe03 	bl	868a0 <__aeabi_dsub>
   84c9a:	4602      	mov	r2, r0
   84c9c:	460b      	mov	r3, r1
   84c9e:	4650      	mov	r0, sl
   84ca0:	4659      	mov	r1, fp
   84ca2:	f002 fa41 	bl	87128 <__aeabi_dcmpgt>
   84ca6:	2800      	cmp	r0, #0
   84ca8:	f040 8270 	bne.w	8518c <_dtoa_r+0xd84>
   84cac:	9a12      	ldr	r2, [sp, #72]	; 0x48
   84cae:	2a01      	cmp	r2, #1
   84cb0:	f000 8112 	beq.w	84ed8 <_dtoa_r+0xad0>
   84cb4:	9b12      	ldr	r3, [sp, #72]	; 0x48
   84cb6:	9a04      	ldr	r2, [sp, #16]
   84cb8:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
   84cbc:	4413      	add	r3, r2
   84cbe:	4699      	mov	r9, r3
   84cc0:	e00f      	b.n	84ce2 <_dtoa_r+0x8da>
   84cc2:	4632      	mov	r2, r6
   84cc4:	463b      	mov	r3, r7
   84cc6:	2000      	movs	r0, #0
   84cc8:	4969      	ldr	r1, [pc, #420]	; (84e70 <_dtoa_r+0xa68>)
   84cca:	f001 fde9 	bl	868a0 <__aeabi_dsub>
   84cce:	4652      	mov	r2, sl
   84cd0:	465b      	mov	r3, fp
   84cd2:	f002 fa0b 	bl	870ec <__aeabi_dcmplt>
   84cd6:	2800      	cmp	r0, #0
   84cd8:	f040 8256 	bne.w	85188 <_dtoa_r+0xd80>
   84cdc:	454d      	cmp	r5, r9
   84cde:	f000 80f9 	beq.w	84ed4 <_dtoa_r+0xacc>
   84ce2:	4650      	mov	r0, sl
   84ce4:	4659      	mov	r1, fp
   84ce6:	2200      	movs	r2, #0
   84ce8:	4b64      	ldr	r3, [pc, #400]	; (84e7c <_dtoa_r+0xa74>)
   84cea:	f001 ff8d 	bl	86c08 <__aeabi_dmul>
   84cee:	2200      	movs	r2, #0
   84cf0:	4b62      	ldr	r3, [pc, #392]	; (84e7c <_dtoa_r+0xa74>)
   84cf2:	4682      	mov	sl, r0
   84cf4:	468b      	mov	fp, r1
   84cf6:	4630      	mov	r0, r6
   84cf8:	4639      	mov	r1, r7
   84cfa:	f001 ff85 	bl	86c08 <__aeabi_dmul>
   84cfe:	460f      	mov	r7, r1
   84d00:	4606      	mov	r6, r0
   84d02:	f002 fa31 	bl	87168 <__aeabi_d2iz>
   84d06:	4680      	mov	r8, r0
   84d08:	f001 ff18 	bl	86b3c <__aeabi_i2d>
   84d0c:	4602      	mov	r2, r0
   84d0e:	460b      	mov	r3, r1
   84d10:	4630      	mov	r0, r6
   84d12:	4639      	mov	r1, r7
   84d14:	f001 fdc4 	bl	868a0 <__aeabi_dsub>
   84d18:	f108 0830 	add.w	r8, r8, #48	; 0x30
   84d1c:	fa5f f888 	uxtb.w	r8, r8
   84d20:	f805 8b01 	strb.w	r8, [r5], #1
   84d24:	4652      	mov	r2, sl
   84d26:	465b      	mov	r3, fp
   84d28:	4606      	mov	r6, r0
   84d2a:	460f      	mov	r7, r1
   84d2c:	f002 f9de 	bl	870ec <__aeabi_dcmplt>
   84d30:	2800      	cmp	r0, #0
   84d32:	d0c6      	beq.n	84cc2 <_dtoa_r+0x8ba>
   84d34:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   84d38:	9b15      	ldr	r3, [sp, #84]	; 0x54
   84d3a:	9302      	str	r3, [sp, #8]
   84d3c:	e523      	b.n	84786 <_dtoa_r+0x37e>
   84d3e:	2300      	movs	r3, #0
   84d40:	930b      	str	r3, [sp, #44]	; 0x2c
   84d42:	9b25      	ldr	r3, [sp, #148]	; 0x94
   84d44:	2b00      	cmp	r3, #0
   84d46:	f340 80dd 	ble.w	84f04 <_dtoa_r+0xafc>
   84d4a:	461f      	mov	r7, r3
   84d4c:	461e      	mov	r6, r3
   84d4e:	930f      	str	r3, [sp, #60]	; 0x3c
   84d50:	9307      	str	r3, [sp, #28]
   84d52:	e6f6      	b.n	84b42 <_dtoa_r+0x73a>
   84d54:	2301      	movs	r3, #1
   84d56:	930b      	str	r3, [sp, #44]	; 0x2c
   84d58:	e7f3      	b.n	84d42 <_dtoa_r+0x93a>
   84d5a:	f1ba 0f00 	cmp.w	sl, #0
   84d5e:	f47f ada7 	bne.w	848b0 <_dtoa_r+0x4a8>
   84d62:	f3cb 0313 	ubfx	r3, fp, #0, #20
   84d66:	2b00      	cmp	r3, #0
   84d68:	f47f adbc 	bne.w	848e4 <_dtoa_r+0x4dc>
   84d6c:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
   84d70:	0d3f      	lsrs	r7, r7, #20
   84d72:	053f      	lsls	r7, r7, #20
   84d74:	2f00      	cmp	r7, #0
   84d76:	f000 820d 	beq.w	85194 <_dtoa_r+0xd8c>
   84d7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84d7c:	3301      	adds	r3, #1
   84d7e:	930a      	str	r3, [sp, #40]	; 0x28
   84d80:	9b08      	ldr	r3, [sp, #32]
   84d82:	3301      	adds	r3, #1
   84d84:	9308      	str	r3, [sp, #32]
   84d86:	2301      	movs	r3, #1
   84d88:	930c      	str	r3, [sp, #48]	; 0x30
   84d8a:	e5ad      	b.n	848e8 <_dtoa_r+0x4e0>
   84d8c:	9b07      	ldr	r3, [sp, #28]
   84d8e:	2b00      	cmp	r3, #0
   84d90:	f73f ac48 	bgt.w	84624 <_dtoa_r+0x21c>
   84d94:	f040 8222 	bne.w	851dc <_dtoa_r+0xdd4>
   84d98:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   84d9c:	2200      	movs	r2, #0
   84d9e:	4b38      	ldr	r3, [pc, #224]	; (84e80 <_dtoa_r+0xa78>)
   84da0:	f001 ff32 	bl	86c08 <__aeabi_dmul>
   84da4:	4652      	mov	r2, sl
   84da6:	465b      	mov	r3, fp
   84da8:	f002 f9b4 	bl	87114 <__aeabi_dcmpge>
   84dac:	f8dd 801c 	ldr.w	r8, [sp, #28]
   84db0:	4646      	mov	r6, r8
   84db2:	2800      	cmp	r0, #0
   84db4:	d041      	beq.n	84e3a <_dtoa_r+0xa32>
   84db6:	9b25      	ldr	r3, [sp, #148]	; 0x94
   84db8:	9d04      	ldr	r5, [sp, #16]
   84dba:	43db      	mvns	r3, r3
   84dbc:	9302      	str	r3, [sp, #8]
   84dbe:	4641      	mov	r1, r8
   84dc0:	4620      	mov	r0, r4
   84dc2:	f000 fdff 	bl	859c4 <_Bfree>
   84dc6:	2e00      	cmp	r6, #0
   84dc8:	f43f acdd 	beq.w	84786 <_dtoa_r+0x37e>
   84dcc:	e6a7      	b.n	84b1e <_dtoa_r+0x716>
   84dce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   84dd0:	4649      	mov	r1, r9
   84dd2:	4620      	mov	r0, r4
   84dd4:	f000 ff2e 	bl	85c34 <__pow5mult>
   84dd8:	4681      	mov	r9, r0
   84dda:	e557      	b.n	8488c <_dtoa_r+0x484>
   84ddc:	9a14      	ldr	r2, [sp, #80]	; 0x50
   84dde:	2a00      	cmp	r2, #0
   84de0:	f000 8188 	beq.w	850f4 <_dtoa_r+0xcec>
   84de4:	f203 4333 	addw	r3, r3, #1075	; 0x433
   84de8:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   84dea:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   84dec:	e4f2      	b.n	847d4 <_dtoa_r+0x3cc>
   84dee:	f1ba 0f00 	cmp.w	sl, #0
   84df2:	f47f ad77 	bne.w	848e4 <_dtoa_r+0x4dc>
   84df6:	e7b4      	b.n	84d62 <_dtoa_r+0x95a>
   84df8:	f000 fdee 	bl	859d8 <__multadd>
   84dfc:	4647      	mov	r7, r8
   84dfe:	4606      	mov	r6, r0
   84e00:	4683      	mov	fp, r0
   84e02:	e5c0      	b.n	84986 <_dtoa_r+0x57e>
   84e04:	4601      	mov	r1, r0
   84e06:	4620      	mov	r0, r4
   84e08:	9308      	str	r3, [sp, #32]
   84e0a:	f000 fddb 	bl	859c4 <_Bfree>
   84e0e:	2201      	movs	r2, #1
   84e10:	9b08      	ldr	r3, [sp, #32]
   84e12:	e5e2      	b.n	849da <_dtoa_r+0x5d2>
   84e14:	9b24      	ldr	r3, [sp, #144]	; 0x90
   84e16:	2b02      	cmp	r3, #2
   84e18:	f77f ad98 	ble.w	8494c <_dtoa_r+0x544>
   84e1c:	9b07      	ldr	r3, [sp, #28]
   84e1e:	2b00      	cmp	r3, #0
   84e20:	d1c9      	bne.n	84db6 <_dtoa_r+0x9ae>
   84e22:	4641      	mov	r1, r8
   84e24:	2205      	movs	r2, #5
   84e26:	4620      	mov	r0, r4
   84e28:	f000 fdd6 	bl	859d8 <__multadd>
   84e2c:	4601      	mov	r1, r0
   84e2e:	4680      	mov	r8, r0
   84e30:	4648      	mov	r0, r9
   84e32:	f000 ff9f 	bl	85d74 <__mcmp>
   84e36:	2800      	cmp	r0, #0
   84e38:	ddbd      	ble.n	84db6 <_dtoa_r+0x9ae>
   84e3a:	2331      	movs	r3, #49	; 0x31
   84e3c:	9a02      	ldr	r2, [sp, #8]
   84e3e:	9904      	ldr	r1, [sp, #16]
   84e40:	3201      	adds	r2, #1
   84e42:	9202      	str	r2, [sp, #8]
   84e44:	700b      	strb	r3, [r1, #0]
   84e46:	1c4d      	adds	r5, r1, #1
   84e48:	e7b9      	b.n	84dbe <_dtoa_r+0x9b6>
   84e4a:	2331      	movs	r3, #49	; 0x31
   84e4c:	9a02      	ldr	r2, [sp, #8]
   84e4e:	3201      	adds	r2, #1
   84e50:	9202      	str	r2, [sp, #8]
   84e52:	9a04      	ldr	r2, [sp, #16]
   84e54:	7013      	strb	r3, [r2, #0]
   84e56:	e652      	b.n	84afe <_dtoa_r+0x6f6>
   84e58:	2301      	movs	r3, #1
   84e5a:	930b      	str	r3, [sp, #44]	; 0x2c
   84e5c:	e666      	b.n	84b2c <_dtoa_r+0x724>
   84e5e:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
   84e62:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   84e64:	e48f      	b.n	84786 <_dtoa_r+0x37e>
   84e66:	bf00      	nop
   84e68:	00087688 	.word	0x00087688
   84e6c:	00087660 	.word	0x00087660
   84e70:	3ff00000 	.word	0x3ff00000
   84e74:	401c0000 	.word	0x401c0000
   84e78:	3fe00000 	.word	0x3fe00000
   84e7c:	40240000 	.word	0x40240000
   84e80:	40140000 	.word	0x40140000
   84e84:	4650      	mov	r0, sl
   84e86:	f001 fe59 	bl	86b3c <__aeabi_i2d>
   84e8a:	463a      	mov	r2, r7
   84e8c:	4643      	mov	r3, r8
   84e8e:	f001 febb 	bl	86c08 <__aeabi_dmul>
   84e92:	2200      	movs	r2, #0
   84e94:	4bc1      	ldr	r3, [pc, #772]	; (8519c <_dtoa_r+0xd94>)
   84e96:	f001 fd05 	bl	868a4 <__adddf3>
   84e9a:	4605      	mov	r5, r0
   84e9c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
   84ea0:	4641      	mov	r1, r8
   84ea2:	2200      	movs	r2, #0
   84ea4:	4bbe      	ldr	r3, [pc, #760]	; (851a0 <_dtoa_r+0xd98>)
   84ea6:	4638      	mov	r0, r7
   84ea8:	f001 fcfa 	bl	868a0 <__aeabi_dsub>
   84eac:	462a      	mov	r2, r5
   84eae:	4633      	mov	r3, r6
   84eb0:	4682      	mov	sl, r0
   84eb2:	468b      	mov	fp, r1
   84eb4:	f002 f938 	bl	87128 <__aeabi_dcmpgt>
   84eb8:	4680      	mov	r8, r0
   84eba:	2800      	cmp	r0, #0
   84ebc:	f040 8110 	bne.w	850e0 <_dtoa_r+0xcd8>
   84ec0:	462a      	mov	r2, r5
   84ec2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
   84ec6:	4650      	mov	r0, sl
   84ec8:	4659      	mov	r1, fp
   84eca:	f002 f90f 	bl	870ec <__aeabi_dcmplt>
   84ece:	b118      	cbz	r0, 84ed8 <_dtoa_r+0xad0>
   84ed0:	4646      	mov	r6, r8
   84ed2:	e770      	b.n	84db6 <_dtoa_r+0x9ae>
   84ed4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   84ed8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
   84edc:	f7ff bb8f 	b.w	845fe <_dtoa_r+0x1f6>
   84ee0:	9804      	ldr	r0, [sp, #16]
   84ee2:	f7ff bac0 	b.w	84466 <_dtoa_r+0x5e>
   84ee6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   84ee8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   84eea:	1afb      	subs	r3, r7, r3
   84eec:	441a      	add	r2, r3
   84eee:	970c      	str	r7, [sp, #48]	; 0x30
   84ef0:	920d      	str	r2, [sp, #52]	; 0x34
   84ef2:	2700      	movs	r7, #0
   84ef4:	e468      	b.n	847c8 <_dtoa_r+0x3c0>
   84ef6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
   84efa:	f04f 0a02 	mov.w	sl, #2
   84efe:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
   84f02:	e656      	b.n	84bb2 <_dtoa_r+0x7aa>
   84f04:	2100      	movs	r1, #0
   84f06:	2301      	movs	r3, #1
   84f08:	4620      	mov	r0, r4
   84f0a:	6461      	str	r1, [r4, #68]	; 0x44
   84f0c:	9325      	str	r3, [sp, #148]	; 0x94
   84f0e:	f000 fd33 	bl	85978 <_Balloc>
   84f12:	9b25      	ldr	r3, [sp, #148]	; 0x94
   84f14:	9004      	str	r0, [sp, #16]
   84f16:	9307      	str	r3, [sp, #28]
   84f18:	9b25      	ldr	r3, [sp, #148]	; 0x94
   84f1a:	6420      	str	r0, [r4, #64]	; 0x40
   84f1c:	930f      	str	r3, [sp, #60]	; 0x3c
   84f1e:	e627      	b.n	84b70 <_dtoa_r+0x768>
   84f20:	2a00      	cmp	r2, #0
   84f22:	46d0      	mov	r8, sl
   84f24:	f8cd b020 	str.w	fp, [sp, #32]
   84f28:	469a      	mov	sl, r3
   84f2a:	dd11      	ble.n	84f50 <_dtoa_r+0xb48>
   84f2c:	4649      	mov	r1, r9
   84f2e:	2201      	movs	r2, #1
   84f30:	4620      	mov	r0, r4
   84f32:	f000 fecf 	bl	85cd4 <__lshift>
   84f36:	4641      	mov	r1, r8
   84f38:	4681      	mov	r9, r0
   84f3a:	f000 ff1b 	bl	85d74 <__mcmp>
   84f3e:	2800      	cmp	r0, #0
   84f40:	f340 8145 	ble.w	851ce <_dtoa_r+0xdc6>
   84f44:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
   84f48:	f000 8105 	beq.w	85156 <_dtoa_r+0xd4e>
   84f4c:	f105 0a31 	add.w	sl, r5, #49	; 0x31
   84f50:	46b3      	mov	fp, r6
   84f52:	f887 a000 	strb.w	sl, [r7]
   84f56:	1c7d      	adds	r5, r7, #1
   84f58:	9e08      	ldr	r6, [sp, #32]
   84f5a:	e5d0      	b.n	84afe <_dtoa_r+0x6f6>
   84f5c:	d104      	bne.n	84f68 <_dtoa_r+0xb60>
   84f5e:	f01a 0f01 	tst.w	sl, #1
   84f62:	d001      	beq.n	84f68 <_dtoa_r+0xb60>
   84f64:	e5bb      	b.n	84ade <_dtoa_r+0x6d6>
   84f66:	4615      	mov	r5, r2
   84f68:	f815 3c01 	ldrb.w	r3, [r5, #-1]
   84f6c:	1e6a      	subs	r2, r5, #1
   84f6e:	2b30      	cmp	r3, #48	; 0x30
   84f70:	d0f9      	beq.n	84f66 <_dtoa_r+0xb5e>
   84f72:	e5c4      	b.n	84afe <_dtoa_r+0x6f6>
   84f74:	2230      	movs	r2, #48	; 0x30
   84f76:	9904      	ldr	r1, [sp, #16]
   84f78:	700a      	strb	r2, [r1, #0]
   84f7a:	9a02      	ldr	r2, [sp, #8]
   84f7c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
   84f80:	3201      	adds	r2, #1
   84f82:	9202      	str	r2, [sp, #8]
   84f84:	f7ff bbfb 	b.w	8477e <_dtoa_r+0x376>
   84f88:	f000 80bb 	beq.w	85102 <_dtoa_r+0xcfa>
   84f8c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
   84f90:	9b02      	ldr	r3, [sp, #8]
   84f92:	f04f 0a02 	mov.w	sl, #2
   84f96:	425d      	negs	r5, r3
   84f98:	4b82      	ldr	r3, [pc, #520]	; (851a4 <_dtoa_r+0xd9c>)
   84f9a:	f005 020f 	and.w	r2, r5, #15
   84f9e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   84fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
   84fa6:	f001 fe2f 	bl	86c08 <__aeabi_dmul>
   84faa:	112d      	asrs	r5, r5, #4
   84fac:	4607      	mov	r7, r0
   84fae:	4688      	mov	r8, r1
   84fb0:	f43f ae1a 	beq.w	84be8 <_dtoa_r+0x7e0>
   84fb4:	4e7c      	ldr	r6, [pc, #496]	; (851a8 <_dtoa_r+0xda0>)
   84fb6:	07eb      	lsls	r3, r5, #31
   84fb8:	d509      	bpl.n	84fce <_dtoa_r+0xbc6>
   84fba:	e9d6 2300 	ldrd	r2, r3, [r6]
   84fbe:	4638      	mov	r0, r7
   84fc0:	4641      	mov	r1, r8
   84fc2:	f001 fe21 	bl	86c08 <__aeabi_dmul>
   84fc6:	4607      	mov	r7, r0
   84fc8:	4688      	mov	r8, r1
   84fca:	f10a 0a01 	add.w	sl, sl, #1
   84fce:	106d      	asrs	r5, r5, #1
   84fd0:	f106 0608 	add.w	r6, r6, #8
   84fd4:	d1ef      	bne.n	84fb6 <_dtoa_r+0xbae>
   84fd6:	e607      	b.n	84be8 <_dtoa_r+0x7e0>
   84fd8:	6871      	ldr	r1, [r6, #4]
   84fda:	4620      	mov	r0, r4
   84fdc:	f000 fccc 	bl	85978 <_Balloc>
   84fe0:	4605      	mov	r5, r0
   84fe2:	6933      	ldr	r3, [r6, #16]
   84fe4:	f106 010c 	add.w	r1, r6, #12
   84fe8:	3302      	adds	r3, #2
   84fea:	009a      	lsls	r2, r3, #2
   84fec:	300c      	adds	r0, #12
   84fee:	f000 fc41 	bl	85874 <memcpy>
   84ff2:	4629      	mov	r1, r5
   84ff4:	2201      	movs	r2, #1
   84ff6:	4620      	mov	r0, r4
   84ff8:	f000 fe6c 	bl	85cd4 <__lshift>
   84ffc:	9008      	str	r0, [sp, #32]
   84ffe:	e4b6      	b.n	8496e <_dtoa_r+0x566>
   85000:	2b39      	cmp	r3, #57	; 0x39
   85002:	f8cd b020 	str.w	fp, [sp, #32]
   85006:	46d0      	mov	r8, sl
   85008:	f000 80a5 	beq.w	85156 <_dtoa_r+0xd4e>
   8500c:	f103 0a01 	add.w	sl, r3, #1
   85010:	46b3      	mov	fp, r6
   85012:	f887 a000 	strb.w	sl, [r7]
   85016:	1c7d      	adds	r5, r7, #1
   85018:	9e08      	ldr	r6, [sp, #32]
   8501a:	e570      	b.n	84afe <_dtoa_r+0x6f6>
   8501c:	465a      	mov	r2, fp
   8501e:	46d0      	mov	r8, sl
   85020:	46b3      	mov	fp, r6
   85022:	469a      	mov	sl, r3
   85024:	4616      	mov	r6, r2
   85026:	e54e      	b.n	84ac6 <_dtoa_r+0x6be>
   85028:	9812      	ldr	r0, [sp, #72]	; 0x48
   8502a:	495e      	ldr	r1, [pc, #376]	; (851a4 <_dtoa_r+0xd9c>)
   8502c:	462a      	mov	r2, r5
   8502e:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
   85032:	4633      	mov	r3, r6
   85034:	e951 0102 	ldrd	r0, r1, [r1, #-8]
   85038:	f001 fde6 	bl	86c08 <__aeabi_dmul>
   8503c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
   85040:	4638      	mov	r0, r7
   85042:	4641      	mov	r1, r8
   85044:	f002 f890 	bl	87168 <__aeabi_d2iz>
   85048:	4605      	mov	r5, r0
   8504a:	f001 fd77 	bl	86b3c <__aeabi_i2d>
   8504e:	4602      	mov	r2, r0
   85050:	460b      	mov	r3, r1
   85052:	4638      	mov	r0, r7
   85054:	4641      	mov	r1, r8
   85056:	f001 fc23 	bl	868a0 <__aeabi_dsub>
   8505a:	4606      	mov	r6, r0
   8505c:	9812      	ldr	r0, [sp, #72]	; 0x48
   8505e:	9a04      	ldr	r2, [sp, #16]
   85060:	3530      	adds	r5, #48	; 0x30
   85062:	2801      	cmp	r0, #1
   85064:	7015      	strb	r5, [r2, #0]
   85066:	460f      	mov	r7, r1
   85068:	f102 0501 	add.w	r5, r2, #1
   8506c:	d026      	beq.n	850bc <_dtoa_r+0xcb4>
   8506e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   85070:	9a04      	ldr	r2, [sp, #16]
   85072:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
   85076:	4413      	add	r3, r2
   85078:	f04f 0a00 	mov.w	sl, #0
   8507c:	4699      	mov	r9, r3
   8507e:	f8df b130 	ldr.w	fp, [pc, #304]	; 851b0 <_dtoa_r+0xda8>
   85082:	4652      	mov	r2, sl
   85084:	465b      	mov	r3, fp
   85086:	4630      	mov	r0, r6
   85088:	4639      	mov	r1, r7
   8508a:	f001 fdbd 	bl	86c08 <__aeabi_dmul>
   8508e:	460f      	mov	r7, r1
   85090:	4606      	mov	r6, r0
   85092:	f002 f869 	bl	87168 <__aeabi_d2iz>
   85096:	4680      	mov	r8, r0
   85098:	f001 fd50 	bl	86b3c <__aeabi_i2d>
   8509c:	4602      	mov	r2, r0
   8509e:	460b      	mov	r3, r1
   850a0:	4630      	mov	r0, r6
   850a2:	4639      	mov	r1, r7
   850a4:	f001 fbfc 	bl	868a0 <__aeabi_dsub>
   850a8:	f108 0830 	add.w	r8, r8, #48	; 0x30
   850ac:	f805 8b01 	strb.w	r8, [r5], #1
   850b0:	454d      	cmp	r5, r9
   850b2:	4606      	mov	r6, r0
   850b4:	460f      	mov	r7, r1
   850b6:	d1e4      	bne.n	85082 <_dtoa_r+0xc7a>
   850b8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   850bc:	2200      	movs	r2, #0
   850be:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
   850c2:	4b3a      	ldr	r3, [pc, #232]	; (851ac <_dtoa_r+0xda4>)
   850c4:	f001 fbee 	bl	868a4 <__adddf3>
   850c8:	4632      	mov	r2, r6
   850ca:	463b      	mov	r3, r7
   850cc:	f002 f80e 	bl	870ec <__aeabi_dcmplt>
   850d0:	2800      	cmp	r0, #0
   850d2:	d046      	beq.n	85162 <_dtoa_r+0xd5a>
   850d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
   850d6:	9302      	str	r3, [sp, #8]
   850d8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
   850dc:	f7ff bb42 	b.w	84764 <_dtoa_r+0x35c>
   850e0:	f04f 0800 	mov.w	r8, #0
   850e4:	4646      	mov	r6, r8
   850e6:	e6a8      	b.n	84e3a <_dtoa_r+0xa32>
   850e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   850ea:	9a07      	ldr	r2, [sp, #28]
   850ec:	1a9d      	subs	r5, r3, r2
   850ee:	2300      	movs	r3, #0
   850f0:	f7ff bb70 	b.w	847d4 <_dtoa_r+0x3cc>
   850f4:	9b18      	ldr	r3, [sp, #96]	; 0x60
   850f6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   850f8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
   850fc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   850fe:	f7ff bb69 	b.w	847d4 <_dtoa_r+0x3cc>
   85102:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
   85106:	f04f 0a02 	mov.w	sl, #2
   8510a:	e56d      	b.n	84be8 <_dtoa_r+0x7e0>
   8510c:	9b07      	ldr	r3, [sp, #28]
   8510e:	2b00      	cmp	r3, #0
   85110:	f43f aeb8 	beq.w	84e84 <_dtoa_r+0xa7c>
   85114:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   85116:	2b00      	cmp	r3, #0
   85118:	f77f aede 	ble.w	84ed8 <_dtoa_r+0xad0>
   8511c:	2200      	movs	r2, #0
   8511e:	4b24      	ldr	r3, [pc, #144]	; (851b0 <_dtoa_r+0xda8>)
   85120:	4638      	mov	r0, r7
   85122:	4641      	mov	r1, r8
   85124:	f001 fd70 	bl	86c08 <__aeabi_dmul>
   85128:	4607      	mov	r7, r0
   8512a:	4688      	mov	r8, r1
   8512c:	f10a 0001 	add.w	r0, sl, #1
   85130:	f001 fd04 	bl	86b3c <__aeabi_i2d>
   85134:	463a      	mov	r2, r7
   85136:	4643      	mov	r3, r8
   85138:	f001 fd66 	bl	86c08 <__aeabi_dmul>
   8513c:	2200      	movs	r2, #0
   8513e:	4b17      	ldr	r3, [pc, #92]	; (8519c <_dtoa_r+0xd94>)
   85140:	f001 fbb0 	bl	868a4 <__adddf3>
   85144:	9a02      	ldr	r2, [sp, #8]
   85146:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   85148:	3a01      	subs	r2, #1
   8514a:	4605      	mov	r5, r0
   8514c:	9215      	str	r2, [sp, #84]	; 0x54
   8514e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
   85152:	9312      	str	r3, [sp, #72]	; 0x48
   85154:	e569      	b.n	84c2a <_dtoa_r+0x822>
   85156:	2239      	movs	r2, #57	; 0x39
   85158:	46b3      	mov	fp, r6
   8515a:	703a      	strb	r2, [r7, #0]
   8515c:	9e08      	ldr	r6, [sp, #32]
   8515e:	1c7d      	adds	r5, r7, #1
   85160:	e4bf      	b.n	84ae2 <_dtoa_r+0x6da>
   85162:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
   85166:	2000      	movs	r0, #0
   85168:	4910      	ldr	r1, [pc, #64]	; (851ac <_dtoa_r+0xda4>)
   8516a:	f001 fb99 	bl	868a0 <__aeabi_dsub>
   8516e:	4632      	mov	r2, r6
   85170:	463b      	mov	r3, r7
   85172:	f001 ffd9 	bl	87128 <__aeabi_dcmpgt>
   85176:	b908      	cbnz	r0, 8517c <_dtoa_r+0xd74>
   85178:	e6ae      	b.n	84ed8 <_dtoa_r+0xad0>
   8517a:	4615      	mov	r5, r2
   8517c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
   85180:	1e6a      	subs	r2, r5, #1
   85182:	2b30      	cmp	r3, #48	; 0x30
   85184:	d0f9      	beq.n	8517a <_dtoa_r+0xd72>
   85186:	e5d7      	b.n	84d38 <_dtoa_r+0x930>
   85188:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   8518c:	9b15      	ldr	r3, [sp, #84]	; 0x54
   8518e:	9302      	str	r3, [sp, #8]
   85190:	f7ff bae8 	b.w	84764 <_dtoa_r+0x35c>
   85194:	970c      	str	r7, [sp, #48]	; 0x30
   85196:	f7ff bba7 	b.w	848e8 <_dtoa_r+0x4e0>
   8519a:	bf00      	nop
   8519c:	401c0000 	.word	0x401c0000
   851a0:	40140000 	.word	0x40140000
   851a4:	00087688 	.word	0x00087688
   851a8:	00087660 	.word	0x00087660
   851ac:	3fe00000 	.word	0x3fe00000
   851b0:	40240000 	.word	0x40240000
   851b4:	2b39      	cmp	r3, #57	; 0x39
   851b6:	f8cd b020 	str.w	fp, [sp, #32]
   851ba:	46d0      	mov	r8, sl
   851bc:	f8dd b01c 	ldr.w	fp, [sp, #28]
   851c0:	469a      	mov	sl, r3
   851c2:	d0c8      	beq.n	85156 <_dtoa_r+0xd4e>
   851c4:	f1bb 0f00 	cmp.w	fp, #0
   851c8:	f73f aec0 	bgt.w	84f4c <_dtoa_r+0xb44>
   851cc:	e6c0      	b.n	84f50 <_dtoa_r+0xb48>
   851ce:	f47f aebf 	bne.w	84f50 <_dtoa_r+0xb48>
   851d2:	f01a 0f01 	tst.w	sl, #1
   851d6:	f43f aebb 	beq.w	84f50 <_dtoa_r+0xb48>
   851da:	e6b3      	b.n	84f44 <_dtoa_r+0xb3c>
   851dc:	f04f 0800 	mov.w	r8, #0
   851e0:	4646      	mov	r6, r8
   851e2:	e5e8      	b.n	84db6 <_dtoa_r+0x9ae>
   851e4:	4631      	mov	r1, r6
   851e6:	2300      	movs	r3, #0
   851e8:	220a      	movs	r2, #10
   851ea:	4620      	mov	r0, r4
   851ec:	f000 fbf4 	bl	859d8 <__multadd>
   851f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   851f2:	4606      	mov	r6, r0
   851f4:	2b00      	cmp	r3, #0
   851f6:	dd07      	ble.n	85208 <_dtoa_r+0xe00>
   851f8:	9307      	str	r3, [sp, #28]
   851fa:	f7ff bbab 	b.w	84954 <_dtoa_r+0x54c>
   851fe:	9b24      	ldr	r3, [sp, #144]	; 0x90
   85200:	2b02      	cmp	r3, #2
   85202:	dc1f      	bgt.n	85244 <_dtoa_r+0xe3c>
   85204:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   85206:	e43c      	b.n	84a82 <_dtoa_r+0x67a>
   85208:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8520a:	2b02      	cmp	r3, #2
   8520c:	dc1a      	bgt.n	85244 <_dtoa_r+0xe3c>
   8520e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   85210:	e7f2      	b.n	851f8 <_dtoa_r+0xdf0>
   85212:	f43f ab81 	beq.w	84918 <_dtoa_r+0x510>
   85216:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
   8521a:	e411      	b.n	84a40 <_dtoa_r+0x638>
   8521c:	2500      	movs	r5, #0
   8521e:	4620      	mov	r0, r4
   85220:	6465      	str	r5, [r4, #68]	; 0x44
   85222:	4629      	mov	r1, r5
   85224:	f000 fba8 	bl	85978 <_Balloc>
   85228:	f04f 33ff 	mov.w	r3, #4294967295
   8522c:	9307      	str	r3, [sp, #28]
   8522e:	930f      	str	r3, [sp, #60]	; 0x3c
   85230:	2301      	movs	r3, #1
   85232:	9004      	str	r0, [sp, #16]
   85234:	9525      	str	r5, [sp, #148]	; 0x94
   85236:	6420      	str	r0, [r4, #64]	; 0x40
   85238:	930b      	str	r3, [sp, #44]	; 0x2c
   8523a:	f7ff b9e0 	b.w	845fe <_dtoa_r+0x1f6>
   8523e:	2501      	movs	r5, #1
   85240:	f7ff b9a8 	b.w	84594 <_dtoa_r+0x18c>
   85244:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   85246:	9307      	str	r3, [sp, #28]
   85248:	e5e8      	b.n	84e1c <_dtoa_r+0xa14>
   8524a:	bf00      	nop

0008524c <__libc_fini_array>:
   8524c:	b538      	push	{r3, r4, r5, lr}
   8524e:	4c0a      	ldr	r4, [pc, #40]	; (85278 <__libc_fini_array+0x2c>)
   85250:	4d0a      	ldr	r5, [pc, #40]	; (8527c <__libc_fini_array+0x30>)
   85252:	1b64      	subs	r4, r4, r5
   85254:	10a4      	asrs	r4, r4, #2
   85256:	d00a      	beq.n	8526e <__libc_fini_array+0x22>
   85258:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   8525c:	3b01      	subs	r3, #1
   8525e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   85262:	3c01      	subs	r4, #1
   85264:	f855 3904 	ldr.w	r3, [r5], #-4
   85268:	4798      	blx	r3
   8526a:	2c00      	cmp	r4, #0
   8526c:	d1f9      	bne.n	85262 <__libc_fini_array+0x16>
   8526e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   85272:	f002 bb07 	b.w	87884 <_fini>
   85276:	bf00      	nop
   85278:	00087894 	.word	0x00087894
   8527c:	00087890 	.word	0x00087890

00085280 <_localeconv_r>:
   85280:	4a04      	ldr	r2, [pc, #16]	; (85294 <_localeconv_r+0x14>)
   85282:	4b05      	ldr	r3, [pc, #20]	; (85298 <_localeconv_r+0x18>)
   85284:	6812      	ldr	r2, [r2, #0]
   85286:	6b50      	ldr	r0, [r2, #52]	; 0x34
   85288:	2800      	cmp	r0, #0
   8528a:	bf08      	it	eq
   8528c:	4618      	moveq	r0, r3
   8528e:	30f0      	adds	r0, #240	; 0xf0
   85290:	4770      	bx	lr
   85292:	bf00      	nop
   85294:	200701a0 	.word	0x200701a0
   85298:	200709e4 	.word	0x200709e4

0008529c <__retarget_lock_acquire_recursive>:
   8529c:	4770      	bx	lr
   8529e:	bf00      	nop

000852a0 <__retarget_lock_release_recursive>:
   852a0:	4770      	bx	lr
   852a2:	bf00      	nop

000852a4 <_malloc_r>:
   852a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   852a8:	f101 060b 	add.w	r6, r1, #11
   852ac:	2e16      	cmp	r6, #22
   852ae:	b083      	sub	sp, #12
   852b0:	4605      	mov	r5, r0
   852b2:	f240 809e 	bls.w	853f2 <_malloc_r+0x14e>
   852b6:	f036 0607 	bics.w	r6, r6, #7
   852ba:	f100 80bd 	bmi.w	85438 <_malloc_r+0x194>
   852be:	42b1      	cmp	r1, r6
   852c0:	f200 80ba 	bhi.w	85438 <_malloc_r+0x194>
   852c4:	f000 fb4c 	bl	85960 <__malloc_lock>
   852c8:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   852cc:	f0c0 8285 	bcc.w	857da <_malloc_r+0x536>
   852d0:	0a73      	lsrs	r3, r6, #9
   852d2:	f000 80b8 	beq.w	85446 <_malloc_r+0x1a2>
   852d6:	2b04      	cmp	r3, #4
   852d8:	f200 816c 	bhi.w	855b4 <_malloc_r+0x310>
   852dc:	09b3      	lsrs	r3, r6, #6
   852de:	f103 0039 	add.w	r0, r3, #57	; 0x39
   852e2:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   852e6:	00c1      	lsls	r1, r0, #3
   852e8:	4fb8      	ldr	r7, [pc, #736]	; (855cc <_malloc_r+0x328>)
   852ea:	4439      	add	r1, r7
   852ec:	684c      	ldr	r4, [r1, #4]
   852ee:	3908      	subs	r1, #8
   852f0:	42a1      	cmp	r1, r4
   852f2:	d106      	bne.n	85302 <_malloc_r+0x5e>
   852f4:	e00c      	b.n	85310 <_malloc_r+0x6c>
   852f6:	2a00      	cmp	r2, #0
   852f8:	f280 80ab 	bge.w	85452 <_malloc_r+0x1ae>
   852fc:	68e4      	ldr	r4, [r4, #12]
   852fe:	42a1      	cmp	r1, r4
   85300:	d006      	beq.n	85310 <_malloc_r+0x6c>
   85302:	6863      	ldr	r3, [r4, #4]
   85304:	f023 0303 	bic.w	r3, r3, #3
   85308:	1b9a      	subs	r2, r3, r6
   8530a:	2a0f      	cmp	r2, #15
   8530c:	ddf3      	ble.n	852f6 <_malloc_r+0x52>
   8530e:	4670      	mov	r0, lr
   85310:	693c      	ldr	r4, [r7, #16]
   85312:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 855e0 <_malloc_r+0x33c>
   85316:	4574      	cmp	r4, lr
   85318:	f000 819e 	beq.w	85658 <_malloc_r+0x3b4>
   8531c:	6863      	ldr	r3, [r4, #4]
   8531e:	f023 0303 	bic.w	r3, r3, #3
   85322:	1b9a      	subs	r2, r3, r6
   85324:	2a0f      	cmp	r2, #15
   85326:	f300 8183 	bgt.w	85630 <_malloc_r+0x38c>
   8532a:	2a00      	cmp	r2, #0
   8532c:	f8c7 e014 	str.w	lr, [r7, #20]
   85330:	f8c7 e010 	str.w	lr, [r7, #16]
   85334:	f280 8091 	bge.w	8545a <_malloc_r+0x1b6>
   85338:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   8533c:	f080 8154 	bcs.w	855e8 <_malloc_r+0x344>
   85340:	2201      	movs	r2, #1
   85342:	08db      	lsrs	r3, r3, #3
   85344:	6879      	ldr	r1, [r7, #4]
   85346:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   8534a:	4413      	add	r3, r2
   8534c:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   85350:	fa02 f20c 	lsl.w	r2, r2, ip
   85354:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   85358:	430a      	orrs	r2, r1
   8535a:	f1ac 0108 	sub.w	r1, ip, #8
   8535e:	60e1      	str	r1, [r4, #12]
   85360:	f8c4 8008 	str.w	r8, [r4, #8]
   85364:	607a      	str	r2, [r7, #4]
   85366:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   8536a:	f8c8 400c 	str.w	r4, [r8, #12]
   8536e:	2401      	movs	r4, #1
   85370:	1083      	asrs	r3, r0, #2
   85372:	409c      	lsls	r4, r3
   85374:	4294      	cmp	r4, r2
   85376:	d87d      	bhi.n	85474 <_malloc_r+0x1d0>
   85378:	4214      	tst	r4, r2
   8537a:	d106      	bne.n	8538a <_malloc_r+0xe6>
   8537c:	f020 0003 	bic.w	r0, r0, #3
   85380:	0064      	lsls	r4, r4, #1
   85382:	4214      	tst	r4, r2
   85384:	f100 0004 	add.w	r0, r0, #4
   85388:	d0fa      	beq.n	85380 <_malloc_r+0xdc>
   8538a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   8538e:	46cc      	mov	ip, r9
   85390:	4680      	mov	r8, r0
   85392:	f8dc 300c 	ldr.w	r3, [ip, #12]
   85396:	459c      	cmp	ip, r3
   85398:	d107      	bne.n	853aa <_malloc_r+0x106>
   8539a:	e15f      	b.n	8565c <_malloc_r+0x3b8>
   8539c:	2a00      	cmp	r2, #0
   8539e:	f280 816d 	bge.w	8567c <_malloc_r+0x3d8>
   853a2:	68db      	ldr	r3, [r3, #12]
   853a4:	459c      	cmp	ip, r3
   853a6:	f000 8159 	beq.w	8565c <_malloc_r+0x3b8>
   853aa:	6859      	ldr	r1, [r3, #4]
   853ac:	f021 0103 	bic.w	r1, r1, #3
   853b0:	1b8a      	subs	r2, r1, r6
   853b2:	2a0f      	cmp	r2, #15
   853b4:	ddf2      	ble.n	8539c <_malloc_r+0xf8>
   853b6:	68dc      	ldr	r4, [r3, #12]
   853b8:	f8d3 c008 	ldr.w	ip, [r3, #8]
   853bc:	f046 0801 	orr.w	r8, r6, #1
   853c0:	4628      	mov	r0, r5
   853c2:	441e      	add	r6, r3
   853c4:	f042 0501 	orr.w	r5, r2, #1
   853c8:	f8c3 8004 	str.w	r8, [r3, #4]
   853cc:	f8cc 400c 	str.w	r4, [ip, #12]
   853d0:	f8c4 c008 	str.w	ip, [r4, #8]
   853d4:	617e      	str	r6, [r7, #20]
   853d6:	613e      	str	r6, [r7, #16]
   853d8:	f8c6 e00c 	str.w	lr, [r6, #12]
   853dc:	f8c6 e008 	str.w	lr, [r6, #8]
   853e0:	6075      	str	r5, [r6, #4]
   853e2:	505a      	str	r2, [r3, r1]
   853e4:	9300      	str	r3, [sp, #0]
   853e6:	f000 fac1 	bl	8596c <__malloc_unlock>
   853ea:	9b00      	ldr	r3, [sp, #0]
   853ec:	f103 0408 	add.w	r4, r3, #8
   853f0:	e01e      	b.n	85430 <_malloc_r+0x18c>
   853f2:	2910      	cmp	r1, #16
   853f4:	d820      	bhi.n	85438 <_malloc_r+0x194>
   853f6:	f000 fab3 	bl	85960 <__malloc_lock>
   853fa:	2610      	movs	r6, #16
   853fc:	2318      	movs	r3, #24
   853fe:	2002      	movs	r0, #2
   85400:	4f72      	ldr	r7, [pc, #456]	; (855cc <_malloc_r+0x328>)
   85402:	443b      	add	r3, r7
   85404:	685c      	ldr	r4, [r3, #4]
   85406:	f1a3 0208 	sub.w	r2, r3, #8
   8540a:	4294      	cmp	r4, r2
   8540c:	f000 812f 	beq.w	8566e <_malloc_r+0x3ca>
   85410:	6863      	ldr	r3, [r4, #4]
   85412:	68e1      	ldr	r1, [r4, #12]
   85414:	f023 0303 	bic.w	r3, r3, #3
   85418:	4423      	add	r3, r4
   8541a:	685a      	ldr	r2, [r3, #4]
   8541c:	68a6      	ldr	r6, [r4, #8]
   8541e:	f042 0201 	orr.w	r2, r2, #1
   85422:	60f1      	str	r1, [r6, #12]
   85424:	4628      	mov	r0, r5
   85426:	608e      	str	r6, [r1, #8]
   85428:	605a      	str	r2, [r3, #4]
   8542a:	f000 fa9f 	bl	8596c <__malloc_unlock>
   8542e:	3408      	adds	r4, #8
   85430:	4620      	mov	r0, r4
   85432:	b003      	add	sp, #12
   85434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85438:	2400      	movs	r4, #0
   8543a:	230c      	movs	r3, #12
   8543c:	4620      	mov	r0, r4
   8543e:	602b      	str	r3, [r5, #0]
   85440:	b003      	add	sp, #12
   85442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85446:	2040      	movs	r0, #64	; 0x40
   85448:	f44f 7100 	mov.w	r1, #512	; 0x200
   8544c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   85450:	e74a      	b.n	852e8 <_malloc_r+0x44>
   85452:	4423      	add	r3, r4
   85454:	685a      	ldr	r2, [r3, #4]
   85456:	68e1      	ldr	r1, [r4, #12]
   85458:	e7e0      	b.n	8541c <_malloc_r+0x178>
   8545a:	4423      	add	r3, r4
   8545c:	685a      	ldr	r2, [r3, #4]
   8545e:	4628      	mov	r0, r5
   85460:	f042 0201 	orr.w	r2, r2, #1
   85464:	605a      	str	r2, [r3, #4]
   85466:	3408      	adds	r4, #8
   85468:	f000 fa80 	bl	8596c <__malloc_unlock>
   8546c:	4620      	mov	r0, r4
   8546e:	b003      	add	sp, #12
   85470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85474:	68bc      	ldr	r4, [r7, #8]
   85476:	6863      	ldr	r3, [r4, #4]
   85478:	f023 0803 	bic.w	r8, r3, #3
   8547c:	45b0      	cmp	r8, r6
   8547e:	d304      	bcc.n	8548a <_malloc_r+0x1e6>
   85480:	eba8 0306 	sub.w	r3, r8, r6
   85484:	2b0f      	cmp	r3, #15
   85486:	f300 8085 	bgt.w	85594 <_malloc_r+0x2f0>
   8548a:	f8df 9158 	ldr.w	r9, [pc, #344]	; 855e4 <_malloc_r+0x340>
   8548e:	4b50      	ldr	r3, [pc, #320]	; (855d0 <_malloc_r+0x32c>)
   85490:	f8d9 2000 	ldr.w	r2, [r9]
   85494:	681b      	ldr	r3, [r3, #0]
   85496:	3201      	adds	r2, #1
   85498:	4433      	add	r3, r6
   8549a:	eb04 0a08 	add.w	sl, r4, r8
   8549e:	f000 8154 	beq.w	8574a <_malloc_r+0x4a6>
   854a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   854a6:	330f      	adds	r3, #15
   854a8:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   854ac:	f02b 0b0f 	bic.w	fp, fp, #15
   854b0:	4659      	mov	r1, fp
   854b2:	4628      	mov	r0, r5
   854b4:	f000 fd5c 	bl	85f70 <_sbrk_r>
   854b8:	1c41      	adds	r1, r0, #1
   854ba:	4602      	mov	r2, r0
   854bc:	f000 80fb 	beq.w	856b6 <_malloc_r+0x412>
   854c0:	4582      	cmp	sl, r0
   854c2:	f200 80f6 	bhi.w	856b2 <_malloc_r+0x40e>
   854c6:	4b43      	ldr	r3, [pc, #268]	; (855d4 <_malloc_r+0x330>)
   854c8:	6819      	ldr	r1, [r3, #0]
   854ca:	4459      	add	r1, fp
   854cc:	6019      	str	r1, [r3, #0]
   854ce:	f000 814c 	beq.w	8576a <_malloc_r+0x4c6>
   854d2:	f8d9 0000 	ldr.w	r0, [r9]
   854d6:	3001      	adds	r0, #1
   854d8:	bf1b      	ittet	ne
   854da:	eba2 0a0a 	subne.w	sl, r2, sl
   854de:	4451      	addne	r1, sl
   854e0:	f8c9 2000 	streq.w	r2, [r9]
   854e4:	6019      	strne	r1, [r3, #0]
   854e6:	f012 0107 	ands.w	r1, r2, #7
   854ea:	f000 8114 	beq.w	85716 <_malloc_r+0x472>
   854ee:	f1c1 0008 	rsb	r0, r1, #8
   854f2:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   854f6:	4402      	add	r2, r0
   854f8:	3108      	adds	r1, #8
   854fa:	eb02 090b 	add.w	r9, r2, fp
   854fe:	f3c9 090b 	ubfx	r9, r9, #0, #12
   85502:	eba1 0909 	sub.w	r9, r1, r9
   85506:	4649      	mov	r1, r9
   85508:	4628      	mov	r0, r5
   8550a:	9301      	str	r3, [sp, #4]
   8550c:	9200      	str	r2, [sp, #0]
   8550e:	f000 fd2f 	bl	85f70 <_sbrk_r>
   85512:	1c43      	adds	r3, r0, #1
   85514:	e89d 000c 	ldmia.w	sp, {r2, r3}
   85518:	f000 8142 	beq.w	857a0 <_malloc_r+0x4fc>
   8551c:	1a80      	subs	r0, r0, r2
   8551e:	4448      	add	r0, r9
   85520:	f040 0001 	orr.w	r0, r0, #1
   85524:	6819      	ldr	r1, [r3, #0]
   85526:	42bc      	cmp	r4, r7
   85528:	4449      	add	r1, r9
   8552a:	60ba      	str	r2, [r7, #8]
   8552c:	6019      	str	r1, [r3, #0]
   8552e:	6050      	str	r0, [r2, #4]
   85530:	d017      	beq.n	85562 <_malloc_r+0x2be>
   85532:	f1b8 0f0f 	cmp.w	r8, #15
   85536:	f240 80fa 	bls.w	8572e <_malloc_r+0x48a>
   8553a:	f04f 0c05 	mov.w	ip, #5
   8553e:	6862      	ldr	r2, [r4, #4]
   85540:	f1a8 000c 	sub.w	r0, r8, #12
   85544:	f020 0007 	bic.w	r0, r0, #7
   85548:	f002 0201 	and.w	r2, r2, #1
   8554c:	eb04 0e00 	add.w	lr, r4, r0
   85550:	4302      	orrs	r2, r0
   85552:	280f      	cmp	r0, #15
   85554:	6062      	str	r2, [r4, #4]
   85556:	f8ce c004 	str.w	ip, [lr, #4]
   8555a:	f8ce c008 	str.w	ip, [lr, #8]
   8555e:	f200 8116 	bhi.w	8578e <_malloc_r+0x4ea>
   85562:	4b1d      	ldr	r3, [pc, #116]	; (855d8 <_malloc_r+0x334>)
   85564:	68bc      	ldr	r4, [r7, #8]
   85566:	681a      	ldr	r2, [r3, #0]
   85568:	4291      	cmp	r1, r2
   8556a:	bf88      	it	hi
   8556c:	6019      	strhi	r1, [r3, #0]
   8556e:	4b1b      	ldr	r3, [pc, #108]	; (855dc <_malloc_r+0x338>)
   85570:	681a      	ldr	r2, [r3, #0]
   85572:	4291      	cmp	r1, r2
   85574:	6862      	ldr	r2, [r4, #4]
   85576:	bf88      	it	hi
   85578:	6019      	strhi	r1, [r3, #0]
   8557a:	f022 0203 	bic.w	r2, r2, #3
   8557e:	4296      	cmp	r6, r2
   85580:	eba2 0306 	sub.w	r3, r2, r6
   85584:	d801      	bhi.n	8558a <_malloc_r+0x2e6>
   85586:	2b0f      	cmp	r3, #15
   85588:	dc04      	bgt.n	85594 <_malloc_r+0x2f0>
   8558a:	4628      	mov	r0, r5
   8558c:	f000 f9ee 	bl	8596c <__malloc_unlock>
   85590:	2400      	movs	r4, #0
   85592:	e74d      	b.n	85430 <_malloc_r+0x18c>
   85594:	f046 0201 	orr.w	r2, r6, #1
   85598:	f043 0301 	orr.w	r3, r3, #1
   8559c:	4426      	add	r6, r4
   8559e:	6062      	str	r2, [r4, #4]
   855a0:	4628      	mov	r0, r5
   855a2:	60be      	str	r6, [r7, #8]
   855a4:	3408      	adds	r4, #8
   855a6:	6073      	str	r3, [r6, #4]
   855a8:	f000 f9e0 	bl	8596c <__malloc_unlock>
   855ac:	4620      	mov	r0, r4
   855ae:	b003      	add	sp, #12
   855b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   855b4:	2b14      	cmp	r3, #20
   855b6:	d970      	bls.n	8569a <_malloc_r+0x3f6>
   855b8:	2b54      	cmp	r3, #84	; 0x54
   855ba:	f200 80a2 	bhi.w	85702 <_malloc_r+0x45e>
   855be:	0b33      	lsrs	r3, r6, #12
   855c0:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   855c4:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   855c8:	00c1      	lsls	r1, r0, #3
   855ca:	e68d      	b.n	852e8 <_malloc_r+0x44>
   855cc:	200705d4 	.word	0x200705d4
   855d0:	20070bcc 	.word	0x20070bcc
   855d4:	20070b9c 	.word	0x20070b9c
   855d8:	20070bc4 	.word	0x20070bc4
   855dc:	20070bc8 	.word	0x20070bc8
   855e0:	200705dc 	.word	0x200705dc
   855e4:	200709dc 	.word	0x200709dc
   855e8:	0a5a      	lsrs	r2, r3, #9
   855ea:	2a04      	cmp	r2, #4
   855ec:	d95b      	bls.n	856a6 <_malloc_r+0x402>
   855ee:	2a14      	cmp	r2, #20
   855f0:	f200 80ae 	bhi.w	85750 <_malloc_r+0x4ac>
   855f4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   855f8:	00c9      	lsls	r1, r1, #3
   855fa:	325b      	adds	r2, #91	; 0x5b
   855fc:	eb07 0c01 	add.w	ip, r7, r1
   85600:	5879      	ldr	r1, [r7, r1]
   85602:	f1ac 0c08 	sub.w	ip, ip, #8
   85606:	458c      	cmp	ip, r1
   85608:	f000 8088 	beq.w	8571c <_malloc_r+0x478>
   8560c:	684a      	ldr	r2, [r1, #4]
   8560e:	f022 0203 	bic.w	r2, r2, #3
   85612:	4293      	cmp	r3, r2
   85614:	d273      	bcs.n	856fe <_malloc_r+0x45a>
   85616:	6889      	ldr	r1, [r1, #8]
   85618:	458c      	cmp	ip, r1
   8561a:	d1f7      	bne.n	8560c <_malloc_r+0x368>
   8561c:	f8dc 300c 	ldr.w	r3, [ip, #12]
   85620:	687a      	ldr	r2, [r7, #4]
   85622:	60e3      	str	r3, [r4, #12]
   85624:	f8c4 c008 	str.w	ip, [r4, #8]
   85628:	609c      	str	r4, [r3, #8]
   8562a:	f8cc 400c 	str.w	r4, [ip, #12]
   8562e:	e69e      	b.n	8536e <_malloc_r+0xca>
   85630:	f046 0c01 	orr.w	ip, r6, #1
   85634:	f042 0101 	orr.w	r1, r2, #1
   85638:	4426      	add	r6, r4
   8563a:	f8c4 c004 	str.w	ip, [r4, #4]
   8563e:	4628      	mov	r0, r5
   85640:	617e      	str	r6, [r7, #20]
   85642:	613e      	str	r6, [r7, #16]
   85644:	f8c6 e00c 	str.w	lr, [r6, #12]
   85648:	f8c6 e008 	str.w	lr, [r6, #8]
   8564c:	6071      	str	r1, [r6, #4]
   8564e:	50e2      	str	r2, [r4, r3]
   85650:	f000 f98c 	bl	8596c <__malloc_unlock>
   85654:	3408      	adds	r4, #8
   85656:	e6eb      	b.n	85430 <_malloc_r+0x18c>
   85658:	687a      	ldr	r2, [r7, #4]
   8565a:	e688      	b.n	8536e <_malloc_r+0xca>
   8565c:	f108 0801 	add.w	r8, r8, #1
   85660:	f018 0f03 	tst.w	r8, #3
   85664:	f10c 0c08 	add.w	ip, ip, #8
   85668:	f47f ae93 	bne.w	85392 <_malloc_r+0xee>
   8566c:	e02d      	b.n	856ca <_malloc_r+0x426>
   8566e:	68dc      	ldr	r4, [r3, #12]
   85670:	42a3      	cmp	r3, r4
   85672:	bf08      	it	eq
   85674:	3002      	addeq	r0, #2
   85676:	f43f ae4b 	beq.w	85310 <_malloc_r+0x6c>
   8567a:	e6c9      	b.n	85410 <_malloc_r+0x16c>
   8567c:	461c      	mov	r4, r3
   8567e:	4419      	add	r1, r3
   85680:	684a      	ldr	r2, [r1, #4]
   85682:	68db      	ldr	r3, [r3, #12]
   85684:	f854 6f08 	ldr.w	r6, [r4, #8]!
   85688:	f042 0201 	orr.w	r2, r2, #1
   8568c:	604a      	str	r2, [r1, #4]
   8568e:	4628      	mov	r0, r5
   85690:	60f3      	str	r3, [r6, #12]
   85692:	609e      	str	r6, [r3, #8]
   85694:	f000 f96a 	bl	8596c <__malloc_unlock>
   85698:	e6ca      	b.n	85430 <_malloc_r+0x18c>
   8569a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   8569e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   856a2:	00c1      	lsls	r1, r0, #3
   856a4:	e620      	b.n	852e8 <_malloc_r+0x44>
   856a6:	099a      	lsrs	r2, r3, #6
   856a8:	f102 0139 	add.w	r1, r2, #57	; 0x39
   856ac:	00c9      	lsls	r1, r1, #3
   856ae:	3238      	adds	r2, #56	; 0x38
   856b0:	e7a4      	b.n	855fc <_malloc_r+0x358>
   856b2:	42bc      	cmp	r4, r7
   856b4:	d054      	beq.n	85760 <_malloc_r+0x4bc>
   856b6:	68bc      	ldr	r4, [r7, #8]
   856b8:	6862      	ldr	r2, [r4, #4]
   856ba:	f022 0203 	bic.w	r2, r2, #3
   856be:	e75e      	b.n	8557e <_malloc_r+0x2da>
   856c0:	f859 3908 	ldr.w	r3, [r9], #-8
   856c4:	4599      	cmp	r9, r3
   856c6:	f040 8086 	bne.w	857d6 <_malloc_r+0x532>
   856ca:	f010 0f03 	tst.w	r0, #3
   856ce:	f100 30ff 	add.w	r0, r0, #4294967295
   856d2:	d1f5      	bne.n	856c0 <_malloc_r+0x41c>
   856d4:	687b      	ldr	r3, [r7, #4]
   856d6:	ea23 0304 	bic.w	r3, r3, r4
   856da:	607b      	str	r3, [r7, #4]
   856dc:	0064      	lsls	r4, r4, #1
   856de:	429c      	cmp	r4, r3
   856e0:	f63f aec8 	bhi.w	85474 <_malloc_r+0x1d0>
   856e4:	2c00      	cmp	r4, #0
   856e6:	f43f aec5 	beq.w	85474 <_malloc_r+0x1d0>
   856ea:	421c      	tst	r4, r3
   856ec:	4640      	mov	r0, r8
   856ee:	f47f ae4c 	bne.w	8538a <_malloc_r+0xe6>
   856f2:	0064      	lsls	r4, r4, #1
   856f4:	421c      	tst	r4, r3
   856f6:	f100 0004 	add.w	r0, r0, #4
   856fa:	d0fa      	beq.n	856f2 <_malloc_r+0x44e>
   856fc:	e645      	b.n	8538a <_malloc_r+0xe6>
   856fe:	468c      	mov	ip, r1
   85700:	e78c      	b.n	8561c <_malloc_r+0x378>
   85702:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   85706:	d815      	bhi.n	85734 <_malloc_r+0x490>
   85708:	0bf3      	lsrs	r3, r6, #15
   8570a:	f103 0078 	add.w	r0, r3, #120	; 0x78
   8570e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   85712:	00c1      	lsls	r1, r0, #3
   85714:	e5e8      	b.n	852e8 <_malloc_r+0x44>
   85716:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   8571a:	e6ee      	b.n	854fa <_malloc_r+0x256>
   8571c:	2101      	movs	r1, #1
   8571e:	687b      	ldr	r3, [r7, #4]
   85720:	1092      	asrs	r2, r2, #2
   85722:	fa01 f202 	lsl.w	r2, r1, r2
   85726:	431a      	orrs	r2, r3
   85728:	607a      	str	r2, [r7, #4]
   8572a:	4663      	mov	r3, ip
   8572c:	e779      	b.n	85622 <_malloc_r+0x37e>
   8572e:	2301      	movs	r3, #1
   85730:	6053      	str	r3, [r2, #4]
   85732:	e72a      	b.n	8558a <_malloc_r+0x2e6>
   85734:	f240 5254 	movw	r2, #1364	; 0x554
   85738:	4293      	cmp	r3, r2
   8573a:	d822      	bhi.n	85782 <_malloc_r+0x4de>
   8573c:	0cb3      	lsrs	r3, r6, #18
   8573e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   85742:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   85746:	00c1      	lsls	r1, r0, #3
   85748:	e5ce      	b.n	852e8 <_malloc_r+0x44>
   8574a:	f103 0b10 	add.w	fp, r3, #16
   8574e:	e6af      	b.n	854b0 <_malloc_r+0x20c>
   85750:	2a54      	cmp	r2, #84	; 0x54
   85752:	d829      	bhi.n	857a8 <_malloc_r+0x504>
   85754:	0b1a      	lsrs	r2, r3, #12
   85756:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   8575a:	00c9      	lsls	r1, r1, #3
   8575c:	326e      	adds	r2, #110	; 0x6e
   8575e:	e74d      	b.n	855fc <_malloc_r+0x358>
   85760:	4b20      	ldr	r3, [pc, #128]	; (857e4 <_malloc_r+0x540>)
   85762:	6819      	ldr	r1, [r3, #0]
   85764:	4459      	add	r1, fp
   85766:	6019      	str	r1, [r3, #0]
   85768:	e6b3      	b.n	854d2 <_malloc_r+0x22e>
   8576a:	f3ca 000b 	ubfx	r0, sl, #0, #12
   8576e:	2800      	cmp	r0, #0
   85770:	f47f aeaf 	bne.w	854d2 <_malloc_r+0x22e>
   85774:	eb08 030b 	add.w	r3, r8, fp
   85778:	68ba      	ldr	r2, [r7, #8]
   8577a:	f043 0301 	orr.w	r3, r3, #1
   8577e:	6053      	str	r3, [r2, #4]
   85780:	e6ef      	b.n	85562 <_malloc_r+0x2be>
   85782:	207f      	movs	r0, #127	; 0x7f
   85784:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   85788:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   8578c:	e5ac      	b.n	852e8 <_malloc_r+0x44>
   8578e:	f104 0108 	add.w	r1, r4, #8
   85792:	4628      	mov	r0, r5
   85794:	9300      	str	r3, [sp, #0]
   85796:	f000 fd5d 	bl	86254 <_free_r>
   8579a:	9b00      	ldr	r3, [sp, #0]
   8579c:	6819      	ldr	r1, [r3, #0]
   8579e:	e6e0      	b.n	85562 <_malloc_r+0x2be>
   857a0:	2001      	movs	r0, #1
   857a2:	f04f 0900 	mov.w	r9, #0
   857a6:	e6bd      	b.n	85524 <_malloc_r+0x280>
   857a8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   857ac:	d805      	bhi.n	857ba <_malloc_r+0x516>
   857ae:	0bda      	lsrs	r2, r3, #15
   857b0:	f102 0178 	add.w	r1, r2, #120	; 0x78
   857b4:	00c9      	lsls	r1, r1, #3
   857b6:	3277      	adds	r2, #119	; 0x77
   857b8:	e720      	b.n	855fc <_malloc_r+0x358>
   857ba:	f240 5154 	movw	r1, #1364	; 0x554
   857be:	428a      	cmp	r2, r1
   857c0:	d805      	bhi.n	857ce <_malloc_r+0x52a>
   857c2:	0c9a      	lsrs	r2, r3, #18
   857c4:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   857c8:	00c9      	lsls	r1, r1, #3
   857ca:	327c      	adds	r2, #124	; 0x7c
   857cc:	e716      	b.n	855fc <_malloc_r+0x358>
   857ce:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   857d2:	227e      	movs	r2, #126	; 0x7e
   857d4:	e712      	b.n	855fc <_malloc_r+0x358>
   857d6:	687b      	ldr	r3, [r7, #4]
   857d8:	e780      	b.n	856dc <_malloc_r+0x438>
   857da:	08f0      	lsrs	r0, r6, #3
   857dc:	f106 0308 	add.w	r3, r6, #8
   857e0:	e60e      	b.n	85400 <_malloc_r+0x15c>
   857e2:	bf00      	nop
   857e4:	20070b9c 	.word	0x20070b9c

000857e8 <memchr>:
   857e8:	0783      	lsls	r3, r0, #30
   857ea:	b470      	push	{r4, r5, r6}
   857ec:	b2cd      	uxtb	r5, r1
   857ee:	d03d      	beq.n	8586c <memchr+0x84>
   857f0:	1e54      	subs	r4, r2, #1
   857f2:	b30a      	cbz	r2, 85838 <memchr+0x50>
   857f4:	7803      	ldrb	r3, [r0, #0]
   857f6:	42ab      	cmp	r3, r5
   857f8:	d01f      	beq.n	8583a <memchr+0x52>
   857fa:	1c43      	adds	r3, r0, #1
   857fc:	e005      	b.n	8580a <memchr+0x22>
   857fe:	f114 34ff 	adds.w	r4, r4, #4294967295
   85802:	d319      	bcc.n	85838 <memchr+0x50>
   85804:	7802      	ldrb	r2, [r0, #0]
   85806:	42aa      	cmp	r2, r5
   85808:	d017      	beq.n	8583a <memchr+0x52>
   8580a:	f013 0f03 	tst.w	r3, #3
   8580e:	4618      	mov	r0, r3
   85810:	f103 0301 	add.w	r3, r3, #1
   85814:	d1f3      	bne.n	857fe <memchr+0x16>
   85816:	2c03      	cmp	r4, #3
   85818:	d811      	bhi.n	8583e <memchr+0x56>
   8581a:	b34c      	cbz	r4, 85870 <memchr+0x88>
   8581c:	7803      	ldrb	r3, [r0, #0]
   8581e:	42ab      	cmp	r3, r5
   85820:	d00b      	beq.n	8583a <memchr+0x52>
   85822:	4404      	add	r4, r0
   85824:	1c43      	adds	r3, r0, #1
   85826:	e002      	b.n	8582e <memchr+0x46>
   85828:	7802      	ldrb	r2, [r0, #0]
   8582a:	42aa      	cmp	r2, r5
   8582c:	d005      	beq.n	8583a <memchr+0x52>
   8582e:	429c      	cmp	r4, r3
   85830:	4618      	mov	r0, r3
   85832:	f103 0301 	add.w	r3, r3, #1
   85836:	d1f7      	bne.n	85828 <memchr+0x40>
   85838:	2000      	movs	r0, #0
   8583a:	bc70      	pop	{r4, r5, r6}
   8583c:	4770      	bx	lr
   8583e:	0209      	lsls	r1, r1, #8
   85840:	b289      	uxth	r1, r1
   85842:	4329      	orrs	r1, r5
   85844:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   85848:	6803      	ldr	r3, [r0, #0]
   8584a:	4606      	mov	r6, r0
   8584c:	404b      	eors	r3, r1
   8584e:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   85852:	ea22 0303 	bic.w	r3, r2, r3
   85856:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   8585a:	f100 0004 	add.w	r0, r0, #4
   8585e:	d103      	bne.n	85868 <memchr+0x80>
   85860:	3c04      	subs	r4, #4
   85862:	2c03      	cmp	r4, #3
   85864:	d8f0      	bhi.n	85848 <memchr+0x60>
   85866:	e7d8      	b.n	8581a <memchr+0x32>
   85868:	4630      	mov	r0, r6
   8586a:	e7d7      	b.n	8581c <memchr+0x34>
   8586c:	4614      	mov	r4, r2
   8586e:	e7d2      	b.n	85816 <memchr+0x2e>
   85870:	4620      	mov	r0, r4
   85872:	e7e2      	b.n	8583a <memchr+0x52>

00085874 <memcpy>:
   85874:	4684      	mov	ip, r0
   85876:	ea41 0300 	orr.w	r3, r1, r0
   8587a:	f013 0303 	ands.w	r3, r3, #3
   8587e:	d149      	bne.n	85914 <memcpy+0xa0>
   85880:	3a40      	subs	r2, #64	; 0x40
   85882:	d323      	bcc.n	858cc <memcpy+0x58>
   85884:	680b      	ldr	r3, [r1, #0]
   85886:	6003      	str	r3, [r0, #0]
   85888:	684b      	ldr	r3, [r1, #4]
   8588a:	6043      	str	r3, [r0, #4]
   8588c:	688b      	ldr	r3, [r1, #8]
   8588e:	6083      	str	r3, [r0, #8]
   85890:	68cb      	ldr	r3, [r1, #12]
   85892:	60c3      	str	r3, [r0, #12]
   85894:	690b      	ldr	r3, [r1, #16]
   85896:	6103      	str	r3, [r0, #16]
   85898:	694b      	ldr	r3, [r1, #20]
   8589a:	6143      	str	r3, [r0, #20]
   8589c:	698b      	ldr	r3, [r1, #24]
   8589e:	6183      	str	r3, [r0, #24]
   858a0:	69cb      	ldr	r3, [r1, #28]
   858a2:	61c3      	str	r3, [r0, #28]
   858a4:	6a0b      	ldr	r3, [r1, #32]
   858a6:	6203      	str	r3, [r0, #32]
   858a8:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   858aa:	6243      	str	r3, [r0, #36]	; 0x24
   858ac:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   858ae:	6283      	str	r3, [r0, #40]	; 0x28
   858b0:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   858b2:	62c3      	str	r3, [r0, #44]	; 0x2c
   858b4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   858b6:	6303      	str	r3, [r0, #48]	; 0x30
   858b8:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   858ba:	6343      	str	r3, [r0, #52]	; 0x34
   858bc:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   858be:	6383      	str	r3, [r0, #56]	; 0x38
   858c0:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   858c2:	63c3      	str	r3, [r0, #60]	; 0x3c
   858c4:	3040      	adds	r0, #64	; 0x40
   858c6:	3140      	adds	r1, #64	; 0x40
   858c8:	3a40      	subs	r2, #64	; 0x40
   858ca:	d2db      	bcs.n	85884 <memcpy+0x10>
   858cc:	3230      	adds	r2, #48	; 0x30
   858ce:	d30b      	bcc.n	858e8 <memcpy+0x74>
   858d0:	680b      	ldr	r3, [r1, #0]
   858d2:	6003      	str	r3, [r0, #0]
   858d4:	684b      	ldr	r3, [r1, #4]
   858d6:	6043      	str	r3, [r0, #4]
   858d8:	688b      	ldr	r3, [r1, #8]
   858da:	6083      	str	r3, [r0, #8]
   858dc:	68cb      	ldr	r3, [r1, #12]
   858de:	60c3      	str	r3, [r0, #12]
   858e0:	3010      	adds	r0, #16
   858e2:	3110      	adds	r1, #16
   858e4:	3a10      	subs	r2, #16
   858e6:	d2f3      	bcs.n	858d0 <memcpy+0x5c>
   858e8:	320c      	adds	r2, #12
   858ea:	d305      	bcc.n	858f8 <memcpy+0x84>
   858ec:	f851 3b04 	ldr.w	r3, [r1], #4
   858f0:	f840 3b04 	str.w	r3, [r0], #4
   858f4:	3a04      	subs	r2, #4
   858f6:	d2f9      	bcs.n	858ec <memcpy+0x78>
   858f8:	3204      	adds	r2, #4
   858fa:	d008      	beq.n	8590e <memcpy+0x9a>
   858fc:	07d2      	lsls	r2, r2, #31
   858fe:	bf1c      	itt	ne
   85900:	f811 3b01 	ldrbne.w	r3, [r1], #1
   85904:	f800 3b01 	strbne.w	r3, [r0], #1
   85908:	d301      	bcc.n	8590e <memcpy+0x9a>
   8590a:	880b      	ldrh	r3, [r1, #0]
   8590c:	8003      	strh	r3, [r0, #0]
   8590e:	4660      	mov	r0, ip
   85910:	4770      	bx	lr
   85912:	bf00      	nop
   85914:	2a08      	cmp	r2, #8
   85916:	d313      	bcc.n	85940 <memcpy+0xcc>
   85918:	078b      	lsls	r3, r1, #30
   8591a:	d0b1      	beq.n	85880 <memcpy+0xc>
   8591c:	f010 0303 	ands.w	r3, r0, #3
   85920:	d0ae      	beq.n	85880 <memcpy+0xc>
   85922:	f1c3 0304 	rsb	r3, r3, #4
   85926:	1ad2      	subs	r2, r2, r3
   85928:	07db      	lsls	r3, r3, #31
   8592a:	bf1c      	itt	ne
   8592c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   85930:	f800 3b01 	strbne.w	r3, [r0], #1
   85934:	d3a4      	bcc.n	85880 <memcpy+0xc>
   85936:	f831 3b02 	ldrh.w	r3, [r1], #2
   8593a:	f820 3b02 	strh.w	r3, [r0], #2
   8593e:	e79f      	b.n	85880 <memcpy+0xc>
   85940:	3a04      	subs	r2, #4
   85942:	d3d9      	bcc.n	858f8 <memcpy+0x84>
   85944:	3a01      	subs	r2, #1
   85946:	f811 3b01 	ldrb.w	r3, [r1], #1
   8594a:	f800 3b01 	strb.w	r3, [r0], #1
   8594e:	d2f9      	bcs.n	85944 <memcpy+0xd0>
   85950:	780b      	ldrb	r3, [r1, #0]
   85952:	7003      	strb	r3, [r0, #0]
   85954:	784b      	ldrb	r3, [r1, #1]
   85956:	7043      	strb	r3, [r0, #1]
   85958:	788b      	ldrb	r3, [r1, #2]
   8595a:	7083      	strb	r3, [r0, #2]
   8595c:	4660      	mov	r0, ip
   8595e:	4770      	bx	lr

00085960 <__malloc_lock>:
   85960:	4801      	ldr	r0, [pc, #4]	; (85968 <__malloc_lock+0x8>)
   85962:	f7ff bc9b 	b.w	8529c <__retarget_lock_acquire_recursive>
   85966:	bf00      	nop
   85968:	20070c2c 	.word	0x20070c2c

0008596c <__malloc_unlock>:
   8596c:	4801      	ldr	r0, [pc, #4]	; (85974 <__malloc_unlock+0x8>)
   8596e:	f7ff bc97 	b.w	852a0 <__retarget_lock_release_recursive>
   85972:	bf00      	nop
   85974:	20070c2c 	.word	0x20070c2c

00085978 <_Balloc>:
   85978:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   8597a:	b570      	push	{r4, r5, r6, lr}
   8597c:	4605      	mov	r5, r0
   8597e:	460c      	mov	r4, r1
   85980:	b14b      	cbz	r3, 85996 <_Balloc+0x1e>
   85982:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   85986:	b180      	cbz	r0, 859aa <_Balloc+0x32>
   85988:	6802      	ldr	r2, [r0, #0]
   8598a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
   8598e:	2300      	movs	r3, #0
   85990:	6103      	str	r3, [r0, #16]
   85992:	60c3      	str	r3, [r0, #12]
   85994:	bd70      	pop	{r4, r5, r6, pc}
   85996:	2221      	movs	r2, #33	; 0x21
   85998:	2104      	movs	r1, #4
   8599a:	f000 fbdb 	bl	86154 <_calloc_r>
   8599e:	64e8      	str	r0, [r5, #76]	; 0x4c
   859a0:	4603      	mov	r3, r0
   859a2:	2800      	cmp	r0, #0
   859a4:	d1ed      	bne.n	85982 <_Balloc+0xa>
   859a6:	2000      	movs	r0, #0
   859a8:	bd70      	pop	{r4, r5, r6, pc}
   859aa:	2101      	movs	r1, #1
   859ac:	fa01 f604 	lsl.w	r6, r1, r4
   859b0:	1d72      	adds	r2, r6, #5
   859b2:	4628      	mov	r0, r5
   859b4:	0092      	lsls	r2, r2, #2
   859b6:	f000 fbcd 	bl	86154 <_calloc_r>
   859ba:	2800      	cmp	r0, #0
   859bc:	d0f3      	beq.n	859a6 <_Balloc+0x2e>
   859be:	6044      	str	r4, [r0, #4]
   859c0:	6086      	str	r6, [r0, #8]
   859c2:	e7e4      	b.n	8598e <_Balloc+0x16>

000859c4 <_Bfree>:
   859c4:	b131      	cbz	r1, 859d4 <_Bfree+0x10>
   859c6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   859c8:	684a      	ldr	r2, [r1, #4]
   859ca:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   859ce:	6008      	str	r0, [r1, #0]
   859d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   859d4:	4770      	bx	lr
   859d6:	bf00      	nop

000859d8 <__multadd>:
   859d8:	b5f0      	push	{r4, r5, r6, r7, lr}
   859da:	460c      	mov	r4, r1
   859dc:	4605      	mov	r5, r0
   859de:	f04f 0e00 	mov.w	lr, #0
   859e2:	690e      	ldr	r6, [r1, #16]
   859e4:	b083      	sub	sp, #12
   859e6:	f101 0714 	add.w	r7, r1, #20
   859ea:	6838      	ldr	r0, [r7, #0]
   859ec:	f10e 0e01 	add.w	lr, lr, #1
   859f0:	b281      	uxth	r1, r0
   859f2:	fb02 3301 	mla	r3, r2, r1, r3
   859f6:	0c01      	lsrs	r1, r0, #16
   859f8:	0c18      	lsrs	r0, r3, #16
   859fa:	fb02 0101 	mla	r1, r2, r1, r0
   859fe:	b29b      	uxth	r3, r3
   85a00:	eb03 4301 	add.w	r3, r3, r1, lsl #16
   85a04:	4576      	cmp	r6, lr
   85a06:	f847 3b04 	str.w	r3, [r7], #4
   85a0a:	ea4f 4311 	mov.w	r3, r1, lsr #16
   85a0e:	dcec      	bgt.n	859ea <__multadd+0x12>
   85a10:	b13b      	cbz	r3, 85a22 <__multadd+0x4a>
   85a12:	68a2      	ldr	r2, [r4, #8]
   85a14:	4296      	cmp	r6, r2
   85a16:	da07      	bge.n	85a28 <__multadd+0x50>
   85a18:	eb04 0286 	add.w	r2, r4, r6, lsl #2
   85a1c:	3601      	adds	r6, #1
   85a1e:	6153      	str	r3, [r2, #20]
   85a20:	6126      	str	r6, [r4, #16]
   85a22:	4620      	mov	r0, r4
   85a24:	b003      	add	sp, #12
   85a26:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85a28:	6861      	ldr	r1, [r4, #4]
   85a2a:	4628      	mov	r0, r5
   85a2c:	3101      	adds	r1, #1
   85a2e:	9301      	str	r3, [sp, #4]
   85a30:	f7ff ffa2 	bl	85978 <_Balloc>
   85a34:	4607      	mov	r7, r0
   85a36:	6922      	ldr	r2, [r4, #16]
   85a38:	f104 010c 	add.w	r1, r4, #12
   85a3c:	3202      	adds	r2, #2
   85a3e:	0092      	lsls	r2, r2, #2
   85a40:	300c      	adds	r0, #12
   85a42:	f7ff ff17 	bl	85874 <memcpy>
   85a46:	6cea      	ldr	r2, [r5, #76]	; 0x4c
   85a48:	6861      	ldr	r1, [r4, #4]
   85a4a:	9b01      	ldr	r3, [sp, #4]
   85a4c:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
   85a50:	6020      	str	r0, [r4, #0]
   85a52:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
   85a56:	463c      	mov	r4, r7
   85a58:	e7de      	b.n	85a18 <__multadd+0x40>
   85a5a:	bf00      	nop

00085a5c <__hi0bits>:
   85a5c:	0c02      	lsrs	r2, r0, #16
   85a5e:	0412      	lsls	r2, r2, #16
   85a60:	4603      	mov	r3, r0
   85a62:	b9b2      	cbnz	r2, 85a92 <__hi0bits+0x36>
   85a64:	0403      	lsls	r3, r0, #16
   85a66:	2010      	movs	r0, #16
   85a68:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   85a6c:	bf04      	itt	eq
   85a6e:	021b      	lsleq	r3, r3, #8
   85a70:	3008      	addeq	r0, #8
   85a72:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   85a76:	bf04      	itt	eq
   85a78:	011b      	lsleq	r3, r3, #4
   85a7a:	3004      	addeq	r0, #4
   85a7c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   85a80:	bf04      	itt	eq
   85a82:	009b      	lsleq	r3, r3, #2
   85a84:	3002      	addeq	r0, #2
   85a86:	2b00      	cmp	r3, #0
   85a88:	db02      	blt.n	85a90 <__hi0bits+0x34>
   85a8a:	005b      	lsls	r3, r3, #1
   85a8c:	d403      	bmi.n	85a96 <__hi0bits+0x3a>
   85a8e:	2020      	movs	r0, #32
   85a90:	4770      	bx	lr
   85a92:	2000      	movs	r0, #0
   85a94:	e7e8      	b.n	85a68 <__hi0bits+0xc>
   85a96:	3001      	adds	r0, #1
   85a98:	4770      	bx	lr
   85a9a:	bf00      	nop

00085a9c <__lo0bits>:
   85a9c:	6803      	ldr	r3, [r0, #0]
   85a9e:	4601      	mov	r1, r0
   85aa0:	f013 0207 	ands.w	r2, r3, #7
   85aa4:	d007      	beq.n	85ab6 <__lo0bits+0x1a>
   85aa6:	07da      	lsls	r2, r3, #31
   85aa8:	d421      	bmi.n	85aee <__lo0bits+0x52>
   85aaa:	0798      	lsls	r0, r3, #30
   85aac:	d421      	bmi.n	85af2 <__lo0bits+0x56>
   85aae:	089b      	lsrs	r3, r3, #2
   85ab0:	600b      	str	r3, [r1, #0]
   85ab2:	2002      	movs	r0, #2
   85ab4:	4770      	bx	lr
   85ab6:	b298      	uxth	r0, r3
   85ab8:	b198      	cbz	r0, 85ae2 <__lo0bits+0x46>
   85aba:	4610      	mov	r0, r2
   85abc:	f013 0fff 	tst.w	r3, #255	; 0xff
   85ac0:	bf04      	itt	eq
   85ac2:	0a1b      	lsreq	r3, r3, #8
   85ac4:	3008      	addeq	r0, #8
   85ac6:	071a      	lsls	r2, r3, #28
   85ac8:	bf04      	itt	eq
   85aca:	091b      	lsreq	r3, r3, #4
   85acc:	3004      	addeq	r0, #4
   85ace:	079a      	lsls	r2, r3, #30
   85ad0:	bf04      	itt	eq
   85ad2:	089b      	lsreq	r3, r3, #2
   85ad4:	3002      	addeq	r0, #2
   85ad6:	07da      	lsls	r2, r3, #31
   85ad8:	d407      	bmi.n	85aea <__lo0bits+0x4e>
   85ada:	085b      	lsrs	r3, r3, #1
   85adc:	d104      	bne.n	85ae8 <__lo0bits+0x4c>
   85ade:	2020      	movs	r0, #32
   85ae0:	4770      	bx	lr
   85ae2:	0c1b      	lsrs	r3, r3, #16
   85ae4:	2010      	movs	r0, #16
   85ae6:	e7e9      	b.n	85abc <__lo0bits+0x20>
   85ae8:	3001      	adds	r0, #1
   85aea:	600b      	str	r3, [r1, #0]
   85aec:	4770      	bx	lr
   85aee:	2000      	movs	r0, #0
   85af0:	4770      	bx	lr
   85af2:	085b      	lsrs	r3, r3, #1
   85af4:	600b      	str	r3, [r1, #0]
   85af6:	2001      	movs	r0, #1
   85af8:	4770      	bx	lr
   85afa:	bf00      	nop

00085afc <__i2b>:
   85afc:	b510      	push	{r4, lr}
   85afe:	460c      	mov	r4, r1
   85b00:	2101      	movs	r1, #1
   85b02:	f7ff ff39 	bl	85978 <_Balloc>
   85b06:	2201      	movs	r2, #1
   85b08:	6144      	str	r4, [r0, #20]
   85b0a:	6102      	str	r2, [r0, #16]
   85b0c:	bd10      	pop	{r4, pc}
   85b0e:	bf00      	nop

00085b10 <__multiply>:
   85b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85b14:	690c      	ldr	r4, [r1, #16]
   85b16:	6915      	ldr	r5, [r2, #16]
   85b18:	b083      	sub	sp, #12
   85b1a:	42ac      	cmp	r4, r5
   85b1c:	468b      	mov	fp, r1
   85b1e:	4616      	mov	r6, r2
   85b20:	da04      	bge.n	85b2c <__multiply+0x1c>
   85b22:	4622      	mov	r2, r4
   85b24:	46b3      	mov	fp, r6
   85b26:	462c      	mov	r4, r5
   85b28:	460e      	mov	r6, r1
   85b2a:	4615      	mov	r5, r2
   85b2c:	f8db 3008 	ldr.w	r3, [fp, #8]
   85b30:	eb04 0805 	add.w	r8, r4, r5
   85b34:	f8db 1004 	ldr.w	r1, [fp, #4]
   85b38:	4598      	cmp	r8, r3
   85b3a:	bfc8      	it	gt
   85b3c:	3101      	addgt	r1, #1
   85b3e:	f7ff ff1b 	bl	85978 <_Balloc>
   85b42:	f100 0914 	add.w	r9, r0, #20
   85b46:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
   85b4a:	45d1      	cmp	r9, sl
   85b4c:	9000      	str	r0, [sp, #0]
   85b4e:	d205      	bcs.n	85b5c <__multiply+0x4c>
   85b50:	464b      	mov	r3, r9
   85b52:	2100      	movs	r1, #0
   85b54:	f843 1b04 	str.w	r1, [r3], #4
   85b58:	459a      	cmp	sl, r3
   85b5a:	d8fb      	bhi.n	85b54 <__multiply+0x44>
   85b5c:	f106 0c14 	add.w	ip, r6, #20
   85b60:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
   85b64:	f10b 0b14 	add.w	fp, fp, #20
   85b68:	459c      	cmp	ip, r3
   85b6a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
   85b6e:	d24b      	bcs.n	85c08 <__multiply+0xf8>
   85b70:	f8cd a004 	str.w	sl, [sp, #4]
   85b74:	469a      	mov	sl, r3
   85b76:	f8dc 5000 	ldr.w	r5, [ip]
   85b7a:	b2af      	uxth	r7, r5
   85b7c:	b1e7      	cbz	r7, 85bb8 <__multiply+0xa8>
   85b7e:	464d      	mov	r5, r9
   85b80:	465e      	mov	r6, fp
   85b82:	2100      	movs	r1, #0
   85b84:	f856 2b04 	ldr.w	r2, [r6], #4
   85b88:	6828      	ldr	r0, [r5, #0]
   85b8a:	b293      	uxth	r3, r2
   85b8c:	b284      	uxth	r4, r0
   85b8e:	0c12      	lsrs	r2, r2, #16
   85b90:	fb07 4303 	mla	r3, r7, r3, r4
   85b94:	0c00      	lsrs	r0, r0, #16
   85b96:	fb07 0202 	mla	r2, r7, r2, r0
   85b9a:	440b      	add	r3, r1
   85b9c:	eb02 4113 	add.w	r1, r2, r3, lsr #16
   85ba0:	b29b      	uxth	r3, r3
   85ba2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   85ba6:	45b6      	cmp	lr, r6
   85ba8:	f845 3b04 	str.w	r3, [r5], #4
   85bac:	ea4f 4111 	mov.w	r1, r1, lsr #16
   85bb0:	d8e8      	bhi.n	85b84 <__multiply+0x74>
   85bb2:	6029      	str	r1, [r5, #0]
   85bb4:	f8dc 5000 	ldr.w	r5, [ip]
   85bb8:	0c2d      	lsrs	r5, r5, #16
   85bba:	d01d      	beq.n	85bf8 <__multiply+0xe8>
   85bbc:	f8d9 3000 	ldr.w	r3, [r9]
   85bc0:	4648      	mov	r0, r9
   85bc2:	461c      	mov	r4, r3
   85bc4:	4659      	mov	r1, fp
   85bc6:	2200      	movs	r2, #0
   85bc8:	880e      	ldrh	r6, [r1, #0]
   85bca:	0c24      	lsrs	r4, r4, #16
   85bcc:	fb05 4406 	mla	r4, r5, r6, r4
   85bd0:	b29b      	uxth	r3, r3
   85bd2:	4422      	add	r2, r4
   85bd4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   85bd8:	f840 3b04 	str.w	r3, [r0], #4
   85bdc:	f851 3b04 	ldr.w	r3, [r1], #4
   85be0:	6804      	ldr	r4, [r0, #0]
   85be2:	0c1b      	lsrs	r3, r3, #16
   85be4:	b2a6      	uxth	r6, r4
   85be6:	fb05 6303 	mla	r3, r5, r3, r6
   85bea:	458e      	cmp	lr, r1
   85bec:	eb03 4312 	add.w	r3, r3, r2, lsr #16
   85bf0:	ea4f 4213 	mov.w	r2, r3, lsr #16
   85bf4:	d8e8      	bhi.n	85bc8 <__multiply+0xb8>
   85bf6:	6003      	str	r3, [r0, #0]
   85bf8:	f10c 0c04 	add.w	ip, ip, #4
   85bfc:	45e2      	cmp	sl, ip
   85bfe:	f109 0904 	add.w	r9, r9, #4
   85c02:	d8b8      	bhi.n	85b76 <__multiply+0x66>
   85c04:	f8dd a004 	ldr.w	sl, [sp, #4]
   85c08:	f1b8 0f00 	cmp.w	r8, #0
   85c0c:	dd0b      	ble.n	85c26 <__multiply+0x116>
   85c0e:	f85a 3c04 	ldr.w	r3, [sl, #-4]
   85c12:	f1aa 0a04 	sub.w	sl, sl, #4
   85c16:	b11b      	cbz	r3, 85c20 <__multiply+0x110>
   85c18:	e005      	b.n	85c26 <__multiply+0x116>
   85c1a:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
   85c1e:	b913      	cbnz	r3, 85c26 <__multiply+0x116>
   85c20:	f1b8 0801 	subs.w	r8, r8, #1
   85c24:	d1f9      	bne.n	85c1a <__multiply+0x10a>
   85c26:	9800      	ldr	r0, [sp, #0]
   85c28:	f8c0 8010 	str.w	r8, [r0, #16]
   85c2c:	b003      	add	sp, #12
   85c2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85c32:	bf00      	nop

00085c34 <__pow5mult>:
   85c34:	f012 0303 	ands.w	r3, r2, #3
   85c38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85c3c:	4614      	mov	r4, r2
   85c3e:	4607      	mov	r7, r0
   85c40:	d12e      	bne.n	85ca0 <__pow5mult+0x6c>
   85c42:	460d      	mov	r5, r1
   85c44:	10a4      	asrs	r4, r4, #2
   85c46:	d01c      	beq.n	85c82 <__pow5mult+0x4e>
   85c48:	6cbe      	ldr	r6, [r7, #72]	; 0x48
   85c4a:	b396      	cbz	r6, 85cb2 <__pow5mult+0x7e>
   85c4c:	07e3      	lsls	r3, r4, #31
   85c4e:	f04f 0800 	mov.w	r8, #0
   85c52:	d406      	bmi.n	85c62 <__pow5mult+0x2e>
   85c54:	1064      	asrs	r4, r4, #1
   85c56:	d014      	beq.n	85c82 <__pow5mult+0x4e>
   85c58:	6830      	ldr	r0, [r6, #0]
   85c5a:	b1a8      	cbz	r0, 85c88 <__pow5mult+0x54>
   85c5c:	4606      	mov	r6, r0
   85c5e:	07e3      	lsls	r3, r4, #31
   85c60:	d5f8      	bpl.n	85c54 <__pow5mult+0x20>
   85c62:	4632      	mov	r2, r6
   85c64:	4629      	mov	r1, r5
   85c66:	4638      	mov	r0, r7
   85c68:	f7ff ff52 	bl	85b10 <__multiply>
   85c6c:	b1b5      	cbz	r5, 85c9c <__pow5mult+0x68>
   85c6e:	686a      	ldr	r2, [r5, #4]
   85c70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   85c72:	1064      	asrs	r4, r4, #1
   85c74:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   85c78:	6029      	str	r1, [r5, #0]
   85c7a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
   85c7e:	4605      	mov	r5, r0
   85c80:	d1ea      	bne.n	85c58 <__pow5mult+0x24>
   85c82:	4628      	mov	r0, r5
   85c84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85c88:	4632      	mov	r2, r6
   85c8a:	4631      	mov	r1, r6
   85c8c:	4638      	mov	r0, r7
   85c8e:	f7ff ff3f 	bl	85b10 <__multiply>
   85c92:	6030      	str	r0, [r6, #0]
   85c94:	f8c0 8000 	str.w	r8, [r0]
   85c98:	4606      	mov	r6, r0
   85c9a:	e7e0      	b.n	85c5e <__pow5mult+0x2a>
   85c9c:	4605      	mov	r5, r0
   85c9e:	e7d9      	b.n	85c54 <__pow5mult+0x20>
   85ca0:	4a0b      	ldr	r2, [pc, #44]	; (85cd0 <__pow5mult+0x9c>)
   85ca2:	3b01      	subs	r3, #1
   85ca4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
   85ca8:	2300      	movs	r3, #0
   85caa:	f7ff fe95 	bl	859d8 <__multadd>
   85cae:	4605      	mov	r5, r0
   85cb0:	e7c8      	b.n	85c44 <__pow5mult+0x10>
   85cb2:	2101      	movs	r1, #1
   85cb4:	4638      	mov	r0, r7
   85cb6:	f7ff fe5f 	bl	85978 <_Balloc>
   85cba:	f240 2171 	movw	r1, #625	; 0x271
   85cbe:	2201      	movs	r2, #1
   85cc0:	2300      	movs	r3, #0
   85cc2:	6141      	str	r1, [r0, #20]
   85cc4:	6102      	str	r2, [r0, #16]
   85cc6:	4606      	mov	r6, r0
   85cc8:	64b8      	str	r0, [r7, #72]	; 0x48
   85cca:	6003      	str	r3, [r0, #0]
   85ccc:	e7be      	b.n	85c4c <__pow5mult+0x18>
   85cce:	bf00      	nop
   85cd0:	00087750 	.word	0x00087750

00085cd4 <__lshift>:
   85cd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   85cd8:	690b      	ldr	r3, [r1, #16]
   85cda:	1154      	asrs	r4, r2, #5
   85cdc:	eb04 0803 	add.w	r8, r4, r3
   85ce0:	688b      	ldr	r3, [r1, #8]
   85ce2:	f108 0501 	add.w	r5, r8, #1
   85ce6:	429d      	cmp	r5, r3
   85ce8:	460e      	mov	r6, r1
   85cea:	4691      	mov	r9, r2
   85cec:	4607      	mov	r7, r0
   85cee:	6849      	ldr	r1, [r1, #4]
   85cf0:	dd04      	ble.n	85cfc <__lshift+0x28>
   85cf2:	005b      	lsls	r3, r3, #1
   85cf4:	429d      	cmp	r5, r3
   85cf6:	f101 0101 	add.w	r1, r1, #1
   85cfa:	dcfa      	bgt.n	85cf2 <__lshift+0x1e>
   85cfc:	4638      	mov	r0, r7
   85cfe:	f7ff fe3b 	bl	85978 <_Balloc>
   85d02:	2c00      	cmp	r4, #0
   85d04:	f100 0314 	add.w	r3, r0, #20
   85d08:	dd06      	ble.n	85d18 <__lshift+0x44>
   85d0a:	2100      	movs	r1, #0
   85d0c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
   85d10:	f843 1b04 	str.w	r1, [r3], #4
   85d14:	429a      	cmp	r2, r3
   85d16:	d1fb      	bne.n	85d10 <__lshift+0x3c>
   85d18:	6934      	ldr	r4, [r6, #16]
   85d1a:	f106 0114 	add.w	r1, r6, #20
   85d1e:	f019 091f 	ands.w	r9, r9, #31
   85d22:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
   85d26:	d01d      	beq.n	85d64 <__lshift+0x90>
   85d28:	2200      	movs	r2, #0
   85d2a:	f1c9 0c20 	rsb	ip, r9, #32
   85d2e:	680c      	ldr	r4, [r1, #0]
   85d30:	fa04 f409 	lsl.w	r4, r4, r9
   85d34:	4314      	orrs	r4, r2
   85d36:	f843 4b04 	str.w	r4, [r3], #4
   85d3a:	f851 2b04 	ldr.w	r2, [r1], #4
   85d3e:	458e      	cmp	lr, r1
   85d40:	fa22 f20c 	lsr.w	r2, r2, ip
   85d44:	d8f3      	bhi.n	85d2e <__lshift+0x5a>
   85d46:	601a      	str	r2, [r3, #0]
   85d48:	b10a      	cbz	r2, 85d4e <__lshift+0x7a>
   85d4a:	f108 0502 	add.w	r5, r8, #2
   85d4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   85d50:	6872      	ldr	r2, [r6, #4]
   85d52:	3d01      	subs	r5, #1
   85d54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   85d58:	6105      	str	r5, [r0, #16]
   85d5a:	6031      	str	r1, [r6, #0]
   85d5c:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
   85d60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   85d64:	3b04      	subs	r3, #4
   85d66:	f851 2b04 	ldr.w	r2, [r1], #4
   85d6a:	458e      	cmp	lr, r1
   85d6c:	f843 2f04 	str.w	r2, [r3, #4]!
   85d70:	d8f9      	bhi.n	85d66 <__lshift+0x92>
   85d72:	e7ec      	b.n	85d4e <__lshift+0x7a>

00085d74 <__mcmp>:
   85d74:	b430      	push	{r4, r5}
   85d76:	690b      	ldr	r3, [r1, #16]
   85d78:	4605      	mov	r5, r0
   85d7a:	6900      	ldr	r0, [r0, #16]
   85d7c:	1ac0      	subs	r0, r0, r3
   85d7e:	d10f      	bne.n	85da0 <__mcmp+0x2c>
   85d80:	009b      	lsls	r3, r3, #2
   85d82:	3514      	adds	r5, #20
   85d84:	3114      	adds	r1, #20
   85d86:	4419      	add	r1, r3
   85d88:	442b      	add	r3, r5
   85d8a:	e001      	b.n	85d90 <__mcmp+0x1c>
   85d8c:	429d      	cmp	r5, r3
   85d8e:	d207      	bcs.n	85da0 <__mcmp+0x2c>
   85d90:	f853 4d04 	ldr.w	r4, [r3, #-4]!
   85d94:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   85d98:	4294      	cmp	r4, r2
   85d9a:	d0f7      	beq.n	85d8c <__mcmp+0x18>
   85d9c:	d302      	bcc.n	85da4 <__mcmp+0x30>
   85d9e:	2001      	movs	r0, #1
   85da0:	bc30      	pop	{r4, r5}
   85da2:	4770      	bx	lr
   85da4:	f04f 30ff 	mov.w	r0, #4294967295
   85da8:	e7fa      	b.n	85da0 <__mcmp+0x2c>
   85daa:	bf00      	nop

00085dac <__mdiff>:
   85dac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85db0:	690c      	ldr	r4, [r1, #16]
   85db2:	4689      	mov	r9, r1
   85db4:	6911      	ldr	r1, [r2, #16]
   85db6:	4692      	mov	sl, r2
   85db8:	1a64      	subs	r4, r4, r1
   85dba:	2c00      	cmp	r4, #0
   85dbc:	d117      	bne.n	85dee <__mdiff+0x42>
   85dbe:	0089      	lsls	r1, r1, #2
   85dc0:	f109 0714 	add.w	r7, r9, #20
   85dc4:	f102 0614 	add.w	r6, r2, #20
   85dc8:	187b      	adds	r3, r7, r1
   85dca:	4431      	add	r1, r6
   85dcc:	e001      	b.n	85dd2 <__mdiff+0x26>
   85dce:	429f      	cmp	r7, r3
   85dd0:	d265      	bcs.n	85e9e <__mdiff+0xf2>
   85dd2:	f853 5d04 	ldr.w	r5, [r3, #-4]!
   85dd6:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   85dda:	4295      	cmp	r5, r2
   85ddc:	d0f7      	beq.n	85dce <__mdiff+0x22>
   85dde:	d267      	bcs.n	85eb0 <__mdiff+0x104>
   85de0:	464b      	mov	r3, r9
   85de2:	46bb      	mov	fp, r7
   85de4:	46d1      	mov	r9, sl
   85de6:	4637      	mov	r7, r6
   85de8:	469a      	mov	sl, r3
   85dea:	2401      	movs	r4, #1
   85dec:	e005      	b.n	85dfa <__mdiff+0x4e>
   85dee:	db61      	blt.n	85eb4 <__mdiff+0x108>
   85df0:	2400      	movs	r4, #0
   85df2:	f109 0714 	add.w	r7, r9, #20
   85df6:	f10a 0b14 	add.w	fp, sl, #20
   85dfa:	f8d9 1004 	ldr.w	r1, [r9, #4]
   85dfe:	f7ff fdbb 	bl	85978 <_Balloc>
   85e02:	465d      	mov	r5, fp
   85e04:	f04f 0800 	mov.w	r8, #0
   85e08:	f8d9 e010 	ldr.w	lr, [r9, #16]
   85e0c:	f8da 3010 	ldr.w	r3, [sl, #16]
   85e10:	463e      	mov	r6, r7
   85e12:	60c4      	str	r4, [r0, #12]
   85e14:	eb0b 0c83 	add.w	ip, fp, r3, lsl #2
   85e18:	eb07 078e 	add.w	r7, r7, lr, lsl #2
   85e1c:	f100 0414 	add.w	r4, r0, #20
   85e20:	f856 9b04 	ldr.w	r9, [r6], #4
   85e24:	f855 2b04 	ldr.w	r2, [r5], #4
   85e28:	fa1f f389 	uxth.w	r3, r9
   85e2c:	4443      	add	r3, r8
   85e2e:	fa1f f882 	uxth.w	r8, r2
   85e32:	0c12      	lsrs	r2, r2, #16
   85e34:	eba3 0308 	sub.w	r3, r3, r8
   85e38:	ebc2 4219 	rsb	r2, r2, r9, lsr #16
   85e3c:	eb02 4223 	add.w	r2, r2, r3, asr #16
   85e40:	b29b      	uxth	r3, r3
   85e42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   85e46:	45ac      	cmp	ip, r5
   85e48:	f844 3b04 	str.w	r3, [r4], #4
   85e4c:	ea4f 4822 	mov.w	r8, r2, asr #16
   85e50:	d8e6      	bhi.n	85e20 <__mdiff+0x74>
   85e52:	42b7      	cmp	r7, r6
   85e54:	d917      	bls.n	85e86 <__mdiff+0xda>
   85e56:	46a4      	mov	ip, r4
   85e58:	4635      	mov	r5, r6
   85e5a:	f855 3b04 	ldr.w	r3, [r5], #4
   85e5e:	b299      	uxth	r1, r3
   85e60:	4441      	add	r1, r8
   85e62:	140a      	asrs	r2, r1, #16
   85e64:	eb02 4213 	add.w	r2, r2, r3, lsr #16
   85e68:	b289      	uxth	r1, r1
   85e6a:	ea41 4302 	orr.w	r3, r1, r2, lsl #16
   85e6e:	42af      	cmp	r7, r5
   85e70:	f84c 3b04 	str.w	r3, [ip], #4
   85e74:	ea4f 4822 	mov.w	r8, r2, asr #16
   85e78:	d8ef      	bhi.n	85e5a <__mdiff+0xae>
   85e7a:	43f6      	mvns	r6, r6
   85e7c:	4437      	add	r7, r6
   85e7e:	f027 0703 	bic.w	r7, r7, #3
   85e82:	3704      	adds	r7, #4
   85e84:	443c      	add	r4, r7
   85e86:	3c04      	subs	r4, #4
   85e88:	b92b      	cbnz	r3, 85e96 <__mdiff+0xea>
   85e8a:	f854 3d04 	ldr.w	r3, [r4, #-4]!
   85e8e:	f10e 3eff 	add.w	lr, lr, #4294967295
   85e92:	2b00      	cmp	r3, #0
   85e94:	d0f9      	beq.n	85e8a <__mdiff+0xde>
   85e96:	f8c0 e010 	str.w	lr, [r0, #16]
   85e9a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85e9e:	2100      	movs	r1, #0
   85ea0:	f7ff fd6a 	bl	85978 <_Balloc>
   85ea4:	2201      	movs	r2, #1
   85ea6:	2300      	movs	r3, #0
   85ea8:	6102      	str	r2, [r0, #16]
   85eaa:	6143      	str	r3, [r0, #20]
   85eac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85eb0:	46b3      	mov	fp, r6
   85eb2:	e7a2      	b.n	85dfa <__mdiff+0x4e>
   85eb4:	464b      	mov	r3, r9
   85eb6:	f109 0b14 	add.w	fp, r9, #20
   85eba:	f102 0714 	add.w	r7, r2, #20
   85ebe:	4691      	mov	r9, r2
   85ec0:	2401      	movs	r4, #1
   85ec2:	469a      	mov	sl, r3
   85ec4:	e799      	b.n	85dfa <__mdiff+0x4e>
   85ec6:	bf00      	nop

00085ec8 <__d2b>:
   85ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
   85eca:	2101      	movs	r1, #1
   85ecc:	b083      	sub	sp, #12
   85ece:	461c      	mov	r4, r3
   85ed0:	f3c3 550a 	ubfx	r5, r3, #20, #11
   85ed4:	4616      	mov	r6, r2
   85ed6:	f7ff fd4f 	bl	85978 <_Balloc>
   85eda:	f3c4 0413 	ubfx	r4, r4, #0, #20
   85ede:	4607      	mov	r7, r0
   85ee0:	b10d      	cbz	r5, 85ee6 <__d2b+0x1e>
   85ee2:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
   85ee6:	9401      	str	r4, [sp, #4]
   85ee8:	b306      	cbz	r6, 85f2c <__d2b+0x64>
   85eea:	a802      	add	r0, sp, #8
   85eec:	f840 6d08 	str.w	r6, [r0, #-8]!
   85ef0:	f7ff fdd4 	bl	85a9c <__lo0bits>
   85ef4:	2800      	cmp	r0, #0
   85ef6:	d130      	bne.n	85f5a <__d2b+0x92>
   85ef8:	e89d 000c 	ldmia.w	sp, {r2, r3}
   85efc:	617a      	str	r2, [r7, #20]
   85efe:	2b00      	cmp	r3, #0
   85f00:	bf0c      	ite	eq
   85f02:	2101      	moveq	r1, #1
   85f04:	2102      	movne	r1, #2
   85f06:	61bb      	str	r3, [r7, #24]
   85f08:	6139      	str	r1, [r7, #16]
   85f0a:	b9d5      	cbnz	r5, 85f42 <__d2b+0x7a>
   85f0c:	9a08      	ldr	r2, [sp, #32]
   85f0e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
   85f12:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
   85f16:	6010      	str	r0, [r2, #0]
   85f18:	6918      	ldr	r0, [r3, #16]
   85f1a:	f7ff fd9f 	bl	85a5c <__hi0bits>
   85f1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   85f20:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
   85f24:	6018      	str	r0, [r3, #0]
   85f26:	4638      	mov	r0, r7
   85f28:	b003      	add	sp, #12
   85f2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85f2c:	a801      	add	r0, sp, #4
   85f2e:	f7ff fdb5 	bl	85a9c <__lo0bits>
   85f32:	2201      	movs	r2, #1
   85f34:	9b01      	ldr	r3, [sp, #4]
   85f36:	4611      	mov	r1, r2
   85f38:	3020      	adds	r0, #32
   85f3a:	613a      	str	r2, [r7, #16]
   85f3c:	617b      	str	r3, [r7, #20]
   85f3e:	2d00      	cmp	r5, #0
   85f40:	d0e4      	beq.n	85f0c <__d2b+0x44>
   85f42:	f2a5 4333 	subw	r3, r5, #1075	; 0x433
   85f46:	9a08      	ldr	r2, [sp, #32]
   85f48:	4403      	add	r3, r0
   85f4a:	6013      	str	r3, [r2, #0]
   85f4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   85f4e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   85f52:	6018      	str	r0, [r3, #0]
   85f54:	4638      	mov	r0, r7
   85f56:	b003      	add	sp, #12
   85f58:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85f5a:	9b01      	ldr	r3, [sp, #4]
   85f5c:	f1c0 0220 	rsb	r2, r0, #32
   85f60:	9900      	ldr	r1, [sp, #0]
   85f62:	fa03 f202 	lsl.w	r2, r3, r2
   85f66:	430a      	orrs	r2, r1
   85f68:	40c3      	lsrs	r3, r0
   85f6a:	9301      	str	r3, [sp, #4]
   85f6c:	617a      	str	r2, [r7, #20]
   85f6e:	e7c6      	b.n	85efe <__d2b+0x36>

00085f70 <_sbrk_r>:
   85f70:	b538      	push	{r3, r4, r5, lr}
   85f72:	2300      	movs	r3, #0
   85f74:	4c06      	ldr	r4, [pc, #24]	; (85f90 <_sbrk_r+0x20>)
   85f76:	4605      	mov	r5, r0
   85f78:	4608      	mov	r0, r1
   85f7a:	6023      	str	r3, [r4, #0]
   85f7c:	f7fc fbf8 	bl	82770 <_sbrk>
   85f80:	1c43      	adds	r3, r0, #1
   85f82:	d000      	beq.n	85f86 <_sbrk_r+0x16>
   85f84:	bd38      	pop	{r3, r4, r5, pc}
   85f86:	6823      	ldr	r3, [r4, #0]
   85f88:	2b00      	cmp	r3, #0
   85f8a:	d0fb      	beq.n	85f84 <_sbrk_r+0x14>
   85f8c:	602b      	str	r3, [r5, #0]
   85f8e:	bd38      	pop	{r3, r4, r5, pc}
   85f90:	20070c40 	.word	0x20070c40

00085f94 <__ssprint_r>:
   85f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85f98:	6893      	ldr	r3, [r2, #8]
   85f9a:	b083      	sub	sp, #12
   85f9c:	4690      	mov	r8, r2
   85f9e:	2b00      	cmp	r3, #0
   85fa0:	d070      	beq.n	86084 <__ssprint_r+0xf0>
   85fa2:	4682      	mov	sl, r0
   85fa4:	460c      	mov	r4, r1
   85fa6:	6817      	ldr	r7, [r2, #0]
   85fa8:	688d      	ldr	r5, [r1, #8]
   85faa:	6808      	ldr	r0, [r1, #0]
   85fac:	e042      	b.n	86034 <__ssprint_r+0xa0>
   85fae:	89a3      	ldrh	r3, [r4, #12]
   85fb0:	f413 6f90 	tst.w	r3, #1152	; 0x480
   85fb4:	d02e      	beq.n	86014 <__ssprint_r+0x80>
   85fb6:	6965      	ldr	r5, [r4, #20]
   85fb8:	6921      	ldr	r1, [r4, #16]
   85fba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   85fbe:	eba0 0b01 	sub.w	fp, r0, r1
   85fc2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
   85fc6:	f10b 0001 	add.w	r0, fp, #1
   85fca:	106d      	asrs	r5, r5, #1
   85fcc:	4430      	add	r0, r6
   85fce:	42a8      	cmp	r0, r5
   85fd0:	462a      	mov	r2, r5
   85fd2:	bf84      	itt	hi
   85fd4:	4605      	movhi	r5, r0
   85fd6:	462a      	movhi	r2, r5
   85fd8:	055b      	lsls	r3, r3, #21
   85fda:	d538      	bpl.n	8604e <__ssprint_r+0xba>
   85fdc:	4611      	mov	r1, r2
   85fde:	4650      	mov	r0, sl
   85fe0:	f7ff f960 	bl	852a4 <_malloc_r>
   85fe4:	2800      	cmp	r0, #0
   85fe6:	d03c      	beq.n	86062 <__ssprint_r+0xce>
   85fe8:	465a      	mov	r2, fp
   85fea:	6921      	ldr	r1, [r4, #16]
   85fec:	9001      	str	r0, [sp, #4]
   85fee:	f7ff fc41 	bl	85874 <memcpy>
   85ff2:	89a2      	ldrh	r2, [r4, #12]
   85ff4:	9b01      	ldr	r3, [sp, #4]
   85ff6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   85ffa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   85ffe:	81a2      	strh	r2, [r4, #12]
   86000:	eba5 020b 	sub.w	r2, r5, fp
   86004:	eb03 000b 	add.w	r0, r3, fp
   86008:	6165      	str	r5, [r4, #20]
   8600a:	46b3      	mov	fp, r6
   8600c:	4635      	mov	r5, r6
   8600e:	6123      	str	r3, [r4, #16]
   86010:	6020      	str	r0, [r4, #0]
   86012:	60a2      	str	r2, [r4, #8]
   86014:	465a      	mov	r2, fp
   86016:	4649      	mov	r1, r9
   86018:	f000 fa18 	bl	8644c <memmove>
   8601c:	f8d8 3008 	ldr.w	r3, [r8, #8]
   86020:	68a2      	ldr	r2, [r4, #8]
   86022:	6820      	ldr	r0, [r4, #0]
   86024:	1b55      	subs	r5, r2, r5
   86026:	4458      	add	r0, fp
   86028:	1b9e      	subs	r6, r3, r6
   8602a:	60a5      	str	r5, [r4, #8]
   8602c:	6020      	str	r0, [r4, #0]
   8602e:	f8c8 6008 	str.w	r6, [r8, #8]
   86032:	b33e      	cbz	r6, 86084 <__ssprint_r+0xf0>
   86034:	687e      	ldr	r6, [r7, #4]
   86036:	463b      	mov	r3, r7
   86038:	3708      	adds	r7, #8
   8603a:	2e00      	cmp	r6, #0
   8603c:	d0fa      	beq.n	86034 <__ssprint_r+0xa0>
   8603e:	42ae      	cmp	r6, r5
   86040:	f8d3 9000 	ldr.w	r9, [r3]
   86044:	46ab      	mov	fp, r5
   86046:	d2b2      	bcs.n	85fae <__ssprint_r+0x1a>
   86048:	4635      	mov	r5, r6
   8604a:	46b3      	mov	fp, r6
   8604c:	e7e2      	b.n	86014 <__ssprint_r+0x80>
   8604e:	4650      	mov	r0, sl
   86050:	f000 fa60 	bl	86514 <_realloc_r>
   86054:	4603      	mov	r3, r0
   86056:	2800      	cmp	r0, #0
   86058:	d1d2      	bne.n	86000 <__ssprint_r+0x6c>
   8605a:	6921      	ldr	r1, [r4, #16]
   8605c:	4650      	mov	r0, sl
   8605e:	f000 f8f9 	bl	86254 <_free_r>
   86062:	230c      	movs	r3, #12
   86064:	2200      	movs	r2, #0
   86066:	f04f 30ff 	mov.w	r0, #4294967295
   8606a:	f8ca 3000 	str.w	r3, [sl]
   8606e:	89a3      	ldrh	r3, [r4, #12]
   86070:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   86074:	81a3      	strh	r3, [r4, #12]
   86076:	f8c8 2008 	str.w	r2, [r8, #8]
   8607a:	f8c8 2004 	str.w	r2, [r8, #4]
   8607e:	b003      	add	sp, #12
   86080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86084:	2000      	movs	r0, #0
   86086:	f8c8 0004 	str.w	r0, [r8, #4]
   8608a:	b003      	add	sp, #12
   8608c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00086090 <__register_exitproc>:
   86090:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   86094:	4d2c      	ldr	r5, [pc, #176]	; (86148 <__register_exitproc+0xb8>)
   86096:	4606      	mov	r6, r0
   86098:	6828      	ldr	r0, [r5, #0]
   8609a:	4698      	mov	r8, r3
   8609c:	460f      	mov	r7, r1
   8609e:	4691      	mov	r9, r2
   860a0:	f7ff f8fc 	bl	8529c <__retarget_lock_acquire_recursive>
   860a4:	4b29      	ldr	r3, [pc, #164]	; (8614c <__register_exitproc+0xbc>)
   860a6:	681c      	ldr	r4, [r3, #0]
   860a8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   860ac:	2b00      	cmp	r3, #0
   860ae:	d03e      	beq.n	8612e <__register_exitproc+0x9e>
   860b0:	685a      	ldr	r2, [r3, #4]
   860b2:	2a1f      	cmp	r2, #31
   860b4:	dc1c      	bgt.n	860f0 <__register_exitproc+0x60>
   860b6:	f102 0e01 	add.w	lr, r2, #1
   860ba:	b176      	cbz	r6, 860da <__register_exitproc+0x4a>
   860bc:	2101      	movs	r1, #1
   860be:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   860c2:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   860c6:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   860ca:	4091      	lsls	r1, r2
   860cc:	4308      	orrs	r0, r1
   860ce:	2e02      	cmp	r6, #2
   860d0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   860d4:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   860d8:	d023      	beq.n	86122 <__register_exitproc+0x92>
   860da:	3202      	adds	r2, #2
   860dc:	f8c3 e004 	str.w	lr, [r3, #4]
   860e0:	6828      	ldr	r0, [r5, #0]
   860e2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   860e6:	f7ff f8db 	bl	852a0 <__retarget_lock_release_recursive>
   860ea:	2000      	movs	r0, #0
   860ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   860f0:	4b17      	ldr	r3, [pc, #92]	; (86150 <__register_exitproc+0xc0>)
   860f2:	b30b      	cbz	r3, 86138 <__register_exitproc+0xa8>
   860f4:	f44f 70c8 	mov.w	r0, #400	; 0x190
   860f8:	f3af 8000 	nop.w
   860fc:	4603      	mov	r3, r0
   860fe:	b1d8      	cbz	r0, 86138 <__register_exitproc+0xa8>
   86100:	2000      	movs	r0, #0
   86102:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   86106:	f04f 0e01 	mov.w	lr, #1
   8610a:	6058      	str	r0, [r3, #4]
   8610c:	6019      	str	r1, [r3, #0]
   8610e:	4602      	mov	r2, r0
   86110:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   86114:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   86118:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   8611c:	2e00      	cmp	r6, #0
   8611e:	d0dc      	beq.n	860da <__register_exitproc+0x4a>
   86120:	e7cc      	b.n	860bc <__register_exitproc+0x2c>
   86122:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   86126:	4301      	orrs	r1, r0
   86128:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   8612c:	e7d5      	b.n	860da <__register_exitproc+0x4a>
   8612e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   86132:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   86136:	e7bb      	b.n	860b0 <__register_exitproc+0x20>
   86138:	6828      	ldr	r0, [r5, #0]
   8613a:	f7ff f8b1 	bl	852a0 <__retarget_lock_release_recursive>
   8613e:	f04f 30ff 	mov.w	r0, #4294967295
   86142:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   86146:	bf00      	nop
   86148:	200705d0 	.word	0x200705d0
   8614c:	000875e4 	.word	0x000875e4
   86150:	00000000 	.word	0x00000000

00086154 <_calloc_r>:
   86154:	b510      	push	{r4, lr}
   86156:	fb02 f101 	mul.w	r1, r2, r1
   8615a:	f7ff f8a3 	bl	852a4 <_malloc_r>
   8615e:	4604      	mov	r4, r0
   86160:	b1d8      	cbz	r0, 8619a <_calloc_r+0x46>
   86162:	f850 2c04 	ldr.w	r2, [r0, #-4]
   86166:	f022 0203 	bic.w	r2, r2, #3
   8616a:	3a04      	subs	r2, #4
   8616c:	2a24      	cmp	r2, #36	; 0x24
   8616e:	d818      	bhi.n	861a2 <_calloc_r+0x4e>
   86170:	2a13      	cmp	r2, #19
   86172:	d914      	bls.n	8619e <_calloc_r+0x4a>
   86174:	2300      	movs	r3, #0
   86176:	2a1b      	cmp	r2, #27
   86178:	6003      	str	r3, [r0, #0]
   8617a:	6043      	str	r3, [r0, #4]
   8617c:	d916      	bls.n	861ac <_calloc_r+0x58>
   8617e:	2a24      	cmp	r2, #36	; 0x24
   86180:	6083      	str	r3, [r0, #8]
   86182:	60c3      	str	r3, [r0, #12]
   86184:	bf11      	iteee	ne
   86186:	f100 0210 	addne.w	r2, r0, #16
   8618a:	6103      	streq	r3, [r0, #16]
   8618c:	6143      	streq	r3, [r0, #20]
   8618e:	f100 0218 	addeq.w	r2, r0, #24
   86192:	2300      	movs	r3, #0
   86194:	6013      	str	r3, [r2, #0]
   86196:	6053      	str	r3, [r2, #4]
   86198:	6093      	str	r3, [r2, #8]
   8619a:	4620      	mov	r0, r4
   8619c:	bd10      	pop	{r4, pc}
   8619e:	4602      	mov	r2, r0
   861a0:	e7f7      	b.n	86192 <_calloc_r+0x3e>
   861a2:	2100      	movs	r1, #0
   861a4:	f7fc fd68 	bl	82c78 <memset>
   861a8:	4620      	mov	r0, r4
   861aa:	bd10      	pop	{r4, pc}
   861ac:	f100 0208 	add.w	r2, r0, #8
   861b0:	e7ef      	b.n	86192 <_calloc_r+0x3e>
   861b2:	bf00      	nop

000861b4 <_malloc_trim_r>:
   861b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   861b6:	460c      	mov	r4, r1
   861b8:	4f23      	ldr	r7, [pc, #140]	; (86248 <_malloc_trim_r+0x94>)
   861ba:	4606      	mov	r6, r0
   861bc:	f7ff fbd0 	bl	85960 <__malloc_lock>
   861c0:	68bb      	ldr	r3, [r7, #8]
   861c2:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   861c6:	685d      	ldr	r5, [r3, #4]
   861c8:	310f      	adds	r1, #15
   861ca:	f025 0503 	bic.w	r5, r5, #3
   861ce:	4429      	add	r1, r5
   861d0:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   861d4:	f021 010f 	bic.w	r1, r1, #15
   861d8:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   861dc:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   861e0:	db07      	blt.n	861f2 <_malloc_trim_r+0x3e>
   861e2:	2100      	movs	r1, #0
   861e4:	4630      	mov	r0, r6
   861e6:	f7ff fec3 	bl	85f70 <_sbrk_r>
   861ea:	68bb      	ldr	r3, [r7, #8]
   861ec:	442b      	add	r3, r5
   861ee:	4298      	cmp	r0, r3
   861f0:	d004      	beq.n	861fc <_malloc_trim_r+0x48>
   861f2:	4630      	mov	r0, r6
   861f4:	f7ff fbba 	bl	8596c <__malloc_unlock>
   861f8:	2000      	movs	r0, #0
   861fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   861fc:	4261      	negs	r1, r4
   861fe:	4630      	mov	r0, r6
   86200:	f7ff feb6 	bl	85f70 <_sbrk_r>
   86204:	3001      	adds	r0, #1
   86206:	d00d      	beq.n	86224 <_malloc_trim_r+0x70>
   86208:	4b10      	ldr	r3, [pc, #64]	; (8624c <_malloc_trim_r+0x98>)
   8620a:	68ba      	ldr	r2, [r7, #8]
   8620c:	6819      	ldr	r1, [r3, #0]
   8620e:	1b2d      	subs	r5, r5, r4
   86210:	f045 0501 	orr.w	r5, r5, #1
   86214:	4630      	mov	r0, r6
   86216:	1b09      	subs	r1, r1, r4
   86218:	6055      	str	r5, [r2, #4]
   8621a:	6019      	str	r1, [r3, #0]
   8621c:	f7ff fba6 	bl	8596c <__malloc_unlock>
   86220:	2001      	movs	r0, #1
   86222:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   86224:	2100      	movs	r1, #0
   86226:	4630      	mov	r0, r6
   86228:	f7ff fea2 	bl	85f70 <_sbrk_r>
   8622c:	68ba      	ldr	r2, [r7, #8]
   8622e:	1a83      	subs	r3, r0, r2
   86230:	2b0f      	cmp	r3, #15
   86232:	ddde      	ble.n	861f2 <_malloc_trim_r+0x3e>
   86234:	4c06      	ldr	r4, [pc, #24]	; (86250 <_malloc_trim_r+0x9c>)
   86236:	4905      	ldr	r1, [pc, #20]	; (8624c <_malloc_trim_r+0x98>)
   86238:	6824      	ldr	r4, [r4, #0]
   8623a:	f043 0301 	orr.w	r3, r3, #1
   8623e:	1b00      	subs	r0, r0, r4
   86240:	6053      	str	r3, [r2, #4]
   86242:	6008      	str	r0, [r1, #0]
   86244:	e7d5      	b.n	861f2 <_malloc_trim_r+0x3e>
   86246:	bf00      	nop
   86248:	200705d4 	.word	0x200705d4
   8624c:	20070b9c 	.word	0x20070b9c
   86250:	200709dc 	.word	0x200709dc

00086254 <_free_r>:
   86254:	2900      	cmp	r1, #0
   86256:	d044      	beq.n	862e2 <_free_r+0x8e>
   86258:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8625c:	460d      	mov	r5, r1
   8625e:	4680      	mov	r8, r0
   86260:	f7ff fb7e 	bl	85960 <__malloc_lock>
   86264:	f855 7c04 	ldr.w	r7, [r5, #-4]
   86268:	4969      	ldr	r1, [pc, #420]	; (86410 <_free_r+0x1bc>)
   8626a:	f1a5 0408 	sub.w	r4, r5, #8
   8626e:	f027 0301 	bic.w	r3, r7, #1
   86272:	18e2      	adds	r2, r4, r3
   86274:	688e      	ldr	r6, [r1, #8]
   86276:	6850      	ldr	r0, [r2, #4]
   86278:	42b2      	cmp	r2, r6
   8627a:	f020 0003 	bic.w	r0, r0, #3
   8627e:	d05e      	beq.n	8633e <_free_r+0xea>
   86280:	07fe      	lsls	r6, r7, #31
   86282:	6050      	str	r0, [r2, #4]
   86284:	d40b      	bmi.n	8629e <_free_r+0x4a>
   86286:	f855 7c08 	ldr.w	r7, [r5, #-8]
   8628a:	f101 0e08 	add.w	lr, r1, #8
   8628e:	1be4      	subs	r4, r4, r7
   86290:	68a5      	ldr	r5, [r4, #8]
   86292:	443b      	add	r3, r7
   86294:	4575      	cmp	r5, lr
   86296:	d06d      	beq.n	86374 <_free_r+0x120>
   86298:	68e7      	ldr	r7, [r4, #12]
   8629a:	60ef      	str	r7, [r5, #12]
   8629c:	60bd      	str	r5, [r7, #8]
   8629e:	1815      	adds	r5, r2, r0
   862a0:	686d      	ldr	r5, [r5, #4]
   862a2:	07ed      	lsls	r5, r5, #31
   862a4:	d53e      	bpl.n	86324 <_free_r+0xd0>
   862a6:	f043 0201 	orr.w	r2, r3, #1
   862aa:	6062      	str	r2, [r4, #4]
   862ac:	50e3      	str	r3, [r4, r3]
   862ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   862b2:	d217      	bcs.n	862e4 <_free_r+0x90>
   862b4:	2201      	movs	r2, #1
   862b6:	08db      	lsrs	r3, r3, #3
   862b8:	1098      	asrs	r0, r3, #2
   862ba:	684d      	ldr	r5, [r1, #4]
   862bc:	4413      	add	r3, r2
   862be:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   862c2:	4082      	lsls	r2, r0
   862c4:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   862c8:	432a      	orrs	r2, r5
   862ca:	3808      	subs	r0, #8
   862cc:	60e0      	str	r0, [r4, #12]
   862ce:	60a7      	str	r7, [r4, #8]
   862d0:	604a      	str	r2, [r1, #4]
   862d2:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   862d6:	60fc      	str	r4, [r7, #12]
   862d8:	4640      	mov	r0, r8
   862da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   862de:	f7ff bb45 	b.w	8596c <__malloc_unlock>
   862e2:	4770      	bx	lr
   862e4:	0a5a      	lsrs	r2, r3, #9
   862e6:	2a04      	cmp	r2, #4
   862e8:	d852      	bhi.n	86390 <_free_r+0x13c>
   862ea:	099a      	lsrs	r2, r3, #6
   862ec:	f102 0739 	add.w	r7, r2, #57	; 0x39
   862f0:	00ff      	lsls	r7, r7, #3
   862f2:	f102 0538 	add.w	r5, r2, #56	; 0x38
   862f6:	19c8      	adds	r0, r1, r7
   862f8:	59ca      	ldr	r2, [r1, r7]
   862fa:	3808      	subs	r0, #8
   862fc:	4290      	cmp	r0, r2
   862fe:	d04f      	beq.n	863a0 <_free_r+0x14c>
   86300:	6851      	ldr	r1, [r2, #4]
   86302:	f021 0103 	bic.w	r1, r1, #3
   86306:	428b      	cmp	r3, r1
   86308:	d232      	bcs.n	86370 <_free_r+0x11c>
   8630a:	6892      	ldr	r2, [r2, #8]
   8630c:	4290      	cmp	r0, r2
   8630e:	d1f7      	bne.n	86300 <_free_r+0xac>
   86310:	68c3      	ldr	r3, [r0, #12]
   86312:	60a0      	str	r0, [r4, #8]
   86314:	60e3      	str	r3, [r4, #12]
   86316:	609c      	str	r4, [r3, #8]
   86318:	60c4      	str	r4, [r0, #12]
   8631a:	4640      	mov	r0, r8
   8631c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   86320:	f7ff bb24 	b.w	8596c <__malloc_unlock>
   86324:	6895      	ldr	r5, [r2, #8]
   86326:	4f3b      	ldr	r7, [pc, #236]	; (86414 <_free_r+0x1c0>)
   86328:	4403      	add	r3, r0
   8632a:	42bd      	cmp	r5, r7
   8632c:	d040      	beq.n	863b0 <_free_r+0x15c>
   8632e:	68d0      	ldr	r0, [r2, #12]
   86330:	f043 0201 	orr.w	r2, r3, #1
   86334:	60e8      	str	r0, [r5, #12]
   86336:	6085      	str	r5, [r0, #8]
   86338:	6062      	str	r2, [r4, #4]
   8633a:	50e3      	str	r3, [r4, r3]
   8633c:	e7b7      	b.n	862ae <_free_r+0x5a>
   8633e:	07ff      	lsls	r7, r7, #31
   86340:	4403      	add	r3, r0
   86342:	d407      	bmi.n	86354 <_free_r+0x100>
   86344:	f855 5c08 	ldr.w	r5, [r5, #-8]
   86348:	1b64      	subs	r4, r4, r5
   8634a:	68e2      	ldr	r2, [r4, #12]
   8634c:	68a0      	ldr	r0, [r4, #8]
   8634e:	442b      	add	r3, r5
   86350:	60c2      	str	r2, [r0, #12]
   86352:	6090      	str	r0, [r2, #8]
   86354:	4a30      	ldr	r2, [pc, #192]	; (86418 <_free_r+0x1c4>)
   86356:	f043 0001 	orr.w	r0, r3, #1
   8635a:	6812      	ldr	r2, [r2, #0]
   8635c:	6060      	str	r0, [r4, #4]
   8635e:	4293      	cmp	r3, r2
   86360:	608c      	str	r4, [r1, #8]
   86362:	d3b9      	bcc.n	862d8 <_free_r+0x84>
   86364:	4b2d      	ldr	r3, [pc, #180]	; (8641c <_free_r+0x1c8>)
   86366:	4640      	mov	r0, r8
   86368:	6819      	ldr	r1, [r3, #0]
   8636a:	f7ff ff23 	bl	861b4 <_malloc_trim_r>
   8636e:	e7b3      	b.n	862d8 <_free_r+0x84>
   86370:	4610      	mov	r0, r2
   86372:	e7cd      	b.n	86310 <_free_r+0xbc>
   86374:	1811      	adds	r1, r2, r0
   86376:	6849      	ldr	r1, [r1, #4]
   86378:	07c9      	lsls	r1, r1, #31
   8637a:	d444      	bmi.n	86406 <_free_r+0x1b2>
   8637c:	6891      	ldr	r1, [r2, #8]
   8637e:	4403      	add	r3, r0
   86380:	68d2      	ldr	r2, [r2, #12]
   86382:	f043 0001 	orr.w	r0, r3, #1
   86386:	60ca      	str	r2, [r1, #12]
   86388:	6091      	str	r1, [r2, #8]
   8638a:	6060      	str	r0, [r4, #4]
   8638c:	50e3      	str	r3, [r4, r3]
   8638e:	e7a3      	b.n	862d8 <_free_r+0x84>
   86390:	2a14      	cmp	r2, #20
   86392:	d816      	bhi.n	863c2 <_free_r+0x16e>
   86394:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   86398:	00ff      	lsls	r7, r7, #3
   8639a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   8639e:	e7aa      	b.n	862f6 <_free_r+0xa2>
   863a0:	2301      	movs	r3, #1
   863a2:	10aa      	asrs	r2, r5, #2
   863a4:	684d      	ldr	r5, [r1, #4]
   863a6:	4093      	lsls	r3, r2
   863a8:	432b      	orrs	r3, r5
   863aa:	604b      	str	r3, [r1, #4]
   863ac:	4603      	mov	r3, r0
   863ae:	e7b0      	b.n	86312 <_free_r+0xbe>
   863b0:	f043 0201 	orr.w	r2, r3, #1
   863b4:	614c      	str	r4, [r1, #20]
   863b6:	610c      	str	r4, [r1, #16]
   863b8:	60e5      	str	r5, [r4, #12]
   863ba:	60a5      	str	r5, [r4, #8]
   863bc:	6062      	str	r2, [r4, #4]
   863be:	50e3      	str	r3, [r4, r3]
   863c0:	e78a      	b.n	862d8 <_free_r+0x84>
   863c2:	2a54      	cmp	r2, #84	; 0x54
   863c4:	d806      	bhi.n	863d4 <_free_r+0x180>
   863c6:	0b1a      	lsrs	r2, r3, #12
   863c8:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   863cc:	00ff      	lsls	r7, r7, #3
   863ce:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   863d2:	e790      	b.n	862f6 <_free_r+0xa2>
   863d4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   863d8:	d806      	bhi.n	863e8 <_free_r+0x194>
   863da:	0bda      	lsrs	r2, r3, #15
   863dc:	f102 0778 	add.w	r7, r2, #120	; 0x78
   863e0:	00ff      	lsls	r7, r7, #3
   863e2:	f102 0577 	add.w	r5, r2, #119	; 0x77
   863e6:	e786      	b.n	862f6 <_free_r+0xa2>
   863e8:	f240 5054 	movw	r0, #1364	; 0x554
   863ec:	4282      	cmp	r2, r0
   863ee:	d806      	bhi.n	863fe <_free_r+0x1aa>
   863f0:	0c9a      	lsrs	r2, r3, #18
   863f2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   863f6:	00ff      	lsls	r7, r7, #3
   863f8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   863fc:	e77b      	b.n	862f6 <_free_r+0xa2>
   863fe:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   86402:	257e      	movs	r5, #126	; 0x7e
   86404:	e777      	b.n	862f6 <_free_r+0xa2>
   86406:	f043 0101 	orr.w	r1, r3, #1
   8640a:	6061      	str	r1, [r4, #4]
   8640c:	6013      	str	r3, [r2, #0]
   8640e:	e763      	b.n	862d8 <_free_r+0x84>
   86410:	200705d4 	.word	0x200705d4
   86414:	200705dc 	.word	0x200705dc
   86418:	200709e0 	.word	0x200709e0
   8641c:	20070bcc 	.word	0x20070bcc

00086420 <__ascii_mbtowc>:
   86420:	b082      	sub	sp, #8
   86422:	b149      	cbz	r1, 86438 <__ascii_mbtowc+0x18>
   86424:	b15a      	cbz	r2, 8643e <__ascii_mbtowc+0x1e>
   86426:	b16b      	cbz	r3, 86444 <__ascii_mbtowc+0x24>
   86428:	7813      	ldrb	r3, [r2, #0]
   8642a:	600b      	str	r3, [r1, #0]
   8642c:	7812      	ldrb	r2, [r2, #0]
   8642e:	1c10      	adds	r0, r2, #0
   86430:	bf18      	it	ne
   86432:	2001      	movne	r0, #1
   86434:	b002      	add	sp, #8
   86436:	4770      	bx	lr
   86438:	a901      	add	r1, sp, #4
   8643a:	2a00      	cmp	r2, #0
   8643c:	d1f3      	bne.n	86426 <__ascii_mbtowc+0x6>
   8643e:	4610      	mov	r0, r2
   86440:	b002      	add	sp, #8
   86442:	4770      	bx	lr
   86444:	f06f 0001 	mvn.w	r0, #1
   86448:	e7f4      	b.n	86434 <__ascii_mbtowc+0x14>
   8644a:	bf00      	nop

0008644c <memmove>:
   8644c:	4288      	cmp	r0, r1
   8644e:	b5f0      	push	{r4, r5, r6, r7, lr}
   86450:	d90d      	bls.n	8646e <memmove+0x22>
   86452:	188b      	adds	r3, r1, r2
   86454:	4298      	cmp	r0, r3
   86456:	d20a      	bcs.n	8646e <memmove+0x22>
   86458:	1884      	adds	r4, r0, r2
   8645a:	2a00      	cmp	r2, #0
   8645c:	d051      	beq.n	86502 <memmove+0xb6>
   8645e:	4622      	mov	r2, r4
   86460:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   86464:	4299      	cmp	r1, r3
   86466:	f802 4d01 	strb.w	r4, [r2, #-1]!
   8646a:	d1f9      	bne.n	86460 <memmove+0x14>
   8646c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8646e:	2a0f      	cmp	r2, #15
   86470:	d948      	bls.n	86504 <memmove+0xb8>
   86472:	ea41 0300 	orr.w	r3, r1, r0
   86476:	079b      	lsls	r3, r3, #30
   86478:	d146      	bne.n	86508 <memmove+0xbc>
   8647a:	4615      	mov	r5, r2
   8647c:	f100 0410 	add.w	r4, r0, #16
   86480:	f101 0310 	add.w	r3, r1, #16
   86484:	f853 6c10 	ldr.w	r6, [r3, #-16]
   86488:	3d10      	subs	r5, #16
   8648a:	f844 6c10 	str.w	r6, [r4, #-16]
   8648e:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   86492:	2d0f      	cmp	r5, #15
   86494:	f844 6c0c 	str.w	r6, [r4, #-12]
   86498:	f853 6c08 	ldr.w	r6, [r3, #-8]
   8649c:	f104 0410 	add.w	r4, r4, #16
   864a0:	f844 6c18 	str.w	r6, [r4, #-24]
   864a4:	f853 6c04 	ldr.w	r6, [r3, #-4]
   864a8:	f103 0310 	add.w	r3, r3, #16
   864ac:	f844 6c14 	str.w	r6, [r4, #-20]
   864b0:	d8e8      	bhi.n	86484 <memmove+0x38>
   864b2:	f1a2 0310 	sub.w	r3, r2, #16
   864b6:	f023 030f 	bic.w	r3, r3, #15
   864ba:	f002 0e0f 	and.w	lr, r2, #15
   864be:	3310      	adds	r3, #16
   864c0:	f1be 0f03 	cmp.w	lr, #3
   864c4:	4419      	add	r1, r3
   864c6:	4403      	add	r3, r0
   864c8:	d921      	bls.n	8650e <memmove+0xc2>
   864ca:	460e      	mov	r6, r1
   864cc:	4674      	mov	r4, lr
   864ce:	1f1d      	subs	r5, r3, #4
   864d0:	f856 7b04 	ldr.w	r7, [r6], #4
   864d4:	3c04      	subs	r4, #4
   864d6:	2c03      	cmp	r4, #3
   864d8:	f845 7f04 	str.w	r7, [r5, #4]!
   864dc:	d8f8      	bhi.n	864d0 <memmove+0x84>
   864de:	f1ae 0404 	sub.w	r4, lr, #4
   864e2:	f024 0403 	bic.w	r4, r4, #3
   864e6:	3404      	adds	r4, #4
   864e8:	4421      	add	r1, r4
   864ea:	4423      	add	r3, r4
   864ec:	f002 0203 	and.w	r2, r2, #3
   864f0:	b162      	cbz	r2, 8650c <memmove+0xc0>
   864f2:	3b01      	subs	r3, #1
   864f4:	440a      	add	r2, r1
   864f6:	f811 4b01 	ldrb.w	r4, [r1], #1
   864fa:	428a      	cmp	r2, r1
   864fc:	f803 4f01 	strb.w	r4, [r3, #1]!
   86500:	d1f9      	bne.n	864f6 <memmove+0xaa>
   86502:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86504:	4603      	mov	r3, r0
   86506:	e7f3      	b.n	864f0 <memmove+0xa4>
   86508:	4603      	mov	r3, r0
   8650a:	e7f2      	b.n	864f2 <memmove+0xa6>
   8650c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8650e:	4672      	mov	r2, lr
   86510:	e7ee      	b.n	864f0 <memmove+0xa4>
   86512:	bf00      	nop

00086514 <_realloc_r>:
   86514:	2900      	cmp	r1, #0
   86516:	f000 8094 	beq.w	86642 <_realloc_r+0x12e>
   8651a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8651e:	460c      	mov	r4, r1
   86520:	4615      	mov	r5, r2
   86522:	b083      	sub	sp, #12
   86524:	4680      	mov	r8, r0
   86526:	f105 060b 	add.w	r6, r5, #11
   8652a:	f7ff fa19 	bl	85960 <__malloc_lock>
   8652e:	f854 ec04 	ldr.w	lr, [r4, #-4]
   86532:	2e16      	cmp	r6, #22
   86534:	f02e 0703 	bic.w	r7, lr, #3
   86538:	f1a4 0908 	sub.w	r9, r4, #8
   8653c:	d83c      	bhi.n	865b8 <_realloc_r+0xa4>
   8653e:	2210      	movs	r2, #16
   86540:	4616      	mov	r6, r2
   86542:	42b5      	cmp	r5, r6
   86544:	d83d      	bhi.n	865c2 <_realloc_r+0xae>
   86546:	4297      	cmp	r7, r2
   86548:	da43      	bge.n	865d2 <_realloc_r+0xbe>
   8654a:	4bc6      	ldr	r3, [pc, #792]	; (86864 <_realloc_r+0x350>)
   8654c:	eb09 0007 	add.w	r0, r9, r7
   86550:	6899      	ldr	r1, [r3, #8]
   86552:	4288      	cmp	r0, r1
   86554:	f000 80c3 	beq.w	866de <_realloc_r+0x1ca>
   86558:	6843      	ldr	r3, [r0, #4]
   8655a:	f023 0101 	bic.w	r1, r3, #1
   8655e:	4401      	add	r1, r0
   86560:	6849      	ldr	r1, [r1, #4]
   86562:	07c9      	lsls	r1, r1, #31
   86564:	d54d      	bpl.n	86602 <_realloc_r+0xee>
   86566:	f01e 0f01 	tst.w	lr, #1
   8656a:	f000 809b 	beq.w	866a4 <_realloc_r+0x190>
   8656e:	4629      	mov	r1, r5
   86570:	4640      	mov	r0, r8
   86572:	f7fe fe97 	bl	852a4 <_malloc_r>
   86576:	4605      	mov	r5, r0
   86578:	2800      	cmp	r0, #0
   8657a:	d03b      	beq.n	865f4 <_realloc_r+0xe0>
   8657c:	f854 3c04 	ldr.w	r3, [r4, #-4]
   86580:	f1a0 0208 	sub.w	r2, r0, #8
   86584:	f023 0301 	bic.w	r3, r3, #1
   86588:	444b      	add	r3, r9
   8658a:	429a      	cmp	r2, r3
   8658c:	f000 812b 	beq.w	867e6 <_realloc_r+0x2d2>
   86590:	1f3a      	subs	r2, r7, #4
   86592:	2a24      	cmp	r2, #36	; 0x24
   86594:	f200 8118 	bhi.w	867c8 <_realloc_r+0x2b4>
   86598:	2a13      	cmp	r2, #19
   8659a:	f200 80eb 	bhi.w	86774 <_realloc_r+0x260>
   8659e:	4603      	mov	r3, r0
   865a0:	4622      	mov	r2, r4
   865a2:	6811      	ldr	r1, [r2, #0]
   865a4:	6019      	str	r1, [r3, #0]
   865a6:	6851      	ldr	r1, [r2, #4]
   865a8:	6059      	str	r1, [r3, #4]
   865aa:	6892      	ldr	r2, [r2, #8]
   865ac:	609a      	str	r2, [r3, #8]
   865ae:	4621      	mov	r1, r4
   865b0:	4640      	mov	r0, r8
   865b2:	f7ff fe4f 	bl	86254 <_free_r>
   865b6:	e01d      	b.n	865f4 <_realloc_r+0xe0>
   865b8:	f026 0607 	bic.w	r6, r6, #7
   865bc:	2e00      	cmp	r6, #0
   865be:	4632      	mov	r2, r6
   865c0:	dabf      	bge.n	86542 <_realloc_r+0x2e>
   865c2:	2500      	movs	r5, #0
   865c4:	230c      	movs	r3, #12
   865c6:	4628      	mov	r0, r5
   865c8:	f8c8 3000 	str.w	r3, [r8]
   865cc:	b003      	add	sp, #12
   865ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   865d2:	4625      	mov	r5, r4
   865d4:	1bbb      	subs	r3, r7, r6
   865d6:	2b0f      	cmp	r3, #15
   865d8:	f8d9 2004 	ldr.w	r2, [r9, #4]
   865dc:	d81d      	bhi.n	8661a <_realloc_r+0x106>
   865de:	f002 0201 	and.w	r2, r2, #1
   865e2:	433a      	orrs	r2, r7
   865e4:	eb09 0107 	add.w	r1, r9, r7
   865e8:	f8c9 2004 	str.w	r2, [r9, #4]
   865ec:	684b      	ldr	r3, [r1, #4]
   865ee:	f043 0301 	orr.w	r3, r3, #1
   865f2:	604b      	str	r3, [r1, #4]
   865f4:	4640      	mov	r0, r8
   865f6:	f7ff f9b9 	bl	8596c <__malloc_unlock>
   865fa:	4628      	mov	r0, r5
   865fc:	b003      	add	sp, #12
   865fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86602:	f023 0303 	bic.w	r3, r3, #3
   86606:	18f9      	adds	r1, r7, r3
   86608:	4291      	cmp	r1, r2
   8660a:	db1d      	blt.n	86648 <_realloc_r+0x134>
   8660c:	68c3      	ldr	r3, [r0, #12]
   8660e:	6882      	ldr	r2, [r0, #8]
   86610:	4625      	mov	r5, r4
   86612:	60d3      	str	r3, [r2, #12]
   86614:	460f      	mov	r7, r1
   86616:	609a      	str	r2, [r3, #8]
   86618:	e7dc      	b.n	865d4 <_realloc_r+0xc0>
   8661a:	f002 0201 	and.w	r2, r2, #1
   8661e:	eb09 0106 	add.w	r1, r9, r6
   86622:	f043 0301 	orr.w	r3, r3, #1
   86626:	4332      	orrs	r2, r6
   86628:	f8c9 2004 	str.w	r2, [r9, #4]
   8662c:	444f      	add	r7, r9
   8662e:	604b      	str	r3, [r1, #4]
   86630:	687b      	ldr	r3, [r7, #4]
   86632:	3108      	adds	r1, #8
   86634:	f043 0301 	orr.w	r3, r3, #1
   86638:	607b      	str	r3, [r7, #4]
   8663a:	4640      	mov	r0, r8
   8663c:	f7ff fe0a 	bl	86254 <_free_r>
   86640:	e7d8      	b.n	865f4 <_realloc_r+0xe0>
   86642:	4611      	mov	r1, r2
   86644:	f7fe be2e 	b.w	852a4 <_malloc_r>
   86648:	f01e 0f01 	tst.w	lr, #1
   8664c:	d18f      	bne.n	8656e <_realloc_r+0x5a>
   8664e:	f854 1c08 	ldr.w	r1, [r4, #-8]
   86652:	eba9 0a01 	sub.w	sl, r9, r1
   86656:	f8da 1004 	ldr.w	r1, [sl, #4]
   8665a:	f021 0103 	bic.w	r1, r1, #3
   8665e:	440b      	add	r3, r1
   86660:	443b      	add	r3, r7
   86662:	4293      	cmp	r3, r2
   86664:	db26      	blt.n	866b4 <_realloc_r+0x1a0>
   86666:	4655      	mov	r5, sl
   86668:	68c1      	ldr	r1, [r0, #12]
   8666a:	6880      	ldr	r0, [r0, #8]
   8666c:	1f3a      	subs	r2, r7, #4
   8666e:	60c1      	str	r1, [r0, #12]
   86670:	6088      	str	r0, [r1, #8]
   86672:	f855 0f08 	ldr.w	r0, [r5, #8]!
   86676:	f8da 100c 	ldr.w	r1, [sl, #12]
   8667a:	2a24      	cmp	r2, #36	; 0x24
   8667c:	60c1      	str	r1, [r0, #12]
   8667e:	6088      	str	r0, [r1, #8]
   86680:	d826      	bhi.n	866d0 <_realloc_r+0x1bc>
   86682:	2a13      	cmp	r2, #19
   86684:	f240 8081 	bls.w	8678a <_realloc_r+0x276>
   86688:	6821      	ldr	r1, [r4, #0]
   8668a:	2a1b      	cmp	r2, #27
   8668c:	f8ca 1008 	str.w	r1, [sl, #8]
   86690:	6861      	ldr	r1, [r4, #4]
   86692:	f8ca 100c 	str.w	r1, [sl, #12]
   86696:	f200 80ad 	bhi.w	867f4 <_realloc_r+0x2e0>
   8669a:	f104 0008 	add.w	r0, r4, #8
   8669e:	f10a 0210 	add.w	r2, sl, #16
   866a2:	e074      	b.n	8678e <_realloc_r+0x27a>
   866a4:	f854 3c08 	ldr.w	r3, [r4, #-8]
   866a8:	eba9 0a03 	sub.w	sl, r9, r3
   866ac:	f8da 1004 	ldr.w	r1, [sl, #4]
   866b0:	f021 0103 	bic.w	r1, r1, #3
   866b4:	187b      	adds	r3, r7, r1
   866b6:	4293      	cmp	r3, r2
   866b8:	f6ff af59 	blt.w	8656e <_realloc_r+0x5a>
   866bc:	4655      	mov	r5, sl
   866be:	f8da 100c 	ldr.w	r1, [sl, #12]
   866c2:	f855 0f08 	ldr.w	r0, [r5, #8]!
   866c6:	1f3a      	subs	r2, r7, #4
   866c8:	2a24      	cmp	r2, #36	; 0x24
   866ca:	60c1      	str	r1, [r0, #12]
   866cc:	6088      	str	r0, [r1, #8]
   866ce:	d9d8      	bls.n	86682 <_realloc_r+0x16e>
   866d0:	4621      	mov	r1, r4
   866d2:	4628      	mov	r0, r5
   866d4:	461f      	mov	r7, r3
   866d6:	46d1      	mov	r9, sl
   866d8:	f7ff feb8 	bl	8644c <memmove>
   866dc:	e77a      	b.n	865d4 <_realloc_r+0xc0>
   866de:	6841      	ldr	r1, [r0, #4]
   866e0:	f106 0010 	add.w	r0, r6, #16
   866e4:	f021 0b03 	bic.w	fp, r1, #3
   866e8:	44bb      	add	fp, r7
   866ea:	4583      	cmp	fp, r0
   866ec:	da58      	bge.n	867a0 <_realloc_r+0x28c>
   866ee:	f01e 0f01 	tst.w	lr, #1
   866f2:	f47f af3c 	bne.w	8656e <_realloc_r+0x5a>
   866f6:	f854 1c08 	ldr.w	r1, [r4, #-8]
   866fa:	eba9 0a01 	sub.w	sl, r9, r1
   866fe:	f8da 1004 	ldr.w	r1, [sl, #4]
   86702:	f021 0103 	bic.w	r1, r1, #3
   86706:	448b      	add	fp, r1
   86708:	4558      	cmp	r0, fp
   8670a:	dcd3      	bgt.n	866b4 <_realloc_r+0x1a0>
   8670c:	4655      	mov	r5, sl
   8670e:	f8da 100c 	ldr.w	r1, [sl, #12]
   86712:	f855 0f08 	ldr.w	r0, [r5, #8]!
   86716:	1f3a      	subs	r2, r7, #4
   86718:	2a24      	cmp	r2, #36	; 0x24
   8671a:	60c1      	str	r1, [r0, #12]
   8671c:	6088      	str	r0, [r1, #8]
   8671e:	f200 808d 	bhi.w	8683c <_realloc_r+0x328>
   86722:	2a13      	cmp	r2, #19
   86724:	f240 8087 	bls.w	86836 <_realloc_r+0x322>
   86728:	6821      	ldr	r1, [r4, #0]
   8672a:	2a1b      	cmp	r2, #27
   8672c:	f8ca 1008 	str.w	r1, [sl, #8]
   86730:	6861      	ldr	r1, [r4, #4]
   86732:	f8ca 100c 	str.w	r1, [sl, #12]
   86736:	f200 8088 	bhi.w	8684a <_realloc_r+0x336>
   8673a:	f104 0108 	add.w	r1, r4, #8
   8673e:	f10a 0210 	add.w	r2, sl, #16
   86742:	6808      	ldr	r0, [r1, #0]
   86744:	6010      	str	r0, [r2, #0]
   86746:	6848      	ldr	r0, [r1, #4]
   86748:	6050      	str	r0, [r2, #4]
   8674a:	6889      	ldr	r1, [r1, #8]
   8674c:	6091      	str	r1, [r2, #8]
   8674e:	ebab 0206 	sub.w	r2, fp, r6
   86752:	eb0a 0106 	add.w	r1, sl, r6
   86756:	f042 0201 	orr.w	r2, r2, #1
   8675a:	6099      	str	r1, [r3, #8]
   8675c:	604a      	str	r2, [r1, #4]
   8675e:	f8da 3004 	ldr.w	r3, [sl, #4]
   86762:	4640      	mov	r0, r8
   86764:	f003 0301 	and.w	r3, r3, #1
   86768:	431e      	orrs	r6, r3
   8676a:	f8ca 6004 	str.w	r6, [sl, #4]
   8676e:	f7ff f8fd 	bl	8596c <__malloc_unlock>
   86772:	e742      	b.n	865fa <_realloc_r+0xe6>
   86774:	6823      	ldr	r3, [r4, #0]
   86776:	2a1b      	cmp	r2, #27
   86778:	6003      	str	r3, [r0, #0]
   8677a:	6863      	ldr	r3, [r4, #4]
   8677c:	6043      	str	r3, [r0, #4]
   8677e:	d827      	bhi.n	867d0 <_realloc_r+0x2bc>
   86780:	f100 0308 	add.w	r3, r0, #8
   86784:	f104 0208 	add.w	r2, r4, #8
   86788:	e70b      	b.n	865a2 <_realloc_r+0x8e>
   8678a:	4620      	mov	r0, r4
   8678c:	462a      	mov	r2, r5
   8678e:	6801      	ldr	r1, [r0, #0]
   86790:	461f      	mov	r7, r3
   86792:	6011      	str	r1, [r2, #0]
   86794:	6841      	ldr	r1, [r0, #4]
   86796:	46d1      	mov	r9, sl
   86798:	6051      	str	r1, [r2, #4]
   8679a:	6883      	ldr	r3, [r0, #8]
   8679c:	6093      	str	r3, [r2, #8]
   8679e:	e719      	b.n	865d4 <_realloc_r+0xc0>
   867a0:	ebab 0b06 	sub.w	fp, fp, r6
   867a4:	eb09 0106 	add.w	r1, r9, r6
   867a8:	f04b 0201 	orr.w	r2, fp, #1
   867ac:	6099      	str	r1, [r3, #8]
   867ae:	604a      	str	r2, [r1, #4]
   867b0:	f854 3c04 	ldr.w	r3, [r4, #-4]
   867b4:	4640      	mov	r0, r8
   867b6:	f003 0301 	and.w	r3, r3, #1
   867ba:	431e      	orrs	r6, r3
   867bc:	f844 6c04 	str.w	r6, [r4, #-4]
   867c0:	f7ff f8d4 	bl	8596c <__malloc_unlock>
   867c4:	4625      	mov	r5, r4
   867c6:	e718      	b.n	865fa <_realloc_r+0xe6>
   867c8:	4621      	mov	r1, r4
   867ca:	f7ff fe3f 	bl	8644c <memmove>
   867ce:	e6ee      	b.n	865ae <_realloc_r+0x9a>
   867d0:	68a3      	ldr	r3, [r4, #8]
   867d2:	2a24      	cmp	r2, #36	; 0x24
   867d4:	6083      	str	r3, [r0, #8]
   867d6:	68e3      	ldr	r3, [r4, #12]
   867d8:	60c3      	str	r3, [r0, #12]
   867da:	d018      	beq.n	8680e <_realloc_r+0x2fa>
   867dc:	f100 0310 	add.w	r3, r0, #16
   867e0:	f104 0210 	add.w	r2, r4, #16
   867e4:	e6dd      	b.n	865a2 <_realloc_r+0x8e>
   867e6:	f850 3c04 	ldr.w	r3, [r0, #-4]
   867ea:	4625      	mov	r5, r4
   867ec:	f023 0303 	bic.w	r3, r3, #3
   867f0:	441f      	add	r7, r3
   867f2:	e6ef      	b.n	865d4 <_realloc_r+0xc0>
   867f4:	68a1      	ldr	r1, [r4, #8]
   867f6:	2a24      	cmp	r2, #36	; 0x24
   867f8:	f8ca 1010 	str.w	r1, [sl, #16]
   867fc:	68e1      	ldr	r1, [r4, #12]
   867fe:	f8ca 1014 	str.w	r1, [sl, #20]
   86802:	d00d      	beq.n	86820 <_realloc_r+0x30c>
   86804:	f104 0010 	add.w	r0, r4, #16
   86808:	f10a 0218 	add.w	r2, sl, #24
   8680c:	e7bf      	b.n	8678e <_realloc_r+0x27a>
   8680e:	6922      	ldr	r2, [r4, #16]
   86810:	f100 0318 	add.w	r3, r0, #24
   86814:	6102      	str	r2, [r0, #16]
   86816:	6961      	ldr	r1, [r4, #20]
   86818:	f104 0218 	add.w	r2, r4, #24
   8681c:	6141      	str	r1, [r0, #20]
   8681e:	e6c0      	b.n	865a2 <_realloc_r+0x8e>
   86820:	6922      	ldr	r2, [r4, #16]
   86822:	f104 0018 	add.w	r0, r4, #24
   86826:	f8ca 2018 	str.w	r2, [sl, #24]
   8682a:	6961      	ldr	r1, [r4, #20]
   8682c:	f10a 0220 	add.w	r2, sl, #32
   86830:	f8ca 101c 	str.w	r1, [sl, #28]
   86834:	e7ab      	b.n	8678e <_realloc_r+0x27a>
   86836:	4621      	mov	r1, r4
   86838:	462a      	mov	r2, r5
   8683a:	e782      	b.n	86742 <_realloc_r+0x22e>
   8683c:	4621      	mov	r1, r4
   8683e:	4628      	mov	r0, r5
   86840:	9301      	str	r3, [sp, #4]
   86842:	f7ff fe03 	bl	8644c <memmove>
   86846:	9b01      	ldr	r3, [sp, #4]
   86848:	e781      	b.n	8674e <_realloc_r+0x23a>
   8684a:	68a1      	ldr	r1, [r4, #8]
   8684c:	2a24      	cmp	r2, #36	; 0x24
   8684e:	f8ca 1010 	str.w	r1, [sl, #16]
   86852:	68e1      	ldr	r1, [r4, #12]
   86854:	f8ca 1014 	str.w	r1, [sl, #20]
   86858:	d006      	beq.n	86868 <_realloc_r+0x354>
   8685a:	f104 0110 	add.w	r1, r4, #16
   8685e:	f10a 0218 	add.w	r2, sl, #24
   86862:	e76e      	b.n	86742 <_realloc_r+0x22e>
   86864:	200705d4 	.word	0x200705d4
   86868:	6922      	ldr	r2, [r4, #16]
   8686a:	f104 0118 	add.w	r1, r4, #24
   8686e:	f8ca 2018 	str.w	r2, [sl, #24]
   86872:	6960      	ldr	r0, [r4, #20]
   86874:	f10a 0220 	add.w	r2, sl, #32
   86878:	f8ca 001c 	str.w	r0, [sl, #28]
   8687c:	e761      	b.n	86742 <_realloc_r+0x22e>
   8687e:	bf00      	nop

00086880 <__ascii_wctomb>:
   86880:	b119      	cbz	r1, 8688a <__ascii_wctomb+0xa>
   86882:	2aff      	cmp	r2, #255	; 0xff
   86884:	d803      	bhi.n	8688e <__ascii_wctomb+0xe>
   86886:	700a      	strb	r2, [r1, #0]
   86888:	2101      	movs	r1, #1
   8688a:	4608      	mov	r0, r1
   8688c:	4770      	bx	lr
   8688e:	238a      	movs	r3, #138	; 0x8a
   86890:	f04f 31ff 	mov.w	r1, #4294967295
   86894:	6003      	str	r3, [r0, #0]
   86896:	e7f8      	b.n	8688a <__ascii_wctomb+0xa>

00086898 <__aeabi_drsub>:
   86898:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   8689c:	e002      	b.n	868a4 <__adddf3>
   8689e:	bf00      	nop

000868a0 <__aeabi_dsub>:
   868a0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000868a4 <__adddf3>:
   868a4:	b530      	push	{r4, r5, lr}
   868a6:	ea4f 0441 	mov.w	r4, r1, lsl #1
   868aa:	ea4f 0543 	mov.w	r5, r3, lsl #1
   868ae:	ea94 0f05 	teq	r4, r5
   868b2:	bf08      	it	eq
   868b4:	ea90 0f02 	teqeq	r0, r2
   868b8:	bf1f      	itttt	ne
   868ba:	ea54 0c00 	orrsne.w	ip, r4, r0
   868be:	ea55 0c02 	orrsne.w	ip, r5, r2
   868c2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   868c6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   868ca:	f000 80e2 	beq.w	86a92 <__adddf3+0x1ee>
   868ce:	ea4f 5454 	mov.w	r4, r4, lsr #21
   868d2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   868d6:	bfb8      	it	lt
   868d8:	426d      	neglt	r5, r5
   868da:	dd0c      	ble.n	868f6 <__adddf3+0x52>
   868dc:	442c      	add	r4, r5
   868de:	ea80 0202 	eor.w	r2, r0, r2
   868e2:	ea81 0303 	eor.w	r3, r1, r3
   868e6:	ea82 0000 	eor.w	r0, r2, r0
   868ea:	ea83 0101 	eor.w	r1, r3, r1
   868ee:	ea80 0202 	eor.w	r2, r0, r2
   868f2:	ea81 0303 	eor.w	r3, r1, r3
   868f6:	2d36      	cmp	r5, #54	; 0x36
   868f8:	bf88      	it	hi
   868fa:	bd30      	pophi	{r4, r5, pc}
   868fc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   86900:	ea4f 3101 	mov.w	r1, r1, lsl #12
   86904:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   86908:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   8690c:	d002      	beq.n	86914 <__adddf3+0x70>
   8690e:	4240      	negs	r0, r0
   86910:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   86914:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   86918:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8691c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   86920:	d002      	beq.n	86928 <__adddf3+0x84>
   86922:	4252      	negs	r2, r2
   86924:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   86928:	ea94 0f05 	teq	r4, r5
   8692c:	f000 80a7 	beq.w	86a7e <__adddf3+0x1da>
   86930:	f1a4 0401 	sub.w	r4, r4, #1
   86934:	f1d5 0e20 	rsbs	lr, r5, #32
   86938:	db0d      	blt.n	86956 <__adddf3+0xb2>
   8693a:	fa02 fc0e 	lsl.w	ip, r2, lr
   8693e:	fa22 f205 	lsr.w	r2, r2, r5
   86942:	1880      	adds	r0, r0, r2
   86944:	f141 0100 	adc.w	r1, r1, #0
   86948:	fa03 f20e 	lsl.w	r2, r3, lr
   8694c:	1880      	adds	r0, r0, r2
   8694e:	fa43 f305 	asr.w	r3, r3, r5
   86952:	4159      	adcs	r1, r3
   86954:	e00e      	b.n	86974 <__adddf3+0xd0>
   86956:	f1a5 0520 	sub.w	r5, r5, #32
   8695a:	f10e 0e20 	add.w	lr, lr, #32
   8695e:	2a01      	cmp	r2, #1
   86960:	fa03 fc0e 	lsl.w	ip, r3, lr
   86964:	bf28      	it	cs
   86966:	f04c 0c02 	orrcs.w	ip, ip, #2
   8696a:	fa43 f305 	asr.w	r3, r3, r5
   8696e:	18c0      	adds	r0, r0, r3
   86970:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   86974:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   86978:	d507      	bpl.n	8698a <__adddf3+0xe6>
   8697a:	f04f 0e00 	mov.w	lr, #0
   8697e:	f1dc 0c00 	rsbs	ip, ip, #0
   86982:	eb7e 0000 	sbcs.w	r0, lr, r0
   86986:	eb6e 0101 	sbc.w	r1, lr, r1
   8698a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   8698e:	d31b      	bcc.n	869c8 <__adddf3+0x124>
   86990:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   86994:	d30c      	bcc.n	869b0 <__adddf3+0x10c>
   86996:	0849      	lsrs	r1, r1, #1
   86998:	ea5f 0030 	movs.w	r0, r0, rrx
   8699c:	ea4f 0c3c 	mov.w	ip, ip, rrx
   869a0:	f104 0401 	add.w	r4, r4, #1
   869a4:	ea4f 5244 	mov.w	r2, r4, lsl #21
   869a8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   869ac:	f080 809a 	bcs.w	86ae4 <__adddf3+0x240>
   869b0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   869b4:	bf08      	it	eq
   869b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   869ba:	f150 0000 	adcs.w	r0, r0, #0
   869be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   869c2:	ea41 0105 	orr.w	r1, r1, r5
   869c6:	bd30      	pop	{r4, r5, pc}
   869c8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   869cc:	4140      	adcs	r0, r0
   869ce:	eb41 0101 	adc.w	r1, r1, r1
   869d2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   869d6:	f1a4 0401 	sub.w	r4, r4, #1
   869da:	d1e9      	bne.n	869b0 <__adddf3+0x10c>
   869dc:	f091 0f00 	teq	r1, #0
   869e0:	bf04      	itt	eq
   869e2:	4601      	moveq	r1, r0
   869e4:	2000      	moveq	r0, #0
   869e6:	fab1 f381 	clz	r3, r1
   869ea:	bf08      	it	eq
   869ec:	3320      	addeq	r3, #32
   869ee:	f1a3 030b 	sub.w	r3, r3, #11
   869f2:	f1b3 0220 	subs.w	r2, r3, #32
   869f6:	da0c      	bge.n	86a12 <__adddf3+0x16e>
   869f8:	320c      	adds	r2, #12
   869fa:	dd08      	ble.n	86a0e <__adddf3+0x16a>
   869fc:	f102 0c14 	add.w	ip, r2, #20
   86a00:	f1c2 020c 	rsb	r2, r2, #12
   86a04:	fa01 f00c 	lsl.w	r0, r1, ip
   86a08:	fa21 f102 	lsr.w	r1, r1, r2
   86a0c:	e00c      	b.n	86a28 <__adddf3+0x184>
   86a0e:	f102 0214 	add.w	r2, r2, #20
   86a12:	bfd8      	it	le
   86a14:	f1c2 0c20 	rsble	ip, r2, #32
   86a18:	fa01 f102 	lsl.w	r1, r1, r2
   86a1c:	fa20 fc0c 	lsr.w	ip, r0, ip
   86a20:	bfdc      	itt	le
   86a22:	ea41 010c 	orrle.w	r1, r1, ip
   86a26:	4090      	lslle	r0, r2
   86a28:	1ae4      	subs	r4, r4, r3
   86a2a:	bfa2      	ittt	ge
   86a2c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   86a30:	4329      	orrge	r1, r5
   86a32:	bd30      	popge	{r4, r5, pc}
   86a34:	ea6f 0404 	mvn.w	r4, r4
   86a38:	3c1f      	subs	r4, #31
   86a3a:	da1c      	bge.n	86a76 <__adddf3+0x1d2>
   86a3c:	340c      	adds	r4, #12
   86a3e:	dc0e      	bgt.n	86a5e <__adddf3+0x1ba>
   86a40:	f104 0414 	add.w	r4, r4, #20
   86a44:	f1c4 0220 	rsb	r2, r4, #32
   86a48:	fa20 f004 	lsr.w	r0, r0, r4
   86a4c:	fa01 f302 	lsl.w	r3, r1, r2
   86a50:	ea40 0003 	orr.w	r0, r0, r3
   86a54:	fa21 f304 	lsr.w	r3, r1, r4
   86a58:	ea45 0103 	orr.w	r1, r5, r3
   86a5c:	bd30      	pop	{r4, r5, pc}
   86a5e:	f1c4 040c 	rsb	r4, r4, #12
   86a62:	f1c4 0220 	rsb	r2, r4, #32
   86a66:	fa20 f002 	lsr.w	r0, r0, r2
   86a6a:	fa01 f304 	lsl.w	r3, r1, r4
   86a6e:	ea40 0003 	orr.w	r0, r0, r3
   86a72:	4629      	mov	r1, r5
   86a74:	bd30      	pop	{r4, r5, pc}
   86a76:	fa21 f004 	lsr.w	r0, r1, r4
   86a7a:	4629      	mov	r1, r5
   86a7c:	bd30      	pop	{r4, r5, pc}
   86a7e:	f094 0f00 	teq	r4, #0
   86a82:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   86a86:	bf06      	itte	eq
   86a88:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   86a8c:	3401      	addeq	r4, #1
   86a8e:	3d01      	subne	r5, #1
   86a90:	e74e      	b.n	86930 <__adddf3+0x8c>
   86a92:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   86a96:	bf18      	it	ne
   86a98:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   86a9c:	d029      	beq.n	86af2 <__adddf3+0x24e>
   86a9e:	ea94 0f05 	teq	r4, r5
   86aa2:	bf08      	it	eq
   86aa4:	ea90 0f02 	teqeq	r0, r2
   86aa8:	d005      	beq.n	86ab6 <__adddf3+0x212>
   86aaa:	ea54 0c00 	orrs.w	ip, r4, r0
   86aae:	bf04      	itt	eq
   86ab0:	4619      	moveq	r1, r3
   86ab2:	4610      	moveq	r0, r2
   86ab4:	bd30      	pop	{r4, r5, pc}
   86ab6:	ea91 0f03 	teq	r1, r3
   86aba:	bf1e      	ittt	ne
   86abc:	2100      	movne	r1, #0
   86abe:	2000      	movne	r0, #0
   86ac0:	bd30      	popne	{r4, r5, pc}
   86ac2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   86ac6:	d105      	bne.n	86ad4 <__adddf3+0x230>
   86ac8:	0040      	lsls	r0, r0, #1
   86aca:	4149      	adcs	r1, r1
   86acc:	bf28      	it	cs
   86ace:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   86ad2:	bd30      	pop	{r4, r5, pc}
   86ad4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   86ad8:	bf3c      	itt	cc
   86ada:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   86ade:	bd30      	popcc	{r4, r5, pc}
   86ae0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   86ae4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   86ae8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   86aec:	f04f 0000 	mov.w	r0, #0
   86af0:	bd30      	pop	{r4, r5, pc}
   86af2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   86af6:	bf1a      	itte	ne
   86af8:	4619      	movne	r1, r3
   86afa:	4610      	movne	r0, r2
   86afc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   86b00:	bf1c      	itt	ne
   86b02:	460b      	movne	r3, r1
   86b04:	4602      	movne	r2, r0
   86b06:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   86b0a:	bf06      	itte	eq
   86b0c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   86b10:	ea91 0f03 	teqeq	r1, r3
   86b14:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   86b18:	bd30      	pop	{r4, r5, pc}
   86b1a:	bf00      	nop

00086b1c <__aeabi_ui2d>:
   86b1c:	f090 0f00 	teq	r0, #0
   86b20:	bf04      	itt	eq
   86b22:	2100      	moveq	r1, #0
   86b24:	4770      	bxeq	lr
   86b26:	b530      	push	{r4, r5, lr}
   86b28:	f44f 6480 	mov.w	r4, #1024	; 0x400
   86b2c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   86b30:	f04f 0500 	mov.w	r5, #0
   86b34:	f04f 0100 	mov.w	r1, #0
   86b38:	e750      	b.n	869dc <__adddf3+0x138>
   86b3a:	bf00      	nop

00086b3c <__aeabi_i2d>:
   86b3c:	f090 0f00 	teq	r0, #0
   86b40:	bf04      	itt	eq
   86b42:	2100      	moveq	r1, #0
   86b44:	4770      	bxeq	lr
   86b46:	b530      	push	{r4, r5, lr}
   86b48:	f44f 6480 	mov.w	r4, #1024	; 0x400
   86b4c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   86b50:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   86b54:	bf48      	it	mi
   86b56:	4240      	negmi	r0, r0
   86b58:	f04f 0100 	mov.w	r1, #0
   86b5c:	e73e      	b.n	869dc <__adddf3+0x138>
   86b5e:	bf00      	nop

00086b60 <__aeabi_f2d>:
   86b60:	0042      	lsls	r2, r0, #1
   86b62:	ea4f 01e2 	mov.w	r1, r2, asr #3
   86b66:	ea4f 0131 	mov.w	r1, r1, rrx
   86b6a:	ea4f 7002 	mov.w	r0, r2, lsl #28
   86b6e:	bf1f      	itttt	ne
   86b70:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   86b74:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   86b78:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   86b7c:	4770      	bxne	lr
   86b7e:	f092 0f00 	teq	r2, #0
   86b82:	bf14      	ite	ne
   86b84:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   86b88:	4770      	bxeq	lr
   86b8a:	b530      	push	{r4, r5, lr}
   86b8c:	f44f 7460 	mov.w	r4, #896	; 0x380
   86b90:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   86b94:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   86b98:	e720      	b.n	869dc <__adddf3+0x138>
   86b9a:	bf00      	nop

00086b9c <__aeabi_ul2d>:
   86b9c:	ea50 0201 	orrs.w	r2, r0, r1
   86ba0:	bf08      	it	eq
   86ba2:	4770      	bxeq	lr
   86ba4:	b530      	push	{r4, r5, lr}
   86ba6:	f04f 0500 	mov.w	r5, #0
   86baa:	e00a      	b.n	86bc2 <__aeabi_l2d+0x16>

00086bac <__aeabi_l2d>:
   86bac:	ea50 0201 	orrs.w	r2, r0, r1
   86bb0:	bf08      	it	eq
   86bb2:	4770      	bxeq	lr
   86bb4:	b530      	push	{r4, r5, lr}
   86bb6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   86bba:	d502      	bpl.n	86bc2 <__aeabi_l2d+0x16>
   86bbc:	4240      	negs	r0, r0
   86bbe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   86bc2:	f44f 6480 	mov.w	r4, #1024	; 0x400
   86bc6:	f104 0432 	add.w	r4, r4, #50	; 0x32
   86bca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   86bce:	f43f aedc 	beq.w	8698a <__adddf3+0xe6>
   86bd2:	f04f 0203 	mov.w	r2, #3
   86bd6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   86bda:	bf18      	it	ne
   86bdc:	3203      	addne	r2, #3
   86bde:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   86be2:	bf18      	it	ne
   86be4:	3203      	addne	r2, #3
   86be6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   86bea:	f1c2 0320 	rsb	r3, r2, #32
   86bee:	fa00 fc03 	lsl.w	ip, r0, r3
   86bf2:	fa20 f002 	lsr.w	r0, r0, r2
   86bf6:	fa01 fe03 	lsl.w	lr, r1, r3
   86bfa:	ea40 000e 	orr.w	r0, r0, lr
   86bfe:	fa21 f102 	lsr.w	r1, r1, r2
   86c02:	4414      	add	r4, r2
   86c04:	e6c1      	b.n	8698a <__adddf3+0xe6>
   86c06:	bf00      	nop

00086c08 <__aeabi_dmul>:
   86c08:	b570      	push	{r4, r5, r6, lr}
   86c0a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   86c0e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   86c12:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   86c16:	bf1d      	ittte	ne
   86c18:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   86c1c:	ea94 0f0c 	teqne	r4, ip
   86c20:	ea95 0f0c 	teqne	r5, ip
   86c24:	f000 f8de 	bleq	86de4 <__aeabi_dmul+0x1dc>
   86c28:	442c      	add	r4, r5
   86c2a:	ea81 0603 	eor.w	r6, r1, r3
   86c2e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   86c32:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   86c36:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   86c3a:	bf18      	it	ne
   86c3c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   86c40:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   86c44:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   86c48:	d038      	beq.n	86cbc <__aeabi_dmul+0xb4>
   86c4a:	fba0 ce02 	umull	ip, lr, r0, r2
   86c4e:	f04f 0500 	mov.w	r5, #0
   86c52:	fbe1 e502 	umlal	lr, r5, r1, r2
   86c56:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   86c5a:	fbe0 e503 	umlal	lr, r5, r0, r3
   86c5e:	f04f 0600 	mov.w	r6, #0
   86c62:	fbe1 5603 	umlal	r5, r6, r1, r3
   86c66:	f09c 0f00 	teq	ip, #0
   86c6a:	bf18      	it	ne
   86c6c:	f04e 0e01 	orrne.w	lr, lr, #1
   86c70:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   86c74:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   86c78:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   86c7c:	d204      	bcs.n	86c88 <__aeabi_dmul+0x80>
   86c7e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   86c82:	416d      	adcs	r5, r5
   86c84:	eb46 0606 	adc.w	r6, r6, r6
   86c88:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   86c8c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   86c90:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   86c94:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   86c98:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   86c9c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   86ca0:	bf88      	it	hi
   86ca2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   86ca6:	d81e      	bhi.n	86ce6 <__aeabi_dmul+0xde>
   86ca8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   86cac:	bf08      	it	eq
   86cae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   86cb2:	f150 0000 	adcs.w	r0, r0, #0
   86cb6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   86cba:	bd70      	pop	{r4, r5, r6, pc}
   86cbc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   86cc0:	ea46 0101 	orr.w	r1, r6, r1
   86cc4:	ea40 0002 	orr.w	r0, r0, r2
   86cc8:	ea81 0103 	eor.w	r1, r1, r3
   86ccc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   86cd0:	bfc2      	ittt	gt
   86cd2:	ebd4 050c 	rsbsgt	r5, r4, ip
   86cd6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   86cda:	bd70      	popgt	{r4, r5, r6, pc}
   86cdc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   86ce0:	f04f 0e00 	mov.w	lr, #0
   86ce4:	3c01      	subs	r4, #1
   86ce6:	f300 80ab 	bgt.w	86e40 <__aeabi_dmul+0x238>
   86cea:	f114 0f36 	cmn.w	r4, #54	; 0x36
   86cee:	bfde      	ittt	le
   86cf0:	2000      	movle	r0, #0
   86cf2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   86cf6:	bd70      	pople	{r4, r5, r6, pc}
   86cf8:	f1c4 0400 	rsb	r4, r4, #0
   86cfc:	3c20      	subs	r4, #32
   86cfe:	da35      	bge.n	86d6c <__aeabi_dmul+0x164>
   86d00:	340c      	adds	r4, #12
   86d02:	dc1b      	bgt.n	86d3c <__aeabi_dmul+0x134>
   86d04:	f104 0414 	add.w	r4, r4, #20
   86d08:	f1c4 0520 	rsb	r5, r4, #32
   86d0c:	fa00 f305 	lsl.w	r3, r0, r5
   86d10:	fa20 f004 	lsr.w	r0, r0, r4
   86d14:	fa01 f205 	lsl.w	r2, r1, r5
   86d18:	ea40 0002 	orr.w	r0, r0, r2
   86d1c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   86d20:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   86d24:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   86d28:	fa21 f604 	lsr.w	r6, r1, r4
   86d2c:	eb42 0106 	adc.w	r1, r2, r6
   86d30:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   86d34:	bf08      	it	eq
   86d36:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   86d3a:	bd70      	pop	{r4, r5, r6, pc}
   86d3c:	f1c4 040c 	rsb	r4, r4, #12
   86d40:	f1c4 0520 	rsb	r5, r4, #32
   86d44:	fa00 f304 	lsl.w	r3, r0, r4
   86d48:	fa20 f005 	lsr.w	r0, r0, r5
   86d4c:	fa01 f204 	lsl.w	r2, r1, r4
   86d50:	ea40 0002 	orr.w	r0, r0, r2
   86d54:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   86d58:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   86d5c:	f141 0100 	adc.w	r1, r1, #0
   86d60:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   86d64:	bf08      	it	eq
   86d66:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   86d6a:	bd70      	pop	{r4, r5, r6, pc}
   86d6c:	f1c4 0520 	rsb	r5, r4, #32
   86d70:	fa00 f205 	lsl.w	r2, r0, r5
   86d74:	ea4e 0e02 	orr.w	lr, lr, r2
   86d78:	fa20 f304 	lsr.w	r3, r0, r4
   86d7c:	fa01 f205 	lsl.w	r2, r1, r5
   86d80:	ea43 0302 	orr.w	r3, r3, r2
   86d84:	fa21 f004 	lsr.w	r0, r1, r4
   86d88:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   86d8c:	fa21 f204 	lsr.w	r2, r1, r4
   86d90:	ea20 0002 	bic.w	r0, r0, r2
   86d94:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   86d98:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   86d9c:	bf08      	it	eq
   86d9e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   86da2:	bd70      	pop	{r4, r5, r6, pc}
   86da4:	f094 0f00 	teq	r4, #0
   86da8:	d10f      	bne.n	86dca <__aeabi_dmul+0x1c2>
   86daa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   86dae:	0040      	lsls	r0, r0, #1
   86db0:	eb41 0101 	adc.w	r1, r1, r1
   86db4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   86db8:	bf08      	it	eq
   86dba:	3c01      	subeq	r4, #1
   86dbc:	d0f7      	beq.n	86dae <__aeabi_dmul+0x1a6>
   86dbe:	ea41 0106 	orr.w	r1, r1, r6
   86dc2:	f095 0f00 	teq	r5, #0
   86dc6:	bf18      	it	ne
   86dc8:	4770      	bxne	lr
   86dca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   86dce:	0052      	lsls	r2, r2, #1
   86dd0:	eb43 0303 	adc.w	r3, r3, r3
   86dd4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   86dd8:	bf08      	it	eq
   86dda:	3d01      	subeq	r5, #1
   86ddc:	d0f7      	beq.n	86dce <__aeabi_dmul+0x1c6>
   86dde:	ea43 0306 	orr.w	r3, r3, r6
   86de2:	4770      	bx	lr
   86de4:	ea94 0f0c 	teq	r4, ip
   86de8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   86dec:	bf18      	it	ne
   86dee:	ea95 0f0c 	teqne	r5, ip
   86df2:	d00c      	beq.n	86e0e <__aeabi_dmul+0x206>
   86df4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   86df8:	bf18      	it	ne
   86dfa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   86dfe:	d1d1      	bne.n	86da4 <__aeabi_dmul+0x19c>
   86e00:	ea81 0103 	eor.w	r1, r1, r3
   86e04:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   86e08:	f04f 0000 	mov.w	r0, #0
   86e0c:	bd70      	pop	{r4, r5, r6, pc}
   86e0e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   86e12:	bf06      	itte	eq
   86e14:	4610      	moveq	r0, r2
   86e16:	4619      	moveq	r1, r3
   86e18:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   86e1c:	d019      	beq.n	86e52 <__aeabi_dmul+0x24a>
   86e1e:	ea94 0f0c 	teq	r4, ip
   86e22:	d102      	bne.n	86e2a <__aeabi_dmul+0x222>
   86e24:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   86e28:	d113      	bne.n	86e52 <__aeabi_dmul+0x24a>
   86e2a:	ea95 0f0c 	teq	r5, ip
   86e2e:	d105      	bne.n	86e3c <__aeabi_dmul+0x234>
   86e30:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   86e34:	bf1c      	itt	ne
   86e36:	4610      	movne	r0, r2
   86e38:	4619      	movne	r1, r3
   86e3a:	d10a      	bne.n	86e52 <__aeabi_dmul+0x24a>
   86e3c:	ea81 0103 	eor.w	r1, r1, r3
   86e40:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   86e44:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   86e48:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   86e4c:	f04f 0000 	mov.w	r0, #0
   86e50:	bd70      	pop	{r4, r5, r6, pc}
   86e52:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   86e56:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   86e5a:	bd70      	pop	{r4, r5, r6, pc}

00086e5c <__aeabi_ddiv>:
   86e5c:	b570      	push	{r4, r5, r6, lr}
   86e5e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   86e62:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   86e66:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   86e6a:	bf1d      	ittte	ne
   86e6c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   86e70:	ea94 0f0c 	teqne	r4, ip
   86e74:	ea95 0f0c 	teqne	r5, ip
   86e78:	f000 f8a7 	bleq	86fca <__aeabi_ddiv+0x16e>
   86e7c:	eba4 0405 	sub.w	r4, r4, r5
   86e80:	ea81 0e03 	eor.w	lr, r1, r3
   86e84:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   86e88:	ea4f 3101 	mov.w	r1, r1, lsl #12
   86e8c:	f000 8088 	beq.w	86fa0 <__aeabi_ddiv+0x144>
   86e90:	ea4f 3303 	mov.w	r3, r3, lsl #12
   86e94:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   86e98:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   86e9c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   86ea0:	ea4f 2202 	mov.w	r2, r2, lsl #8
   86ea4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   86ea8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   86eac:	ea4f 2600 	mov.w	r6, r0, lsl #8
   86eb0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   86eb4:	429d      	cmp	r5, r3
   86eb6:	bf08      	it	eq
   86eb8:	4296      	cmpeq	r6, r2
   86eba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   86ebe:	f504 7440 	add.w	r4, r4, #768	; 0x300
   86ec2:	d202      	bcs.n	86eca <__aeabi_ddiv+0x6e>
   86ec4:	085b      	lsrs	r3, r3, #1
   86ec6:	ea4f 0232 	mov.w	r2, r2, rrx
   86eca:	1ab6      	subs	r6, r6, r2
   86ecc:	eb65 0503 	sbc.w	r5, r5, r3
   86ed0:	085b      	lsrs	r3, r3, #1
   86ed2:	ea4f 0232 	mov.w	r2, r2, rrx
   86ed6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   86eda:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   86ede:	ebb6 0e02 	subs.w	lr, r6, r2
   86ee2:	eb75 0e03 	sbcs.w	lr, r5, r3
   86ee6:	bf22      	ittt	cs
   86ee8:	1ab6      	subcs	r6, r6, r2
   86eea:	4675      	movcs	r5, lr
   86eec:	ea40 000c 	orrcs.w	r0, r0, ip
   86ef0:	085b      	lsrs	r3, r3, #1
   86ef2:	ea4f 0232 	mov.w	r2, r2, rrx
   86ef6:	ebb6 0e02 	subs.w	lr, r6, r2
   86efa:	eb75 0e03 	sbcs.w	lr, r5, r3
   86efe:	bf22      	ittt	cs
   86f00:	1ab6      	subcs	r6, r6, r2
   86f02:	4675      	movcs	r5, lr
   86f04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   86f08:	085b      	lsrs	r3, r3, #1
   86f0a:	ea4f 0232 	mov.w	r2, r2, rrx
   86f0e:	ebb6 0e02 	subs.w	lr, r6, r2
   86f12:	eb75 0e03 	sbcs.w	lr, r5, r3
   86f16:	bf22      	ittt	cs
   86f18:	1ab6      	subcs	r6, r6, r2
   86f1a:	4675      	movcs	r5, lr
   86f1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   86f20:	085b      	lsrs	r3, r3, #1
   86f22:	ea4f 0232 	mov.w	r2, r2, rrx
   86f26:	ebb6 0e02 	subs.w	lr, r6, r2
   86f2a:	eb75 0e03 	sbcs.w	lr, r5, r3
   86f2e:	bf22      	ittt	cs
   86f30:	1ab6      	subcs	r6, r6, r2
   86f32:	4675      	movcs	r5, lr
   86f34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   86f38:	ea55 0e06 	orrs.w	lr, r5, r6
   86f3c:	d018      	beq.n	86f70 <__aeabi_ddiv+0x114>
   86f3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
   86f42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   86f46:	ea4f 1606 	mov.w	r6, r6, lsl #4
   86f4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   86f4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   86f52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   86f56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   86f5a:	d1c0      	bne.n	86ede <__aeabi_ddiv+0x82>
   86f5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   86f60:	d10b      	bne.n	86f7a <__aeabi_ddiv+0x11e>
   86f62:	ea41 0100 	orr.w	r1, r1, r0
   86f66:	f04f 0000 	mov.w	r0, #0
   86f6a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   86f6e:	e7b6      	b.n	86ede <__aeabi_ddiv+0x82>
   86f70:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   86f74:	bf04      	itt	eq
   86f76:	4301      	orreq	r1, r0
   86f78:	2000      	moveq	r0, #0
   86f7a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   86f7e:	bf88      	it	hi
   86f80:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   86f84:	f63f aeaf 	bhi.w	86ce6 <__aeabi_dmul+0xde>
   86f88:	ebb5 0c03 	subs.w	ip, r5, r3
   86f8c:	bf04      	itt	eq
   86f8e:	ebb6 0c02 	subseq.w	ip, r6, r2
   86f92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   86f96:	f150 0000 	adcs.w	r0, r0, #0
   86f9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   86f9e:	bd70      	pop	{r4, r5, r6, pc}
   86fa0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   86fa4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   86fa8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   86fac:	bfc2      	ittt	gt
   86fae:	ebd4 050c 	rsbsgt	r5, r4, ip
   86fb2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   86fb6:	bd70      	popgt	{r4, r5, r6, pc}
   86fb8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   86fbc:	f04f 0e00 	mov.w	lr, #0
   86fc0:	3c01      	subs	r4, #1
   86fc2:	e690      	b.n	86ce6 <__aeabi_dmul+0xde>
   86fc4:	ea45 0e06 	orr.w	lr, r5, r6
   86fc8:	e68d      	b.n	86ce6 <__aeabi_dmul+0xde>
   86fca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   86fce:	ea94 0f0c 	teq	r4, ip
   86fd2:	bf08      	it	eq
   86fd4:	ea95 0f0c 	teqeq	r5, ip
   86fd8:	f43f af3b 	beq.w	86e52 <__aeabi_dmul+0x24a>
   86fdc:	ea94 0f0c 	teq	r4, ip
   86fe0:	d10a      	bne.n	86ff8 <__aeabi_ddiv+0x19c>
   86fe2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   86fe6:	f47f af34 	bne.w	86e52 <__aeabi_dmul+0x24a>
   86fea:	ea95 0f0c 	teq	r5, ip
   86fee:	f47f af25 	bne.w	86e3c <__aeabi_dmul+0x234>
   86ff2:	4610      	mov	r0, r2
   86ff4:	4619      	mov	r1, r3
   86ff6:	e72c      	b.n	86e52 <__aeabi_dmul+0x24a>
   86ff8:	ea95 0f0c 	teq	r5, ip
   86ffc:	d106      	bne.n	8700c <__aeabi_ddiv+0x1b0>
   86ffe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   87002:	f43f aefd 	beq.w	86e00 <__aeabi_dmul+0x1f8>
   87006:	4610      	mov	r0, r2
   87008:	4619      	mov	r1, r3
   8700a:	e722      	b.n	86e52 <__aeabi_dmul+0x24a>
   8700c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   87010:	bf18      	it	ne
   87012:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   87016:	f47f aec5 	bne.w	86da4 <__aeabi_dmul+0x19c>
   8701a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8701e:	f47f af0d 	bne.w	86e3c <__aeabi_dmul+0x234>
   87022:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   87026:	f47f aeeb 	bne.w	86e00 <__aeabi_dmul+0x1f8>
   8702a:	e712      	b.n	86e52 <__aeabi_dmul+0x24a>

0008702c <__gedf2>:
   8702c:	f04f 3cff 	mov.w	ip, #4294967295
   87030:	e006      	b.n	87040 <__cmpdf2+0x4>
   87032:	bf00      	nop

00087034 <__ledf2>:
   87034:	f04f 0c01 	mov.w	ip, #1
   87038:	e002      	b.n	87040 <__cmpdf2+0x4>
   8703a:	bf00      	nop

0008703c <__cmpdf2>:
   8703c:	f04f 0c01 	mov.w	ip, #1
   87040:	f84d cd04 	str.w	ip, [sp, #-4]!
   87044:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   87048:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8704c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   87050:	bf18      	it	ne
   87052:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   87056:	d01b      	beq.n	87090 <__cmpdf2+0x54>
   87058:	b001      	add	sp, #4
   8705a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   8705e:	bf0c      	ite	eq
   87060:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   87064:	ea91 0f03 	teqne	r1, r3
   87068:	bf02      	ittt	eq
   8706a:	ea90 0f02 	teqeq	r0, r2
   8706e:	2000      	moveq	r0, #0
   87070:	4770      	bxeq	lr
   87072:	f110 0f00 	cmn.w	r0, #0
   87076:	ea91 0f03 	teq	r1, r3
   8707a:	bf58      	it	pl
   8707c:	4299      	cmppl	r1, r3
   8707e:	bf08      	it	eq
   87080:	4290      	cmpeq	r0, r2
   87082:	bf2c      	ite	cs
   87084:	17d8      	asrcs	r0, r3, #31
   87086:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   8708a:	f040 0001 	orr.w	r0, r0, #1
   8708e:	4770      	bx	lr
   87090:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   87094:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   87098:	d102      	bne.n	870a0 <__cmpdf2+0x64>
   8709a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   8709e:	d107      	bne.n	870b0 <__cmpdf2+0x74>
   870a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   870a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   870a8:	d1d6      	bne.n	87058 <__cmpdf2+0x1c>
   870aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   870ae:	d0d3      	beq.n	87058 <__cmpdf2+0x1c>
   870b0:	f85d 0b04 	ldr.w	r0, [sp], #4
   870b4:	4770      	bx	lr
   870b6:	bf00      	nop

000870b8 <__aeabi_cdrcmple>:
   870b8:	4684      	mov	ip, r0
   870ba:	4610      	mov	r0, r2
   870bc:	4662      	mov	r2, ip
   870be:	468c      	mov	ip, r1
   870c0:	4619      	mov	r1, r3
   870c2:	4663      	mov	r3, ip
   870c4:	e000      	b.n	870c8 <__aeabi_cdcmpeq>
   870c6:	bf00      	nop

000870c8 <__aeabi_cdcmpeq>:
   870c8:	b501      	push	{r0, lr}
   870ca:	f7ff ffb7 	bl	8703c <__cmpdf2>
   870ce:	2800      	cmp	r0, #0
   870d0:	bf48      	it	mi
   870d2:	f110 0f00 	cmnmi.w	r0, #0
   870d6:	bd01      	pop	{r0, pc}

000870d8 <__aeabi_dcmpeq>:
   870d8:	f84d ed08 	str.w	lr, [sp, #-8]!
   870dc:	f7ff fff4 	bl	870c8 <__aeabi_cdcmpeq>
   870e0:	bf0c      	ite	eq
   870e2:	2001      	moveq	r0, #1
   870e4:	2000      	movne	r0, #0
   870e6:	f85d fb08 	ldr.w	pc, [sp], #8
   870ea:	bf00      	nop

000870ec <__aeabi_dcmplt>:
   870ec:	f84d ed08 	str.w	lr, [sp, #-8]!
   870f0:	f7ff ffea 	bl	870c8 <__aeabi_cdcmpeq>
   870f4:	bf34      	ite	cc
   870f6:	2001      	movcc	r0, #1
   870f8:	2000      	movcs	r0, #0
   870fa:	f85d fb08 	ldr.w	pc, [sp], #8
   870fe:	bf00      	nop

00087100 <__aeabi_dcmple>:
   87100:	f84d ed08 	str.w	lr, [sp, #-8]!
   87104:	f7ff ffe0 	bl	870c8 <__aeabi_cdcmpeq>
   87108:	bf94      	ite	ls
   8710a:	2001      	movls	r0, #1
   8710c:	2000      	movhi	r0, #0
   8710e:	f85d fb08 	ldr.w	pc, [sp], #8
   87112:	bf00      	nop

00087114 <__aeabi_dcmpge>:
   87114:	f84d ed08 	str.w	lr, [sp, #-8]!
   87118:	f7ff ffce 	bl	870b8 <__aeabi_cdrcmple>
   8711c:	bf94      	ite	ls
   8711e:	2001      	movls	r0, #1
   87120:	2000      	movhi	r0, #0
   87122:	f85d fb08 	ldr.w	pc, [sp], #8
   87126:	bf00      	nop

00087128 <__aeabi_dcmpgt>:
   87128:	f84d ed08 	str.w	lr, [sp, #-8]!
   8712c:	f7ff ffc4 	bl	870b8 <__aeabi_cdrcmple>
   87130:	bf34      	ite	cc
   87132:	2001      	movcc	r0, #1
   87134:	2000      	movcs	r0, #0
   87136:	f85d fb08 	ldr.w	pc, [sp], #8
   8713a:	bf00      	nop

0008713c <__aeabi_dcmpun>:
   8713c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   87140:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   87144:	d102      	bne.n	8714c <__aeabi_dcmpun+0x10>
   87146:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   8714a:	d10a      	bne.n	87162 <__aeabi_dcmpun+0x26>
   8714c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   87150:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   87154:	d102      	bne.n	8715c <__aeabi_dcmpun+0x20>
   87156:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   8715a:	d102      	bne.n	87162 <__aeabi_dcmpun+0x26>
   8715c:	f04f 0000 	mov.w	r0, #0
   87160:	4770      	bx	lr
   87162:	f04f 0001 	mov.w	r0, #1
   87166:	4770      	bx	lr

00087168 <__aeabi_d2iz>:
   87168:	ea4f 0241 	mov.w	r2, r1, lsl #1
   8716c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   87170:	d215      	bcs.n	8719e <__aeabi_d2iz+0x36>
   87172:	d511      	bpl.n	87198 <__aeabi_d2iz+0x30>
   87174:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   87178:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   8717c:	d912      	bls.n	871a4 <__aeabi_d2iz+0x3c>
   8717e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   87182:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   87186:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8718a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8718e:	fa23 f002 	lsr.w	r0, r3, r2
   87192:	bf18      	it	ne
   87194:	4240      	negne	r0, r0
   87196:	4770      	bx	lr
   87198:	f04f 0000 	mov.w	r0, #0
   8719c:	4770      	bx	lr
   8719e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   871a2:	d105      	bne.n	871b0 <__aeabi_d2iz+0x48>
   871a4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   871a8:	bf08      	it	eq
   871aa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   871ae:	4770      	bx	lr
   871b0:	f04f 0000 	mov.w	r0, #0
   871b4:	4770      	bx	lr
   871b6:	bf00      	nop

000871b8 <__aeabi_uldivmod>:
   871b8:	b953      	cbnz	r3, 871d0 <__aeabi_uldivmod+0x18>
   871ba:	b94a      	cbnz	r2, 871d0 <__aeabi_uldivmod+0x18>
   871bc:	2900      	cmp	r1, #0
   871be:	bf08      	it	eq
   871c0:	2800      	cmpeq	r0, #0
   871c2:	bf1c      	itt	ne
   871c4:	f04f 31ff 	movne.w	r1, #4294967295
   871c8:	f04f 30ff 	movne.w	r0, #4294967295
   871cc:	f000 b97a 	b.w	874c4 <__aeabi_idiv0>
   871d0:	f1ad 0c08 	sub.w	ip, sp, #8
   871d4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   871d8:	f000 f806 	bl	871e8 <__udivmoddi4>
   871dc:	f8dd e004 	ldr.w	lr, [sp, #4]
   871e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   871e4:	b004      	add	sp, #16
   871e6:	4770      	bx	lr

000871e8 <__udivmoddi4>:
   871e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   871ec:	468c      	mov	ip, r1
   871ee:	460e      	mov	r6, r1
   871f0:	4604      	mov	r4, r0
   871f2:	9d08      	ldr	r5, [sp, #32]
   871f4:	2b00      	cmp	r3, #0
   871f6:	d150      	bne.n	8729a <__udivmoddi4+0xb2>
   871f8:	428a      	cmp	r2, r1
   871fa:	4617      	mov	r7, r2
   871fc:	d96c      	bls.n	872d8 <__udivmoddi4+0xf0>
   871fe:	fab2 fe82 	clz	lr, r2
   87202:	f1be 0f00 	cmp.w	lr, #0
   87206:	d00b      	beq.n	87220 <__udivmoddi4+0x38>
   87208:	f1ce 0c20 	rsb	ip, lr, #32
   8720c:	fa01 f60e 	lsl.w	r6, r1, lr
   87210:	fa20 fc0c 	lsr.w	ip, r0, ip
   87214:	fa02 f70e 	lsl.w	r7, r2, lr
   87218:	ea4c 0c06 	orr.w	ip, ip, r6
   8721c:	fa00 f40e 	lsl.w	r4, r0, lr
   87220:	0c3a      	lsrs	r2, r7, #16
   87222:	fbbc f9f2 	udiv	r9, ip, r2
   87226:	b2bb      	uxth	r3, r7
   87228:	fb02 cc19 	mls	ip, r2, r9, ip
   8722c:	fb09 fa03 	mul.w	sl, r9, r3
   87230:	ea4f 4814 	mov.w	r8, r4, lsr #16
   87234:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
   87238:	45b2      	cmp	sl, r6
   8723a:	d90a      	bls.n	87252 <__udivmoddi4+0x6a>
   8723c:	19f6      	adds	r6, r6, r7
   8723e:	f109 31ff 	add.w	r1, r9, #4294967295
   87242:	f080 8125 	bcs.w	87490 <__udivmoddi4+0x2a8>
   87246:	45b2      	cmp	sl, r6
   87248:	f240 8122 	bls.w	87490 <__udivmoddi4+0x2a8>
   8724c:	f1a9 0902 	sub.w	r9, r9, #2
   87250:	443e      	add	r6, r7
   87252:	eba6 060a 	sub.w	r6, r6, sl
   87256:	fbb6 f0f2 	udiv	r0, r6, r2
   8725a:	fb02 6610 	mls	r6, r2, r0, r6
   8725e:	fb00 f303 	mul.w	r3, r0, r3
   87262:	b2a4      	uxth	r4, r4
   87264:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   87268:	42a3      	cmp	r3, r4
   8726a:	d909      	bls.n	87280 <__udivmoddi4+0x98>
   8726c:	19e4      	adds	r4, r4, r7
   8726e:	f100 32ff 	add.w	r2, r0, #4294967295
   87272:	f080 810b 	bcs.w	8748c <__udivmoddi4+0x2a4>
   87276:	42a3      	cmp	r3, r4
   87278:	f240 8108 	bls.w	8748c <__udivmoddi4+0x2a4>
   8727c:	3802      	subs	r0, #2
   8727e:	443c      	add	r4, r7
   87280:	2100      	movs	r1, #0
   87282:	1ae4      	subs	r4, r4, r3
   87284:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   87288:	2d00      	cmp	r5, #0
   8728a:	d062      	beq.n	87352 <__udivmoddi4+0x16a>
   8728c:	2300      	movs	r3, #0
   8728e:	fa24 f40e 	lsr.w	r4, r4, lr
   87292:	602c      	str	r4, [r5, #0]
   87294:	606b      	str	r3, [r5, #4]
   87296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8729a:	428b      	cmp	r3, r1
   8729c:	d907      	bls.n	872ae <__udivmoddi4+0xc6>
   8729e:	2d00      	cmp	r5, #0
   872a0:	d055      	beq.n	8734e <__udivmoddi4+0x166>
   872a2:	2100      	movs	r1, #0
   872a4:	e885 0041 	stmia.w	r5, {r0, r6}
   872a8:	4608      	mov	r0, r1
   872aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   872ae:	fab3 f183 	clz	r1, r3
   872b2:	2900      	cmp	r1, #0
   872b4:	f040 808f 	bne.w	873d6 <__udivmoddi4+0x1ee>
   872b8:	42b3      	cmp	r3, r6
   872ba:	d302      	bcc.n	872c2 <__udivmoddi4+0xda>
   872bc:	4282      	cmp	r2, r0
   872be:	f200 80fc 	bhi.w	874ba <__udivmoddi4+0x2d2>
   872c2:	1a84      	subs	r4, r0, r2
   872c4:	eb66 0603 	sbc.w	r6, r6, r3
   872c8:	2001      	movs	r0, #1
   872ca:	46b4      	mov	ip, r6
   872cc:	2d00      	cmp	r5, #0
   872ce:	d040      	beq.n	87352 <__udivmoddi4+0x16a>
   872d0:	e885 1010 	stmia.w	r5, {r4, ip}
   872d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   872d8:	b912      	cbnz	r2, 872e0 <__udivmoddi4+0xf8>
   872da:	2701      	movs	r7, #1
   872dc:	fbb7 f7f2 	udiv	r7, r7, r2
   872e0:	fab7 fe87 	clz	lr, r7
   872e4:	f1be 0f00 	cmp.w	lr, #0
   872e8:	d135      	bne.n	87356 <__udivmoddi4+0x16e>
   872ea:	2101      	movs	r1, #1
   872ec:	1bf6      	subs	r6, r6, r7
   872ee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   872f2:	fa1f f887 	uxth.w	r8, r7
   872f6:	fbb6 f2fc 	udiv	r2, r6, ip
   872fa:	fb0c 6612 	mls	r6, ip, r2, r6
   872fe:	fb08 f002 	mul.w	r0, r8, r2
   87302:	0c23      	lsrs	r3, r4, #16
   87304:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
   87308:	42b0      	cmp	r0, r6
   8730a:	d907      	bls.n	8731c <__udivmoddi4+0x134>
   8730c:	19f6      	adds	r6, r6, r7
   8730e:	f102 33ff 	add.w	r3, r2, #4294967295
   87312:	d202      	bcs.n	8731a <__udivmoddi4+0x132>
   87314:	42b0      	cmp	r0, r6
   87316:	f200 80d2 	bhi.w	874be <__udivmoddi4+0x2d6>
   8731a:	461a      	mov	r2, r3
   8731c:	1a36      	subs	r6, r6, r0
   8731e:	fbb6 f0fc 	udiv	r0, r6, ip
   87322:	fb0c 6610 	mls	r6, ip, r0, r6
   87326:	fb08 f800 	mul.w	r8, r8, r0
   8732a:	b2a3      	uxth	r3, r4
   8732c:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
   87330:	45a0      	cmp	r8, r4
   87332:	d907      	bls.n	87344 <__udivmoddi4+0x15c>
   87334:	19e4      	adds	r4, r4, r7
   87336:	f100 33ff 	add.w	r3, r0, #4294967295
   8733a:	d202      	bcs.n	87342 <__udivmoddi4+0x15a>
   8733c:	45a0      	cmp	r8, r4
   8733e:	f200 80b9 	bhi.w	874b4 <__udivmoddi4+0x2cc>
   87342:	4618      	mov	r0, r3
   87344:	eba4 0408 	sub.w	r4, r4, r8
   87348:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
   8734c:	e79c      	b.n	87288 <__udivmoddi4+0xa0>
   8734e:	4629      	mov	r1, r5
   87350:	4628      	mov	r0, r5
   87352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87356:	fa07 f70e 	lsl.w	r7, r7, lr
   8735a:	f1ce 0320 	rsb	r3, lr, #32
   8735e:	fa26 f203 	lsr.w	r2, r6, r3
   87362:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   87366:	fbb2 f1fc 	udiv	r1, r2, ip
   8736a:	fa1f f887 	uxth.w	r8, r7
   8736e:	fb0c 2211 	mls	r2, ip, r1, r2
   87372:	fa06 f60e 	lsl.w	r6, r6, lr
   87376:	fa20 f303 	lsr.w	r3, r0, r3
   8737a:	fb01 f908 	mul.w	r9, r1, r8
   8737e:	4333      	orrs	r3, r6
   87380:	0c1e      	lsrs	r6, r3, #16
   87382:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   87386:	45b1      	cmp	r9, r6
   87388:	fa00 f40e 	lsl.w	r4, r0, lr
   8738c:	d909      	bls.n	873a2 <__udivmoddi4+0x1ba>
   8738e:	19f6      	adds	r6, r6, r7
   87390:	f101 32ff 	add.w	r2, r1, #4294967295
   87394:	f080 808c 	bcs.w	874b0 <__udivmoddi4+0x2c8>
   87398:	45b1      	cmp	r9, r6
   8739a:	f240 8089 	bls.w	874b0 <__udivmoddi4+0x2c8>
   8739e:	3902      	subs	r1, #2
   873a0:	443e      	add	r6, r7
   873a2:	eba6 0609 	sub.w	r6, r6, r9
   873a6:	fbb6 f0fc 	udiv	r0, r6, ip
   873aa:	fb0c 6210 	mls	r2, ip, r0, r6
   873ae:	fb00 f908 	mul.w	r9, r0, r8
   873b2:	b29e      	uxth	r6, r3
   873b4:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   873b8:	45b1      	cmp	r9, r6
   873ba:	d907      	bls.n	873cc <__udivmoddi4+0x1e4>
   873bc:	19f6      	adds	r6, r6, r7
   873be:	f100 33ff 	add.w	r3, r0, #4294967295
   873c2:	d271      	bcs.n	874a8 <__udivmoddi4+0x2c0>
   873c4:	45b1      	cmp	r9, r6
   873c6:	d96f      	bls.n	874a8 <__udivmoddi4+0x2c0>
   873c8:	3802      	subs	r0, #2
   873ca:	443e      	add	r6, r7
   873cc:	eba6 0609 	sub.w	r6, r6, r9
   873d0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   873d4:	e78f      	b.n	872f6 <__udivmoddi4+0x10e>
   873d6:	f1c1 0720 	rsb	r7, r1, #32
   873da:	fa22 f807 	lsr.w	r8, r2, r7
   873de:	408b      	lsls	r3, r1
   873e0:	ea48 0303 	orr.w	r3, r8, r3
   873e4:	fa26 f407 	lsr.w	r4, r6, r7
   873e8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   873ec:	fbb4 f9fe 	udiv	r9, r4, lr
   873f0:	fa1f fc83 	uxth.w	ip, r3
   873f4:	fb0e 4419 	mls	r4, lr, r9, r4
   873f8:	408e      	lsls	r6, r1
   873fa:	fa20 f807 	lsr.w	r8, r0, r7
   873fe:	fb09 fa0c 	mul.w	sl, r9, ip
   87402:	ea48 0806 	orr.w	r8, r8, r6
   87406:	ea4f 4618 	mov.w	r6, r8, lsr #16
   8740a:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   8740e:	45a2      	cmp	sl, r4
   87410:	fa02 f201 	lsl.w	r2, r2, r1
   87414:	fa00 f601 	lsl.w	r6, r0, r1
   87418:	d908      	bls.n	8742c <__udivmoddi4+0x244>
   8741a:	18e4      	adds	r4, r4, r3
   8741c:	f109 30ff 	add.w	r0, r9, #4294967295
   87420:	d244      	bcs.n	874ac <__udivmoddi4+0x2c4>
   87422:	45a2      	cmp	sl, r4
   87424:	d942      	bls.n	874ac <__udivmoddi4+0x2c4>
   87426:	f1a9 0902 	sub.w	r9, r9, #2
   8742a:	441c      	add	r4, r3
   8742c:	eba4 040a 	sub.w	r4, r4, sl
   87430:	fbb4 f0fe 	udiv	r0, r4, lr
   87434:	fb0e 4410 	mls	r4, lr, r0, r4
   87438:	fb00 fc0c 	mul.w	ip, r0, ip
   8743c:	fa1f f888 	uxth.w	r8, r8
   87440:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
   87444:	45a4      	cmp	ip, r4
   87446:	d907      	bls.n	87458 <__udivmoddi4+0x270>
   87448:	18e4      	adds	r4, r4, r3
   8744a:	f100 3eff 	add.w	lr, r0, #4294967295
   8744e:	d229      	bcs.n	874a4 <__udivmoddi4+0x2bc>
   87450:	45a4      	cmp	ip, r4
   87452:	d927      	bls.n	874a4 <__udivmoddi4+0x2bc>
   87454:	3802      	subs	r0, #2
   87456:	441c      	add	r4, r3
   87458:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   8745c:	fba0 8902 	umull	r8, r9, r0, r2
   87460:	eba4 0c0c 	sub.w	ip, r4, ip
   87464:	45cc      	cmp	ip, r9
   87466:	46c2      	mov	sl, r8
   87468:	46ce      	mov	lr, r9
   8746a:	d315      	bcc.n	87498 <__udivmoddi4+0x2b0>
   8746c:	d012      	beq.n	87494 <__udivmoddi4+0x2ac>
   8746e:	b155      	cbz	r5, 87486 <__udivmoddi4+0x29e>
   87470:	ebb6 030a 	subs.w	r3, r6, sl
   87474:	eb6c 060e 	sbc.w	r6, ip, lr
   87478:	fa06 f707 	lsl.w	r7, r6, r7
   8747c:	40cb      	lsrs	r3, r1
   8747e:	431f      	orrs	r7, r3
   87480:	40ce      	lsrs	r6, r1
   87482:	602f      	str	r7, [r5, #0]
   87484:	606e      	str	r6, [r5, #4]
   87486:	2100      	movs	r1, #0
   87488:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8748c:	4610      	mov	r0, r2
   8748e:	e6f7      	b.n	87280 <__udivmoddi4+0x98>
   87490:	4689      	mov	r9, r1
   87492:	e6de      	b.n	87252 <__udivmoddi4+0x6a>
   87494:	4546      	cmp	r6, r8
   87496:	d2ea      	bcs.n	8746e <__udivmoddi4+0x286>
   87498:	ebb8 0a02 	subs.w	sl, r8, r2
   8749c:	eb69 0e03 	sbc.w	lr, r9, r3
   874a0:	3801      	subs	r0, #1
   874a2:	e7e4      	b.n	8746e <__udivmoddi4+0x286>
   874a4:	4670      	mov	r0, lr
   874a6:	e7d7      	b.n	87458 <__udivmoddi4+0x270>
   874a8:	4618      	mov	r0, r3
   874aa:	e78f      	b.n	873cc <__udivmoddi4+0x1e4>
   874ac:	4681      	mov	r9, r0
   874ae:	e7bd      	b.n	8742c <__udivmoddi4+0x244>
   874b0:	4611      	mov	r1, r2
   874b2:	e776      	b.n	873a2 <__udivmoddi4+0x1ba>
   874b4:	3802      	subs	r0, #2
   874b6:	443c      	add	r4, r7
   874b8:	e744      	b.n	87344 <__udivmoddi4+0x15c>
   874ba:	4608      	mov	r0, r1
   874bc:	e706      	b.n	872cc <__udivmoddi4+0xe4>
   874be:	3a02      	subs	r2, #2
   874c0:	443e      	add	r6, r7
   874c2:	e72b      	b.n	8731c <__udivmoddi4+0x134>

000874c4 <__aeabi_idiv0>:
   874c4:	4770      	bx	lr
   874c6:	bf00      	nop
   874c8:	000f4240 	.word	0x000f4240
   874cc:	000000c0 	.word	0x000000c0
	...
   874d8:	74746553 	.word	0x74746553
   874dc:	73676e69 	.word	0x73676e69
   874e0:	00002020 	.word	0x00002020
   874e4:	6f626f52 	.word	0x6f626f52
   874e8:	44492074 	.word	0x44492074
   874ec:	3125203a 	.word	0x3125203a
   874f0:	00000064 	.word	0x00000064
   874f4:	65657053 	.word	0x65657053
   874f8:	25203a64 	.word	0x25203a64
   874fc:	00006432 	.word	0x00006432
   87500:	49464957 	.word	0x49464957
   87504:	3125203a 	.word	0x3125203a
   87508:	00000064 	.word	0x00000064
   8750c:	696c6143 	.word	0x696c6143
   87510:	74617262 	.word	0x74617262
   87514:	00000065 	.word	0x00000065
   87518:	20746553 	.word	0x20746553
   8751c:	6c656966 	.word	0x6c656966
   87520:	69732064 	.word	0x69732064
   87524:	7220657a 	.word	0x7220657a
   87528:	00006665 	.word	0x00006665
   8752c:	00000000 	.word	0x00000000
   87530:	614d2020 	.word	0x614d2020
   87534:	20686374 	.word	0x20686374
   87538:	00000020 	.word	0x00000020
   8753c:	72617453 	.word	0x72617453
   87540:	616d2074 	.word	0x616d2074
   87544:	00686374 	.word	0x00686374
   87548:	736e6553 	.word	0x736e6553
   8754c:	7620726f 	.word	0x7620726f
   87550:	65756c61 	.word	0x65756c61
   87554:	00000073 	.word	0x00000073
   87558:	76697244 	.word	0x76697244
   8755c:	6e612065 	.word	0x6e612065
   87560:	20656c67 	.word	0x20656c67
   87564:	00646970 	.word	0x00646970
   87568:	65542020 	.word	0x65542020
   8756c:	00737473 	.word	0x00737473
   87570:	6e727554 	.word	0x6e727554
   87574:	206f7420 	.word	0x206f7420
   87578:	72617473 	.word	0x72617473
   8757c:	00000074 	.word	0x00000074
   87580:	65766f4d 	.word	0x65766f4d
   87584:	206f7420 	.word	0x206f7420
   87588:	6464696d 	.word	0x6464696d
   8758c:	0000656c 	.word	0x0000656c
   87590:	65766f4d 	.word	0x65766f4d
   87594:	206f7420 	.word	0x206f7420
   87598:	6c6c6162 	.word	0x6c6c6162
   8759c:	00000000 	.word	0x00000000
   875a0:	00495052 	.word	0x00495052
   875a4:	706f7453 	.word	0x706f7453
   875a8:	206e6f20 	.word	0x206e6f20
   875ac:	656e696c 	.word	0x656e696c
   875b0:	00000000 	.word	0x00000000
   875b4:	6f636e45 	.word	0x6f636e45
   875b8:	20726564 	.word	0x20726564
   875bc:	74736574 	.word	0x74736574
   875c0:	00000000 	.word	0x00000000
   875c4:	0000003e 	.word	0x0000003e
   875c8:	00000020 	.word	0x00000020
   875cc:	0000003c 	.word	0x0000003c
   875d0:	746f6f62 	.word	0x746f6f62
   875d4:	20676e69 	.word	0x20676e69
   875d8:	534f6f6e 	.word	0x534f6f6e
   875dc:	00202020 	.word	0x00202020
   875e0:	0000002e 	.word	0x0000002e

000875e4 <_global_impure_ptr>:
   875e4:	200701a8 00464e49 00666e69 004e414e     ... INF.inf.NAN.
   875f4:	006e616e 33323130 37363534 42413938     nan.0123456789AB
   87604:	46454443 00000000 33323130 37363534     CDEF....01234567
   87614:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   87624:	0000296c 00000030                       l)..0...

0008762c <blanks.7223>:
   8762c:	20202020 20202020 20202020 20202020                     

0008763c <zeroes.7224>:
   8763c:	30303030 30303030 30303030 30303030     0000000000000000
   8764c:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
   8765c:	00000000                                ....

00087660 <__mprec_bigtens>:
   87660:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   87670:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   87680:	7f73bf3c 75154fdd                       <.s..O.u

00087688 <__mprec_tens>:
   87688:	00000000 3ff00000 00000000 40240000     .......?......$@
   87698:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   876a8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   876b8:	00000000 412e8480 00000000 416312d0     .......A......cA
   876c8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   876d8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   876e8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   876f8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   87708:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   87718:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   87728:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   87738:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   87748:	79d99db4 44ea7843                       ...yCx.D

00087750 <p05.6055>:
   87750:	00000005 00000019 0000007d 00000043     ........}...C...
   87760:	49534f50 00000058 0000002e              POSIX.......

0008776c <_ctype_>:
   8776c:	20202000 20202020 28282020 20282828     .         ((((( 
   8777c:	20202020 20202020 20202020 20202020                     
   8778c:	10108820 10101010 10101010 10101010      ...............
   8779c:	04040410 04040404 10040404 10101010     ................
   877ac:	41411010 41414141 01010101 01010101     ..AAAAAA........
   877bc:	01010101 01010101 01010101 10101010     ................
   877cc:	42421010 42424242 02020202 02020202     ..BBBBBB........
   877dc:	02020202 02020202 02020202 10101010     ................
   877ec:	00000020 00000000 00000000 00000000      ...............
	...

00087870 <_init>:
   87870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   87872:	bf00      	nop
   87874:	bcf8      	pop	{r3, r4, r5, r6, r7}
   87876:	bc08      	pop	{r3}
   87878:	469e      	mov	lr, r3
   8787a:	4770      	bx	lr

0008787c <__init_array_start>:
   8787c:	000842bd 	.word	0x000842bd

00087880 <__frame_dummy_init_array_entry>:
   87880:	00080119                                ....

00087884 <_fini>:
   87884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   87886:	bf00      	nop
   87888:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8788a:	bc08      	pop	{r3}
   8788c:	469e      	mov	lr, r3
   8788e:	4770      	bx	lr

00087890 <__fini_array_start>:
   87890:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
{
20070000:	b480      	push	{r7}
20070002:	af00      	add	r7, sp, #0
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070004:	4b2a      	ldr	r3, [pc, #168]	; (200700b0 <SystemInit+0xb0>)
20070006:	f44f 6280 	mov.w	r2, #1024	; 0x400
2007000a:	601a      	str	r2, [r3, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	4b29      	ldr	r3, [pc, #164]	; (200700b4 <SystemInit+0xb4>)
2007000e:	f44f 6280 	mov.w	r2, #1024	; 0x400
20070012:	601a      	str	r2, [r3, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20070014:	4b28      	ldr	r3, [pc, #160]	; (200700b8 <SystemInit+0xb8>)
20070016:	6a1b      	ldr	r3, [r3, #32]
20070018:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
2007001c:	2b00      	cmp	r3, #0
2007001e:	d109      	bne.n	20070034 <SystemInit+0x34>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070020:	4b25      	ldr	r3, [pc, #148]	; (200700b8 <SystemInit+0xb8>)
20070022:	4a26      	ldr	r2, [pc, #152]	; (200700bc <SystemInit+0xbc>)
20070024:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
20070026:	bf00      	nop
20070028:	4b23      	ldr	r3, [pc, #140]	; (200700b8 <SystemInit+0xb8>)
2007002a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2007002c:	f003 0301 	and.w	r3, r3, #1
20070030:	2b00      	cmp	r3, #0
20070032:	d0f9      	beq.n	20070028 <SystemInit+0x28>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4b20      	ldr	r3, [pc, #128]	; (200700b8 <SystemInit+0xb8>)
20070036:	4a22      	ldr	r2, [pc, #136]	; (200700c0 <SystemInit+0xc0>)
20070038:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	bf00      	nop
2007003c:	4b1e      	ldr	r3, [pc, #120]	; (200700b8 <SystemInit+0xb8>)
2007003e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20070040:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
20070044:	2b00      	cmp	r3, #0
20070046:	d0f9      	beq.n	2007003c <SystemInit+0x3c>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070048:	4a1b      	ldr	r2, [pc, #108]	; (200700b8 <SystemInit+0xb8>)
2007004a:	4b1b      	ldr	r3, [pc, #108]	; (200700b8 <SystemInit+0xb8>)
2007004c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2007004e:	f023 0303 	bic.w	r3, r3, #3
20070052:	f043 0301 	orr.w	r3, r3, #1
20070056:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070058:	bf00      	nop
2007005a:	4b17      	ldr	r3, [pc, #92]	; (200700b8 <SystemInit+0xb8>)
2007005c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2007005e:	f003 0308 	and.w	r3, r3, #8
20070062:	2b00      	cmp	r3, #0
20070064:	d0f9      	beq.n	2007005a <SystemInit+0x5a>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070066:	4b14      	ldr	r3, [pc, #80]	; (200700b8 <SystemInit+0xb8>)
20070068:	4a16      	ldr	r2, [pc, #88]	; (200700c4 <SystemInit+0xc4>)
2007006a:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
2007006c:	bf00      	nop
2007006e:	4b12      	ldr	r3, [pc, #72]	; (200700b8 <SystemInit+0xb8>)
20070070:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20070072:	f003 0302 	and.w	r3, r3, #2
20070076:	2b00      	cmp	r3, #0
20070078:	d0f9      	beq.n	2007006e <SystemInit+0x6e>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007007a:	4b0f      	ldr	r3, [pc, #60]	; (200700b8 <SystemInit+0xb8>)
2007007c:	2211      	movs	r2, #17
2007007e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070080:	bf00      	nop
20070082:	4b0d      	ldr	r3, [pc, #52]	; (200700b8 <SystemInit+0xb8>)
20070084:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20070086:	f003 0308 	and.w	r3, r3, #8
2007008a:	2b00      	cmp	r3, #0
2007008c:	d0f9      	beq.n	20070082 <SystemInit+0x82>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007008e:	4b0a      	ldr	r3, [pc, #40]	; (200700b8 <SystemInit+0xb8>)
20070090:	2212      	movs	r2, #18
20070092:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070094:	bf00      	nop
20070096:	4b08      	ldr	r3, [pc, #32]	; (200700b8 <SystemInit+0xb8>)
20070098:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2007009a:	f003 0308 	and.w	r3, r3, #8
2007009e:	2b00      	cmp	r3, #0
200700a0:	d0f9      	beq.n	20070096 <SystemInit+0x96>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
200700a2:	4b09      	ldr	r3, [pc, #36]	; (200700c8 <SystemInit+0xc8>)
200700a4:	4a09      	ldr	r2, [pc, #36]	; (200700cc <SystemInit+0xcc>)
200700a6:	601a      	str	r2, [r3, #0]
}
200700a8:	bf00      	nop
200700aa:	46bd      	mov	sp, r7
200700ac:	bc80      	pop	{r7}
200700ae:	4770      	bx	lr
200700b0:	400e0a00 	.word	0x400e0a00
200700b4:	400e0c00 	.word	0x400e0c00
200700b8:	400e0600 	.word	0x400e0600
200700bc:	00370809 	.word	0x00370809
200700c0:	01370809 	.word	0x01370809
200700c4:	200d3f01 	.word	0x200d3f01
200700c8:	20070198 	.word	0x20070198
200700cc:	0501bd00 	.word	0x0501bd00

200700d0 <system_init_flash>:
 * Initialize flash.
 */
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
200700d0:	b480      	push	{r7}
200700d2:	b083      	sub	sp, #12
200700d4:	af00      	add	r7, sp, #0
200700d6:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700d8:	687b      	ldr	r3, [r7, #4]
200700da:	4a25      	ldr	r2, [pc, #148]	; (20070170 <system_init_flash+0xa0>)
200700dc:	4293      	cmp	r3, r2
200700de:	d806      	bhi.n	200700ee <system_init_flash+0x1e>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700e0:	4b24      	ldr	r3, [pc, #144]	; (20070174 <system_init_flash+0xa4>)
200700e2:	2200      	movs	r2, #0
200700e4:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700e6:	4b24      	ldr	r3, [pc, #144]	; (20070178 <system_init_flash+0xa8>)
200700e8:	2200      	movs	r2, #0
200700ea:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
	}
}
200700ec:	e03b      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700ee:	687b      	ldr	r3, [r7, #4]
200700f0:	4a22      	ldr	r2, [pc, #136]	; (2007017c <system_init_flash+0xac>)
200700f2:	4293      	cmp	r3, r2
200700f4:	d808      	bhi.n	20070108 <system_init_flash+0x38>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700f6:	4b1f      	ldr	r3, [pc, #124]	; (20070174 <system_init_flash+0xa4>)
200700f8:	f44f 7280 	mov.w	r2, #256	; 0x100
200700fc:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700fe:	4b1e      	ldr	r3, [pc, #120]	; (20070178 <system_init_flash+0xa8>)
20070100:	f44f 7280 	mov.w	r2, #256	; 0x100
20070104:	601a      	str	r2, [r3, #0]
}
20070106:	e02e      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
20070108:	687b      	ldr	r3, [r7, #4]
2007010a:	4a1d      	ldr	r2, [pc, #116]	; (20070180 <system_init_flash+0xb0>)
2007010c:	4293      	cmp	r3, r2
2007010e:	d808      	bhi.n	20070122 <system_init_flash+0x52>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
20070110:	4b18      	ldr	r3, [pc, #96]	; (20070174 <system_init_flash+0xa4>)
20070112:	f44f 7200 	mov.w	r2, #512	; 0x200
20070116:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
20070118:	4b17      	ldr	r3, [pc, #92]	; (20070178 <system_init_flash+0xa8>)
2007011a:	f44f 7200 	mov.w	r2, #512	; 0x200
2007011e:	601a      	str	r2, [r3, #0]
}
20070120:	e021      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
20070122:	687b      	ldr	r3, [r7, #4]
20070124:	4a17      	ldr	r2, [pc, #92]	; (20070184 <system_init_flash+0xb4>)
20070126:	4293      	cmp	r3, r2
20070128:	d808      	bhi.n	2007013c <system_init_flash+0x6c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
2007012a:	4b12      	ldr	r3, [pc, #72]	; (20070174 <system_init_flash+0xa4>)
2007012c:	f44f 7240 	mov.w	r2, #768	; 0x300
20070130:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
20070132:	4b11      	ldr	r3, [pc, #68]	; (20070178 <system_init_flash+0xa8>)
20070134:	f44f 7240 	mov.w	r2, #768	; 0x300
20070138:	601a      	str	r2, [r3, #0]
}
2007013a:	e014      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
2007013c:	687b      	ldr	r3, [r7, #4]
2007013e:	4a12      	ldr	r2, [pc, #72]	; (20070188 <system_init_flash+0xb8>)
20070140:	4293      	cmp	r3, r2
20070142:	d808      	bhi.n	20070156 <system_init_flash+0x86>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070144:	4b0b      	ldr	r3, [pc, #44]	; (20070174 <system_init_flash+0xa4>)
20070146:	f44f 6280 	mov.w	r2, #1024	; 0x400
2007014a:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
2007014c:	4b0a      	ldr	r3, [pc, #40]	; (20070178 <system_init_flash+0xa8>)
2007014e:	f44f 6280 	mov.w	r2, #1024	; 0x400
20070152:	601a      	str	r2, [r3, #0]
}
20070154:	e007      	b.n	20070166 <system_init_flash+0x96>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070156:	4b07      	ldr	r3, [pc, #28]	; (20070174 <system_init_flash+0xa4>)
20070158:	f44f 62a0 	mov.w	r2, #1280	; 0x500
2007015c:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007015e:	4b06      	ldr	r3, [pc, #24]	; (20070178 <system_init_flash+0xa8>)
20070160:	f44f 62a0 	mov.w	r2, #1280	; 0x500
20070164:	601a      	str	r2, [r3, #0]
}
20070166:	bf00      	nop
20070168:	370c      	adds	r7, #12
2007016a:	46bd      	mov	sp, r7
2007016c:	bc80      	pop	{r7}
2007016e:	4770      	bx	lr
20070170:	0121eabf 	.word	0x0121eabf
20070174:	400e0a00 	.word	0x400e0a00
20070178:	400e0c00 	.word	0x400e0c00
2007017c:	02faf07f 	.word	0x02faf07f
20070180:	03d08fff 	.word	0x03d08fff
20070184:	04c4b3ff 	.word	0x04c4b3ff
20070188:	055d4a7f 	.word	0x055d4a7f

2007018c <print_menu>:
2007018c:	01010101                                         .

2007018d <rbt_id>:
2007018d:	01010101                                         .

2007018e <act_cursor_line_on_lcd>:
2007018e:	01010101                                         .

2007018f <prev_cursor_line_on_lcd>:
2007018f:	01010101                                         .

20070190 <act_cursor_line>:
20070190:	08010101                                         .

20070191 <prev_cursor_line>:
20070191:	01080101                                         .

20070192 <min_cursor_line>:
20070192:	00010801                                         .

20070193 <max_cursor_line>:
20070193:	00000108                                         .

20070194 <menu_main_column>:
20070194:	00000001                                ....

20070198 <SystemCoreClock>:
20070198:	003d0900                                ..=.

2007019c <update_dots>:
2007019c:	00000001                                ....

200701a0 <_impure_ptr>:
200701a0:	200701a8 00000000                       ... ....

200701a8 <impure_data>:
200701a8:	00000000 20070494 200704fc 20070564     ....... ... d.. 
	...
20070250:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070260:	0005deec 0000000b 00000000 00000000     ................
	...

200705d0 <__atexit_recursive_mutex>:
200705d0:	20070c1c                                ... 

200705d4 <__malloc_av_>:
	...
200705dc:	200705d4 200705d4 200705dc 200705dc     ... ... ... ... 
200705ec:	200705e4 200705e4 200705ec 200705ec     ... ... ... ... 
200705fc:	200705f4 200705f4 200705fc 200705fc     ... ... ... ... 
2007060c:	20070604 20070604 2007060c 2007060c     ... ... ... ... 
2007061c:	20070614 20070614 2007061c 2007061c     ... ... ... ... 
2007062c:	20070624 20070624 2007062c 2007062c     $.. $.. ,.. ,.. 
2007063c:	20070634 20070634 2007063c 2007063c     4.. 4.. <.. <.. 
2007064c:	20070644 20070644 2007064c 2007064c     D.. D.. L.. L.. 
2007065c:	20070654 20070654 2007065c 2007065c     T.. T.. \.. \.. 
2007066c:	20070664 20070664 2007066c 2007066c     d.. d.. l.. l.. 
2007067c:	20070674 20070674 2007067c 2007067c     t.. t.. |.. |.. 
2007068c:	20070684 20070684 2007068c 2007068c     ... ... ... ... 
2007069c:	20070694 20070694 2007069c 2007069c     ... ... ... ... 
200706ac:	200706a4 200706a4 200706ac 200706ac     ... ... ... ... 
200706bc:	200706b4 200706b4 200706bc 200706bc     ... ... ... ... 
200706cc:	200706c4 200706c4 200706cc 200706cc     ... ... ... ... 
200706dc:	200706d4 200706d4 200706dc 200706dc     ... ... ... ... 
200706ec:	200706e4 200706e4 200706ec 200706ec     ... ... ... ... 
200706fc:	200706f4 200706f4 200706fc 200706fc     ... ... ... ... 
2007070c:	20070704 20070704 2007070c 2007070c     ... ... ... ... 
2007071c:	20070714 20070714 2007071c 2007071c     ... ... ... ... 
2007072c:	20070724 20070724 2007072c 2007072c     $.. $.. ,.. ,.. 
2007073c:	20070734 20070734 2007073c 2007073c     4.. 4.. <.. <.. 
2007074c:	20070744 20070744 2007074c 2007074c     D.. D.. L.. L.. 
2007075c:	20070754 20070754 2007075c 2007075c     T.. T.. \.. \.. 
2007076c:	20070764 20070764 2007076c 2007076c     d.. d.. l.. l.. 
2007077c:	20070774 20070774 2007077c 2007077c     t.. t.. |.. |.. 
2007078c:	20070784 20070784 2007078c 2007078c     ... ... ... ... 
2007079c:	20070794 20070794 2007079c 2007079c     ... ... ... ... 
200707ac:	200707a4 200707a4 200707ac 200707ac     ... ... ... ... 
200707bc:	200707b4 200707b4 200707bc 200707bc     ... ... ... ... 
200707cc:	200707c4 200707c4 200707cc 200707cc     ... ... ... ... 
200707dc:	200707d4 200707d4 200707dc 200707dc     ... ... ... ... 
200707ec:	200707e4 200707e4 200707ec 200707ec     ... ... ... ... 
200707fc:	200707f4 200707f4 200707fc 200707fc     ... ... ... ... 
2007080c:	20070804 20070804 2007080c 2007080c     ... ... ... ... 
2007081c:	20070814 20070814 2007081c 2007081c     ... ... ... ... 
2007082c:	20070824 20070824 2007082c 2007082c     $.. $.. ,.. ,.. 
2007083c:	20070834 20070834 2007083c 2007083c     4.. 4.. <.. <.. 
2007084c:	20070844 20070844 2007084c 2007084c     D.. D.. L.. L.. 
2007085c:	20070854 20070854 2007085c 2007085c     T.. T.. \.. \.. 
2007086c:	20070864 20070864 2007086c 2007086c     d.. d.. l.. l.. 
2007087c:	20070874 20070874 2007087c 2007087c     t.. t.. |.. |.. 
2007088c:	20070884 20070884 2007088c 2007088c     ... ... ... ... 
2007089c:	20070894 20070894 2007089c 2007089c     ... ... ... ... 
200708ac:	200708a4 200708a4 200708ac 200708ac     ... ... ... ... 
200708bc:	200708b4 200708b4 200708bc 200708bc     ... ... ... ... 
200708cc:	200708c4 200708c4 200708cc 200708cc     ... ... ... ... 
200708dc:	200708d4 200708d4 200708dc 200708dc     ... ... ... ... 
200708ec:	200708e4 200708e4 200708ec 200708ec     ... ... ... ... 
200708fc:	200708f4 200708f4 200708fc 200708fc     ... ... ... ... 
2007090c:	20070904 20070904 2007090c 2007090c     ... ... ... ... 
2007091c:	20070914 20070914 2007091c 2007091c     ... ... ... ... 
2007092c:	20070924 20070924 2007092c 2007092c     $.. $.. ,.. ,.. 
2007093c:	20070934 20070934 2007093c 2007093c     4.. 4.. <.. <.. 
2007094c:	20070944 20070944 2007094c 2007094c     D.. D.. L.. L.. 
2007095c:	20070954 20070954 2007095c 2007095c     T.. T.. \.. \.. 
2007096c:	20070964 20070964 2007096c 2007096c     d.. d.. l.. l.. 
2007097c:	20070974 20070974 2007097c 2007097c     t.. t.. |.. |.. 
2007098c:	20070984 20070984 2007098c 2007098c     ... ... ... ... 
2007099c:	20070994 20070994 2007099c 2007099c     ... ... ... ... 
200709ac:	200709a4 200709a4 200709ac 200709ac     ... ... ... ... 
200709bc:	200709b4 200709b4 200709bc 200709bc     ... ... ... ... 
200709cc:	200709c4 200709c4 200709cc 200709cc     ... ... ... ... 

200709dc <__malloc_sbrk_base>:
200709dc:	ffffffff                                ....

200709e0 <__malloc_trim_threshold>:
200709e0:	00020000                                ....

200709e4 <__global_locale>:
200709e4:	00000043 00000000 00000000 00000000     C...............
	...
20070a04:	00000043 00000000 00000000 00000000     C...............
	...
20070a24:	00000043 00000000 00000000 00000000     C...............
	...
20070a44:	00000043 00000000 00000000 00000000     C...............
	...
20070a64:	00000043 00000000 00000000 00000000     C...............
	...
20070a84:	00000043 00000000 00000000 00000000     C...............
	...
20070aa4:	00000043 00000000 00000000 00000000     C...............
	...
20070ac4:	00086881 00086421 00000000 0008776c     .h..!d......lw..
20070ad4:	00087768 00087608 00087608 00087608     hw...v...v...v..
20070ae4:	00087608 00087608 00087608 00087608     .v...v...v...v..
20070af4:	00087608 00087608 ffffffff ffffffff     .v...v..........
20070b04:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
20070b2c:	53410000 00494943 00000000 00000000     ..ASCII.........
	...
