Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Oct 11 20:56:55 2021
| Host         : josem running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file dsi_with_srl_timing_summary_routed.rpt -pb dsi_with_srl_timing_summary_routed.pb -rpx dsi_with_srl_timing_summary_routed.rpx -warn_on_violation
| Design       : dsi_with_srl
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.035       -0.035                      1                   98        0.055        0.000                      0                   98        2.625        0.000                       0                    89  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 6.250}        12.500          80.000          
  clk_out1_clk_wiz_0  {0.000 6.250}        12.500          80.000          
  clk_out2_clk_wiz_0  {0.000 3.125}        6.250           160.000         
  clkfbout_clk_wiz_0  {0.000 6.250}        12.500          80.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.250        0.000                       0                     1  
  clk_out1_clk_wiz_0       10.867        0.000                      0                   32        0.055        0.000                      0                   32        5.270        0.000                       0                    81  
  clk_out2_clk_wiz_0        0.261        0.000                      0                   39        0.324        0.000                      0                   39        2.625        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                   10.345        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0        3.461        0.000                      0                   16        0.173        0.000                      0                   16  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       -0.035       -0.035                      1                   48        0.233        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y0  UUT1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       12.500      87.500     MMCME2_ADV_X0Y0  UUT1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X0Y0  UUT1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X0Y0  UUT1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X0Y0  UUT1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X0Y0  UUT1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.867ns  (required time - arrival time)
  Source:                 UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][0]_srl30/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 10.644 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.146ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.672    -1.146    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y10         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][0]_srl30/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.482 r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][0]_srl30/Q
                         net (fo=1, routed)           0.000     0.482    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][0]_srl30_n_0
    SLICE_X34Y10         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    U14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912    13.412 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.574    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.455 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.054    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.498    10.644    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y10         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][0]/C
                         clock pessimism              0.710    11.354    
                         clock uncertainty           -0.082    11.272    
    SLICE_X34Y10         FDRE (Setup_fdre_C_D)        0.077    11.349    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][0]
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                 10.867    

Slack (MET) :             10.867ns  (required time - arrival time)
  Source:                 UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][2]_srl30/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 10.642 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.148ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.670    -1.148    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y12         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][2]_srl30/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.480 r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][2]_srl30/Q
                         net (fo=1, routed)           0.000     0.480    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][2]_srl30_n_0
    SLICE_X34Y12         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    U14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912    13.412 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.574    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.455 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.054    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.496    10.642    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y12         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][2]/C
                         clock pessimism              0.710    11.352    
                         clock uncertainty           -0.082    11.270    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)        0.077    11.347    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][2]
  -------------------------------------------------------------------
                         required time                         11.347    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                 10.867    

Slack (MET) :             10.867ns  (required time - arrival time)
  Source:                 UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][4]_srl30/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 10.639 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.152ns
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.666    -1.152    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y16         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][4]_srl30/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.476 r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][4]_srl30/Q
                         net (fo=1, routed)           0.000     0.476    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][4]_srl30_n_0
    SLICE_X34Y16         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    U14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912    13.412 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.574    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.455 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.054    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.493    10.639    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y16         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][4]/C
                         clock pessimism              0.709    11.348    
                         clock uncertainty           -0.082    11.266    
    SLICE_X34Y16         FDRE (Setup_fdre_C_D)        0.077    11.343    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][4]
  -------------------------------------------------------------------
                         required time                         11.343    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                 10.867    

Slack (MET) :             10.867ns  (required time - arrival time)
  Source:                 UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][5]_srl30/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 10.641 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.149ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.669    -1.149    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y13         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][5]_srl30/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     0.479 r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][5]_srl30/Q
                         net (fo=1, routed)           0.000     0.479    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][5]_srl30_n_0
    SLICE_X34Y13         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    U14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912    13.412 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.574    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.455 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.054    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.495    10.641    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y13         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][5]/C
                         clock pessimism              0.710    11.351    
                         clock uncertainty           -0.082    11.269    
    SLICE_X34Y13         FDRE (Setup_fdre_C_D)        0.077    11.346    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][5]
  -------------------------------------------------------------------
                         required time                         11.346    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                 10.867    

Slack (MET) :             10.891ns  (required time - arrival time)
  Source:                 UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][1]_srl30/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 1.606ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 10.644 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.146ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.672    -1.146    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y10         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][1]_srl30/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.606     0.460 r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][1]_srl30/Q
                         net (fo=1, routed)           0.000     0.460    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][1]_srl30_n_0
    SLICE_X34Y10         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    U14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912    13.412 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.574    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.455 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.054    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.498    10.644    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y10         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][1]/C
                         clock pessimism              0.710    11.354    
                         clock uncertainty           -0.082    11.272    
    SLICE_X34Y10         FDRE (Setup_fdre_C_D)        0.079    11.351    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][1]
  -------------------------------------------------------------------
                         required time                         11.351    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                 10.891    

Slack (MET) :             10.891ns  (required time - arrival time)
  Source:                 UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][3]_srl30/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 1.606ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 10.642 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.148ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.670    -1.148    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y12         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][3]_srl30/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.606     0.458 r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][3]_srl30/Q
                         net (fo=1, routed)           0.000     0.458    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][3]_srl30_n_0
    SLICE_X34Y12         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    U14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912    13.412 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.574    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.455 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.054    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.496    10.642    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y12         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][3]/C
                         clock pessimism              0.710    11.352    
                         clock uncertainty           -0.082    11.270    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)        0.079    11.349    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][3]
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                 10.891    

Slack (MET) :             10.891ns  (required time - arrival time)
  Source:                 UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][6]_srl30/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 1.606ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 10.641 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.149ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.669    -1.149    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y13         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][6]_srl30/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.606     0.457 r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][6]_srl30/Q
                         net (fo=1, routed)           0.000     0.457    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][6]_srl30_n_0
    SLICE_X34Y13         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    U14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912    13.412 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.574    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.455 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.054    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.495    10.641    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y13         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][6]/C
                         clock pessimism              0.710    11.351    
                         clock uncertainty           -0.082    11.269    
    SLICE_X34Y13         FDRE (Setup_fdre_C_D)        0.079    11.348    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][6]
  -------------------------------------------------------------------
                         required time                         11.348    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                 10.891    

Slack (MET) :             10.891ns  (required time - arrival time)
  Source:                 UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][7]_srl30/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 1.606ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 10.639 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.152ns
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.666    -1.152    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y16         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][7]_srl30/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.606     0.454 r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][7]_srl30/Q
                         net (fo=1, routed)           0.000     0.454    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][7]_srl30_n_0
    SLICE_X34Y16         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    U14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912    13.412 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.574    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.455 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.054    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.493    10.639    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y16         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][7]/C
                         clock pessimism              0.709    11.348    
                         clock uncertainty           -0.082    11.266    
    SLICE_X34Y16         FDRE (Setup_fdre_C_D)        0.079    11.345    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][7]
  -------------------------------------------------------------------
                         required time                         11.345    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                 10.891    

Slack (MET) :             11.094ns  (required time - arrival time)
  Source:                 UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            p0r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.518ns (42.612%)  route 0.698ns (57.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 10.640 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.146ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.672    -1.146    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y10         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.518    -0.628 r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][0]/Q
                         net (fo=1, routed)           0.698     0.070    p0_d[0]
    SLICE_X32Y15         FDCE                                         r  p0r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    U14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912    13.412 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.574    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.455 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.054    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.494    10.640    clk_out1
    SLICE_X32Y15         FDCE                                         r  p0r_reg[0]/C
                         clock pessimism              0.651    11.291    
                         clock uncertainty           -0.082    11.209    
    SLICE_X32Y15         FDCE (Setup_fdce_C_D)       -0.045    11.164    p0r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                 11.094    

Slack (MET) :             11.144ns  (required time - arrival time)
  Source:                 UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            p0r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.518ns (45.076%)  route 0.631ns (54.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 10.639 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.152ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.666    -1.152    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y16         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.634 r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][4]/Q
                         net (fo=1, routed)           0.631    -0.003    p0_d[4]
    SLICE_X33Y16         FDCE                                         r  p0r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    U14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912    13.412 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.574    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.455 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.054    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.493    10.639    clk_out1
    SLICE_X33Y16         FDCE                                         r  p0r_reg[4]/C
                         clock pessimism              0.651    11.290    
                         clock uncertainty           -0.082    11.208    
    SLICE_X33Y16         FDCE (Setup_fdce_C_D)       -0.067    11.141    p0r_reg[4]
  -------------------------------------------------------------------
                         required time                         11.141    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                 11.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.561    -0.489    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y10         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][1]/Q
                         net (fo=1, routed)           0.110    -0.238    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg_n_0_[0][1]
    SLICE_X34Y10         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.830    -0.719    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y10         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][1]_srl32/CLK
                         clock pessimism              0.244    -0.476    
    SLICE_X34Y10         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.293    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][1]_srl32
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.559    -0.491    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y13         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][6]/Q
                         net (fo=1, routed)           0.110    -0.240    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg_n_0_[0][6]
    SLICE_X34Y13         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.827    -0.722    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y13         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][6]_srl32/CLK
                         clock pessimism              0.245    -0.478    
    SLICE_X34Y13         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.295    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][6]_srl32
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.031%)  route 0.172ns (54.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.558    -0.492    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y16         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][7]/Q
                         net (fo=1, routed)           0.172    -0.179    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg_n_0_[0][7]
    SLICE_X34Y16         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.825    -0.724    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y16         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][7]_srl32/CLK
                         clock pessimism              0.246    -0.479    
    SLICE_X34Y16         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.296    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.561    -0.489    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y10         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][2]/Q
                         net (fo=1, routed)           0.166    -0.182    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg_n_0_[0][2]
    SLICE_X34Y12         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.828    -0.721    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y12         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][2]_srl32/CLK
                         clock pessimism              0.247    -0.475    
    SLICE_X34Y12         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.360    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][2]_srl32
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.561    -0.489    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y10         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][0]/Q
                         net (fo=1, routed)           0.170    -0.178    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg_n_0_[0][0]
    SLICE_X34Y10         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.830    -0.719    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y10         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][0]_srl32/CLK
                         clock pessimism              0.244    -0.476    
    SLICE_X34Y10         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.361    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.559    -0.491    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y13         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][5]/Q
                         net (fo=1, routed)           0.170    -0.180    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg_n_0_[0][5]
    SLICE_X34Y13         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.827    -0.722    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y13         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][5]_srl32/CLK
                         clock pessimism              0.245    -0.478    
    SLICE_X34Y13         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.363    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.666%)  route 0.244ns (63.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.587    -0.463    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X36Y12         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][3]/Q
                         net (fo=1, routed)           0.244    -0.078    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg_n_0_[0][3]
    SLICE_X34Y12         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.828    -0.721    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y12         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][3]_srl32/CLK
                         clock pessimism              0.267    -0.455    
    SLICE_X34Y12         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.272    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.002%)  route 0.195ns (57.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.561    -0.489    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X35Y11         FDRE                                         r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][4]/Q
                         net (fo=1, routed)           0.195    -0.153    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg_n_0_[0][4]
    SLICE_X34Y16         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.825    -0.724    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y16         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][4]_srl32/CLK
                         clock pessimism              0.247    -0.478    
    SLICE_X34Y16         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.363    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][4]_srl32
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][2]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][2]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.560    -0.490    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y12         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][2]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.158 r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][2]_srl32/Q31
                         net (fo=1, routed)           0.000    -0.158    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][2]_srl32_n_1
    SLICE_X34Y12         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][2]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.828    -0.721    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y12         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][2]_srl30/CLK
                         clock pessimism              0.232    -0.490    
    SLICE_X34Y12         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.373    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][2]_srl30
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][0]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.561    -0.489    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y10         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][0]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.157 r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][0]_srl32/Q31
                         net (fo=1, routed)           0.000    -0.157    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][0]_srl32_n_1
    SLICE_X34Y10         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][0]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.830    -0.719    UUT2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y10         SRLC32E                                      r  UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][0]_srl30/CLK
                         clock pessimism              0.231    -0.489    
    SLICE_X34Y10         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.372    UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[62][0]_srl30
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { UUT1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y0    UUT1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y0  UUT1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X35Y10     UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X35Y10     UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X36Y15     temp2_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X34Y19     temp2_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X34Y19     temp2_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X34Y20     temp2_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X34Y20     temp2_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X36Y18     temp2_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y0  UUT1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         6.250       5.270      SLICE_X34Y10     UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         6.250       5.270      SLICE_X34Y10     UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         6.250       5.270      SLICE_X34Y10     UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         6.250       5.270      SLICE_X34Y10     UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         6.250       5.270      SLICE_X34Y12     UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         6.250       5.270      SLICE_X34Y12     UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         6.250       5.270      SLICE_X34Y16     UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         6.250       5.270      SLICE_X34Y13     UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         6.250       5.270      SLICE_X34Y13     UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         6.250       5.270      SLICE_X34Y16     UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         6.250       5.270      SLICE_X34Y10     UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         6.250       5.270      SLICE_X34Y10     UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         6.250       5.270      SLICE_X34Y10     UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         6.250       5.270      SLICE_X34Y10     UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         6.250       5.270      SLICE_X34Y12     UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         6.250       5.270      SLICE_X34Y12     UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         6.250       5.270      SLICE_X34Y16     UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         6.250       5.270      SLICE_X34Y13     UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         6.250       5.270      SLICE_X34Y13     UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         6.250       5.270      SLICE_X34Y16     UUT2/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][7]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 SEL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp1_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_clk_wiz_0 rise@6.250ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.608ns (29.548%)  route 1.450ns (70.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 4.478 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.153ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.665    -1.153    clk_out2
    SLICE_X33Y17         FDRE                                         r  SEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.697 r  SEL_reg/Q
                         net (fo=17, routed)          0.880     0.183    SEL
    SLICE_X33Y16         LUT3 (Prop_lut3_I2_O)        0.152     0.335 r  temp1_reg_i_10/O
                         net (fo=1, routed)           0.570     0.905    A[6]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.162 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.324    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     1.205 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     2.804    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.895 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.583     4.478    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.685     5.163    
                         clock uncertainty           -0.073     5.090    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.924     1.166    temp1_reg
  -------------------------------------------------------------------
                         required time                          1.166    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 SEL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp1_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_clk_wiz_0 rise@6.250ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.608ns (32.544%)  route 1.260ns (67.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 4.478 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.153ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.665    -1.153    clk_out2
    SLICE_X33Y17         FDRE                                         r  SEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.697 r  SEL_reg/Q
                         net (fo=17, routed)          0.879     0.182    SEL
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.152     0.334 r  temp1_reg_i_14/O
                         net (fo=1, routed)           0.382     0.715    A[2]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.162 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.324    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     1.205 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     2.804    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.895 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.583     4.478    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.685     5.163    
                         clock uncertainty           -0.073     5.090    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.946     1.144    temp1_reg
  -------------------------------------------------------------------
                         required time                          1.144    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 SEL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp1_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_clk_wiz_0 rise@6.250ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.610ns (30.146%)  route 1.414ns (69.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 4.478 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.153ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.665    -1.153    clk_out2
    SLICE_X33Y17         FDRE                                         r  SEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.697 r  SEL_reg/Q
                         net (fo=17, routed)          0.892     0.195    SEL
    SLICE_X33Y15         LUT3 (Prop_lut3_I2_O)        0.154     0.349 r  temp1_reg_i_8/O
                         net (fo=1, routed)           0.522     0.870    B[0]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.162 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.324    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     1.205 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     2.804    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.895 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.583     4.478    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.685     5.163    
                         clock uncertainty           -0.073     5.090    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -3.739     1.351    temp1_reg
  -------------------------------------------------------------------
                         required time                          1.351    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 SEL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp1_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_clk_wiz_0 rise@6.250ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.580ns (28.463%)  route 1.458ns (71.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 4.478 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.153ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.665    -1.153    clk_out2
    SLICE_X33Y17         FDRE                                         r  SEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.697 r  SEL_reg/Q
                         net (fo=17, routed)          0.892     0.195    SEL
    SLICE_X33Y15         LUT3 (Prop_lut3_I2_O)        0.124     0.319 r  temp1_reg_i_13/O
                         net (fo=1, routed)           0.566     0.885    A[3]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.162 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.324    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     1.205 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     2.804    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.895 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.583     4.478    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.685     5.163    
                         clock uncertainty           -0.073     5.090    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722     1.368    temp1_reg
  -------------------------------------------------------------------
                         required time                          1.368    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 SEL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp1_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_clk_wiz_0 rise@6.250ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.580ns (29.128%)  route 1.411ns (70.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 4.478 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.153ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.665    -1.153    clk_out2
    SLICE_X33Y17         FDRE                                         r  SEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.697 r  SEL_reg/Q
                         net (fo=17, routed)          0.879     0.182    SEL
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.124     0.306 r  temp1_reg_i_15/O
                         net (fo=1, routed)           0.533     0.838    A[1]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.162 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.324    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     1.205 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     2.804    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.895 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.583     4.478    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.685     5.163    
                         clock uncertainty           -0.073     5.090    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722     1.368    temp1_reg
  -------------------------------------------------------------------
                         required time                          1.368    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 SEL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp1_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_clk_wiz_0 rise@6.250ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.609ns (32.354%)  route 1.273ns (67.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 4.478 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.153ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.665    -1.153    clk_out2
    SLICE_X33Y17         FDRE                                         r  SEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.697 r  SEL_reg/Q
                         net (fo=17, routed)          0.892     0.195    SEL
    SLICE_X32Y16         LUT3 (Prop_lut3_I2_O)        0.153     0.348 r  temp1_reg_i_3/O
                         net (fo=1, routed)           0.381     0.729    B[5]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.162 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.324    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     1.205 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     2.804    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.895 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.583     4.478    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.685     5.163    
                         clock uncertainty           -0.073     5.090    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -3.743     1.347    temp1_reg
  -------------------------------------------------------------------
                         required time                          1.347    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 SEL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp1_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_clk_wiz_0 rise@6.250ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.111%)  route 1.284ns (68.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 4.478 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.153ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.665    -1.153    clk_out2
    SLICE_X33Y17         FDRE                                         r  SEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.697 r  SEL_reg/Q
                         net (fo=17, routed)          0.500    -0.197    SEL
    SLICE_X32Y18         LUT3 (Prop_lut3_I2_O)        0.124    -0.073 r  temp1_reg_i_9/O
                         net (fo=23, routed)          0.784     0.711    A[7]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.162 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.324    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     1.205 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     2.804    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.895 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.583     4.478    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.685     5.163    
                         clock uncertainty           -0.073     5.090    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -3.722     1.368    temp1_reg
  -------------------------------------------------------------------
                         required time                          1.368    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 SEL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp1_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_clk_wiz_0 rise@6.250ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.111%)  route 1.284ns (68.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 4.478 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.153ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.665    -1.153    clk_out2
    SLICE_X33Y17         FDRE                                         r  SEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.697 r  SEL_reg/Q
                         net (fo=17, routed)          0.500    -0.197    SEL
    SLICE_X32Y18         LUT3 (Prop_lut3_I2_O)        0.124    -0.073 r  temp1_reg_i_9/O
                         net (fo=23, routed)          0.784     0.711    A[7]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.162 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.324    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     1.205 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     2.804    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.895 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.583     4.478    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.685     5.163    
                         clock uncertainty           -0.073     5.090    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -3.722     1.368    temp1_reg
  -------------------------------------------------------------------
                         required time                          1.368    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 SEL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp1_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_clk_wiz_0 rise@6.250ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.167%)  route 1.281ns (68.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 4.478 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.153ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.665    -1.153    clk_out2
    SLICE_X33Y17         FDRE                                         r  SEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.697 r  SEL_reg/Q
                         net (fo=17, routed)          0.500    -0.197    SEL
    SLICE_X32Y18         LUT3 (Prop_lut3_I2_O)        0.124    -0.073 r  temp1_reg_i_9/O
                         net (fo=23, routed)          0.781     0.708    A[7]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.162 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.324    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     1.205 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     2.804    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.895 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.583     4.478    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.685     5.163    
                         clock uncertainty           -0.073     5.090    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.722     1.368    temp1_reg
  -------------------------------------------------------------------
                         required time                          1.368    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 SEL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp1_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_clk_wiz_0 rise@6.250ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.167%)  route 1.281ns (68.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 4.478 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.153ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.665    -1.153    clk_out2
    SLICE_X33Y17         FDRE                                         r  SEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.697 r  SEL_reg/Q
                         net (fo=17, routed)          0.500    -0.197    SEL
    SLICE_X32Y18         LUT3 (Prop_lut3_I2_O)        0.124    -0.073 r  temp1_reg_i_9/O
                         net (fo=23, routed)          0.781     0.708    A[7]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.162 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.324    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     1.205 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     2.804    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.895 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.583     4.478    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.685     5.163    
                         clock uncertainty           -0.073     5.090    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722     1.368    temp1_reg
  -------------------------------------------------------------------
                         required time                          1.368    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                  0.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 SEL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            SEL_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.808%)  route 0.229ns (55.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.557    -0.493    clk_out2
    SLICE_X33Y17         FDRE                                         r  SEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  SEL_reg/Q
                         net (fo=17, routed)          0.229    -0.123    SEL
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.045    -0.078 r  SEL_i_1/O
                         net (fo=1, routed)           0.000    -0.078    SEL_i_1_n_0
    SLICE_X33Y17         FDRE                                         r  SEL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.823    -0.726    clk_out2
    SLICE_X33Y17         FDRE                                         r  SEL_reg/C
                         clock pessimism              0.234    -0.493    
    SLICE_X33Y17         FDRE (Hold_fdre_C_D)         0.091    -0.402    SEL_reg
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 SEL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp1_reg/OPMODE[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.915%)  route 0.364ns (72.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.557    -0.493    clk_out2
    SLICE_X33Y17         FDRE                                         r  SEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  SEL_reg/Q
                         net (fo=17, routed)          0.364     0.012    SEL
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/OPMODE[4]  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.914    -0.636    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.248    -0.388    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_OPMODE[4])
                                                     -0.284    -0.672    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 SEL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp1_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.978%)  route 0.434ns (70.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.557    -0.493    clk_out2
    SLICE_X33Y17         FDRE                                         r  SEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  SEL_reg/Q
                         net (fo=17, routed)          0.245    -0.106    SEL
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.045    -0.061 r  temp1_reg_i_7/O
                         net (fo=1, routed)           0.189     0.128    B[1]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.914    -0.636    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.248    -0.388    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                     -0.418    -0.806    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.806    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 SEL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp1_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.466%)  route 0.517ns (73.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.557    -0.493    clk_out2
    SLICE_X33Y17         FDRE                                         r  SEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  SEL_reg/Q
                         net (fo=17, routed)          0.329    -0.023    SEL
    SLICE_X32Y16         LUT3 (Prop_lut3_I2_O)        0.045     0.022 r  temp1_reg_i_2/O
                         net (fo=1, routed)           0.188     0.210    B[6]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.914    -0.636    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.248    -0.388    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_B[6])
                                                     -0.418    -0.806    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.806    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 SEL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp1_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.232%)  route 0.497ns (72.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.557    -0.493    clk_out2
    SLICE_X33Y17         FDRE                                         r  SEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  SEL_reg/Q
                         net (fo=17, routed)          0.219    -0.133    SEL
    SLICE_X32Y18         LUT3 (Prop_lut3_I2_O)        0.045    -0.088 r  temp1_reg_i_9/O
                         net (fo=23, routed)          0.278     0.190    A[7]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.914    -0.636    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.248    -0.388    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                     -0.455    -0.843    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.843    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 SEL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp1_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.190ns (28.913%)  route 0.467ns (71.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.557    -0.493    clk_out2
    SLICE_X33Y17         FDRE                                         r  SEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  SEL_reg/Q
                         net (fo=17, routed)          0.276    -0.076    SEL
    SLICE_X33Y15         LUT3 (Prop_lut3_I2_O)        0.049    -0.027 r  temp1_reg_i_5/O
                         net (fo=1, routed)           0.191     0.164    B[3]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.914    -0.636    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.248    -0.388    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_B[3])
                                                     -0.485    -0.873    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.873    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 SEL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp1_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.189ns (28.943%)  route 0.464ns (71.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.557    -0.493    clk_out2
    SLICE_X33Y17         FDRE                                         r  SEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  SEL_reg/Q
                         net (fo=17, routed)          0.219    -0.133    SEL
    SLICE_X32Y18         LUT3 (Prop_lut3_I2_O)        0.048    -0.085 r  temp1_reg_i_4/O
                         net (fo=1, routed)           0.245     0.160    B[4]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.914    -0.636    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.248    -0.388    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_B[4])
                                                     -0.491    -0.879    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.879    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 SEL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp1_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.189ns (30.163%)  route 0.438ns (69.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.557    -0.493    clk_out2
    SLICE_X33Y17         FDRE                                         r  SEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  SEL_reg/Q
                         net (fo=17, routed)          0.245    -0.106    SEL
    SLICE_X32Y15         LUT3 (Prop_lut3_I2_O)        0.048    -0.058 r  temp1_reg_i_16/O
                         net (fo=1, routed)           0.192     0.134    A[0]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.914    -0.636    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.248    -0.388    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                     -0.521    -0.909    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.909    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 SEL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp1_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.560%)  route 0.571ns (75.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.557    -0.493    clk_out2
    SLICE_X33Y17         FDRE                                         r  SEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  SEL_reg/Q
                         net (fo=17, routed)          0.276    -0.076    SEL
    SLICE_X33Y15         LUT3 (Prop_lut3_I2_O)        0.045    -0.031 r  temp1_reg_i_6/O
                         net (fo=1, routed)           0.295     0.265    B[2]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.914    -0.636    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.248    -0.388    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                     -0.418    -0.806    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.806    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 SEL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp1_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.663%)  route 0.539ns (74.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.557    -0.493    clk_out2
    SLICE_X33Y17         FDRE                                         r  SEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  SEL_reg/Q
                         net (fo=17, routed)          0.219    -0.133    SEL
    SLICE_X32Y18         LUT3 (Prop_lut3_I2_O)        0.045    -0.088 r  temp1_reg_i_9/O
                         net (fo=23, routed)          0.320     0.232    A[7]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.914    -0.636    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.248    -0.388    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_A[7])
                                                     -0.455    -0.843    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.843    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  1.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { UUT1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.250       4.095      BUFGCTRL_X0Y1    UUT1/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.250       4.096      DSP48_X1Y6       temp1_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.250       5.001      MMCME2_ADV_X0Y0  UUT1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X33Y17     SEL_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y0  UUT1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X33Y17     SEL_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X33Y17     SEL_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X33Y17     SEL_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X33Y17     SEL_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { UUT1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         12.500      10.345     BUFGCTRL_X0Y2    UUT1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y0  UUT1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y0  UUT1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.500      87.500     MMCME2_ADV_X0Y0  UUT1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y0  UUT1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.461ns  (required time - arrival time)
  Source:                 temp1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out2_clk_wiz_0 rise@6.250ns)
  Data Path Delay:        2.110ns  (logic 0.434ns (20.570%)  route 1.676ns (79.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 10.640 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.063ns = ( 5.187 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     7.296 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     8.581    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010     1.571 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.331    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.432 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756     5.187    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     5.621 r  temp1_reg/P[2]
                         net (fo=1, routed)           1.676     7.297    temp1_reg_n_103
    SLICE_X34Y15         FDCE                                         r  temp2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    U14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912    13.412 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.574    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.455 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.054    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.494    10.640    clk_out1
    SLICE_X34Y15         FDCE                                         r  temp2_reg[2]/C
                         clock pessimism              0.366    11.005    
                         clock uncertainty           -0.202    10.803    
    SLICE_X34Y15         FDCE (Setup_fdce_C_D)       -0.045    10.758    temp2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.758    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  3.461    

Slack (MET) :             3.487ns  (required time - arrival time)
  Source:                 temp1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out2_clk_wiz_0 rise@6.250ns)
  Data Path Delay:        2.115ns  (logic 0.434ns (20.524%)  route 1.681ns (79.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 10.639 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.063ns = ( 5.187 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     7.296 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     8.581    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010     1.571 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.331    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.432 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756     5.187    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     5.621 r  temp1_reg/P[6]
                         net (fo=1, routed)           1.681     7.302    temp1_reg_n_99
    SLICE_X32Y16         FDCE                                         r  temp2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    U14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912    13.412 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.574    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.455 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.054    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.493    10.639    clk_out1
    SLICE_X32Y16         FDCE                                         r  temp2_reg[6]/C
                         clock pessimism              0.366    11.004    
                         clock uncertainty           -0.202    10.802    
    SLICE_X32Y16         FDCE (Setup_fdce_C_D)       -0.013    10.789    temp2_reg[6]
  -------------------------------------------------------------------
                         required time                         10.789    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                  3.487    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 temp1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out2_clk_wiz_0 rise@6.250ns)
  Data Path Delay:        2.062ns  (logic 0.434ns (21.052%)  route 1.628ns (78.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 10.714 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.063ns = ( 5.187 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     7.296 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     8.581    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010     1.571 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.331    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.432 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756     5.187    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     5.621 r  temp1_reg/P[5]
                         net (fo=1, routed)           1.628     7.249    temp1_reg_n_100
    SLICE_X36Y16         FDCE                                         r  temp2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    U14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912    13.412 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.574    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.455 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.054    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.568    10.714    clk_out1
    SLICE_X36Y16         FDCE                                         r  temp2_reg[5]/C
                         clock pessimism              0.366    11.079    
                         clock uncertainty           -0.202    10.877    
    SLICE_X36Y16         FDCE (Setup_fdce_C_D)       -0.081    10.796    temp2_reg[5]
  -------------------------------------------------------------------
                         required time                         10.796    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 temp1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out2_clk_wiz_0 rise@6.250ns)
  Data Path Delay:        2.074ns  (logic 0.434ns (20.928%)  route 1.640ns (79.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 10.714 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.063ns = ( 5.187 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     7.296 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     8.581    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010     1.571 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.331    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.432 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756     5.187    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.621 r  temp1_reg/P[4]
                         net (fo=1, routed)           1.640     7.261    temp1_reg_n_101
    SLICE_X36Y16         FDCE                                         r  temp2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    U14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912    13.412 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.574    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.455 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.054    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.568    10.714    clk_out1
    SLICE_X36Y16         FDCE                                         r  temp2_reg[4]/C
                         clock pessimism              0.366    11.079    
                         clock uncertainty           -0.202    10.877    
    SLICE_X36Y16         FDCE (Setup_fdce_C_D)       -0.067    10.810    temp2_reg[4]
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 temp1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out2_clk_wiz_0 rise@6.250ns)
  Data Path Delay:        2.074ns  (logic 0.434ns (20.928%)  route 1.640ns (79.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 10.715 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.063ns = ( 5.187 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     7.296 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     8.581    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010     1.571 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.331    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.432 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756     5.187    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.621 r  temp1_reg/P[0]
                         net (fo=1, routed)           1.640     7.261    temp1_reg_n_105
    SLICE_X36Y15         FDCE                                         r  temp2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    U14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912    13.412 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.574    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.455 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.054    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.569    10.715    clk_out1
    SLICE_X36Y15         FDCE                                         r  temp2_reg[0]/C
                         clock pessimism              0.366    11.080    
                         clock uncertainty           -0.202    10.878    
    SLICE_X36Y15         FDCE (Setup_fdce_C_D)       -0.067    10.811    temp2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.811    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                  3.550    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 temp1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out2_clk_wiz_0 rise@6.250ns)
  Data Path Delay:        2.005ns  (logic 0.434ns (21.644%)  route 1.571ns (78.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 10.711 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.063ns = ( 5.187 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     7.296 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     8.581    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010     1.571 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.331    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.432 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756     5.187    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.621 r  temp1_reg/P[15]
                         net (fo=1, routed)           1.571     7.193    temp1_reg_n_90
    SLICE_X36Y18         FDCE                                         r  temp2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    U14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912    13.412 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.574    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.455 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.054    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.565    10.711    clk_out1
    SLICE_X36Y18         FDCE                                         r  temp2_reg[15]/C
                         clock pessimism              0.366    11.076    
                         clock uncertainty           -0.202    10.874    
    SLICE_X36Y18         FDCE (Setup_fdce_C_D)       -0.081    10.793    temp2_reg[15]
  -------------------------------------------------------------------
                         required time                         10.793    
                         arrival time                          -7.193    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 temp1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out2_clk_wiz_0 rise@6.250ns)
  Data Path Delay:        1.938ns  (logic 0.434ns (22.392%)  route 1.504ns (77.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 10.638 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.063ns = ( 5.187 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     7.296 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     8.581    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010     1.571 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.331    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.432 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756     5.187    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     5.621 r  temp1_reg/P[8]
                         net (fo=1, routed)           1.504     7.126    temp1_reg_n_97
    SLICE_X35Y17         FDCE                                         r  temp2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    U14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912    13.412 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.574    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.455 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.054    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.492    10.638    clk_out1
    SLICE_X35Y17         FDCE                                         r  temp2_reg[8]/C
                         clock pessimism              0.366    11.003    
                         clock uncertainty           -0.202    10.801    
    SLICE_X35Y17         FDCE (Setup_fdce_C_D)       -0.067    10.734    temp2_reg[8]
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                          -7.126    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 temp1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out2_clk_wiz_0 rise@6.250ns)
  Data Path Delay:        1.891ns  (logic 0.434ns (22.954%)  route 1.457ns (77.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 10.638 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.063ns = ( 5.187 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     7.296 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     8.581    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010     1.571 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.331    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.432 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756     5.187    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.621 r  temp1_reg/P[9]
                         net (fo=1, routed)           1.457     7.078    temp1_reg_n_96
    SLICE_X35Y17         FDCE                                         r  temp2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    U14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912    13.412 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.574    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.455 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.054    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.492    10.638    clk_out1
    SLICE_X35Y17         FDCE                                         r  temp2_reg[9]/C
                         clock pessimism              0.366    11.003    
                         clock uncertainty           -0.202    10.801    
    SLICE_X35Y17         FDCE (Setup_fdce_C_D)       -0.081    10.720    temp2_reg[9]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.078    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 temp1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out2_clk_wiz_0 rise@6.250ns)
  Data Path Delay:        1.942ns  (logic 0.434ns (22.348%)  route 1.508ns (77.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 10.714 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.063ns = ( 5.187 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     7.296 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     8.581    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010     1.571 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.331    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.432 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756     5.187    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     5.621 r  temp1_reg/P[7]
                         net (fo=1, routed)           1.508     7.129    temp1_reg_n_98
    SLICE_X37Y16         FDCE                                         r  temp2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    U14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912    13.412 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.574    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.455 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.054    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.568    10.714    clk_out1
    SLICE_X37Y16         FDCE                                         r  temp2_reg[7]/C
                         clock pessimism              0.366    11.079    
                         clock uncertainty           -0.202    10.877    
    SLICE_X37Y16         FDCE (Setup_fdce_C_D)       -0.067    10.810    temp2_reg[7]
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 temp1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out2_clk_wiz_0 rise@6.250ns)
  Data Path Delay:        1.873ns  (logic 0.434ns (23.167%)  route 1.439ns (76.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 10.635 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.063ns = ( 5.187 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     7.296 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     8.581    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010     1.571 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.331    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.432 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756     5.187    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     5.621 r  temp1_reg/P[11]
                         net (fo=1, routed)           1.439     7.061    temp1_reg_n_94
    SLICE_X34Y19         FDCE                                         r  temp2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    U14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912    13.412 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.574    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.455 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.054    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.489    10.635    clk_out1
    SLICE_X34Y19         FDCE                                         r  temp2_reg[11]/C
                         clock pessimism              0.366    11.000    
                         clock uncertainty           -0.202    10.798    
    SLICE_X34Y19         FDCE (Setup_fdce_C_D)       -0.045    10.753    temp2_reg[11]
  -------------------------------------------------------------------
                         required time                         10.753    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  3.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 temp1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.126ns (18.897%)  route 0.541ns (81.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.647    -0.402    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.126    -0.276 r  temp1_reg/P[9]
                         net (fo=1, routed)           0.541     0.264    temp1_reg_n_96
    SLICE_X35Y17         FDCE                                         r  temp2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.824    -0.725    clk_out1
    SLICE_X35Y17         FDCE                                         r  temp2_reg[9]/C
                         clock pessimism              0.549    -0.176    
                         clock uncertainty            0.202     0.026    
    SLICE_X35Y17         FDCE (Hold_fdce_C_D)         0.066     0.092    temp2_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 temp1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.126ns (19.094%)  route 0.534ns (80.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.647    -0.402    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.126    -0.276 r  temp1_reg/P[12]
                         net (fo=1, routed)           0.534     0.258    temp1_reg_n_93
    SLICE_X34Y20         FDCE                                         r  temp2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.821    -0.728    clk_out1
    SLICE_X34Y20         FDCE                                         r  temp2_reg[12]/C
                         clock pessimism              0.549    -0.179    
                         clock uncertainty            0.202     0.023    
    SLICE_X34Y20         FDCE (Hold_fdce_C_D)         0.059     0.082    temp2_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 temp1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.126ns (18.778%)  route 0.545ns (81.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.647    -0.402    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126    -0.276 r  temp1_reg/P[10]
                         net (fo=1, routed)           0.545     0.269    temp1_reg_n_95
    SLICE_X34Y19         FDCE                                         r  temp2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.822    -0.727    clk_out1
    SLICE_X34Y19         FDCE                                         r  temp2_reg[10]/C
                         clock pessimism              0.549    -0.178    
                         clock uncertainty            0.202     0.024    
    SLICE_X34Y19         FDCE (Hold_fdce_C_D)         0.059     0.083    temp2_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 temp1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.126ns (18.373%)  route 0.560ns (81.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.647    -0.402    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126    -0.276 r  temp1_reg/P[3]
                         net (fo=1, routed)           0.560     0.283    temp1_reg_n_102
    SLICE_X34Y15         FDCE                                         r  temp2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.826    -0.723    clk_out1
    SLICE_X34Y15         FDCE                                         r  temp2_reg[3]/C
                         clock pessimism              0.549    -0.174    
                         clock uncertainty            0.202     0.028    
    SLICE_X34Y15         FDCE (Hold_fdce_C_D)         0.063     0.091    temp2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 temp1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.126ns (18.422%)  route 0.558ns (81.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.647    -0.402    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126    -0.276 r  temp1_reg/P[1]
                         net (fo=1, routed)           0.558     0.282    temp1_reg_n_104
    SLICE_X34Y15         FDCE                                         r  temp2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.826    -0.723    clk_out1
    SLICE_X34Y15         FDCE                                         r  temp2_reg[1]/C
                         clock pessimism              0.549    -0.174    
                         clock uncertainty            0.202     0.028    
    SLICE_X34Y15         FDCE (Hold_fdce_C_D)         0.060     0.088    temp2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 temp1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.126ns (18.684%)  route 0.548ns (81.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.647    -0.402    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126    -0.276 r  temp1_reg/P[11]
                         net (fo=1, routed)           0.548     0.272    temp1_reg_n_94
    SLICE_X34Y19         FDCE                                         r  temp2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.822    -0.727    clk_out1
    SLICE_X34Y19         FDCE                                         r  temp2_reg[11]/C
                         clock pessimism              0.549    -0.178    
                         clock uncertainty            0.202     0.024    
    SLICE_X34Y19         FDCE (Hold_fdce_C_D)         0.052     0.076    temp2_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 temp1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.126ns (17.491%)  route 0.594ns (82.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.647    -0.402    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.126    -0.276 r  temp1_reg/P[14]
                         net (fo=1, routed)           0.594     0.318    temp1_reg_n_91
    SLICE_X36Y18         FDCE                                         r  temp2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.850    -0.699    clk_out1
    SLICE_X36Y18         FDCE                                         r  temp2_reg[14]/C
                         clock pessimism              0.549    -0.150    
                         clock uncertainty            0.202     0.052    
    SLICE_X36Y18         FDCE (Hold_fdce_C_D)         0.070     0.122    temp2_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 temp1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.126ns (17.969%)  route 0.575ns (82.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.647    -0.402    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.126    -0.276 r  temp1_reg/P[8]
                         net (fo=1, routed)           0.575     0.299    temp1_reg_n_97
    SLICE_X35Y17         FDCE                                         r  temp2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.824    -0.725    clk_out1
    SLICE_X35Y17         FDCE                                         r  temp2_reg[8]/C
                         clock pessimism              0.549    -0.176    
                         clock uncertainty            0.202     0.026    
    SLICE_X35Y17         FDCE (Hold_fdce_C_D)         0.070     0.096    temp2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 temp1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.126ns (18.430%)  route 0.558ns (81.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.647    -0.402    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.126    -0.276 r  temp1_reg/P[13]
                         net (fo=1, routed)           0.558     0.281    temp1_reg_n_92
    SLICE_X34Y20         FDCE                                         r  temp2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.821    -0.728    clk_out1
    SLICE_X34Y20         FDCE                                         r  temp2_reg[13]/C
                         clock pessimism              0.549    -0.179    
                         clock uncertainty            0.202     0.023    
    SLICE_X34Y20         FDCE (Hold_fdce_C_D)         0.052     0.075    temp2_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 temp1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            temp2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.126ns (16.644%)  route 0.631ns (83.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.647    -0.402    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126    -0.276 r  temp1_reg/P[7]
                         net (fo=1, routed)           0.631     0.355    temp1_reg_n_98
    SLICE_X37Y16         FDCE                                         r  temp2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.852    -0.697    clk_out1
    SLICE_X37Y16         FDCE                                         r  temp2_reg[7]/C
                         clock pessimism              0.549    -0.148    
                         clock uncertainty            0.202     0.054    
    SLICE_X37Y16         FDCE (Hold_fdce_C_D)         0.070     0.124    temp2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.035ns,  Total Violation       -0.035ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 p1r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            temp1_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.670ns (35.176%)  route 1.235ns (64.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 4.478 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.152ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.666    -1.152    clk_out1
    SLICE_X32Y16         FDCE                                         r  p1r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDCE (Prop_fdce_C_Q)         0.518    -0.634 r  p1r_reg[6]/Q
                         net (fo=1, routed)           0.665     0.031    p1r[6]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.152     0.183 r  temp1_reg_i_10/O
                         net (fo=1, routed)           0.570     0.753    A[6]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.162 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.324    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     1.205 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     2.804    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.895 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.583     4.478    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.366     4.844    
                         clock uncertainty           -0.202     4.642    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.924     0.718    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 p1r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            temp1_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.608ns (33.761%)  route 1.193ns (66.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 4.478 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.152ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.666    -1.152    clk_out1
    SLICE_X33Y16         FDCE                                         r  p1r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.696 r  p1r_reg[2]/Q
                         net (fo=1, routed)           0.811     0.115    p1r[2]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.152     0.267 r  temp1_reg_i_14/O
                         net (fo=1, routed)           0.382     0.649    A[2]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.162 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.324    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     1.205 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     2.804    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.895 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.583     4.478    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.366     4.844    
                         clock uncertainty           -0.202     4.642    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.946     0.696    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 ar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            temp1_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.610ns (31.620%)  route 1.319ns (68.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 4.478 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.152ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.666    -1.152    clk_out1
    SLICE_X33Y16         FDCE                                         r  ar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.696 r  ar_reg[0]/Q
                         net (fo=1, routed)           0.797     0.101    ar[0]
    SLICE_X33Y15         LUT3 (Prop_lut3_I1_O)        0.154     0.255 r  temp1_reg_i_8/O
                         net (fo=1, routed)           0.522     0.777    B[0]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.162 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.324    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     1.205 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     2.804    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.895 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.583     4.478    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.366     4.844    
                         clock uncertainty           -0.202     4.642    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -3.739     0.903    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.903    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 p1r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            temp1_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.642ns (33.003%)  route 1.303ns (66.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 4.478 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.663    -1.155    clk_out1
    SLICE_X32Y18         FDCE                                         r  p1r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.637 r  p1r_reg[7]/Q
                         net (fo=1, routed)           0.519    -0.118    p1r[7]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.124     0.006 r  temp1_reg_i_9/O
                         net (fo=23, routed)          0.784     0.790    A[7]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.162 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.324    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     1.205 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     2.804    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.895 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.583     4.478    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.366     4.844    
                         clock uncertainty           -0.202     4.642    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -3.722     0.920    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 p1r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            temp1_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.642ns (33.003%)  route 1.303ns (66.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 4.478 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.663    -1.155    clk_out1
    SLICE_X32Y18         FDCE                                         r  p1r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.637 r  p1r_reg[7]/Q
                         net (fo=1, routed)           0.519    -0.118    p1r[7]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.124     0.006 r  temp1_reg_i_9/O
                         net (fo=23, routed)          0.784     0.790    A[7]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.162 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.324    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     1.205 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     2.804    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.895 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.583     4.478    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.366     4.844    
                         clock uncertainty           -0.202     4.642    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -3.722     0.920    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 p1r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            temp1_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.642ns (33.060%)  route 1.300ns (66.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 4.478 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.663    -1.155    clk_out1
    SLICE_X32Y18         FDCE                                         r  p1r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.637 r  p1r_reg[7]/Q
                         net (fo=1, routed)           0.519    -0.118    p1r[7]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.124     0.006 r  temp1_reg_i_9/O
                         net (fo=23, routed)          0.781     0.787    A[7]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.162 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.324    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     1.205 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     2.804    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.895 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.583     4.478    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.366     4.844    
                         clock uncertainty           -0.202     4.642    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.722     0.920    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 p1r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            temp1_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.642ns (33.060%)  route 1.300ns (66.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 4.478 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.663    -1.155    clk_out1
    SLICE_X32Y18         FDCE                                         r  p1r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.637 r  p1r_reg[7]/Q
                         net (fo=1, routed)           0.519    -0.118    p1r[7]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.124     0.006 r  temp1_reg_i_9/O
                         net (fo=23, routed)          0.781     0.787    A[7]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.162 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.324    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     1.205 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     2.804    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.895 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.583     4.478    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.366     4.844    
                         clock uncertainty           -0.202     4.642    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722     0.920    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 br_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            temp1_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.642ns (30.362%)  route 1.472ns (69.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 4.478 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.149ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.669    -1.149    clk_out1
    SLICE_X32Y14         FDCE                                         r  br_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.631 r  br_reg[2]/Q
                         net (fo=1, routed)           0.813     0.182    br[2]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.124     0.306 r  temp1_reg_i_6/O
                         net (fo=1, routed)           0.659     0.965    B[2]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.162 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.324    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     1.205 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     2.804    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.895 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.583     4.478    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.366     4.844    
                         clock uncertainty           -0.202     4.642    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.536     1.106    temp1_reg
  -------------------------------------------------------------------
                         required time                          1.106    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 p1r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            temp1_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 4.478 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.663    -1.155    clk_out1
    SLICE_X32Y18         FDCE                                         r  p1r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.637 r  p1r_reg[7]/Q
                         net (fo=1, routed)           0.519    -0.118    p1r[7]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.124     0.006 r  temp1_reg_i_9/O
                         net (fo=23, routed)          0.767     0.774    A[7]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.162 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.324    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     1.205 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     2.804    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.895 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.583     4.478    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.366     4.844    
                         clock uncertainty           -0.202     4.642    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.722     0.920    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 p1r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            temp1_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.642ns (33.288%)  route 1.287ns (66.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 4.478 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.331    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.679 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.919    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.818 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          1.663    -1.155    clk_out1
    SLICE_X32Y18         FDCE                                         r  p1r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.637 r  p1r_reg[7]/Q
                         net (fo=1, routed)           0.519    -0.118    p1r[7]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.124     0.006 r  temp1_reg_i_9/O
                         net (fo=23, routed)          0.767     0.774    A[7]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    U14                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.162 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.324    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     1.205 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     2.804    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.895 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.583     4.478    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.366     4.844    
                         clock uncertainty           -0.202     4.642    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.722     0.920    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                  0.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ar_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            temp1_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.504%)  route 0.280ns (66.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.559    -0.491    clk_out1
    SLICE_X35Y15         FDCE                                         r  ar_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.350 r  ar_reg[7]/Q
                         net (fo=11, routed)          0.280    -0.070    ar[7]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.914    -0.636    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.549    -0.087    
                         clock uncertainty            0.202     0.115    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_B[7])
                                                     -0.418    -0.303    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ar_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            temp1_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.320%)  route 0.295ns (67.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.559    -0.491    clk_out1
    SLICE_X35Y15         FDCE                                         r  ar_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.350 r  ar_reg[7]/Q
                         net (fo=11, routed)          0.295    -0.055    ar[7]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.914    -0.636    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.549    -0.087    
                         clock uncertainty            0.202     0.115    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_B[9])
                                                     -0.418    -0.303    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 ar_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            temp1_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.027%)  route 0.345ns (70.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.559    -0.491    clk_out1
    SLICE_X35Y15         FDCE                                         r  ar_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.350 r  ar_reg[7]/Q
                         net (fo=11, routed)          0.345    -0.005    ar[7]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.914    -0.636    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.549    -0.087    
                         clock uncertainty            0.202     0.115    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_B[11])
                                                     -0.418    -0.303    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ar_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            temp1_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.385%)  route 0.356ns (71.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.559    -0.491    clk_out1
    SLICE_X35Y15         FDCE                                         r  ar_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.350 r  ar_reg[7]/Q
                         net (fo=11, routed)          0.356     0.006    ar[7]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.914    -0.636    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.549    -0.087    
                         clock uncertainty            0.202     0.115    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_B[10])
                                                     -0.418    -0.303    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 ar_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            temp1_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.690%)  route 0.387ns (73.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.559    -0.491    clk_out1
    SLICE_X35Y15         FDCE                                         r  ar_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.350 r  ar_reg[7]/Q
                         net (fo=11, routed)          0.387     0.037    ar[7]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.914    -0.636    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.549    -0.087    
                         clock uncertainty            0.202     0.115    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_B[12])
                                                     -0.418    -0.303    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 ar_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            temp1_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.690%)  route 0.387ns (73.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.559    -0.491    clk_out1
    SLICE_X35Y15         FDCE                                         r  ar_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.350 r  ar_reg[7]/Q
                         net (fo=11, routed)          0.387     0.037    ar[7]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.914    -0.636    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.549    -0.087    
                         clock uncertainty            0.202     0.115    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_B[13])
                                                     -0.418    -0.303    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 ar_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            temp1_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.690%)  route 0.387ns (73.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.559    -0.491    clk_out1
    SLICE_X35Y15         FDCE                                         r  ar_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.350 r  ar_reg[7]/Q
                         net (fo=11, routed)          0.387     0.037    ar[7]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.914    -0.636    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.549    -0.087    
                         clock uncertainty            0.202     0.115    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_B[14])
                                                     -0.418    -0.303    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 ar_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            temp1_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.690%)  route 0.387ns (73.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.559    -0.491    clk_out1
    SLICE_X35Y15         FDCE                                         r  ar_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.350 r  ar_reg[7]/Q
                         net (fo=11, routed)          0.387     0.037    ar[7]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.914    -0.636    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.549    -0.087    
                         clock uncertainty            0.202     0.115    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_B[15])
                                                     -0.418    -0.303    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 ar_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            temp1_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.170%)  route 0.398ns (73.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.559    -0.491    clk_out1
    SLICE_X35Y15         FDCE                                         r  ar_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.350 r  ar_reg[7]/Q
                         net (fo=11, routed)          0.398     0.048    ar[7]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.914    -0.636    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.549    -0.087    
                         clock uncertainty            0.202     0.115    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                     -0.418    -0.303    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 p0r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            temp1_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.215%)  route 0.342ns (64.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.714    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.557 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.075    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  UUT1/inst/clkout1_buf/O
                         net (fo=79, routed)          0.558    -0.492    clk_out1
    SLICE_X33Y16         FDCE                                         r  p0r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.351 r  p0r_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.195    p0r[4]
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.045    -0.150 r  temp1_reg_i_12/O
                         net (fo=1, routed)           0.186     0.036    A[4]
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    UUT1/inst/clk_in1
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  UUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.944    UUT1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.106 r  UUT1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.578    UUT1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.549 r  UUT1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.914    -0.636    clk_out2
    DSP48_X1Y6           DSP48E1                                      r  temp1_reg/CLK
                         clock pessimism              0.549    -0.087    
                         clock uncertainty            0.202     0.115    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                     -0.455    -0.340    temp1_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.376    





