{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652685032276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652685032276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 16:10:32 2022 " "Processing started: Mon May 16 16:10:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652685032276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652685032276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier_16bit_16by16_tb -c multiplier_16bit_16by16_tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier_16bit_16by16_tb -c multiplier_16bit_16by16_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652685032277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1652685032667 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "HA.v multiplier_16bit_2by2.v(1) " "Verilog HDL File I/O error at multiplier_16bit_2by2.v(1): can't open Verilog Design File \"HA.v\"" {  } { { "multiplier_16bit_2by2.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_2by2.v" 1 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652685032730 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "multiplier_16bit_2by2 multiplier_16bit_2by2.v(2) " "Ignored design unit \"multiplier_16bit_2by2\" at multiplier_16bit_2by2.v(2) due to previous errors" {  } { { "multiplier_16bit_2by2.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_2by2.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1652685032731 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cla_adder_4bit cla_adder_4bit.v(1) " "Ignored design unit \"cla_adder_4bit\" at cla_adder_4bit.v(1) due to previous errors" {  } { { "cla_adder_4bit.v" "" { Text "C:/altera/verilog_220412/cla_adder_4bit.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1652685032731 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "multiplier_16bit_4by4.v(19) " "Verilog HDL Module Instantiation warning at multiplier_16bit_4by4.v(19): ignored dangling comma in List of Port Connections" {  } { { "multiplier_16bit_4by4.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_4by4.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1652685032731 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "multiplier_16bit_4by4 multiplier_16bit_4by4.v(3) " "Ignored design unit \"multiplier_16bit_4by4\" at multiplier_16bit_4by4.v(3) due to previous errors" {  } { { "multiplier_16bit_4by4.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_4by4.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1652685032731 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cla_adder_8bit cla_adder_8bit.v(1) " "Ignored design unit \"cla_adder_8bit\" at cla_adder_8bit.v(1) due to previous errors" {  } { { "cla_adder_8bit.v" "" { Text "C:/altera/verilog_220412/cla_adder_8bit.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1652685032732 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "multiplier_16bit_8by8.v(24) " "Verilog HDL Module Instantiation warning at multiplier_16bit_8by8.v(24): ignored dangling comma in List of Port Connections" {  } { { "multiplier_16bit_8by8.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_8by8.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1652685032732 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "multiplier_16bit_8by8 multiplier_16bit_8by8.v(5) " "Ignored design unit \"multiplier_16bit_8by8\" at multiplier_16bit_8by8.v(5) due to previous errors" {  } { { "multiplier_16bit_8by8.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_8by8.v" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1652685032732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c cla_adder_16bit.v(5) " "Verilog HDL Declaration information at cla_adder_16bit.v(5): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "cla_adder_16bit.v" "" { Text "C:/altera/verilog_220412/cla_adder_16bit.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1652685032733 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cla4 cla_adder_16bit.v(1) " "Ignored design unit \"cla4\" at cla_adder_16bit.v(1) due to previous errors" {  } { { "cla_adder_16bit.v" "" { Text "C:/altera/verilog_220412/cla_adder_16bit.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1652685032733 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CLA16 cla_adder_16bit.v(46) " "Ignored design unit \"CLA16\" at cla_adder_16bit.v(46) due to previous errors" {  } { { "cla_adder_16bit.v" "" { Text "C:/altera/verilog_220412/cla_adder_16bit.v" 46 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1652685032733 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "multiplier_16bit_16by16.v(28) " "Verilog HDL Module Instantiation warning at multiplier_16bit_16by16.v(28): ignored dangling comma in List of Port Connections" {  } { { "multiplier_16bit_16by16.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_16by16.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1652685032733 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "multiplier_16bit_16by16 multiplier_16bit_16by16.v(5) " "Ignored design unit \"multiplier_16bit_16by16\" at multiplier_16bit_16by16.v(5) due to previous errors" {  } { { "multiplier_16bit_16by16.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_16by16.v" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1652685032733 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "multiplier_16bit_16by16_tb multiplier_16bit_16by16_tb.v(4) " "Ignored design unit \"multiplier_16bit_16by16_tb\" at multiplier_16bit_16by16_tb.v(4) due to previous errors" {  } { { "multiplier_16bit_16by16_tb.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_16by16_tb.v" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1652685032733 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4582 " "Peak virtual memory: 4582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652685032789 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 16 16:10:32 2022 " "Processing ended: Mon May 16 16:10:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652685032789 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652685032789 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652685032789 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652685032789 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 3 s " "Quartus II Full Compilation was unsuccessful. 12 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652685033384 ""}
