
---------- Begin Simulation Statistics ----------
final_tick                                25339132500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     70                       # Simulator instruction rate (inst/s)
host_mem_usage                                7107740                       # Number of bytes of host memory used
host_op_rate                                       73                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9160.52                       # Real time elapsed on the host
host_tick_rate                                2750759                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      641219                       # Number of instructions simulated
sim_ops                                        670317                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025198                       # Number of seconds simulated
sim_ticks                                 25198378125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.342677                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   79262                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                84015                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                194                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2764                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             84388                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1149                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1605                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              456                       # Number of indirect misses.
system.cpu.branchPred.lookups                   97829                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4684                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          463                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      564832                       # Number of instructions committed
system.cpu.committedOps                        576145                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.251533                       # CPI: cycles per instruction
system.cpu.discardedOps                          6887                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             325660                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             34839                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           147435                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          633934                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.307547                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      121                       # number of quiesce instructions executed
system.cpu.numCycles                          1836570                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       121                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  393519     68.30%     68.30% # Class of committed instruction
system.cpu.op_class_0::IntMult                    716      0.12%     68.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                  31031      5.39%     73.81% # Class of committed instruction
system.cpu.op_class_0::MemWrite                150879     26.19%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   576145                       # Class of committed instruction
system.cpu.quiesceCycles                     38480835                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1202636                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          250                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1463                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        133316                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               37599                       # Transaction distribution
system.membus.trans_dist::ReadResp              39002                       # Transaction distribution
system.membus.trans_dist::WriteReq              29327                       # Transaction distribution
system.membus.trans_dist::WriteResp             29327                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           54                       # Transaction distribution
system.membus.trans_dist::WriteClean              246                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1147                       # Transaction distribution
system.membus.trans_dist::ReadExReq                26                       # Transaction distribution
system.membus.trans_dist::ReadExResp               26                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1361                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            43                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        65340                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         65340                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         3863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       131077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       134295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       130680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       130680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 268838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        87040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        87040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        22208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         3627                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        28547                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4181016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      4181016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4296603                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            199073                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001336                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036530                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  198807     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                     266      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              199073                       # Request fanout histogram
system.membus.reqLayer6.occupancy           352538371                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             3205000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3727765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              632500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            2131675                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          240989540                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            6989000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2600802                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       650201                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3251003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       650201                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2600802                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3251003                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3251003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3251003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6502006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       103936                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       103936                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       124256                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       124256                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          588                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          742                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         2520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        98432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       212994                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       278530                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         6246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         6246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       456384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1166                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         3627                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1574408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1771016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3407876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      4456452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        99852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        99852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      7264835                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          677587000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    580177291                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    438368000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       155648                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2600802                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5851805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7802407                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16255014                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7802407                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5851805                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13654212                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2600802                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13654212                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13654212                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     29909227                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3901203                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13654212                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      1950602                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19506017                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5851805                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2012034                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7863839                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3901203                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19506017                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3962636                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27369857                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        37436                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        37436                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        27904                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        27904                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        73730                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         7680                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3126                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       130680                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2359300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        99852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      4181016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        82094                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        82094    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        82094                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    208633625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    215054000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     49688640                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     51195968                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1179648                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1115656                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      2295304                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     12422160                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     12469264                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       294912                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        34880                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       329792                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1971898340                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     18205616                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     41612837                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2031716793                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     46814442                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44274913                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     91089355                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2018712782                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62480529                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     41612837                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2122806148                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      2752516                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      4063236                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1638400                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2359300                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      3997700                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       688129                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       729089                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       409600                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        73729                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       483329                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      2600802                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5201605                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    109233856                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     41612837                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2600802                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    161249902                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     65020058                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     93629042                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    158649100                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      2600802                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5201605                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    174253913                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    135241879                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2600802                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    319899001                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0      7721767                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       650201                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total      8371967                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      3251003                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      2600802                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      5851805                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     10972770                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      3251003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     14223773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     10080649                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      2600802                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     12681451                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      2600802                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      5201605                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total      7802407                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     12681451                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      5201605                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      2600802                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     20483858                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        87104                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        88512                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        87104                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        87104                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1361                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1383                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3456730                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        55877                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3512607                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3456730                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3456730                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3456730                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        55877                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3512607                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       919048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1310724                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           3008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2398168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        19200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1805056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        14368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        20481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              47                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               37483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          300                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28204                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      2600802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     36472506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     52016205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      1950602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2012034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            119373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              95171522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         761954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     18205616                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       650201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     41612837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7802407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       650201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      1950602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             71633817                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         761954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      2600802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     54678122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       650201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     93629042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9753009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       650201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3962636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           119373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            166805339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     36831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006460113500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          224                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          224                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               76663                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29529                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       37483                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28204                       # Number of write requests accepted
system.mem_ctrls.readBursts                     37483                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28204                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     85                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1736                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1212113320                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  186990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2193810820                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32411.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58661.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        32                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    34868                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26247                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 37479                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28204                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   32296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     64                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.932977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.657883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.527184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          109      2.43%      2.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          115      2.56%      4.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           80      1.78%      6.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           77      1.71%      8.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           70      1.56%     10.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           91      2.03%     12.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           81      1.80%     13.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           73      1.63%     15.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3795     84.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4491                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     166.968750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    564.071811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            202     90.18%     90.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.89%     91.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.45%     91.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.89%     92.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            4      1.79%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.45%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            9      4.02%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            2      0.89%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           224                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     125.928571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.727138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    268.203280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            159     70.98%     70.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            20      8.93%     79.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      4.02%     83.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.89%     84.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.89%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.34%     87.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            6      2.68%     89.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.45%     90.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      1.34%     91.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.45%     91.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.89%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.34%     94.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           13      5.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           224                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2393472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1805312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2398168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1805056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        94.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        71.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     95.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     71.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25198396250                       # Total gap between requests
system.mem_ctrls.avgGap                     383613.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       918016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1308608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        20544                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1047488                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 2560164.772509539966                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 36431551.088171474636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 51932231.253474771976                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 1907424.349359786371                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2012034.256669048918                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 116832.916205792513                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 815290.567436073790                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 18205616.160067841411                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 650200.577145280084                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 41569659.555221870542                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7802406.925743361004                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 650200.577145280084                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 1950601.731435840251                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        14368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        20481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           47                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          300                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59100635                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    837960280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1197742360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     46930280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     49498940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2578325                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5887526145                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  46514129250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma  12956101750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 286703420270                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  24961643250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  22585623750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    918301000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57715.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58321.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58480.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     61107.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     62262.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54857.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19625087.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6489136.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma  50609772.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  17498988.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   8125534.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  88225092.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1195704.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  23053391750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1363110000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    782586750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 242                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           121                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     198765027.892562                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    467530794.628348                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          121    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1104750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545265000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             121                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      1288564125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  24050568375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       272279                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           272279                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       272279                       # number of overall hits
system.cpu.icache.overall_hits::total          272279                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1361                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1361                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1361                       # number of overall misses
system.cpu.icache.overall_misses::total          1361                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     59404375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59404375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     59404375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59404375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       273640                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       273640                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       273640                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       273640                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004974                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004974                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004974                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004974                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43647.593681                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43647.593681                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43647.593681                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43647.593681                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1361                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1361                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1361                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1361                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     57283375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57283375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     57283375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57283375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004974                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004974                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004974                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004974                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42089.180749                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42089.180749                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42089.180749                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42089.180749                       # average overall mshr miss latency
system.cpu.icache.replacements                   1142                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       272279                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          272279                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1361                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1361                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     59404375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59404375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       273640                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       273640                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004974                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004974                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43647.593681                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43647.593681                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1361                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1361                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     57283375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57283375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004974                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004974                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42089.180749                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42089.180749                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           413.816819                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               55674                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1142                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             48.751313                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   413.816819                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.808236                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.808236                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          372                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            548640                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           548640                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        50486                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            50486                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        50486                       # number of overall hits
system.cpu.dcache.overall_hits::total           50486                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           87                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             87                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           87                       # number of overall misses
system.cpu.dcache.overall_misses::total            87                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      6518250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      6518250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      6518250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      6518250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        50573                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        50573                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        50573                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        50573                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001720                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001720                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001720                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001720                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74922.413793                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74922.413793                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74922.413793                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74922.413793                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           54                       # number of writebacks
system.cpu.dcache.writebacks::total                54                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           18                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           18                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           69                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           69                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           69                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           69                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1586                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1586                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      5058125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      5058125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      5058125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      5058125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      3538375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      3538375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001364                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001364                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001364                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001364                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73306.159420                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73306.159420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73306.159420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73306.159420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2231.005675                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2231.005675                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     59                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        31896                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           31896                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           48                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            48                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3043750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3043750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        31944                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        31944                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001503                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001503                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63411.458333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63411.458333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           43                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          163                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          163                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2564750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2564750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      3538375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      3538375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001346                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001346                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59645.348837                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59645.348837                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21707.822086                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21707.822086                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        18590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          18590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           39                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3474500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3474500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        18629                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        18629                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002094                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002094                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89089.743590                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89089.743590                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           26                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1423                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1423                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2493375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2493375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001396                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001396                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 95899.038462                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95899.038462                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        65340                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        65340                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    683975750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    683975750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10467.948424                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10467.948424                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        10999                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        10999                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        54341                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        54341                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    659748746                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    659748746                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12140.901824                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12140.901824                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           323.119193                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5732                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               305                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.793443                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   323.119193                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.631092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.631092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          261                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.539062                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            725081                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           725081                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25339132500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                25339195625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     70                       # Simulator instruction rate (inst/s)
host_mem_usage                                7107740                       # Number of bytes of host memory used
host_op_rate                                       73                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9160.68                       # Real time elapsed on the host
host_tick_rate                                2750717                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      641228                       # Number of instructions simulated
sim_ops                                        670332                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025198                       # Number of seconds simulated
sim_ticks                                 25198441250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.340498                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   79263                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                84018                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                195                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2766                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             84389                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1149                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1606                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              457                       # Number of indirect misses.
system.cpu.branchPred.lookups                   97835                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4687                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          463                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      564841                       # Number of instructions committed
system.cpu.committedOps                        576160                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.251660                       # CPI: cycles per instruction
system.cpu.discardedOps                          6892                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             325674                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             34840                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           147436                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          633991                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.307535                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      121                       # number of quiesce instructions executed
system.cpu.numCycles                          1836671                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       121                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  393527     68.30%     68.30% # Class of committed instruction
system.cpu.op_class_0::IntMult                    716      0.12%     68.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                  31037      5.39%     73.81% # Class of committed instruction
system.cpu.op_class_0::MemWrite                150879     26.19%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   576160                       # Class of committed instruction
system.cpu.quiesceCycles                     38480835                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1202680                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          250                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1464                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        133317                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               37599                       # Transaction distribution
system.membus.trans_dist::ReadResp              39003                       # Transaction distribution
system.membus.trans_dist::WriteReq              29327                       # Transaction distribution
system.membus.trans_dist::WriteResp             29327                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           54                       # Transaction distribution
system.membus.trans_dist::WriteClean              246                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1148                       # Transaction distribution
system.membus.trans_dist::ReadExReq                26                       # Transaction distribution
system.membus.trans_dist::ReadExResp               26                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1361                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            43                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        65340                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         65340                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         3865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       131077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       134295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       130680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       130680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 268840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        87104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        87104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        22208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         3627                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        28547                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4181016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      4181016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4296667                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            199073                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001336                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036530                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  198807     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                     266      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              199073                       # Request fanout histogram
system.membus.reqLayer6.occupancy           352538371                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             3205000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3729015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              632500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            2131675                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          240989540                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            6994000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2600796                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       650199                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3250995                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       650199                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2600796                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3250995                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3250995                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3250995                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6501989                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       103936                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       103936                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       124256                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       124256                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          588                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          742                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         2520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        98432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       212994                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       278530                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         6246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         6246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       456384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1166                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         3627                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1574408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1771016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3407876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      4456452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        99852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        99852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      7264835                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          677587000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    580177291                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    438368000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       155648                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2600796                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5851791                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7802387                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16254974                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7802387                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5851791                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13654178                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2600796                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13654178                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13654178                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     29909152                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3901194                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13654178                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      1950597                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19505968                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5851791                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2012029                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7863820                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3901194                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19505968                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3962626                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27369788                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        37436                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        37436                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        27904                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        27904                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        73730                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         7680                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3126                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       130680                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2359300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        99852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      4181016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        82094                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        82094    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        82094                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    208633625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    215054000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     49688640                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     51195968                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1179648                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1115656                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      2295304                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     12422160                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     12469264                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       294912                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        34880                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       329792                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1971893400                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     18205571                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     41612733                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2031711704                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     46814324                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44274802                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     91089126                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2018707725                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62480373                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     41612733                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2122800830                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      2752516                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      4063236                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1638400                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2359300                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      3997700                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       688129                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       729089                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       409600                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        73729                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       483329                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      2600796                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5201592                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    109233582                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     41612733                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2600796                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    161249498                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     65019895                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     93628807                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    158648702                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      2600796                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5201592                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    174253477                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    135241540                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2600796                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    319898200                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0      7721747                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       650199                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total      8371946                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      3250995                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      2600796                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      5851791                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     10972742                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      3250995                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     14223737                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     10080624                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      2600796                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     12681419                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      2600796                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      5201592                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total      7802387                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     12681419                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      5201592                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      2600796                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     20483807                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        87104                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        88512                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        87104                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        87104                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1361                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1383                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3456722                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        55876                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3512598                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3456722                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3456722                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3456722                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        55876                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3512598                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       919048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1310724                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           3008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2398168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        19200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1805056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        14368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        20481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              47                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               37483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          300                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28204                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      2600796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     36472415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     52016075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      1950597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2012029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            119372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              95171284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         761952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     18205571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       650199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     41612733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7802387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       650199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      1950597                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             71633637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         761952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      2600796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     54677985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       650199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     93628807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9752984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       650199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3962626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           119372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            166804921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     36831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006460113500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          224                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          224                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               76663                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29529                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       37483                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28204                       # Number of write requests accepted
system.mem_ctrls.readBursts                     37483                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28204                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     85                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1736                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1212113320                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  186990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2193810820                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32411.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58661.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        32                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    34868                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26247                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 37479                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28204                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   32296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     64                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.932977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.657883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.527184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          109      2.43%      2.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          115      2.56%      4.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           80      1.78%      6.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           77      1.71%      8.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           70      1.56%     10.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           91      2.03%     12.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           81      1.80%     13.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           73      1.63%     15.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3795     84.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4491                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     166.968750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    564.071811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            202     90.18%     90.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.89%     91.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.45%     91.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.89%     92.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            4      1.79%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.45%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            9      4.02%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            2      0.89%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           224                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     125.928571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.727138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    268.203280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            159     70.98%     70.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            20      8.93%     79.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      4.02%     83.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.89%     84.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.89%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.34%     87.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            6      2.68%     89.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.45%     90.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      1.34%     91.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.45%     91.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.89%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.34%     94.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           13      5.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           224                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2393472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1805312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2398168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1805056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        94.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        71.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     95.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     71.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25198396250                       # Total gap between requests
system.mem_ctrls.avgGap                     383613.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       918016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1308608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        20544                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1047488                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 2560158.359001670498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 36431459.822936467826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 51932101.157249167562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 1907419.571041919291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2012029.216291305376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 116832.623525869887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 815288.525039222441                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 18205570.552900768816                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 650198.948317884584                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 41569555.418432876468                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7802387.379814615473                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 650198.948317884584                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 1950596.844953653868                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        14368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        20481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           47                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          300                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59100635                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    837960280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1197742360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     46930280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     49498940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2578325                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5887526145                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  46514129250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma  12956101750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 286703420270                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  24961643250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  22585623750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    918301000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57715.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58321.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58480.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     61107.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     62262.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54857.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19625087.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6489136.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma  50609772.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  17498988.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   8125534.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  88225092.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1195704.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  23053391750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1363110000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    782649875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 242                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           121                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     198765027.892562                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    467530794.628348                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          121    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1104750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545265000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             121                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      1288627250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  24050568375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       272293                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           272293                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       272293                       # number of overall hits
system.cpu.icache.overall_hits::total          272293                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1361                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1361                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1361                       # number of overall misses
system.cpu.icache.overall_misses::total          1361                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     59448125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59448125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     59448125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59448125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       273654                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       273654                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       273654                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       273654                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004973                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004973                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004973                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004973                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43679.739162                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43679.739162                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43679.739162                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43679.739162                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1361                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1361                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1361                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1361                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     57325375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57325375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     57325375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57325375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004973                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004973                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004973                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004973                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42120.040411                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42120.040411                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42120.040411                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42120.040411                       # average overall mshr miss latency
system.cpu.icache.replacements                   1143                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       272293                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          272293                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1361                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1361                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     59448125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59448125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       273654                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       273654                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004973                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004973                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43679.739162                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43679.739162                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1361                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1361                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     57325375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57325375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004973                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004973                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42120.040411                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42120.040411                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           413.816872                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              311514                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1578                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            197.410646                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   413.816872                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.808236                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.808236                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          372                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            548669                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           548669                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        50493                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            50493                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        50493                       # number of overall hits
system.cpu.dcache.overall_hits::total           50493                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           87                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             87                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           87                       # number of overall misses
system.cpu.dcache.overall_misses::total            87                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      6518250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      6518250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      6518250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      6518250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        50580                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        50580                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        50580                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        50580                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001720                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001720                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001720                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001720                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74922.413793                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74922.413793                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74922.413793                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74922.413793                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           54                       # number of writebacks
system.cpu.dcache.writebacks::total                54                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           18                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           18                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           69                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           69                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           69                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           69                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1586                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1586                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      5058125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      5058125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      5058125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      5058125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      3538375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      3538375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001364                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001364                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001364                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001364                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73306.159420                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73306.159420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73306.159420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73306.159420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2231.005675                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2231.005675                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     59                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        31903                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           31903                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           48                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            48                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3043750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3043750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        31951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        31951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001502                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001502                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63411.458333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63411.458333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           43                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          163                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          163                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2564750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2564750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      3538375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      3538375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001346                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001346                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59645.348837                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59645.348837                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21707.822086                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21707.822086                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        18590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          18590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           39                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3474500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3474500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        18629                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        18629                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002094                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002094                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89089.743590                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89089.743590                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           26                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1423                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1423                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2493375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2493375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001396                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001396                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 95899.038462                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95899.038462                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        65340                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        65340                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    683975750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    683975750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10467.948424                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10467.948424                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        10999                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        10999                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        54341                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        54341                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    659748746                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    659748746                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12140.901824                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12140.901824                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           323.119075                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               58073                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               581                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.953528                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   323.119075                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.631092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.631092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          261                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.539062                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            725109                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           725109                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25339195625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
