###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        80052   # Number of WRITE/WRITEP commands
num_reads_done                 =      2134904   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1783198   # Number of read row buffer hits
num_read_cmds                  =      2134882   # Number of READ/READP commands
num_writes_done                =        80062   # Number of read requests issued
num_write_row_hits             =        55051   # Number of write row buffer hits
num_act_cmds                   =       380079   # Number of ACT commands
num_pre_cmds                   =       380050   # Number of PRE commands
num_ondemand_pres              =       353085   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646883   # Cyles of rank active rank.0
rank_active_cycles.1           =      9639726   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353117   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       360274   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2050598   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        78956   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        24408   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        15705   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        12831   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8413   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5714   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4007   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2843   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2118   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         9421   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =            8   # Write cmd latency (cycles)
write_latency[80-99]           =           25   # Write cmd latency (cycles)
write_latency[100-119]         =           59   # Write cmd latency (cycles)
write_latency[120-139]         =           92   # Write cmd latency (cycles)
write_latency[140-159]         =          114   # Write cmd latency (cycles)
write_latency[160-179]         =          132   # Write cmd latency (cycles)
write_latency[180-199]         =          166   # Write cmd latency (cycles)
write_latency[200-]            =        79448   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           22   # Read request latency (cycles)
read_latency[20-39]            =       432349   # Read request latency (cycles)
read_latency[40-59]            =       185548   # Read request latency (cycles)
read_latency[60-79]            =       177970   # Read request latency (cycles)
read_latency[80-99]            =       122957   # Read request latency (cycles)
read_latency[100-119]          =       102855   # Read request latency (cycles)
read_latency[120-139]          =        92638   # Read request latency (cycles)
read_latency[140-159]          =        77619   # Read request latency (cycles)
read_latency[160-179]          =        67333   # Read request latency (cycles)
read_latency[180-199]          =        58829   # Read request latency (cycles)
read_latency[200-]             =       816784   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   3.9962e+08   # Write energy
read_energy                    =  8.60784e+09   # Read energy
act_energy                     =   1.0399e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69496e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.72932e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01965e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01519e+09   # Active standby energy rank.1
average_read_latency           =       304.07   # Average read request latency (cycles)
average_interarrival           =      4.51464   # Average request interarrival latency (cycles)
total_energy                   =  2.31293e+10   # Total energy (pJ)
average_power                  =      2312.93   # Average power (mW)
average_bandwidth              =       18.901   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        76681   # Number of WRITE/WRITEP commands
num_reads_done                 =      2124140   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1708334   # Number of read row buffer hits
num_read_cmds                  =      2124132   # Number of READ/READP commands
num_writes_done                =        76702   # Number of read requests issued
num_write_row_hits             =        52262   # Number of write row buffer hits
num_act_cmds                   =       443569   # Number of ACT commands
num_pre_cmds                   =       443545   # Number of PRE commands
num_ondemand_pres              =       417188   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646193   # Cyles of rank active rank.0
rank_active_cycles.1           =      9643624   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353807   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       356376   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2040217   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        72704   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        24327   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        15931   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        13080   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         9006   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6004   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4225   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3083   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2294   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         9992   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            8   # Write cmd latency (cycles)
write_latency[60-79]           =           23   # Write cmd latency (cycles)
write_latency[80-99]           =           45   # Write cmd latency (cycles)
write_latency[100-119]         =           73   # Write cmd latency (cycles)
write_latency[120-139]         =           99   # Write cmd latency (cycles)
write_latency[140-159]         =          144   # Write cmd latency (cycles)
write_latency[160-179]         =          180   # Write cmd latency (cycles)
write_latency[180-199]         =          207   # Write cmd latency (cycles)
write_latency[200-]            =        75899   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       406627   # Read request latency (cycles)
read_latency[40-59]            =       179962   # Read request latency (cycles)
read_latency[60-79]            =       195539   # Read request latency (cycles)
read_latency[80-99]            =       134104   # Read request latency (cycles)
read_latency[100-119]          =       113538   # Read request latency (cycles)
read_latency[120-139]          =       103447   # Read request latency (cycles)
read_latency[140-159]          =        86724   # Read request latency (cycles)
read_latency[160-179]          =        74007   # Read request latency (cycles)
read_latency[180-199]          =        64872   # Read request latency (cycles)
read_latency[200-]             =       765310   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.82792e+08   # Write energy
read_energy                    =   8.5645e+09   # Read energy
act_energy                     =   1.2136e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69827e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   1.7106e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01922e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01762e+09   # Active standby energy rank.1
average_read_latency           =      266.093   # Average read request latency (cycles)
average_interarrival           =      4.54367   # Average request interarrival latency (cycles)
total_energy                   =  2.32433e+10   # Total energy (pJ)
average_power                  =      2324.33   # Average power (mW)
average_bandwidth              =      18.7805   # Average bandwidth
