

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10'
================================================================
* Date:           Sun Feb  1 19:42:43 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_72_9_VITIS_LOOP_73_10  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    127|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     43|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|      63|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      63|    251|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_17_3_24_1_1_U274  |sparsemux_17_3_24_1_1  |        0|   0|  0|  43|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   0|  0|  43|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln72_1_fu_262_p2       |         +|   0|  0|  22|          15|           1|
    |add_ln72_fu_274_p2         |         +|   0|  0|  16|           9|           1|
    |add_ln73_fu_346_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln75_fu_328_p2         |         +|   0|  0|  18|          11|          11|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln72_fu_256_p2        |      icmp|   0|  0|  23|          15|          16|
    |icmp_ln73_fu_280_p2        |      icmp|   0|  0|  15|           7|           8|
    |select_ln72_1_fu_294_p3    |    select|   0|  0|   8|           1|           9|
    |select_ln72_fu_286_p3      |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 127|          68|          51|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |C_blk_n_W                              |   9|          2|    1|          2|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_j_load                |   9|          2|    7|         14|
    |i_fu_108                               |   9|          2|    9|         18|
    |indvar_flatten6_fu_112                 |   9|          2|   15|         30|
    |j_fu_104                               |   9|          2|    7|         14|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  81|         18|   65|        130|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_108                          |   9|   0|    9|          0|
    |indvar_flatten6_fu_112            |  15|   0|   15|          0|
    |j_fu_104                          |   7|   0|    7|          0|
    |tmp_1_reg_491                     |  24|   0|   24|          0|
    |trunc_ln72_reg_446                |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  63|   0|   63|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10|  return value|
|m_axi_C_0_AWVALID   |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWREADY   |   in|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWADDR    |  out|   64|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWID      |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWLEN     |  out|   32|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWSIZE    |  out|    3|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWBURST   |  out|    2|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWLOCK    |  out|    2|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWCACHE   |  out|    4|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWPROT    |  out|    3|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWQOS     |  out|    4|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWREGION  |  out|    4|       m_axi|                                                     C|       pointer|
|m_axi_C_0_AWUSER    |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_WVALID    |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_WREADY    |   in|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_WDATA     |  out|   32|       m_axi|                                                     C|       pointer|
|m_axi_C_0_WSTRB     |  out|    4|       m_axi|                                                     C|       pointer|
|m_axi_C_0_WLAST     |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_WID       |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_WUSER     |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARVALID   |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARREADY   |   in|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARADDR    |  out|   64|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARID      |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARLEN     |  out|   32|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARSIZE    |  out|    3|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARBURST   |  out|    2|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARLOCK    |  out|    2|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARCACHE   |  out|    4|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARPROT    |  out|    3|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARQOS     |  out|    4|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARREGION  |  out|    4|       m_axi|                                                     C|       pointer|
|m_axi_C_0_ARUSER    |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_RVALID    |   in|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_RREADY    |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_RDATA     |   in|   32|       m_axi|                                                     C|       pointer|
|m_axi_C_0_RLAST     |   in|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_RID       |   in|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_RFIFONUM  |   in|    9|       m_axi|                                                     C|       pointer|
|m_axi_C_0_RUSER     |   in|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_RRESP     |   in|    2|       m_axi|                                                     C|       pointer|
|m_axi_C_0_BVALID    |   in|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_BREADY    |  out|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_BRESP     |   in|    2|       m_axi|                                                     C|       pointer|
|m_axi_C_0_BID       |   in|    1|       m_axi|                                                     C|       pointer|
|m_axi_C_0_BUSER     |   in|    1|       m_axi|                                                     C|       pointer|
|sext_ln72           |   in|   62|     ap_none|                                             sext_ln72|        scalar|
|C_1_address0        |  out|   11|   ap_memory|                                                   C_1|         array|
|C_1_ce0             |  out|    1|   ap_memory|                                                   C_1|         array|
|C_1_q0              |   in|   24|   ap_memory|                                                   C_1|         array|
|C_1_17_address0     |  out|   11|   ap_memory|                                                C_1_17|         array|
|C_1_17_ce0          |  out|    1|   ap_memory|                                                C_1_17|         array|
|C_1_17_q0           |   in|   24|   ap_memory|                                                C_1_17|         array|
|C_2_address0        |  out|   11|   ap_memory|                                                   C_2|         array|
|C_2_ce0             |  out|    1|   ap_memory|                                                   C_2|         array|
|C_2_q0              |   in|   24|   ap_memory|                                                   C_2|         array|
|C_3_address0        |  out|   11|   ap_memory|                                                   C_3|         array|
|C_3_ce0             |  out|    1|   ap_memory|                                                   C_3|         array|
|C_3_q0              |   in|   24|   ap_memory|                                                   C_3|         array|
|C_4_address0        |  out|   11|   ap_memory|                                                   C_4|         array|
|C_4_ce0             |  out|    1|   ap_memory|                                                   C_4|         array|
|C_4_q0              |   in|   24|   ap_memory|                                                   C_4|         array|
|C_5_address0        |  out|   11|   ap_memory|                                                   C_5|         array|
|C_5_ce0             |  out|    1|   ap_memory|                                                   C_5|         array|
|C_5_q0              |   in|   24|   ap_memory|                                                   C_5|         array|
|C_6_address0        |  out|   11|   ap_memory|                                                   C_6|         array|
|C_6_ce0             |  out|    1|   ap_memory|                                                   C_6|         array|
|C_6_q0              |   in|   24|   ap_memory|                                                   C_6|         array|
|C_7_address0        |  out|   11|   ap_memory|                                                   C_7|         array|
|C_7_ce0             |  out|    1|   ap_memory|                                                   C_7|         array|
|C_7_q0              |   in|   24|   ap_memory|                                                   C_7|         array|
+--------------------+-----+-----+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.16>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:73]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:72]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln72_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln72"   --->   Operation 9 'read' 'sext_ln72_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln72_cast = sext i62 %sext_ln72_read"   --->   Operation 10 'sext' 'sext_ln72_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_4, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten6"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln72 = store i9 0, i9 %i" [top.cpp:72]   --->   Operation 13 'store' 'store_ln72' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln73 = store i7 0, i7 %j" [top.cpp:73]   --->   Operation 14 'store' 'store_ln73' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc112"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i15 %indvar_flatten6" [top.cpp:72]   --->   Operation 16 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%icmp_ln72 = icmp_eq  i15 %indvar_flatten6_load, i15 16384" [top.cpp:72]   --->   Operation 18 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%add_ln72_1 = add i15 %indvar_flatten6_load, i15 1" [top.cpp:72]   --->   Operation 19 'add' 'add_ln72_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %for.inc115, void %for.end117.exitStub" [top.cpp:72]   --->   Operation 20 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:73]   --->   Operation 21 'load' 'j_load' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:72]   --->   Operation 22 'load' 'i_load' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.92ns)   --->   "%add_ln72 = add i9 %i_load, i9 1" [top.cpp:72]   --->   Operation 23 'add' 'add_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.89ns)   --->   "%icmp_ln73 = icmp_eq  i7 %j_load, i7 64" [top.cpp:73]   --->   Operation 24 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%select_ln72 = select i1 %icmp_ln73, i7 0, i7 %j_load" [top.cpp:72]   --->   Operation 25 'select' 'select_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.45ns)   --->   "%select_ln72_1 = select i1 %icmp_ln73, i9 %add_ln72, i9 %i_load" [top.cpp:72]   --->   Operation 26 'select' 'select_ln72_1' <Predicate = (!icmp_ln72)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i9 %select_ln72_1" [top.cpp:72]   --->   Operation 27 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %select_ln72_1, i32 3, i32 7" [top.cpp:72]   --->   Operation 28 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %lshr_ln4, i6 0" [top.cpp:75]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i7 %select_ln72" [top.cpp:75]   --->   Operation 30 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.94ns)   --->   "%add_ln75 = add i11 %tmp_s, i11 %zext_ln75_1" [top.cpp:75]   --->   Operation 31 'add' 'add_ln75' <Predicate = (!icmp_ln72)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i11 %add_ln75" [top.cpp:75]   --->   Operation 32 'zext' 'zext_ln75_2' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i24 %C_1, i64 0, i64 %zext_ln75_2" [top.cpp:75]   --->   Operation 33 'getelementptr' 'C_1_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%C_1_addr_39 = getelementptr i24 %C_1_17, i64 0, i64 %zext_ln75_2" [top.cpp:75]   --->   Operation 34 'getelementptr' 'C_1_addr_39' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr i24 %C_2, i64 0, i64 %zext_ln75_2" [top.cpp:75]   --->   Operation 35 'getelementptr' 'C_2_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr i24 %C_3, i64 0, i64 %zext_ln75_2" [top.cpp:75]   --->   Operation 36 'getelementptr' 'C_3_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr i24 %C_4, i64 0, i64 %zext_ln75_2" [top.cpp:75]   --->   Operation 37 'getelementptr' 'C_4_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr i24 %C_5, i64 0, i64 %zext_ln75_2" [top.cpp:75]   --->   Operation 38 'getelementptr' 'C_5_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr i24 %C_6, i64 0, i64 %zext_ln75_2" [top.cpp:75]   --->   Operation 39 'getelementptr' 'C_6_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr i24 %C_7, i64 0, i64 %zext_ln75_2" [top.cpp:75]   --->   Operation 40 'getelementptr' 'C_7_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.35ns)   --->   "%C_1_load = load i11 %C_1_addr" [top.cpp:75]   --->   Operation 41 'load' 'C_1_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 42 [2/2] (1.35ns)   --->   "%C_1_load_40 = load i11 %C_1_addr_39" [top.cpp:75]   --->   Operation 42 'load' 'C_1_load_40' <Predicate = (!icmp_ln72)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 43 [2/2] (1.35ns)   --->   "%C_2_load = load i11 %C_2_addr" [top.cpp:75]   --->   Operation 43 'load' 'C_2_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 44 [2/2] (1.35ns)   --->   "%C_3_load = load i11 %C_3_addr" [top.cpp:75]   --->   Operation 44 'load' 'C_3_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 45 [2/2] (1.35ns)   --->   "%C_4_load = load i11 %C_4_addr" [top.cpp:75]   --->   Operation 45 'load' 'C_4_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 46 [2/2] (1.35ns)   --->   "%C_5_load = load i11 %C_5_addr" [top.cpp:75]   --->   Operation 46 'load' 'C_5_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 47 [2/2] (1.35ns)   --->   "%C_6_load = load i11 %C_6_addr" [top.cpp:75]   --->   Operation 47 'load' 'C_6_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 48 [2/2] (1.35ns)   --->   "%C_7_load = load i11 %C_7_addr" [top.cpp:75]   --->   Operation 48 'load' 'C_7_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 49 [1/1] (0.89ns)   --->   "%add_ln73 = add i7 %select_ln72, i7 1" [top.cpp:73]   --->   Operation 49 'add' 'add_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.48ns)   --->   "%store_ln72 = store i15 %add_ln72_1, i15 %indvar_flatten6" [top.cpp:72]   --->   Operation 50 'store' 'store_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.48>
ST_1 : Operation 51 [1/1] (0.48ns)   --->   "%store_ln72 = store i9 %select_ln72_1, i9 %i" [top.cpp:72]   --->   Operation 51 'store' 'store_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.48>
ST_1 : Operation 52 [1/1] (0.48ns)   --->   "%store_ln73 = store i7 %add_ln73, i7 %j" [top.cpp:73]   --->   Operation 52 'store' 'store_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 53 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_1_load = load i11 %C_1_addr" [top.cpp:75]   --->   Operation 53 'load' 'C_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 54 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_1_load_40 = load i11 %C_1_addr_39" [top.cpp:75]   --->   Operation 54 'load' 'C_1_load_40' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 55 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_2_load = load i11 %C_2_addr" [top.cpp:75]   --->   Operation 55 'load' 'C_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 56 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_3_load = load i11 %C_3_addr" [top.cpp:75]   --->   Operation 56 'load' 'C_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 57 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_4_load = load i11 %C_4_addr" [top.cpp:75]   --->   Operation 57 'load' 'C_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 58 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_5_load = load i11 %C_5_addr" [top.cpp:75]   --->   Operation 58 'load' 'C_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 59 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_6_load = load i11 %C_6_addr" [top.cpp:75]   --->   Operation 59 'load' 'C_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 60 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_7_load = load i11 %C_7_addr" [top.cpp:75]   --->   Operation 60 'load' 'C_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 61 [1/1] (0.83ns)   --->   "%tmp_1 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %C_1_load, i3 1, i24 %C_1_load_40, i3 2, i24 %C_2_load, i3 3, i24 %C_3_load, i3 4, i24 %C_4_load, i3 5, i24 %C_5_load, i3 6, i24 %C_6_load, i3 7, i24 %C_7_load, i24 0, i3 %trunc_ln72" [top.cpp:75]   --->   Operation 61 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln72)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln72_cast" [top.cpp:72]   --->   Operation 62 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_72_9_VITIS_LOOP_73_10_str"   --->   Operation 63 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln74 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [top.cpp:74]   --->   Operation 65 'specpipeline' 'specpipeline_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i24 %tmp_1" [top.cpp:75]   --->   Operation 66 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (7.30ns)   --->   "%write_ln75 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %C_addr, i32 %zext_ln75, i4 15" [top.cpp:75]   --->   Operation 67 'write' 'write_ln75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln73 = br void %for.inc112" [top.cpp:73]   --->   Operation 68 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln72]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_1_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0100]
i                     (alloca           ) [ 0100]
indvar_flatten6       (alloca           ) [ 0100]
sext_ln72_read        (read             ) [ 0000]
sext_ln72_cast        (sext             ) [ 0111]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln72            (store            ) [ 0000]
store_ln73            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten6_load  (load             ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
icmp_ln72             (icmp             ) [ 0110]
add_ln72_1            (add              ) [ 0000]
br_ln72               (br               ) [ 0000]
j_load                (load             ) [ 0000]
i_load                (load             ) [ 0000]
add_ln72              (add              ) [ 0000]
icmp_ln73             (icmp             ) [ 0000]
select_ln72           (select           ) [ 0000]
select_ln72_1         (select           ) [ 0000]
trunc_ln72            (trunc            ) [ 0110]
lshr_ln4              (partselect       ) [ 0000]
tmp_s                 (bitconcatenate   ) [ 0000]
zext_ln75_1           (zext             ) [ 0000]
add_ln75              (add              ) [ 0000]
zext_ln75_2           (zext             ) [ 0000]
C_1_addr              (getelementptr    ) [ 0110]
C_1_addr_39           (getelementptr    ) [ 0110]
C_2_addr              (getelementptr    ) [ 0110]
C_3_addr              (getelementptr    ) [ 0110]
C_4_addr              (getelementptr    ) [ 0110]
C_5_addr              (getelementptr    ) [ 0110]
C_6_addr              (getelementptr    ) [ 0110]
C_7_addr              (getelementptr    ) [ 0110]
add_ln73              (add              ) [ 0000]
store_ln72            (store            ) [ 0000]
store_ln72            (store            ) [ 0000]
store_ln73            (store            ) [ 0000]
C_1_load              (load             ) [ 0000]
C_1_load_40           (load             ) [ 0000]
C_2_load              (load             ) [ 0000]
C_3_load              (load             ) [ 0000]
C_4_load              (load             ) [ 0000]
C_5_load              (load             ) [ 0000]
C_6_load              (load             ) [ 0000]
C_7_load              (load             ) [ 0000]
tmp_1                 (sparsemux        ) [ 0101]
C_addr                (getelementptr    ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
specpipeline_ln74     (specpipeline     ) [ 0000]
zext_ln75             (zext             ) [ 0000]
write_ln75            (write            ) [ 0000]
br_ln73               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln72">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln72"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C_1_17">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="C_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="C_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="C_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i24.i24.i3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_72_9_VITIS_LOOP_73_10_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="j_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten6_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sext_ln72_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="62" slack="0"/>
<pin id="118" dir="0" index="1" bw="62" slack="0"/>
<pin id="119" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln72_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="C_1_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="24" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="11" slack="0"/>
<pin id="126" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_1_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="C_1_addr_39_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="24" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="11" slack="0"/>
<pin id="133" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_1_addr_39/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="C_2_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="24" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="11" slack="0"/>
<pin id="140" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_2_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="C_3_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="24" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="11" slack="0"/>
<pin id="147" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_3_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="C_4_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="24" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="11" slack="0"/>
<pin id="154" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_4_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="C_5_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="24" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="11" slack="0"/>
<pin id="161" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_5_addr/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="C_6_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="24" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="11" slack="0"/>
<pin id="168" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_6_addr/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="C_7_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="24" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="11" slack="0"/>
<pin id="175" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_7_addr/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="11" slack="0"/>
<pin id="180" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_1_load/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="0"/>
<pin id="186" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_1_load_40/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="11" slack="0"/>
<pin id="192" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_2_load/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="11" slack="0"/>
<pin id="198" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_3_load/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="11" slack="0"/>
<pin id="204" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_4_load/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_5_load/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="0"/>
<pin id="216" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_6_load/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="0"/>
<pin id="222" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_7_load/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="write_ln75_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="24" slack="0"/>
<pin id="230" dir="0" index="3" bw="1" slack="0"/>
<pin id="231" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln75/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sext_ln72_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="62" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln72_cast/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln0_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="15" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln72_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="9" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln73_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="7" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="indvar_flatten6_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="15" slack="0"/>
<pin id="255" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln72_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="15" slack="0"/>
<pin id="258" dir="0" index="1" bw="15" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln72_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="15" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_1/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="j_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="i_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="9" slack="0"/>
<pin id="273" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln72_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln73_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="0"/>
<pin id="282" dir="0" index="1" bw="7" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="select_ln72_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="7" slack="0"/>
<pin id="289" dir="0" index="2" bw="7" slack="0"/>
<pin id="290" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="select_ln72_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="9" slack="0"/>
<pin id="297" dir="0" index="2" bw="9" slack="0"/>
<pin id="298" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln72_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="0"/>
<pin id="304" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="lshr_ln4_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="9" slack="0"/>
<pin id="309" dir="0" index="2" bw="3" slack="0"/>
<pin id="310" dir="0" index="3" bw="4" slack="0"/>
<pin id="311" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_s_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="11" slack="0"/>
<pin id="318" dir="0" index="1" bw="5" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln75_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_1/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln75_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="0" index="1" bw="7" slack="0"/>
<pin id="331" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln75_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_2/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln73_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln72_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="15" slack="0"/>
<pin id="354" dir="0" index="1" bw="15" slack="0"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln72_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="0"/>
<pin id="359" dir="0" index="1" bw="9" slack="0"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln73_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="0"/>
<pin id="364" dir="0" index="1" bw="7" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="24" slack="0"/>
<pin id="369" dir="0" index="1" bw="3" slack="0"/>
<pin id="370" dir="0" index="2" bw="24" slack="0"/>
<pin id="371" dir="0" index="3" bw="3" slack="0"/>
<pin id="372" dir="0" index="4" bw="24" slack="0"/>
<pin id="373" dir="0" index="5" bw="3" slack="0"/>
<pin id="374" dir="0" index="6" bw="24" slack="0"/>
<pin id="375" dir="0" index="7" bw="3" slack="0"/>
<pin id="376" dir="0" index="8" bw="24" slack="0"/>
<pin id="377" dir="0" index="9" bw="3" slack="0"/>
<pin id="378" dir="0" index="10" bw="24" slack="0"/>
<pin id="379" dir="0" index="11" bw="3" slack="0"/>
<pin id="380" dir="0" index="12" bw="24" slack="0"/>
<pin id="381" dir="0" index="13" bw="3" slack="0"/>
<pin id="382" dir="0" index="14" bw="24" slack="0"/>
<pin id="383" dir="0" index="15" bw="3" slack="0"/>
<pin id="384" dir="0" index="16" bw="24" slack="0"/>
<pin id="385" dir="0" index="17" bw="24" slack="0"/>
<pin id="386" dir="0" index="18" bw="3" slack="1"/>
<pin id="387" dir="1" index="19" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="C_addr_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="0"/>
<pin id="408" dir="0" index="1" bw="64" slack="2"/>
<pin id="409" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln75_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="24" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/3 "/>
</bind>
</comp>

<comp id="416" class="1005" name="j_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="0"/>
<pin id="418" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="423" class="1005" name="i_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="0"/>
<pin id="425" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="430" class="1005" name="indvar_flatten6_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="15" slack="0"/>
<pin id="432" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="437" class="1005" name="sext_ln72_cast_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="2"/>
<pin id="439" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln72_cast "/>
</bind>
</comp>

<comp id="442" class="1005" name="icmp_ln72_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln72 "/>
</bind>
</comp>

<comp id="446" class="1005" name="trunc_ln72_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="3" slack="1"/>
<pin id="448" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln72 "/>
</bind>
</comp>

<comp id="451" class="1005" name="C_1_addr_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="11" slack="1"/>
<pin id="453" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="C_1_addr "/>
</bind>
</comp>

<comp id="456" class="1005" name="C_1_addr_39_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="1"/>
<pin id="458" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="C_1_addr_39 "/>
</bind>
</comp>

<comp id="461" class="1005" name="C_2_addr_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="11" slack="1"/>
<pin id="463" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="C_2_addr "/>
</bind>
</comp>

<comp id="466" class="1005" name="C_3_addr_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="11" slack="1"/>
<pin id="468" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="C_3_addr "/>
</bind>
</comp>

<comp id="471" class="1005" name="C_4_addr_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="1"/>
<pin id="473" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="C_4_addr "/>
</bind>
</comp>

<comp id="476" class="1005" name="C_5_addr_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="11" slack="1"/>
<pin id="478" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="C_5_addr "/>
</bind>
</comp>

<comp id="481" class="1005" name="C_6_addr_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="1"/>
<pin id="483" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="C_6_addr "/>
</bind>
</comp>

<comp id="486" class="1005" name="C_7_addr_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="11" slack="1"/>
<pin id="488" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="C_7_addr "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_1_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="24" slack="1"/>
<pin id="493" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="66" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="66" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="66" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="66" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="66" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="66" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="66" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="66" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="122" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="129" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="136" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="143" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="150" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="157" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="164" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="171" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="100" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="102" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="237"><net_src comp="116" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="40" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="44" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="48" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="253" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="50" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="278"><net_src comp="271" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="52" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="268" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="54" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="44" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="268" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="299"><net_src comp="280" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="274" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="271" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="294" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="56" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="294" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="58" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="60" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="321"><net_src comp="62" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="306" pin="4"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="64" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="327"><net_src comp="286" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="316" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="324" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="341"><net_src comp="334" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="343"><net_src comp="334" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="345"><net_src comp="334" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="350"><net_src comp="286" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="68" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="262" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="294" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="346" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="388"><net_src comp="70" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="389"><net_src comp="72" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="390"><net_src comp="178" pin="3"/><net_sink comp="367" pin=2"/></net>

<net id="391"><net_src comp="74" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="392"><net_src comp="184" pin="3"/><net_sink comp="367" pin=4"/></net>

<net id="393"><net_src comp="76" pin="0"/><net_sink comp="367" pin=5"/></net>

<net id="394"><net_src comp="190" pin="3"/><net_sink comp="367" pin=6"/></net>

<net id="395"><net_src comp="78" pin="0"/><net_sink comp="367" pin=7"/></net>

<net id="396"><net_src comp="196" pin="3"/><net_sink comp="367" pin=8"/></net>

<net id="397"><net_src comp="80" pin="0"/><net_sink comp="367" pin=9"/></net>

<net id="398"><net_src comp="202" pin="3"/><net_sink comp="367" pin=10"/></net>

<net id="399"><net_src comp="82" pin="0"/><net_sink comp="367" pin=11"/></net>

<net id="400"><net_src comp="208" pin="3"/><net_sink comp="367" pin=12"/></net>

<net id="401"><net_src comp="84" pin="0"/><net_sink comp="367" pin=13"/></net>

<net id="402"><net_src comp="214" pin="3"/><net_sink comp="367" pin=14"/></net>

<net id="403"><net_src comp="86" pin="0"/><net_sink comp="367" pin=15"/></net>

<net id="404"><net_src comp="220" pin="3"/><net_sink comp="367" pin=16"/></net>

<net id="405"><net_src comp="88" pin="0"/><net_sink comp="367" pin=17"/></net>

<net id="410"><net_src comp="0" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="406" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="415"><net_src comp="412" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="419"><net_src comp="104" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="426"><net_src comp="108" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="433"><net_src comp="112" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="436"><net_src comp="430" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="440"><net_src comp="234" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="445"><net_src comp="256" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="302" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="367" pin=18"/></net>

<net id="454"><net_src comp="122" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="459"><net_src comp="129" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="464"><net_src comp="136" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="469"><net_src comp="143" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="474"><net_src comp="150" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="479"><net_src comp="157" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="484"><net_src comp="164" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="489"><net_src comp="171" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="494"><net_src comp="367" pin="19"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="412" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {3 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 : C | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 : sext_ln72 | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 : C_1 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 : C_1_17 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 : C_2 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 : C_3 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 : C_4 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 : C_5 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 : C_6 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10 : C_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln72 : 1
		store_ln73 : 1
		indvar_flatten6_load : 1
		icmp_ln72 : 2
		add_ln72_1 : 2
		br_ln72 : 3
		j_load : 1
		i_load : 1
		add_ln72 : 2
		icmp_ln73 : 2
		select_ln72 : 3
		select_ln72_1 : 3
		trunc_ln72 : 4
		lshr_ln4 : 4
		tmp_s : 5
		zext_ln75_1 : 4
		add_ln75 : 6
		zext_ln75_2 : 7
		C_1_addr : 8
		C_1_addr_39 : 8
		C_2_addr : 8
		C_3_addr : 8
		C_4_addr : 8
		C_5_addr : 8
		C_6_addr : 8
		C_7_addr : 8
		C_1_load : 9
		C_1_load_40 : 9
		C_2_load : 9
		C_3_load : 9
		C_4_load : 9
		C_5_load : 9
		C_6_load : 9
		C_7_load : 9
		add_ln73 : 4
		store_ln72 : 3
		store_ln72 : 4
		store_ln73 : 5
	State 2
		tmp_1 : 1
	State 3
		write_ln75 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln72_1_fu_262     |    0    |    22   |
|    add   |       add_ln72_fu_274      |    0    |    16   |
|          |       add_ln75_fu_328      |    0    |    18   |
|          |       add_ln73_fu_346      |    0    |    14   |
|----------|----------------------------|---------|---------|
| sparsemux|        tmp_1_fu_367        |    0    |    43   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln72_fu_256      |    0    |    22   |
|          |      icmp_ln73_fu_280      |    0    |    14   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln72_fu_286     |    0    |    7    |
|          |    select_ln72_1_fu_294    |    0    |    8    |
|----------|----------------------------|---------|---------|
|   read   | sext_ln72_read_read_fu_116 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln75_write_fu_226  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln72_cast_fu_234   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln72_fu_302     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       lshr_ln4_fu_306      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_316        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     zext_ln75_1_fu_324     |    0    |    0    |
|   zext   |     zext_ln75_2_fu_334     |    0    |    0    |
|          |      zext_ln75_fu_412      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   164   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  C_1_addr_39_reg_456  |   11   |
|    C_1_addr_reg_451   |   11   |
|    C_2_addr_reg_461   |   11   |
|    C_3_addr_reg_466   |   11   |
|    C_4_addr_reg_471   |   11   |
|    C_5_addr_reg_476   |   11   |
|    C_6_addr_reg_481   |   11   |
|    C_7_addr_reg_486   |   11   |
|       i_reg_423       |    9   |
|   icmp_ln72_reg_442   |    1   |
|indvar_flatten6_reg_430|   15   |
|       j_reg_416       |    7   |
| sext_ln72_cast_reg_437|   64   |
|     tmp_1_reg_491     |   24   |
|   trunc_ln72_reg_446  |    3   |
+-----------------------+--------+
|         Total         |   211  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_178 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_184 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_190 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_196 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_202 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_208 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_214 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_220 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   176  ||  3.912  ||    0    ||    72   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   164  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   72   |
|  Register |    -   |   211  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   211  |   236  |
+-----------+--------+--------+--------+
