Improving Inference Lifetime of Neuromorphic
Systems via Intelligent Synapse Mapping

Shihao Song, Twisha Titirsha, and Anup Das
Electrical and Computer Engineering, Drexel University, Philadelphia, PA
{shihao.song,tt624,anup.das}@drexel.edu

1
2
0
2

n
u
J

6
1

]
E
N
.
s
c
[

1
v
4
0
1
9
0
.
6
0
1
2
:
v
i
X
r
a

Abstract‚ÄîNon-Volatile Memories (NVMs) such as Resistive
RAM (RRAM) are used in neuromorphic systems to implement
high-density and low-power analog synaptic weights. Unfortu-
nately, an RRAM cell can switch its state after reading its content
a certain number of times. Such behavior challenges the integrity
and program-once-read-many-times philosophy of implementing
machine learning inference on neuromorphic systems, impacting
the Quality-of-Service (QoS). Elevated temperatures and frequent
usage can signiÔ¨Åcantly shorten the number of times an RRAM
cell can be reliably read before it becomes absolutely necessary
to reprogram. We propose an architectural solution to extend
the read endurance of RRAM-based neuromorphic systems.
We make two key contributions. First, we formulate the read
endurance of an RRAM cell as a function of the programmed
synaptic weight and its activation within a machine learning
workload. Second, we propose an intelligent workload mapping
strategy incorporating the endurance formulation to place the
synapses of a machine learning model onto the RRAM cells of
the hardware. The objective is to extend the inference lifetime,
deÔ¨Åned as the number of times the model can be used to
generate output (inference) before the trained weights need to be
reprogrammed on the RRAM cells of the system. We evaluate
our architectural solution with machine learning workloads on a
cycle-accurate simulator of an RRAM-based neuromorphic sys-
tem. Our results demonstrate a signiÔ¨Åcant increase in inference
lifetime with only a minimal performance impact.

Index Terms‚ÄîNeuromorphic Computing, Non-Volatile Mem-
ory (NVM), Endurance, RRAM, Spiking Neural Network (SNN)

I. INTRODUCTION

Neuromorphic systems are integrated circuits that mimic
the neuro-biological architecture of the central nervous sys-
tem [1]. They employ variants of integrate-and-Ô¨Åre (I&F)
neurons as computational units and analog weights as synaptic
storage. I&F neurons use spikes to encode information, where
each spike is a voltage or current pulse,
typically of an
ms duration [2]. Due to its event (spike)-driven operations,
a neuromorphic system consumes less power and therefore,
well suited as the hardware for inference of trained machine
learning models deployed in power-constrained environments
such as Embedded Systems and Internet-of-Things (IoT).

Non-Volatile Memory (NVM) technologies such as Fila-
mentary Oxide-based Resistive RAM (RRAM), Phase-Change
Memory (PCM), and Spin-based Magnetic RAM (MRAM)
enable low-voltage multilevel operations, making them suit-
able for implementing analog synaptic weight storage in neu-
romorphic systems [3]‚Äì[5]. Of these emerging new memory
technologies, hafnia (HfO2)-based RRAM has shown a signif-
icant promise due to its CMOS compatibility at scaled nodes,

allowing the fabrication of high-density synaptic storage for
neuromorphic systems. The synaptic weights are programmed
on RRAM cells as conductance. An RRAM cell can be
programmed to a high-resistance state (HRS) or one of the
low-resistance states (LRS). Unfortunately, RRAM cells have
limited read endurance, i.e., an RRAM cell can switch its
state after performing a certain number of reads [6]. To
give an example, a single quasi-static read for 5000 ms
or 5000 reads with 1-ms read time can lead to an abrupt
change from HRS to LRS state in an RRAM cell [6]. To
put in the context of neuromorphic computing, an RRAM cell
can reliably propagate 5000 1-ms spikes before it becomes
absolutely necessary to reprogram the state of the cell.

We now extrapolate this RRAM device behavior to the
application level, describing such extrapolation with the run-
ning example of VGG, a deep learning model trained on
CIFAR-10 dataset and performing inference on an RRAM-
based neuromorphic system. Figure 1 shows the histogram of
average spikes per image propagating through the synapses
of VGG. We collected these statistics by analyzing CIFAR-
10 training and test datasets. We see that some synapses
propagate more spikes than others when inferring an image.
These are called the critical synapses and they decide how
many images can be reliably inferred using the VGG model
before it becomes necessary to reprogram the trained synaptic
weights on the RRAM cells of the hardware.

Fig. 1. Spike distribution across the synapses of VGG.
To give an example, assume n to be the maximum number
of spikes per image on the critical synapses of VGG (n = 6.42
in Figure 1). Then, the RRAM cells need to be reprogrammed
once every 5000
n ‚âà 778 images to ensure correctness. The time
to infer 778 images is called the inference lifetime. Formally,

Inference Lifetime =

Read Endurance
spikes per image

(1)

If the RRAM devices implementing VGG are not re-
programmed before the inference lifetime expires, then the
accuracy of VGG can drop signiÔ¨Åcantly (accuracy in the low
20% is reported in [6]).

Periodic reprogramming of synaptic weights on a neuro-
morphic system challenges the program-once-read-many-times

5.2525.25.22525.25.2525.25.2525.25.6565.64.6464.65.3535.35.3535.33.9393.93.5353.51.7171.72.4242.42.3232.34.3434.32.6262.64.7474.75.5555.55.5555.53.7373.73.5353.54.3434.34.3434.33.5353.53.5353.53.7373.72.6262.62.6262.633035.4545.45.2525.22.6262.622026.2626.25.7575.75.7575.73.8383.855053.3333.33.9393.95.2525.25.2525.25.8585.8330333033.7373.71.6161.63.5353.51.9191.93.9393.93.9393.91.8181.85.6565.65.3535.35.3535.33.4343.45.4545.466062.8282.8220222025.8585.83.1313.13.1313.11.9191.95.7575.74.1414.15.1515.15.3535.32.1212.122026.2626.26.2626.22.3232.32.3232.34.4444.44.4444.41.5151.53.7373.72.4242.42.4242.45.7575.73.4343.43.5353.53.5353.52.4242.44.4444.42.7272.72.7272.71.7171.71.7171.72.5252.55.4545.45.4545.45.4545.41.2121.21.2121.23.3333.33.7373.73.7373.73.1313.13.1313.12.4242.41.9191.91.9191.95.5555.55.7575.74.4444.44.4444.4660622025.5555.52.1212.12.5252.52.2222.233035.6565.65.6565.64.9494.94.6464.65.1515.15.1515.15.1515.15.1515.12.5252.52.5252.55.6565.65.8585.85.8585.85.1515.12.6262.66.1616.12.2222.25.3535.355052.6262.65.3535.35.6565.63.8383.84.7474.74.7474.74.6464.65.1515.15.1515.12.5252.55.6565.63.2323.23.2323.23.7373.72.1212.14.5454.54.5454.54.3434.32.3232.32.3232.32.3232.31.9191.91.9191.93303330333031.9191.93.7373.75.8585.85.8585.85.8585.83.9393.93.9393.93.9393.95.7575.75.7575.73.2323.23.5353.54.9494.94.9494.94.9494.9[1.2, 2.07](2.07, 2.94](2.94, 3.81](3.81, 4.68](4.68, 5.55](5.55, 6.42]Average spikes per image01020304050Synapses 
 
 
 
 
 
philosophy of machine learning inference hardware, which
can impose signiÔ¨Åcant system overhead. To give an example,
imagine such systems are deployed at the edge nodes of an IoT
infrastructure. Frequent updates of these nodes with trained
weights will 1) increase communication between the edge
and cloud, and 2) reduce the Quality-of-Service (QoS) due to
ofÔ¨Çining of the edge nodes every time they are reprogrammed.
We observe that inside a neuromorphic system, the RRAM
cells are organized into crossbars. The parasitic IR drops
in a crossbar create a difference in the voltage needed to
propagate spike through the RRAM cells in the crossbar [7].
Such voltage differences create a variation of read endurance
of the RRAM cells, i.e., some RRAM cells are stronger than
others, where the strength of an RRAM cell is measured in
terms of its read endurance, which is a function of the voltage.
Unfortunately, if the critical synapses (those that propagate
more spikes) are mapped on weaker RRAM cells (those
that have low read endurance), then the inference lifetime
can decrease signiÔ¨Åcantly, lowering the QoS. We propose an
intelligent synapse allocation strategy, which analyzes spikes
propagating through each synapse of a machine learning model
during inference and uses such information to map the model‚Äôs
synaptic weights to the RRAM cells considering the variation
in their read endurance. The objective is to maximize the
inference lifetime of the hardware. Our architectural solution
is built on the following three key contributions.

‚Ä¢ First, we investigate the internal architecture of an
RRAM-based neuromorphic system and estimate the en-
durance variation through detailed circuit-level simula-
tions at different process and temperature corners.

‚Ä¢ Second, we analyze a trained machine learning model and
estimate the spikes propagating through its synapses.
‚Ä¢ Finally, we use a Hill-Climbing approach that uses Binary
Non-Linear Programming (BNLP) to map the synapses
of a machine learning model to the RRAM cells such
that the critical synapses are always mapped to stronger
RRAM cells, thereby improving the inference lifetime.
We evaluate our architectural approach with different ma-
chine learning models on NeuroXplorer [8], a cycle-accurate
simulator of RRAM-based neuromorphic system. Results
show a signiÔ¨Åcant improvement in inference lifetime with a
minimal impact on model performance.

II. BACKGROUND

A neuromorphic system is implemented as a tiled architec-
ture (see Fig. 2a), where the tiles are interconnected hierar-
chically using a shared interconnect such as Network-on-Chip
(Noc) [9] or Segmented Bus [10]. This is the representative
architecture of many recent systems such as TrueNorth [11],
Loihi [12], and DYNAPs [13]. In many recent systems, a
tile is implemented using a crossbar, which is illustrated
in Figure 2b. An MxM crossbar can accommodate M pre-
synaptic neurons, mapped along the rows and M post-synaptic
neurons, mapped along the columns. There are M 2 synaptic
cells, which store the weights. Figure 2c shows a 2x2 crossbar
in three-dimension, with the top electrodes forming the rows

and bottom electrodes forming the columns. A synaptic cell
is placed at each intersection of top and bottom electrodes.

(a) Tiled neuromorphic hardware.

(b) Crossbar architecture.

(c) A 3-D view of a crossbar.

(d) Parasitics of a crossbar.

Fig. 2. Neuromorphic system architecture with crossbars.
Figure 2d shows the different parasitic components inside
a crossbar. Such components cause variable delays on the
current paths inside the crossbar. For simplicity, we have only
shown the current on the shortest and the longest paths in
the crossbar, where the length of a current path is measured
in terms of the number of parasitic elements on the path.
Therefore, spike propagation delay through synapses on longer
paths is higher than on shorter paths. Although optimizing
inference lifetime is our primary focus, we also evaluate the
impact of our architectural solution on spike propagation delay
(see Section V). Parasitic components in a crossbar also lead
to voltage variations, which impact read endurance of the
synaptic cells. We analyze such impact in Section III.

A. Machine Learning Inference on Neuromorphic Systems

Each crossbar in a neuromorphic system can accommodate
only a limited number of neurons and synapses. To map large
models, the model is Ô¨Årst partitioned into clusters of neurons
and synapses, where each cluster can Ô¨Åt onto a crossbar of
the hardware [14]‚Äì[20]. Figure 3a shows the architecture of
VGG for CIFAR-10 classiÔ¨Åcation. Figure 3b shows the Ô¨Årst
10 clusters generated using SpiNeMap [14], a state-of-the-art
approach to map machine learning inference to neuromorphic
systems. The Ô¨Ågure illustrates the connections between these
clusters, with the number on edge representing the average
number of spikes communicated between the source and des-
tination clusters when processing an image during inference.
into clus-
ters, SpiNeMap aims to minimize the inter-cluster spikes,
which reduces the energy consumption on the interconnect
of the hardware. There are also other optimization objectives
proposed in literature. Examples include improving crossbar
utilization [19], reducing crossbar usage [15], reducing energy
consumption [7], [21]‚Äì[25], and reducing circuit aging [26]‚Äì
[30]. None of these approaches address mapping of the

When partitioning a machine learning model

InterconnectInterconnectInterconnectTileTileTileTileTileTileTileTileTileTileTileTileTileTileTileTilepost-synaptic neuronspre-synaptic neuronssynaptic cellstop electrodes (TEs)bottom electrodes(BEs)synapticcellsùë§"ùë§#ùë£"ùë£#ùêº&=ùë£".ùë§"+ ùë£#.ùë§#ùê∂"#ùê∂"#ùê∂"#$"#ùê∂%#$"#ùê∂%#$"#ùê∂%#$"#ùê∂%#$"#ùê∂%#$%#ùëÖ"#ùëÖ"#ùëÖ"#ùëÖ"#ùëÖ%#ùëÖ%#ùëÖ%#ùëÖ%#shortest pathlongest pathsynapses of a cluster to the synaptic cells of a crossbar for the
purpose of inference on neuromorphic systems. To understand
why such mapping matters, we now introduce the background
on Ô¨Ålamentary oxide-based RRAM technology, which can be
used to design the synaptic cells of a crossbar.

(a) VGG Convolution Neural Network (CNN).

(b) First 10 clusters of VGG (out of 95,452) clusters).

Fig. 3. Trained VGG model and its clusters generated using SpiNeMap [14].

B. Oxide-based Resistive RAM (RRAM) Technology

The resistance switching random access memory (RRAM)
technology presents an attractive option for implementing the
synaptic cells of a crossbar due to its demonstrated poten-
tial for low-power multilevel operation and high integration
density [4]. An RRAM cell is composed of an insulating
Ô¨Ålm sandwiched between conducting electrodes forming a
metal-insulator-metal (MIM) structure (see Figure 4). Re-
cently, Ô¨Ålament-based metal-oxide RRAM implemented with
transition-metal-oxides such as HfO2, ZrO2, and TiO2 has
received considerable attention due to their low-power and
CMOS-compatible scaling.

Synaptic weights are represented as conductance of the
insulating layer within each RRAM cell. To program an
the top and
RRAM cell, elevated voltages are applied at
bottom electrodes, which re-arranges the atomic structure of
the insulating layer. Figure 4 shows the High-Resistance State
(HRS) and the Low-Resistance State (LRS) of an RRAM cell.
An RRAM cell can also be programmed into intermediate
low-resistance states, allowing its multilevel operations. In this
work, we consider each RRAM cell to be programmed to one
HRS and three LRS states, implementing two bits per synapse.

III. VARIATION OF READ ENDURANCE

Fig. 4. Operation of an RRAM cell with the HfO2 layer sandwiched between
the metals Ti (top electrode) and TiN (bottom electrode). The left subÔ¨Ågure
shows the formation of LRS states with the formation of conducting Ô¨Ålament
(CF). This represents logic states 01, 10, and 11. The right subÔ¨Ågure shows
the depletion of CF on application of a negative voltage on the TE. This
represents the HRS state or logic 00.

voltage drops, introducing asymmetry in the voltage applied
across the different RRAM cells in the hardware [31]‚Äì[33].
To study this behavior, we simulate a 128x128 RRAM-
based crossbar circuit using the predictive technology model
(PTM) [34] and RRAM-speciÔ¨Åc parameters [35].

Figure 5 shows the variation of RRAM voltages in a
128x128 crossbar during inference for four technology nodes
(65 nm, 45 nm, 32 nm, and 16 nm) and two temperature
settings (25‚ó¶C and 50‚ó¶C). We make the following three
key observations. First, RRAM voltages at the bottom left
corner of the crossbar are higher than those at the top right
corner. This is because the current paths via the RRAM cells
at the bottom left corner are shorter, i.e., they have lower
parasitic voltage drops than at the top right corner. Second,
with technology scaling, the voltage variation increases. The
highest RRAM voltage in the crossbar is 1.1 V at 16 nm
and 25‚ó¶C (Figure 5d) compared to 0.57 V at 65 nm and
25‚ó¶C (Figure 5a). This difference is because the unit parasitic
resistance of the electrodes increases from 1‚Ñ¶ at 65 nm to
3.8‚Ñ¶ at 16 nm [34]. The value of the parasitic resistance is
expected to increase with technology scaling, with a value
‚âà 25‚Ñ¶ at 5 nm [36]. Third, RRAM voltage increases with
temperature (Figures 5e-5h vs. Figures 5a-5d). This is because
with increase in temperature, the leakage current through the
access transistor of each RRAM cell in the crossbar increases.
Therefore, to obtain a certain current margin at the readout unit
of the crossbar, the input voltage applied on the top electrodes
needs to increase, which increases the RRAM voltages.

A. Voltage-Dependant Read Endurance of RRAM cells

We now provide a formulation of the read endurance of
the RRAM cells in a crossbar as a function of the input
voltage.1 In RRAM technology, the transition from HRS state
is governed by a sudden decrease of the vertical Ô¨Ålament gap
on application of stress voltage during spike propagation [6].
The rate of change of the Ô¨Ålament gap of the RRAM cell at
the (i, j)th location in the crossbar is

dgi,j
dt

= ‚àíœë0¬∑e‚àí Ea

kT sinh

(cid:18) Œ≥i,j ¬∑ a0
L

¬∑

qVi,j
kT

(cid:19)

, where Œ≥i,j = Œ≥0‚àíŒ≤¬∑

3

gi,j
g0
(2)

Inside a neuromorphic system, the long bitlines and word-
lines of a crossbar are the major sources of parasitic (IR)

1Limited write endurance of RRAM cells has been studied before in the
context of neuromorphic computing [37], [38]. This is the Ô¨Årst work that
studies the read endurance problem and proposes an intelligent solution.

cluster 4cluster 0cluster 6cluster 2cluster 1cluster 5cluster 33.41.25.68.78.71.41.47.65.67.64.84.83.4cluster 7cluster 8cluster 91.41.41.23.13.17.67.61.1BETEBETE(a) 65nm, 25‚ó¶C.

(b) 45nm, 25‚ó¶C.

(c) 32nm, 25‚ó¶C.

(d) 16nm, 25‚ó¶C.

(e) 65nm, 50‚ó¶C.

(f) 45nm, 50‚ó¶C.

(g) 32nm, 50‚ó¶C.

(h) 16nm, 50‚ó¶C.

Fig. 5. Variation in RRAM voltages within an 128x128 crossbar for inference. Such variations are reported for four technology nodes (65nm, 45nm, 32nm,
and 16nm) and two temperature settings (25‚ó¶C and 50‚ó¶C).

In the above equation, t deÔ¨Ånes the state transition time, g0 is
the initial Ô¨Ålament gap of the RRAM cell, Vi,j is the voltage
applied to the cell, Œ≥i,j is the local Ô¨Åeld enhancement factor
and is related to the gap gi,j, a0 is the atomic hoping distance,
and Œ≥0 is a Ô¨Åtting constant.

The transition from one of the LRS states is governed by
the lateral Ô¨Ålament growth [6]. The time for state transition in
the (i, j)th RRAM cell is given by

ti,j (LRS) = 10‚àí14.7¬∑Vi,j +6.7sec

(3)

Using Equations 2 and 3, the read endurance of the (i, j)th

RRAM cell can be derived as

Ei,j (HRS/LRS) =

ti,j (HRS/LRS)
1 ms (spike duration)

(4)

Figure 6 shows the endurance variation of a 128x128
crossbar at 45 nm node and at 25‚ó¶C with each RRAM cell
programmed to 1) HRS state (Figure 6a) and 2) one of the
LRS states (Figure 6b). We observe that endurance of an
RRAM cell is higher if the cell is programmed to an LRS
state compared to when it is programmed to the HRS state.

From the machine learning workload perspective, synapses
can either be in the HRS state or in one of the LRS states.
Therefore, based on how the synapses of a model are mapped
inside a crossbar, the endurance map will assume intermediate
forms between Figures 6a and 6b. To simplify the problem
formulation, we deÔ¨Åne equivalence in terms of inference
lifetime as follows. Consider A and B to be two synaptic
weights in a machine learning model with spikes SA and
SB, respectively. Without loss of generality, consider A to
be in HRS state and B in LRS state. Let these weights are
programmed on the RRAM cells at the same (i, j)th location
in two different crossbars. Then, the inference lifetime due

(a) Each RRAM cell in HRS state.

(b) Each RRAM cell in LRS state.

Fig. 6. Variation in RRAM endurance within an 128x128 crossbar at
45 nm node and at 25‚ó¶C. Such variations are reported for the RRAM cells
programmed in (a) HRS and (b) one of the LRS states.

to A is Ei,j (HRS)
. Synaptic
weights A and B are considered to be equivalent in terms of
the inference lifetime at the (i, j)th position in a crossbar if

and that due to B is Ei,j (LRS)

SB

SA

Ei,j (HRS)
SA

=

Ei,j (LRS)
SB

(5)

We use Equation 5 for mapping and inference lifetime
computation purposes. Once the mapping is decided, RRAM
cells are programmed to their actual state.

IV. PROBLEM FORMULATION

The mapping of a machine learning model to hardware is

formulated in the following three steps.

1) Formulating inference lifetime of model clusters.
2) Cluster mapping with unlimited hardware resources.
3) Cluster mapping with limited hardware resources.

We now elaborate on these mapping steps.

0326496128Post-synapticneurons1289664320Pre-synapticneurons0.400.420.440.460.480.500.520.540.56RRAMvoltage(V)0326496128Post-synapticneurons1289664320Pre-synapticneurons0.4000.4250.4500.4750.5000.5250.5500.5750.600RRAMvoltage(V)0326496128Post-synapticneurons1289664320Pre-synapticneurons0.400.450.500.550.600.650.700.75RRAMvoltage(V)0326496128Post-synapticneurons1289664320Pre-synapticneurons0.40.50.60.70.80.91.0RRAMvoltage(V)0326496128Post-synapticneurons1289664320Pre-synapticneurons0.400.420.440.460.480.500.520.540.56RRAMvoltage(V)0326496128Post-synapticneurons1289664320Pre-synapticneurons0.400.450.500.550.60RRAMvoltage(V)0326496128Post-synapticneurons1289664320Pre-synapticneurons0.40.50.60.70.8RRAMvoltage(V)0326496128Post-synapticneurons1289664320Pre-synapticneurons0.40.50.60.70.80.91.01.1RRAMvoltage(V)0326496128Post-synapticneurons1289664320Pre-synapticneurons1000015000200002500030000RRAMendurance(spikes)0326496128Post-synapticneurons1289664320Pre-synapticneurons1000015000200002500030000350004000045000RRAMendurance(spikes)A. Formulating Inference Lifetime of Model Clusters

We consider the mapping of a cluster C = (P re, P ost, Syn)
of a machine learning model onto a crossbar of the hardware.
Here P re is the set of pre-synaptic neuron, P ost is the set of
post-synaptic neuron, and Syn is the set of synapses between
the pre- and post-synaptic neurons of the cluster. Each neuron
ni ‚àà P re is characterized by a number spk(ni), indicating the
average number of spikes generated by this neuron per image
during inference. Each synapse si,j ‚àà Syn connecting the pre-
synaptic neuron ni ‚àà P re and post-synaptic neuron nj ‚àà P ost
is associated with a number wt(si,j ) representing its synaptic
weight. The number of spikes on the synapse si,j is the same
as the number of spikes generated by its pre-synaptic neuron
ni, i.e., spk(si,j ) = spk(ni).

Consider the mapping of this cluster C to a MxM crossbar
H = (In, Out) with a set In of input ports to map pre-synaptic
neurons and a set Out of output ports to map post-synaptic
neurons. Here |In| = |Out| = M.

Let Xi,k be a binary variable representing the mapping of
pre-synaptic neuron ni ‚àà P re to the input port ik ‚àà In and Yj,l
be a binary variable representing the mapping of post synaptic
neuron nj ‚àà P ost to the output port ol ‚àà Out.

The problem we are aiming to solve is this: Ô¨Ånd the binary
the inference lifetime is
variables Xi,j and Yj,l such that
maximized when mapping the cluster to a crossbar. Therefore,
the objective function is the inference lifetime. To maximize
the objective function, we deÔ¨Åne the following constraints.

‚Ä¢ Each pre-synaptic neuron can be mapped to exactly one

input port of the hardware, i.e., (cid:80)M

k=1 Xi,k = 1 ‚àÄi.

‚Ä¢ Each post-synaptic neuron can be mapped to exactly one

output port of the hardware, i.e., (cid:80)M

l=1 Yj,l = 1 ‚àÄj

To formulate the objective function itself, we consider the
synapse si,j ‚àà Syn, which connects the pre-synaptic neuron
ni with the post-synaptic neuron nj. In terms of the variables
Xi,k and Yj,l, the synapse si,j is mapped to the RRAM cell at
(k, l)th position in the crossbar. The inference lifetime of the
synapse can be computed by Ô¨Årst considering the equivalence
to HRS state using Equation 5, and then dividing the HRS
endurance of the RRAM cell with the number of spikes on
the synapse using Equation 1. This is given by

f (i, j) = Inference Lifetime(i, j) =

M
(cid:88)

M
(cid:88)

k=1

l=1

Xi,k ¬∑ Yj,l ¬∑

Ek,l(HRS)
spkeq(si,j )

(6)

The maximization problem is

max
1‚â§i‚â§|P re|
1‚â§j‚â§|P ost|

f (i, j)

(7)

The use of binary (discrete) variables makes the optimiza-
tion problem of Equation 7 non-convex, while the product
term in Equation 6 makes this non-linear (NL). Therefore, the
optimization problem we are aiming to solve is a Non-Convex
Binary Non-Linear Programming (BNLP) problem and there
is no guarantee of optimality [39]. We use the smoothing
method proposed in the Ph.D. dissertation [40] to solve this
BNLP problem. The optimized inference lifetime obtained
from mapping the cluster C to the crossbar H is

Inference Lifetime(C, H) = fopt

(8)

In this study, we have ignored process variations across
the crossbars of a hardware. So, the inference lifetime of a
cluster is the same, irrespective of which crossbar this cluster
is mapped to in the hardware. This allows us to decouple
the crossbar term from Equation 8. We use the variable Li to
represent the inference lifetime of the cluster Ci.

B. Cluster Mapping with Unlimited Hardware Resources

If the hardware contains unlimited number of crossbars,
then each crossbar can map at most one cluster of a machine
learning model. Therefore, the inference lifetime for the model
when it is mapped to the hardware is the minimum inference
lifetime of all the clusters of the hardware, i.e,

Inference Lifetime = minimum{Li, ‚àÄi ‚àà 1, 2, ¬∑ ¬∑ ¬∑ , NC },

(9)

where NC is the number of clusters of the model.

C. Cluster Mapping with Limited Hardware Resources

If the number of crossbars in the hardware is limited, then
each crossbar may need to be shared across multiple clusters
of a machine learning model. We now formulate the cluster
mapping problem as follows. Let
the binary variable Zi,j
indicate the mapping of cluster Ci to crossbar Hj, i.e.,

(cid:40)

Zi,j =

if cluster Ci is mapped to crossbar Hj

1
0 otherwise

(10)

The problem we are aiming to solve is this: Ô¨Ånd the binary
variables Zi,j such the inference lifetime of the machine
learning model on the hardware is improved. We deÔ¨Åne the
following constraint: each cluster must be mapped to only one
crossbar, i.e., (cid:80)NH
j=1 Zi,j = 1 ‚àÄi, where NH is the number of
crossbars of the hardware with NH ‚â§ NC.

To explore the cluster-to-crossbar mapping search space for
the maximum inference lifetime, we use a Hill-Climbing-based
local search [41]. Each mapping solution is represented by Z ‚àà
RNC √óNH . Figure 7 shows the working of the search algorithm.

Fig. 7. Flowchart for Hill-Climbing-based search.
For each solution Z generated by the algorithm, it computes
the inference lifetime of each crossbar as follows. If a crossbar
has only one cluster, the inference lifetime is computed by
solving the proposed BNLP problem formulation (Equation 7).
If more than one cluster is mapped to the crossbar,
the
clusters on this crossbar are merged. Merging a cluster in-
volves combining the clusters to form a larger cluster and

StartGenerate New Mapping SolutionAll Crossbars Considered?YesObtain  Minimum Inference Lifetime of all CrossbarsNoGet Clusters Mapped to this Crossbar> 1 Cluster in this Crossbar?YesMerge ClusstersCompute Inference Lifetime by solving BNLPNoSelect Next CrossbarImprovement in Inference Lifetime?YesNoMax Trial Exceeded?YesStopNois described mathematically as follows. Merging of clusters
Ca = (P rea, P osta, Syna) and Cb = (P reb, P ostb, Synb) is

merge(Ca, Cb) = Ca+b = (P rea+b, P osta+b, Syna+b),

(11)

where P rea+b = P rea ‚à™ P reb, P osta+b = P osta ‚à™ P ostb, and
Syna+b = Syna ‚à™ Synb. Once the clusters mapped to a crossbar
the inference lifetime of the merged cluster
are merged,
is computed using the proposed BNLP formulation. Then
the algorithm computes the overall inference lifetime as the
minimum of the inference lifetime of all crossbars of the
hardware. If this value is higher than the best solution obtained
thus far, the mapping is retained and the algorithm proceeds
to Ô¨Ånd a better mapping solution. Otherwise, the algorithm
continues to explore for a few more iterations to see if a better
mapping solution can be generated. This general formulation
can be applied to the case where NH > NC, i.e., the number
of hardware crossbars is greater than model clusters.

D. Performance Impact

We now formally quantify the performance degradation
due to our mapping exploration (Sections IV-A, IV-B, and
IV-B) using the previously-introduced notations. Let Zopt ‚àà
{0, 1}NC √óNH be the optimum mapping (one with the highest
inference lifetime obtained using the Hill-Climbing approach
of Figure 7) of the clusters of a machine learning model to
the crossbars of a neuromorphic hardware.

Within the optimum mapping, let Moptp = [Xoptp | Yoptp ] ‚àÄp ‚àà
1, 2, ¬∑ ¬∑ ¬∑ , NC be the optimum mapping (one with the highest in-
ference lifetime obtained by solving the BNLP of Equation 7)
of pre- and post-synaptic neurons of the pth cluster to a cross-
bar. Here Xoptp ‚àà {0, 1}|P rep|√ó|In| and Yoptp ‚àà {0, 1}|P ostp|√ó|Out|.
Let dk,l represents the delay in spike propagation through
the RRAM cell at the (k, l)th location in a crossbar. Therefore,
the spike propagation delay through the synapse si,j is

synapse delayi,j =

M
(cid:88)

M
(cid:88)

k=1

l=1

Xi,k ¬∑ Yj,l ¬∑ dk,l

(12)

Therefore, the average spike propagation delay of the cluster
when mapped to a crossbar is

cluster delay =

(cid:80)P re
i=1

(cid:80)P ost

j=1 spk(si,j ) ¬∑ synapse delayi,j
(cid:80)P re
j=1 spk(si,j )
i=1

(cid:80)P ost

(13)

Equation 13 can be extrapolated to compute the spike propaga-
tion delay of the entire machine learning model when mapped
to the neuromorphic hardware as

hardware delay =

(cid:80)NC
p=1

(cid:80)P rep
i=1
(cid:80)NC
p=1

(cid:80)P ostp
j=1
(cid:80)P rep
i=1

spk(sp
(cid:80)P ostp
j=1

i,j ) ¬∑ cluster delayp
i,j )

spk(sp

(14)

TABLE I
MAJOR SIMULATION PARAMETERS EXTRACTED FROM [13].

Neuron technology

45nm

Synapse technology

HfO2-based RRAM

Supply voltage

1.0V

Fig. 8. Evaluation framework based on NeuroXplorer [8].

We evaluate 10 machine learning programs which are repre-
sentative of three most commonly-used neural network classes:
convolutional neural network (CNN), multi-layer perceptron
(MLP), and recurrent neural network (RNN). Table II sum-
marizes the topology, the number of neurons and synapses of
these applications, and their baseline accuracy on the DYNAPs
neuromorphic hardware using the SpiNeMap [14].

TABLE II
APPLICATIONS USED TO EVALUATE THE PROPOSED APPROACH.

Class

CNN

MLP

RNN

Applications
LeNet
AlexNet
VGG

Synapses Neurons Topology
282,936

Dataset
MNIST
20,602 CNN
ImageNet 38,730,222 230,443 CNN
CIFAR-10 99,080,704 554,059 CNN
153,730 CNN

HeartClass [42], [43] Physionet
MNIST

MLPDigit
EdgeDet
ImgSmooth
HeartEstm [44]
VisualPursuit [45]
RNNDigit

1,049,249
79,400
CARLsim 114,057
9,025
CARLsim
66,406
Physionet
163,880
[45]
11,442
MNIST

884
6,120
4,096
166
205
567

FeedForward
FeedForward
FeedForward
Recurrent Reservoir
Recurrent Reservoir
Recurrent Reservoir

Accuracy
85.1%
69.8%
90.7 %
63.7%
91.6%
100%
100%
100%
47.3%
83.6%

A. Inference Lifetime on Unlimited Hardware Resources

Figure 9 reports the inference lifetime for each application
for the proposed approach normalized to SpiNeMap. For
reference, we have reported the absolute inference lifetime in
frames for each application using the proposed approach. For
image-based applications (LeNet, AlexNet, VGG, MLPDigit,
EdgeDet, ImgSmooth, and RNNDigit), a frame corresponds to
an individual image. For other time-series applications (Heart-
Class, HeartEstm, and VisualPursuit), a frame corresponds to
a window of 500ms. We make the following two observations.

V. RESULTS AND DISCUSSION

We evaluate the proposed approach using NeuroXplorer [8],
a cycle-accurate neuromorphic system simulator that uses
tile-based architecture (see Fig. 8). We model the DYNAPs
neuromorphic hardware [13] with hierarchical NoC-based in-
terconnect. Each tile has one 128√ó128 crossbar. Table I reports
the relevant hardware parameters.

Fig. 9.

Inference lifetime normalized to SpiNeMap.

First, the inference lifetime obtained using the proposed
approach is on average 3.4x higher than SpiNeMap. This
improvement is because the proposed approach uses the novel
BNLP formulation to decide how the synaptic weights of a
cluster need to be mapped to the RRAM cells of a crossbar to
maximize the inference lifetime. To do so, the proposed ap-
proach incorporates both RRAM device and machine learning

Model Trainingcycle-accurate neuromorphic simulatorClusteringproposed Hill-Climbing based mappingCircuit Characteristics RRAM modelLeNetAlexNetVGGHeartClassMLPDigitEdgeDetImgSmoothHeartEstmVisualPursuitRNNDigitAVERAGE123456InferenceLifetimeNormalizedtoSpiNeMap11391102119312381672652650148515011144SpiNeMapProposedworkload characteristics. The proposed formulation ensures
that critical synapses (those that propagate more spikes) are
never mapped to the weaker cells (those that have low read
endurance). SpiNeMap on the other hand, maps the synaptic
weight of a cluster arbitrarily to the RRAM cells of a crossbar.
Second, the inference lifetime improvement of the proposed
approach is, in general, lower for smaller applications such
as MLPDigit, EdgeDet, and ImgSmooth (average 1.9x), com-
pared to larger applications such as LeNet, AlexNet, and VGG
(average 4x). This is because with larger applications (ones
with more clusters), the proposed approach has greater scope
to improve the inference lifetime by intelligently mapping the
synaptic weights in all the clusters.

Fig. 10. Average RRAM voltage normalized to SpiNeMap.
To give further insight, Figure 10 plots the average voltage
on the RRAM cells within a crossbar when the clusters of
each evaluated application are mapped to them. For reference,
we have reported the absolute voltage in V for the proposed
approach. We observe that the average voltage on the RRAM
cells in the proposed approach is 9% lower than SpiNeMap.
This is because the proposed approach uses the top right
corners of a crossbar (see Figure 2d) to place the synaptic
weights. This is where the parasitic voltage drops are higher,
resulting in a lower voltage across the RRAM cells.

B. Spike Delay

Unfortunately,

the RRAM cells at

the top right corner
of each crossbar introduce longer spike propagation delay
than those at the bottom left corner. To estimate the average
increase in spike delay, Figure 11 plots the spike propagation
delay through the crossbar for each application, normalized
to SpiNeMap. For reference, we have reported the absolute
delay in ms using the proposed approach. We observe that the
spike propagation delay using the proposed approach is only
an average 6% higher than SpiNeMap.

Fig. 11. Crossbar spike propagation delay normalized to SpiNeMap.

C. Inference Lifetime with Limited Hardware Resources

Figure 12 plots the inference lifetime obtained using the
proposed approach normalized to SpiNeMap as we increase
the hardware size from 256 crossbars to 1024 crossbars. We
make the following two observations.

Fig. 12.

Inference lifetime for three different hardware conÔ¨Ågurations.

First, the inference lifetime of the proposed approach in-
creases with an increase in the size of the hardware. With
256, 512, and 1024 crossbars in the hardware, the inference
lifetime of the proposed approach is higher than SpiNeMap by
an average of 1.64x, 2.45x, and 3.16x. With fewer crossbars
in the hardware, the number of clusters mapped to each hard-
ware increases, increasing the crossbar utilization. Therefore,
the proposed approach has limited scope to reorganize the
synapses onto the RRAM cells, resulting in lower improve-
ment than the case where there are more crossbars in the
hardware. Second, the improvement of inference lifetime in
smaller applications like MLPDigit, EdgeDet, and ImgSmooth
is not signiÔ¨Åcant compared to larger applications like LeNet,
AlexNet, and VGG. From these results, we conclude that the
proposed approach has a greater opportunity to increase the
inference lifetime for crossbars with lower utilization.

D. Exploration Time

Table III reports the exploration time of the proposed Hill-
Climbing-based mapping exploration for each of the evaluated
applications. Column 2 reports the number of clusters of
these applications generated using SpiNeMap [14]. For these
clusters, Columns 3, 4, and 5 report the exploration time for
three hardware conÔ¨Ågurations ‚Äì 256 crossbars, 512 crossbars,
and 1024 crossbars, respectively. We make the following
two observations. First, the exploration time increases with
increase in the number of crossbars due to the increase in
the size of the search space. Second, for applications such
as ImgSmooth and RNNDigit, there is no signiÔ¨Åcant increase
in the exploration time because the number of clusters for
these applications is less than the number of crossbars in
the application mapping time is
the hardware. Therefore,
essentially the time in solving the BNLP problem.

TABLE III
EXPLORATION TIME OF THE PROPOSED APPROACH.

Applications Clusters 256 crossbars 512 crossbars 1024 crossbars

LeNet
AlexNet
VGG
HeartClass
MLPDigit
EdgeDet
ImgSmooth
HeartEstm
VisualPursuit
RNNDigit

2,066
30,105
95,452
7,871
520
437
41
325
1,001
90

2,189 sec
40,667 sec
70,180 sec
5,111 sec
594 sec
405 sec
52 sec
321 sec
1,138 sec
114 sec

2,702 sec
61,434 sec
144,090 sec
8,110 sec
784 sec
612 sec
52 sec
486 sec
1,520 sec
114 sec

3, 183 sec
101,924 sec
389, 644 sec
12, 145 sec
1,010 sec
824 sec
52 sec
611 sec
1,921 sec
114 sec

E. Technology Scaling

Figure 13 plots the inference lifetime of the proposed
approach normalized to SpiNeMap for four technology nodes
‚Äì 65nm, 45nm (default), 32nm, and 16nm. We observe that the

LeNetAlexNetVGGHeartClassMLPDigitEdgeDetImgSmoothHeartEstmVisualPursuitRNNDigitAVERAGE0.80.91.01.1RRAMVoltageNormalizedtoSpiNeMap0.5360.5380.540.5580.5130.5310.5760.5330.520.506SpiNeMapProposedLeNetAlexNetVGGHeartClassMLPDigitEdgeDetImgSmoothHeartEstmVisualPursuitRNNDigitAVERAGE0.91.01.11.21.3SpikePropagationDelayNormalizedtoSpiNeMap13.6913.6613.6413.3214.0913.7913.0213.7513.9714.21SpiNeMapProposedLeNetAlexNetVGGHeartClassMLPDigitEdgeDetImgSmoothHeartEstmVisualPursuitRNNDigitAVERAGE123456InferenceLifetimeNormalizedtoSpiNeMapNumberofcrossbars=2565121024improvement of inference lifetime over SpiNeMap increases
as the technology scales down, even though the absolute
inference lifetime is lower at scaled nodes. This is because
with technology scaling, the endurance variation within each
crossbar becomes more signiÔ¨Åcant. Therefore, the proposed
approach, which incorporates such variation in the cluster
mapping and synapse placement process leads to higher in-
ference lifetime compared to SpiNeMap.

Fig. 13.

Impact of technology scaling on inference lifetime.

VI. CONCLUSIONS

We present a novel Binary Non-Linear Programming
(BNLP) formulation of the inference lifetime of machine
learning workloads when mapped on to the RRAM cells of
a neuromorphic system. Using such formulation, we show
that the parasitic IR drops in the system create a signiÔ¨Åcant
difference in read endurance of the RRAM cells. We incorpo-
rate the BNLP formulation and endurance variation inside a
Hill-Climbing-based mapping exploration to Ô¨Ånd an optimum
mapping of the clusters of an inference model to the crossbars
of a hardware, improving its inference lifetime. Our formula-
tion ensures that critical synapses (those that propagate more
spikes) are never mapped on to the weaker cells (ones that have
lower endurance). We evaluate our approach with 10 machine
learning applications on a cycle-accurate simulator of state-
of-the-art neuromorphic hardware. Our results demonstrate an
average 3.4x improvement in inference lifetime with only 6%
increase in spike propagation delay.

ACKNOWLEDGMENT

[11] M. V. Debole et al., ‚ÄúTrueNorth: Accelerating from zero to 64 million

neurons in 10 years,‚Äù Computer, 2019.

[12] M. Davies et al., ‚ÄúLoihi: A neuromorphic manycore processor with on-

chip learning,‚Äù IEEE Micro, 2018.

[13] S. Moradi et al., ‚ÄúA scalable multicore architecture with heterogeneous
memory structures for dynamic neuromorphic asynchronous processors
(DYNAPs),‚Äù TBCAS, 2017.

[14] A. Balaji et al., ‚ÄúMapping spiking neural networks to neuromorphic

hardware,‚Äù TVLSI, 2020.

[15] A. Balaji et al., ‚ÄúEnabling resource-aware mapping of spiking neural

networks via spatial decomposition,‚Äù ESL, 2020.

[16] S. Song et al., ‚ÄúCompiling spiking neural networks to neuromorphic

hardware,‚Äù in LCTES, 2020.

[17] A. Balaji et al., ‚ÄúPyCARL: A PyNN interface for hardware-software

co-simulation of spiking neural network,‚Äù in IJCNN, 2020.

[18] A. Balaji et al., ‚ÄúDesign methodology for embedded approximate

artiÔ¨Åcial neural networks,‚Äù in GLSVLSI, 2019.

[19] Y. Ji et al., ‚ÄúNEUTRAMS: Neural network transformation and co-design

under neuromorphic hardware constraints,‚Äù in MICRO, 2016.

[20] A. Balaji et al., ‚ÄúCompiling spiking neural networks to mitigate neuro-

morphic hardware constraints‚Äù,‚Äù in IGSC Workshops, 2020.

[21] T. Titirsha et al., ‚ÄúOn the role of system software in energy management

of neuromorphic computing,‚Äù in CF, 2021.

[22] A. Das et al., ‚ÄúMapping of local and global synapses on spiking

neuromorphic hardware,‚Äù in DATE, 2018.

[23] A. Das et al., ‚ÄúDataÔ¨Çow-based mapping of spiking neural networks on

neuromorphic hardware,‚Äù in GLSVLSI, 2018.

[24] A. Balaji et al., ‚ÄúA framework for the analysis of throughput-constraints

of SNNs on neuromorphic hardware,‚Äù in ISVLSI, 2019.

[25] A. Balaji et al., ‚ÄúRun-time mapping of spiking neural networks to

neuromorphic hardware,‚Äù JSPS, 2020.

[26] S. Song et al., ‚ÄúImproving dependability of neuromorphic computing

with non-volatile memory,‚Äù in EDCC, 2020.

[27] S. Kundu et al., ‚ÄúSpecial Session: Reliability analysis for ML/AI

hardware,‚Äù in VTS, 2021.

[28] A. Balaji et al., ‚ÄúA framework to explore workload-speciÔ¨Åc performance
and lifetime trade-offs in neuromorphic computing,‚Äù CAL, 2019.
[29] S. Song et al., ‚ÄúA case for lifetime reliability-aware neuromorphic

computing,‚Äù in MWSCAS, 2020.

[30] S. Song et al., ‚ÄúDynamic reliability management

in neuromorphic

computing,‚Äù JETC, 2021.

[31] S. Song et al., ‚ÄúAging-aware request scheduling for non-volatile main

memory,‚Äù in ASP-DAC, 2021.

[32] S. Song et al., ‚ÄúDesign methodologies for reliable and energy-efÔ¨Åcient

PCM systems,‚Äù in IGSC Workshops, 2020.

[33] S. Song et al., ‚ÄúExploiting inter- and intra-memory asymmetries for data

mapping in hybrid tiered-memories,‚Äù in ISMM, 2020.

[34] W. Zhao et al., ‚ÄúPredictive technology model for nano-CMOS design

exploration,‚Äù JETC, 2007.

This work is supported by the National Science Foundation

Faculty Early Career Development Award CCF-1942697.

[35] P.-Y. Chen et al., ‚ÄúCompact modeling of RRAM devices and its

applications in 1T1R and 1S1R array design,‚Äù TED, 2015.

[36] M. E. Fouda et al., ‚ÄúModeling and analysis of passive switching crossbar

REFERENCES

[1] C. Mead, ‚ÄúNeuromorphic electronic systems,‚Äù Proc. of the IEEE, 1990.
[2] W. Maass, ‚ÄúNetworks of spiking neurons: The third generation of neural

network models,‚Äù Neural Networks, 1997.

[3] G. W. Burr et al., ‚ÄúNeuromorphic computing using non-volatile mem-

ory,‚Äù Advances in Physics: X, 2017.

[4] A. Mallik et al., ‚ÄúDesign-technology co-optimization for OxRRAM-

based synaptic processing unit,‚Äù in VLSIT, 2017.

[5] F. Catthoor et al., ‚ÄúVery large-scale neuromorphic systems for biolog-
ical signal processing,‚Äù in CMOS Circuits for Biological Sensing and
Processing, 2018.

[6] W. Shim et al., ‚ÄúImpact of read disturb on multilevel RRAM based

inference engine: Experiments and model prediction,‚Äù in IRPS, 2020.

[7] T. Titirsha et al., ‚ÄúThermal-aware compilation of spiking neural networks

to neuromorphic hardware,‚Äù in LCPC, 2020.

[8] A. Balaji et al., ‚ÄúNeuroXplorer 1.0: An extensible framework for
architectural exploration with spiking neural networks,‚Äù in ICONS, 2021.
[9] X. Liu et al., ‚ÄúNeu-NoC: A high-efÔ¨Åcient interconnection network for

accelerated neuromorphic systems,‚Äù in ASP-DAC, 2018.

[10] A. Balaji et al., ‚ÄúExploration of segmented bus as scalable global

interconnect for neuromorphic computing,‚Äù in GLSVLSI, 2019.

arrays,‚Äù TCAS I, 2017.

[37] T. Titirsha et al., ‚ÄúEndurance-aware mapping of spiking neural networks

to neuromorphic hardware,‚Äù TPDS, 2021.

[38] T. Titirsha et al., ‚ÄúReliability-performance trade-offs in neuromorphic

computing,‚Äù in IGSC Workshops, 2020.

[39] S. Boyd et al., Convex optimization. Cambridge University Press, 2004.
[40] K.-M. Ng, ‚ÄúA continuation approach for solving nonlinear optimization
problems with discrete variables,‚Äù Doctor Dissertation, Department of
Management Science and Engineering of Stanford University, 2002.

[41] B. Selman et al., ‚ÄúHill-climbing search,‚Äù En. of Cog. Sc., 2006.
[42] A. Balaji et al., ‚ÄúPower-accuracy trade-offs for heartbeat classiÔ¨Åcation

on neural networks hardware,‚Äù JOLPE, 2018.

[43] A. Das et al., ‚ÄúHeartbeat classiÔ¨Åcation in wearables using multi-layer
perceptron and time-frequency joint distribution of ECG,‚Äù in CHASE,
2018.

[44] A. Das et al., ‚ÄúUnsupervised heart-rate estimation in wearables with
Liquid states and a probabilistic readout,‚Äù Neural Networks, 2018.
[45] H. J. Kashyap et al., ‚ÄúA recurrent neural network based model of
predictive smooth pursuit eye movement in primates,‚Äù in IJCNN, 2018.

LeNetAlexNetVGGHeartClassMLPDigitEdgeDetImgSmoothHeartEstmVisualPursuitRNNDigitAVERAGE246InferenceLifetimeNormalizedtoSpiNeMap65nm45nm32nm16nm