INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200954/Documents/project_2/project_2.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALURISC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200954/Documents/project_2/project_2.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
