<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab3-1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="binary_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="bit_scan_reverse.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="bit_scan_reverse.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="bit_scan_reverse.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="bit_scan_reverse.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="bit_scan_reverse.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="bit_scan_reverse.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="bit_scan_reverse.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="bit_scan_reverse.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="bit_scan_reverse.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="bit_scan_reverse.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bit_scan_reverse.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="bit_scan_reverse.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="bit_scan_reverse.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="bit_scan_reverse.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="bit_scan_reverse.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="bit_scan_reverse.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="bit_scan_reverse.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="bit_scan_reverse.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="bit_scan_reverse.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bit_scan_reverse2_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bit_scan_reverse2_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="bit_scan_reverse2_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bit_scan_reverse2_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="bit_scan_reverse_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bit_scan_reverse_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="bit_scan_reverse_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="bit_scan_reverse_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="bit_scan_reverse_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="bit_scan_reverse_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bit_scan_reverse_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bit_scan_reverse_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="bit_scan_reverse_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="bit_scan_reverse_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bit_scan_reverse_par.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bit_scan_reverse_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="bit_scan_reverse_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="bit_scan_reverse_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bit_scan_reverse_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1537570381" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="6722788503651541368" xil_pn:start_ts="1537570380">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537570573" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1537570573">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537595099" xil_pn:in_ck="-2242604365027395669" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1537595099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bit_scan_reverse.v"/>
      <outfile xil_pn:name="bit_scan_reverse2_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1537595084" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2937536744381272284" xil_pn:start_ts="1537595084">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537595084" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7082195873906726942" xil_pn:start_ts="1537595084">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537571028" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2948784350481068739" xil_pn:start_ts="1537571028">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537595099" xil_pn:in_ck="-2242604365027395669" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1537595099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bit_scan_reverse.v"/>
      <outfile xil_pn:name="bit_scan_reverse2_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1537595100" xil_pn:in_ck="-2242604365027395669" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5339819699051264807" xil_pn:start_ts="1537595099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bit_scan_reverse2_tb_beh.prj"/>
      <outfile xil_pn:name="bit_scan_reverse2_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1537595100" xil_pn:in_ck="4937137426627032609" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1368749209258079108" xil_pn:start_ts="1537595100">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bit_scan_reverse2_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1537570859" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1537570859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537570859" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4815958586581609271" xil_pn:start_ts="1537570859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537570859" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2948784350481068739" xil_pn:start_ts="1537570859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537570859" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1537570859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537570859" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7892392925863382539" xil_pn:start_ts="1537570859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537570859" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1537570859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537570859" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6302017496182674503" xil_pn:start_ts="1537570859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537574038" xil_pn:in_ck="7417337187993410434" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5927764170498303676" xil_pn:start_ts="1537574015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="bit_scan_reverse.lso"/>
      <outfile xil_pn:name="bit_scan_reverse.ngc"/>
      <outfile xil_pn:name="bit_scan_reverse.ngr"/>
      <outfile xil_pn:name="bit_scan_reverse.prj"/>
      <outfile xil_pn:name="bit_scan_reverse.stx"/>
      <outfile xil_pn:name="bit_scan_reverse.syr"/>
      <outfile xil_pn:name="bit_scan_reverse.xst"/>
      <outfile xil_pn:name="bit_scan_reverse2_tb_stx_beh.prj"/>
      <outfile xil_pn:name="bit_scan_reverse_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1537570869" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1254796520736665888" xil_pn:start_ts="1537570869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537574053" xil_pn:in_ck="-2193706559959650396" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8470193601077899456" xil_pn:start_ts="1537574038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="bit_scan_reverse.bld"/>
      <outfile xil_pn:name="bit_scan_reverse.ngd"/>
      <outfile xil_pn:name="bit_scan_reverse_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1537574062" xil_pn:in_ck="-2193706559959650395" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1537574053">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="bit_scan_reverse.pcf"/>
      <outfile xil_pn:name="bit_scan_reverse_map.map"/>
      <outfile xil_pn:name="bit_scan_reverse_map.mrp"/>
      <outfile xil_pn:name="bit_scan_reverse_map.ncd"/>
      <outfile xil_pn:name="bit_scan_reverse_map.ngm"/>
      <outfile xil_pn:name="bit_scan_reverse_map.xrpt"/>
      <outfile xil_pn:name="bit_scan_reverse_summary.xml"/>
      <outfile xil_pn:name="bit_scan_reverse_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1537574089" xil_pn:in_ck="86167510011300158" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1537574062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="bit_scan_reverse.ncd"/>
      <outfile xil_pn:name="bit_scan_reverse.pad"/>
      <outfile xil_pn:name="bit_scan_reverse.par"/>
      <outfile xil_pn:name="bit_scan_reverse.ptwx"/>
      <outfile xil_pn:name="bit_scan_reverse.unroutes"/>
      <outfile xil_pn:name="bit_scan_reverse.xpi"/>
      <outfile xil_pn:name="bit_scan_reverse_pad.csv"/>
      <outfile xil_pn:name="bit_scan_reverse_pad.txt"/>
      <outfile xil_pn:name="bit_scan_reverse_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1537574089" xil_pn:in_ck="-2193706559959650527" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1537574083">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="bit_scan_reverse.twr"/>
      <outfile xil_pn:name="bit_scan_reverse.twx"/>
    </transform>
  </transforms>

</generated_project>
