EESchema-LIBRARY Version 2.3  Date: 2014-10-22 12:27:57
#encoding utf-8
#
# STM32F100R8
#
DEF STM32F100R8 U 0 40 Y Y 1 F N
F0 "U" -1300 1950 60 H V C CNN
F1 "STM32F100R8" 1050 -1900 60 H V C CNN
F2 "LQFP64" 0 0 40 H V C CIN
F3 "~" 0 0 60 H V C CNN
ALIAS STM32F100RB
DRAW
S -1350 1900 1350 -1850 0 1 10 f
X VBAT 1 -1500 550 150 R 40 40 1 1 W
X PC13/TAMPER_RTC 2 -1500 -1400 150 R 40 40 1 1 B
X PC14/OSC32_IN 3 -1500 -1500 150 R 40 40 1 1 B
X PC15/OSC32_OUT 4 -1500 -1600 150 R 40 40 1 1 B
X OSC_IN 5 -1500 1150 150 R 40 40 1 1 I
X OSC_OUT 6 -1500 900 150 R 40 40 1 1 O
X ~NRST 7 -1500 1600 150 R 40 40 1 1 I
X PC0/ADC1_IN10 8 -1500 -100 150 R 40 40 1 1 B
X PC1/ADC1_IN11 9 -1500 -200 150 R 40 40 1 1 B
X PC2/ADC1_IN12 10 -1500 -300 150 R 40 40 1 1 B
X SPI1_NSS/ADC1_IN4/USART2_CK/DAC1_OUT/PA4 20 1500 1200 150 L 40 40 1 1 B
X I2C2_SDA/USART3_RX/PB11 30 1500 -1200 150 L 40 40 1 1 B
X PC9 40 -1500 -1000 150 R 40 40 1 1 B
X JTDI/PA15 50 1500 100 150 L 40 40 1 1 B
X BOOT0 60 -1500 1400 150 R 40 40 1 1 I
X PC3/ADC1_IN13 11 -1500 -400 150 R 40 40 1 1 B
X SPI1_SCK/ADC1_IN5/DAC2_OUT/PA5 21 1500 1100 150 L 40 40 1 1 B
X VSS 31 -200 -2000 150 U 40 40 1 1 W
X USART1_CK/MCO/TIM1_CH1/PA8 41 1500 800 150 L 40 40 1 1 B
X PC10 51 -1500 -1100 150 R 40 40 1 1 B
X TIM4_CH3/TIM16_CH1/CEC/PB8 61 1500 -900 150 L 40 40 1 1 B
X VSSA 12 300 -2000 150 U 40 40 1 1 W
X SPI1_MISO/ADC1_IN6/TIM3_CH1/PA6 22 1500 1000 150 L 40 40 1 1 B
X VDD 32 -200 2050 150 D 40 40 1 1 W
X USART1_TX/TIM1_CH2/TIM15_BKIN/PA9 42 1500 700 150 L 40 40 1 1 B
X PC11 52 -1500 -1200 150 R 40 40 1 1 B
X TIM4_CH4/TIM17_CH1/PB9 62 1500 -1000 150 L 40 40 1 1 B
X VDDA 13 300 2050 150 D 40 40 1 1 W
X SPI1_MOSI/ADC1_IN7/TIM3_CH2/PA7 23 1500 900 150 L 40 40 1 1 B
X SPI2_NSS/_I2C2_SMBA/TIM1_BKIN/USART3_CK/PB12 33 1500 -1300 150 L 40 40 1 1 B
X USART1_RX/TIM1_CH3/TIM17_BKIN/PA10 43 1500 600 150 L 40 40 1 1 B
X PC12 53 -1500 -1300 150 R 40 40 1 1 B
X VSS 63 0 -2000 150 U 40 40 1 1 W
X WKUP/USART2_CTS/ADC1_IN0/TIM2_CH1_ETR/PA0 14 1500 1600 150 L 40 40 1 1 B
X PC4/ADC1_IN14 24 -1500 -500 150 R 40 40 1 1 B
X SPI2_SCK/TIM1_CH1N/USART3_CTS/PB13 34 1500 -1400 150 L 40 40 1 1 B
X USART1_CTS/TIM1_CH4/PA11 44 1500 500 150 L 40 40 1 1 B
X PD2/TIM3_ETR 54 -1500 100 150 R 40 40 1 1 B
X VDD 64 0 2050 150 D 40 40 1 1 W
X USART2_RTS/ADC1_IN1/TIM2_CH2/PA1 15 1500 1500 150 L 40 40 1 1 B
X PC5/ADC1_IN15 25 -1500 -600 150 R 40 40 1 1 B
X SPI2_MISO/TIM1_CH2N/USART3_RTS/PB14 35 1500 -1500 150 L 40 40 1 1 B
X USART1_RTS/TIM1_ETR/PA12 45 1500 400 150 L 40 40 1 1 B
X JTDO/PB3 55 1500 -400 150 L 40 40 1 1 B
X USART2_TX/ADC1_IN2/TIM2_CH3/TIM15_CH1/PA2 16 1500 1400 150 L 40 40 1 1 B
X ADC1_IN8/TIM3_CH3/PB0 26 1500 -100 150 L 40 40 1 1 B
X SPI2_MOSI/TIM1_CH3N/TIM15_CH1N/PB15 36 1500 -1600 150 L 40 40 1 1 B
X JTMS/SWDIO/PA13 46 1500 300 150 L 40 40 1 1 B
X NJRST/PB4 56 1500 -500 150 L 40 40 1 1 B
X USART2_RX/ADC1_IN3/TIM2_CH4/TIM15_CH2/PA3 17 1500 1300 150 L 40 40 1 1 B
X ADC1_IN9/TIM3_CH4/PB1 27 1500 -200 150 L 40 40 1 1 B
X PC6 37 -1500 -700 150 R 40 40 1 1 B
X VSS 47 -100 -2000 150 U 40 40 1 1 W
X I2C1_SMBA/TIM16_BKIN/PB5 57 1500 -600 150 L 40 40 1 1 B
X VSS 18 -300 -2000 150 U 40 40 1 1 w
X BOOT1/PB2 28 1500 -300 150 L 40 40 1 1 B
X PC7 38 -1500 -800 150 R 40 40 1 1 B
X VDD 48 -100 2050 150 D 40 40 1 1 W
X I2C1_SCL/TIM4_CH1/TIM16_CH1N/PB6 58 1500 -700 150 L 40 40 1 1 B
X VDD 19 -300 2050 150 D 40 40 1 1 W
X I2C2_SCL/USART3_TX/PB10 29 1500 -1100 150 L 40 40 1 1 B
X PC8 39 -1500 -900 150 R 40 40 1 1 B
X JTCK/SWCLK/PA14 49 1500 200 150 L 40 40 1 1 B
X I2C1_SDA/TIM4_CH2/TIM17_CH1N/PB7 59 1500 -800 150 L 40 40 1 1 B
ENDDRAW
ENDDEF
#
#End Library
