# system info ddr4_wr_rd on 2025.10.16.14:57:22
system_info:
name,value
DEVICE,AGFB027R24C2E2VR2
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for ddr4_wr_rd on 2025.10.16.14:57:22
files:
filepath,kind,attributes,module,is_top
sim/ddr4_wr_rd.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ddr4_wr_rd,true
altera_mm_interconnect_1920/sim/ddr4_wr_rd_altera_mm_interconnect_1920_co3wyjy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ddr4_wr_rd_altera_mm_interconnect_1920_co3wyjy,false
altera_mm_interconnect_1920/sim/ddr4_wr_rd_altera_mm_interconnect_1920_dgurhwa.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ddr4_wr_rd_altera_mm_interconnect_1920_dgurhwa,false
altera_mm_interconnect_1920/sim/ddr4_wr_rd_altera_mm_interconnect_1920_6lb3vry.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ddr4_wr_rd_altera_mm_interconnect_1920_6lb3vry,false
altera_reset_controller_1922/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_master_translator_192/sim/ddr4_wr_rd_altera_merlin_master_translator_192_lykd4la.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_master_translator_192_lykd4la,false
altera_merlin_slave_translator_191/sim/ddr4_wr_rd_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_master_agent_1922/sim/ddr4_wr_rd_altera_merlin_master_agent_1922_fy3n5ti.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_master_agent_1922_fy3n5ti,false
altera_merlin_slave_agent_1921/sim/ddr4_wr_rd_altera_merlin_slave_agent_1921_b6r3djy.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_router_1921/sim/ddr4_wr_rd_altera_merlin_router_1921_drh4sty.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_router_1921_drh4sty,false
altera_merlin_router_1921/sim/ddr4_wr_rd_altera_merlin_router_1921_4xpo7xa.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_router_1921_4xpo7xa,false
altera_merlin_router_1921/sim/ddr4_wr_rd_altera_merlin_router_1921_3f32ddi.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_router_1921_3f32ddi,false
altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_traffic_limiter_1921_js7yfey,false
altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_traffic_limiter_1921_js7yfey,false
altera_merlin_traffic_limiter_1921/sim/ddr4_wr_rd_altera_merlin_traffic_limiter_1921_js7yfey.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_traffic_limiter_1921_js7yfey,false
altera_merlin_demultiplexer_1921/sim/ddr4_wr_rd_altera_merlin_demultiplexer_1921_jtkdvly.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_demultiplexer_1921_jtkdvly,false
altera_merlin_multiplexer_1922/sim/ddr4_wr_rd_altera_merlin_multiplexer_1922_nft4wwa.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_multiplexer_1922_nft4wwa,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_multiplexer_1922_nft4wwa,false
altera_merlin_demultiplexer_1921/sim/ddr4_wr_rd_altera_merlin_demultiplexer_1921_zpn2qzq.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_demultiplexer_1921_zpn2qzq,false
altera_merlin_multiplexer_1922/sim/ddr4_wr_rd_altera_merlin_multiplexer_1922_gahj7nq.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_multiplexer_1922_gahj7nq,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_multiplexer_1922_gahj7nq,false
altera_merlin_width_adapter_1940/sim/ddr4_wr_rd_altera_merlin_width_adapter_1940_wifzxvi.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_width_adapter_1940_wifzxvi,false
altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_width_adapter_1940_wifzxvi,false
altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_width_adapter_1940_wifzxvi,false
altera_merlin_width_adapter_1940/sim/ddr4_wr_rd_altera_merlin_width_adapter_1940_puenm3y.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_width_adapter_1940_puenm3y,false
altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_width_adapter_1940_puenm3y,false
altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_width_adapter_1940_puenm3y,false
altera_merlin_router_1921/sim/ddr4_wr_rd_altera_merlin_router_1921_h2hawyy.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_router_1921_h2hawyy,false
altera_merlin_router_1921/sim/ddr4_wr_rd_altera_merlin_router_1921_h43qxpi.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_router_1921_h43qxpi,false
altera_merlin_burst_adapter_1932/sim/ddr4_wr_rd_altera_merlin_burst_adapter_1932_577eeai.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_burst_adapter_1932_577eeai,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_burst_adapter_1932_577eeai,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_burst_adapter_1932_577eeai,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_burst_adapter_1932_577eeai,false
altera_merlin_burst_adapter_1932/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_burst_adapter_1932_577eeai,false
altera_merlin_burst_adapter_1932/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_burst_adapter_1932_577eeai,false
altera_merlin_burst_adapter_1932/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_burst_adapter_1932_577eeai,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_burst_adapter_1932_577eeai,false
altera_merlin_demultiplexer_1921/sim/ddr4_wr_rd_altera_merlin_demultiplexer_1921_klex2oi.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_demultiplexer_1921_klex2oi,false
altera_merlin_multiplexer_1922/sim/ddr4_wr_rd_altera_merlin_multiplexer_1922_yjunmey.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_multiplexer_1922_yjunmey,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_multiplexer_1922_yjunmey,false
altera_merlin_demultiplexer_1921/sim/ddr4_wr_rd_altera_merlin_demultiplexer_1921_nwqillq.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_demultiplexer_1921_nwqillq,false
altera_merlin_multiplexer_1922/sim/ddr4_wr_rd_altera_merlin_multiplexer_1922_slxoffy.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_multiplexer_1922_slxoffy,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_merlin_multiplexer_1922_slxoffy,false
altera_merlin_traffic_limiter_1921/sim/ddr4_wr_rd_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_wq7ojcq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ddr4_wr_rd_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_wq7ojcq,false
altera_avalon_sc_fifo_1932/sim/ddr4_wr_rd_altera_avalon_sc_fifo_1932_w27kryi.v,VERILOG,,ddr4_wr_rd_altera_avalon_sc_fifo_1932_w27kryi,false
altera_merlin_burst_adapter_1932/sim/ddr4_wr_rd_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_ju72msa.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ddr4_wr_rd_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_ju72msa,false
altera_avalon_st_pipeline_stage_1930/sim/ddr4_wr_rd_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv,SYSTEM_VERILOG,,ddr4_wr_rd_altera_avalon_st_pipeline_stage_1930_bv2ucky,false
altera_avalon_st_pipeline_stage_1930/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,ddr4_wr_rd_altera_avalon_st_pipeline_stage_1930_bv2ucky,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ddr4_wr_rd.address_span_extender_0,ed_synth_address_span_extender_0
ddr4_wr_rd.address_span_extender_1,ed_synth_address_span_extender_0
ddr4_wr_rd.address_span_extender_2,ddr4_wr_rd_address_span_extender_2
ddr4_wr_rd.clock_bridge_0,ddr4_wr_rd_clock_bridge_0
ddr4_wr_rd.csr_bridge,ddr4_wr_rd_mm_bridge_1
ddr4_wr_rd.intel_onchip_memory_1,ddr4_wr_rd_intel_onchip_memory_1
ddr4_wr_rd.mm_bridge_1,ed_synth_mm_bridge_0
ddr4_wr_rd.reset_bridge_0,ddr4_wr_rd_reset_bridge_0
ddr4_wr_rd.wr_msgdma_0,ed_synth_msgdma_0
ddr4_wr_rd.mm_interconnect_0,ddr4_wr_rd_altera_mm_interconnect_1920_co3wyjy
ddr4_wr_rd.mm_interconnect_0.address_span_extender_1_expanded_master_translator,ddr4_wr_rd_altera_merlin_master_translator_192_lykd4la
ddr4_wr_rd.mm_interconnect_0.mm_bridge_1_s0_translator,ddr4_wr_rd_altera_merlin_slave_translator_191_x56fcki
ddr4_wr_rd.mm_interconnect_1,ddr4_wr_rd_altera_mm_interconnect_1920_dgurhwa
ddr4_wr_rd.mm_interconnect_1.csr_bridge_m0_translator,ddr4_wr_rd_altera_merlin_master_translator_192_lykd4la
ddr4_wr_rd.mm_interconnect_1.wr_msgdma_0_csr_translator,ddr4_wr_rd_altera_merlin_slave_translator_191_x56fcki
ddr4_wr_rd.mm_interconnect_1.wr_msgdma_0_descriptor_slave_translator,ddr4_wr_rd_altera_merlin_slave_translator_191_x56fcki
ddr4_wr_rd.mm_interconnect_1.csr_bridge_m0_agent,ddr4_wr_rd_altera_merlin_master_agent_1922_fy3n5ti
ddr4_wr_rd.mm_interconnect_1.wr_msgdma_0_csr_agent,ddr4_wr_rd_altera_merlin_slave_agent_1921_b6r3djy
ddr4_wr_rd.mm_interconnect_1.wr_msgdma_0_descriptor_slave_agent,ddr4_wr_rd_altera_merlin_slave_agent_1921_b6r3djy
ddr4_wr_rd.mm_interconnect_1.wr_msgdma_0_csr_agent_rsp_fifo,ddr4_wr_rd_altera_avalon_sc_fifo_1932_w27kryi
ddr4_wr_rd.mm_interconnect_1.wr_msgdma_0_descriptor_slave_agent_rsp_fifo,ddr4_wr_rd_altera_avalon_sc_fifo_1932_w27kryi
ddr4_wr_rd.mm_interconnect_1.router,ddr4_wr_rd_altera_merlin_router_1921_drh4sty
ddr4_wr_rd.mm_interconnect_1.router_001,ddr4_wr_rd_altera_merlin_router_1921_4xpo7xa
ddr4_wr_rd.mm_interconnect_1.router_002,ddr4_wr_rd_altera_merlin_router_1921_3f32ddi
ddr4_wr_rd.mm_interconnect_1.csr_bridge_m0_limiter,ddr4_wr_rd_altera_merlin_traffic_limiter_1921_js7yfey
ddr4_wr_rd.mm_interconnect_1.csr_bridge_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,ddr4_wr_rd_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_wq7ojcq
ddr4_wr_rd.mm_interconnect_1.csr_bridge_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,ddr4_wr_rd_altera_avalon_sc_fifo_1932_w27kryi
ddr4_wr_rd.mm_interconnect_1.cmd_demux,ddr4_wr_rd_altera_merlin_demultiplexer_1921_jtkdvly
ddr4_wr_rd.mm_interconnect_1.cmd_mux,ddr4_wr_rd_altera_merlin_multiplexer_1922_nft4wwa
ddr4_wr_rd.mm_interconnect_1.cmd_mux_001,ddr4_wr_rd_altera_merlin_multiplexer_1922_nft4wwa
ddr4_wr_rd.mm_interconnect_1.rsp_demux,ddr4_wr_rd_altera_merlin_demultiplexer_1921_zpn2qzq
ddr4_wr_rd.mm_interconnect_1.rsp_demux_001,ddr4_wr_rd_altera_merlin_demultiplexer_1921_zpn2qzq
ddr4_wr_rd.mm_interconnect_1.rsp_mux,ddr4_wr_rd_altera_merlin_multiplexer_1922_gahj7nq
ddr4_wr_rd.mm_interconnect_1.wr_msgdma_0_descriptor_slave_cmd_width_adapter,ddr4_wr_rd_altera_merlin_width_adapter_1940_wifzxvi
ddr4_wr_rd.mm_interconnect_1.wr_msgdma_0_descriptor_slave_rsp_width_adapter,ddr4_wr_rd_altera_merlin_width_adapter_1940_puenm3y
ddr4_wr_rd.mm_interconnect_2,ddr4_wr_rd_altera_mm_interconnect_1920_6lb3vry
ddr4_wr_rd.mm_interconnect_2.wr_msgdma_0_mm_write_translator,ddr4_wr_rd_altera_merlin_master_translator_192_lykd4la
ddr4_wr_rd.mm_interconnect_2.intel_onchip_memory_1_s1_translator,ddr4_wr_rd_altera_merlin_slave_translator_191_x56fcki
ddr4_wr_rd.mm_interconnect_2.address_span_extender_2_windowed_slave_translator,ddr4_wr_rd_altera_merlin_slave_translator_191_x56fcki
ddr4_wr_rd.mm_interconnect_2.wr_msgdma_0_mm_write_agent,ddr4_wr_rd_altera_merlin_master_agent_1922_fy3n5ti
ddr4_wr_rd.mm_interconnect_2.intel_onchip_memory_1_s1_agent,ddr4_wr_rd_altera_merlin_slave_agent_1921_b6r3djy
ddr4_wr_rd.mm_interconnect_2.address_span_extender_2_windowed_slave_agent,ddr4_wr_rd_altera_merlin_slave_agent_1921_b6r3djy
ddr4_wr_rd.mm_interconnect_2.intel_onchip_memory_1_s1_agent_rsp_fifo,ddr4_wr_rd_altera_avalon_sc_fifo_1932_w27kryi
ddr4_wr_rd.mm_interconnect_2.address_span_extender_2_windowed_slave_agent_rsp_fifo,ddr4_wr_rd_altera_avalon_sc_fifo_1932_w27kryi
ddr4_wr_rd.mm_interconnect_2.router,ddr4_wr_rd_altera_merlin_router_1921_h2hawyy
ddr4_wr_rd.mm_interconnect_2.router_001,ddr4_wr_rd_altera_merlin_router_1921_h43qxpi
ddr4_wr_rd.mm_interconnect_2.router_002,ddr4_wr_rd_altera_merlin_router_1921_h43qxpi
ddr4_wr_rd.mm_interconnect_2.intel_onchip_memory_1_s1_burst_adapter,ddr4_wr_rd_altera_merlin_burst_adapter_1932_577eeai
ddr4_wr_rd.mm_interconnect_2.intel_onchip_memory_1_s1_burst_adapter.my_altera_avalon_st_pipeline_stage,ddr4_wr_rd_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_ju72msa
ddr4_wr_rd.mm_interconnect_2.intel_onchip_memory_1_s1_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,ddr4_wr_rd_altera_avalon_st_pipeline_stage_1930_bv2ucky
ddr4_wr_rd.mm_interconnect_2.cmd_demux,ddr4_wr_rd_altera_merlin_demultiplexer_1921_klex2oi
ddr4_wr_rd.mm_interconnect_2.cmd_mux,ddr4_wr_rd_altera_merlin_multiplexer_1922_yjunmey
ddr4_wr_rd.mm_interconnect_2.cmd_mux_001,ddr4_wr_rd_altera_merlin_multiplexer_1922_yjunmey
ddr4_wr_rd.mm_interconnect_2.rsp_demux,ddr4_wr_rd_altera_merlin_demultiplexer_1921_nwqillq
ddr4_wr_rd.mm_interconnect_2.rsp_demux_001,ddr4_wr_rd_altera_merlin_demultiplexer_1921_nwqillq
ddr4_wr_rd.mm_interconnect_2.rsp_mux,ddr4_wr_rd_altera_merlin_multiplexer_1922_slxoffy
ddr4_wr_rd.rst_controller,altera_reset_controller
ddr4_wr_rd.rst_controller_001,altera_reset_controller
