# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab6Report.srcs/sources_1/imports/new/clock.v" \
"../../../../Lab6Report.srcs/sources_1/imports/new/fsm.v" \
"../../../../Lab6Report.srcs/sources_1/imports/new/top_fsm.v" \
"../../../../Lab6Report.srcs/sim_1/new/FSM_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
