

================================================================
== Vivado HLS Report for 'Adder2'
================================================================
* Date:           Fri Dec 21 20:36:04 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        MotionDetector2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.217|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    3|  8371202|    3|  8371202|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |     Trip    |          |
        | Loop Name| min |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+
        |- read_A  |    1|  8371200|         1|          1|          1| 1 ~ 8371200 |    yes   |
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    115|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     302|    488|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    129|
|Register         |        -|      -|     189|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     491|    732|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Adder2_CONTROL_BUS_s_axi_U  |Adder2_CONTROL_BUS_s_axi  |        0|      0|  302|  488|
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Total                       |                          |        0|      0|  302|  488|
    +----------------------------+--------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |differentBytes_2_fu_215_p2              |     +    |      0|  0|  39|          32|          32|
    |in1Count_3_fu_201_p2                    |     +    |      0|  0|  30|          23|           1|
    |INPUT_STREAM_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_last_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_last_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2                         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_497                        |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |INPUT_STREAM_V_last_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_fu_195_p2                           |   icmp   |      0|  0|  18|          23|          16|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                   |          |      0|  0| 115|          88|          57|
    +----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |INPUT_STREAM_TDATA_blk_n          |   9|          2|    1|          2|
    |INPUT_STREAM_V_data_V_0_data_out  |   9|          2|   32|         64|
    |INPUT_STREAM_V_data_V_0_state     |  15|          3|    2|          6|
    |INPUT_STREAM_V_dest_V_0_state     |  15|          3|    2|          6|
    |INPUT_STREAM_V_last_V_0_data_out  |   9|          2|    1|          2|
    |INPUT_STREAM_V_last_V_0_state     |  15|          3|    2|          6|
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |differentBytes_1_reg_174          |   9|          2|   32|         64|
    |differentBytes_reg_150            |   9|          2|   32|         64|
    |in1Count_1_reg_185                |   9|          2|   23|         46|
    |in1Count_reg_162                  |   9|          2|   23|         46|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 129|         27|  151|        310|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |INPUT_STREAM_V_data_V_0_payload_A  |  32|   0|   32|          0|
    |INPUT_STREAM_V_data_V_0_payload_B  |  32|   0|   32|          0|
    |INPUT_STREAM_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |INPUT_STREAM_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |INPUT_STREAM_V_data_V_0_state      |   2|   0|    2|          0|
    |INPUT_STREAM_V_dest_V_0_state      |   2|   0|    2|          0|
    |INPUT_STREAM_V_last_V_0_payload_A  |   1|   0|    1|          0|
    |INPUT_STREAM_V_last_V_0_payload_B  |   1|   0|    1|          0|
    |INPUT_STREAM_V_last_V_0_sel_rd     |   1|   0|    1|          0|
    |INPUT_STREAM_V_last_V_0_sel_wr     |   1|   0|    1|          0|
    |INPUT_STREAM_V_last_V_0_state      |   2|   0|    2|          0|
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |differentBytes_1_reg_174           |  32|   0|   32|          0|
    |differentBytes_reg_150             |  32|   0|   32|          0|
    |in1Count_1_reg_185                 |  23|   0|   23|          0|
    |in1Count_reg_162                   |  23|   0|   23|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 189|   0|  189|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_AWADDR   |  in |    7|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_ARADDR   |  in |    7|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |      CONTROL_BUS      |    scalar    |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |      CONTROL_BUS      |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_hs |         Adder2        | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |         Adder2        | return value |
|interrupt                  | out |    1| ap_ctrl_hs |         Adder2        | return value |
|INPUT_STREAM_TDATA         |  in |   32|    axis    | INPUT_STREAM_V_data_V |    pointer   |
|INPUT_STREAM_TVALID        |  in |    1|    axis    | INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TREADY        | out |    1|    axis    | INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TDEST         |  in |    6|    axis    | INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TKEEP         |  in |    4|    axis    | INPUT_STREAM_V_keep_V |    pointer   |
|INPUT_STREAM_TSTRB         |  in |    4|    axis    | INPUT_STREAM_V_strb_V |    pointer   |
|INPUT_STREAM_TUSER         |  in |    2|    axis    | INPUT_STREAM_V_user_V |    pointer   |
|INPUT_STREAM_TLAST         |  in |    1|    axis    | INPUT_STREAM_V_last_V |    pointer   |
|INPUT_STREAM_TID           |  in |    5|    axis    |  INPUT_STREAM_V_id_V  |    pointer   |
+---------------------------+-----+-----+------------+-----------------------+--------------+

