{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669060295911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669060295914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 14:51:35 2022 " "Processing started: Mon Nov 21 14:51:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669060295914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060295914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060295914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669060296504 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669060296504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab7/lab7_sm/src/rom/instructions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab7/lab7_sm/src/rom/instructions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructions-SYN " "Found design unit 1: instructions-SYN" {  } { { "../../src/rom/instructions.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/rom/instructions.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302699 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructions " "Found entity 1: instructions" {  } { { "../../src/rom/instructions.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/rom/instructions.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060302699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab7/lab7_sm/src/display/src/seven_seg/src/seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab7/lab7_sm/src/display/src/seven_seg/src/seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-beh " "Found design unit 1: seven_seg-beh" {  } { { "../../src/display/src/seven_seg/src/seven_seg.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/display/src/seven_seg/src/seven_seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302711 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "../../src/display/src/seven_seg/src/seven_seg.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/display/src/seven_seg/src/seven_seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060302711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab7/lab7_sm/src/display/src/double_dabble.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab7/lab7_sm/src/display/src/double_dabble.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_dabble-beh " "Found design unit 1: double_dabble-beh" {  } { { "../../src/display/src/double_dabble.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/display/src/double_dabble.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302722 ""} { "Info" "ISGN_ENTITY_NAME" "1 double_dabble " "Found entity 1: double_dabble" {  } { { "../../src/display/src/double_dabble.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/display/src/double_dabble.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060302722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab7/lab7_sm/src/display/src/display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab7/lab7_sm/src/display/src/display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-beh " "Found design unit 1: display-beh" {  } { { "../../src/display/src/display.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/display/src/display.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302732 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../../src/display/src/display.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/display/src/display.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060302732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab7/lab7_sm/src/calculator/src/state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab7/lab7_sm/src/calculator/src/state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_machine-beh " "Found design unit 1: State_machine-beh" {  } { { "../../src/calculator/src/State_machine.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/calculator/src/State_machine.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302743 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_machine " "Found entity 1: State_machine" {  } { { "../../src/calculator/src/State_machine.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/calculator/src/State_machine.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060302743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab7/lab7_sm/src/calculator/src/calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab7/lab7_sm/src/calculator/src/calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculator-beh " "Found design unit 1: calculator-beh" {  } { { "../../src/calculator/src/calculator.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/calculator/src/calculator.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302753 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "../../src/calculator/src/calculator.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/calculator/src/calculator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060302753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab7/lab7_sm/src/calculator/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab7/lab7_sm/src/calculator/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-beh " "Found design unit 1: alu-beh" {  } { { "../../src/calculator/src/alu.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/calculator/src/alu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302762 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../src/calculator/src/alu.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/calculator/src/alu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060302762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab7/lab7_sm/src/calculator/src/memory/src/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab7/lab7_sm/src/calculator/src/memory/src/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "../../src/calculator/src/memory/src/memory.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/calculator/src/memory/src/memory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302774 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../../src/calculator/src/memory/src/memory.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/calculator/src/memory/src/memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060302774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab7/lab7_sm/src/program_counter/src/generic_adder_beh/src/generic_adder_beh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab7/lab7_sm/src/program_counter/src/generic_adder_beh/src/generic_adder_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_adder_beh-beh " "Found design unit 1: generic_adder_beh-beh" {  } { { "../../src/program_counter/src/generic_adder_beh/src/generic_adder_beh.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/program_counter/src/generic_adder_beh/src/generic_adder_beh.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302785 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_adder_beh " "Found entity 1: generic_adder_beh" {  } { { "../../src/program_counter/src/generic_adder_beh/src/generic_adder_beh.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/program_counter/src/generic_adder_beh/src/generic_adder_beh.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060302785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab7/lab7_sm/src/program_counter/src/program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab7/lab7_sm/src/program_counter/src/program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-beh " "Found design unit 1: program_counter-beh" {  } { { "../../src/program_counter/src/program_counter.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/program_counter/src/program_counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302797 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../../src/program_counter/src/program_counter.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/program_counter/src/program_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060302797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab7/lab7_sm/src/machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab7/lab7_sm/src/machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine-beh " "Found design unit 1: machine-beh" {  } { { "../../src/machine.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/machine.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302807 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "../../src/machine.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/machine.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060302807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab7/lab7_sm/src/generic_laterial_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab7/lab7_sm/src/generic_laterial_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_laterial_shift-beh " "Found design unit 1: generic_laterial_shift-beh" {  } { { "../../src/generic_laterial_shift.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/generic_laterial_shift.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302816 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_laterial_shift " "Found entity 1: generic_laterial_shift" {  } { { "../../src/generic_laterial_shift.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/generic_laterial_shift.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060302816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab7/lab7_sm/src/generic_2x1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab7/lab7_sm/src/generic_2x1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_2x1_mux-beh " "Found design unit 1: generic_2x1_mux-beh" {  } { { "../../src/generic_2x1_mux.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/generic_2x1_mux.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302825 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_2x1_mux " "Found entity 1: generic_2x1_mux" {  } { { "../../src/generic_2x1_mux.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/generic_2x1_mux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060302825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab7/lab7_sm/src/generic_nzero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab7/lab7_sm/src/generic_nzero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_nzero-beh " "Found design unit 1: generic_nzero-beh" {  } { { "../../src/generic_nzero.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/generic_nzero.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302834 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_nzero " "Found entity 1: generic_nzero" {  } { { "../../src/generic_nzero.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/generic_nzero.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060302834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab7/lab7_sm/src/rising_edge_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab7/lab7_sm/src/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer-beh " "Found design unit 1: rising_edge_synchronizer-beh" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/rising_edge_synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302843 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/rising_edge_synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060302843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab7/lab7_sm/src/components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /documents/cpet343/lab7/lab7_sm/src/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "../../src/components.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/components.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060302852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab7/lab7_sm/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab7/lab7_sm/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-beh " "Found design unit 1: top-beh" {  } { { "../../src/top.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/top.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302862 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../src/top.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/top.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060302862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060302862 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669060302927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_laterial_shift generic_laterial_shift:decode_1 " "Elaborating entity \"generic_laterial_shift\" for hierarchy \"generic_laterial_shift:decode_1\"" {  } { { "../../src/top.vhd" "decode_1" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/top.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060303016 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preset generic_laterial_shift.vhd(28) " "VHDL Process Statement warning at generic_laterial_shift.vhd(28): signal \"preset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/generic_laterial_shift.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/generic_laterial_shift.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669060303016 "|top|generic_laterial_shift:decode_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_2x1_mux generic_2x1_mux:res_gen " "Elaborating entity \"generic_2x1_mux\" for hierarchy \"generic_2x1_mux:res_gen\"" {  } { { "../../src/top.vhd" "res_gen" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/top.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060303107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:find_instructions " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:find_instructions\"" {  } { { "../../src/top.vhd" "find_instructions" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/top.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060303195 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout program_counter.vhd(41) " "Verilog HDL or VHDL warning at program_counter.vhd(41): object \"cout\" assigned a value but never read" {  } { { "../../src/program_counter/src/program_counter.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/program_counter/src/program_counter.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669060303195 "|top|program_counter:find_instructions"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "jmp2addy program_counter.vhd(61) " "VHDL Process Statement warning at program_counter.vhd(61): signal \"jmp2addy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/program_counter/src/program_counter.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/program_counter/src/program_counter.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669060303195 "|top|program_counter:find_instructions"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_adder_beh program_counter:find_instructions\|generic_adder_beh:add_1 " "Elaborating entity \"generic_adder_beh\" for hierarchy \"program_counter:find_instructions\|generic_adder_beh:add_1\"" {  } { { "../../src/program_counter/src/program_counter.vhd" "add_1" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/program_counter/src/program_counter.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060303270 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cin_guard generic_adder_beh.vhd(25) " "VHDL Signal Declaration warning at generic_adder_beh.vhd(25): used explicit default value for signal \"cin_guard\" because signal was never assigned a value" {  } { { "../../src/program_counter/src/generic_adder_beh/src/generic_adder_beh.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/program_counter/src/generic_adder_beh/src/generic_adder_beh.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669060303270 "|top|program_counter:find_instructions|generic_adder_beh:add_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructions instructions:instructions_inst " "Elaborating entity \"instructions\" for hierarchy \"instructions:instructions_inst\"" {  } { { "../../src/top.vhd" "instructions_inst" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/top.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060303356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructions:instructions_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructions:instructions_inst\|altsyncram:altsyncram_component\"" {  } { { "../../src/rom/instructions.vhd" "altsyncram_component" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/rom/instructions.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060303617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructions:instructions_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructions:instructions_inst\|altsyncram:altsyncram_component\"" {  } { { "../../src/rom/instructions.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/rom/instructions.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060303683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructions:instructions_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructions:instructions_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../sim/script/instuctions.mif " "Parameter \"init_file\" = \"../../sim/script/instuctions.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NJV " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NJV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060303684 ""}  } { { "../../src/rom/instructions.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/rom/instructions.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669060303684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1754.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1754.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1754 " "Found entity 1: altsyncram_1754" {  } { { "db/altsyncram_1754.tdf" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/hw/project/db/altsyncram_1754.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060303756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060303756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1754 instructions:instructions_inst\|altsyncram:altsyncram_component\|altsyncram_1754:auto_generated " "Elaborating entity \"altsyncram_1754\" for hierarchy \"instructions:instructions_inst\|altsyncram:altsyncram_component\|altsyncram_1754:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060303760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9n53.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9n53.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9n53 " "Found entity 1: altsyncram_9n53" {  } { { "db/altsyncram_9n53.tdf" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/hw/project/db/altsyncram_9n53.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060303894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060303894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9n53 instructions:instructions_inst\|altsyncram:altsyncram_component\|altsyncram_1754:auto_generated\|altsyncram_9n53:altsyncram1 " "Elaborating entity \"altsyncram_9n53\" for hierarchy \"instructions:instructions_inst\|altsyncram:altsyncram_component\|altsyncram_1754:auto_generated\|altsyncram_9n53:altsyncram1\"" {  } { { "db/altsyncram_1754.tdf" "altsyncram1" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/hw/project/db/altsyncram_1754.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060303903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom instructions:instructions_inst\|altsyncram:altsyncram_component\|altsyncram_1754:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"instructions:instructions_inst\|altsyncram:altsyncram_component\|altsyncram_1754:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1754.tdf" "mgl_prim2" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/hw/project/db/altsyncram_1754.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060304166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructions:instructions_inst\|altsyncram:altsyncram_component\|altsyncram_1754:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"instructions:instructions_inst\|altsyncram:altsyncram_component\|altsyncram_1754:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1754.tdf" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/hw/project/db/altsyncram_1754.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060304251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructions:instructions_inst\|altsyncram:altsyncram_component\|altsyncram_1754:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"instructions:instructions_inst\|altsyncram:altsyncram_component\|altsyncram_1754:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000 " "Parameter \"CVALUE\" = \"0000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060304251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060304251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060304251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1313494528 " "Parameter \"NODE_NAME\" = \"1313494528\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060304251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060304251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060304251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 13 " "Parameter \"WIDTH_WORD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060304251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060304251 ""}  } { { "db/altsyncram_1754.tdf" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/hw/project/db/altsyncram_1754.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669060304251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter instructions:instructions_inst\|altsyncram:altsyncram_component\|altsyncram_1754:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"instructions:instructions_inst\|altsyncram:altsyncram_component\|altsyncram_1754:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060304379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl instructions:instructions_inst\|altsyncram:altsyncram_component\|altsyncram_1754:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"instructions:instructions_inst\|altsyncram:altsyncram_component\|altsyncram_1754:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060304577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr instructions:instructions_inst\|altsyncram:altsyncram_component\|altsyncram_1754:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"instructions:instructions_inst\|altsyncram:altsyncram_component\|altsyncram_1754:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060304780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine machine:change_top " "Elaborating entity \"machine\" for hierarchy \"machine:change_top\"" {  } { { "../../src/top.vhd" "change_top" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/top.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060304922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_nzero machine:change_top\|generic_nzero:is_zero " "Elaborating entity \"generic_nzero\" for hierarchy \"machine:change_top\|generic_nzero:is_zero\"" {  } { { "../../src/machine.vhd" "is_zero" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/machine.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060304995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rising_edge_synchronizer rising_edge_synchronizer:sync_ex " "Elaborating entity \"rising_edge_synchronizer\" for hierarchy \"rising_edge_synchronizer:sync_ex\"" {  } { { "../../src/top.vhd" "sync_ex" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/top.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060305067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator calculator:math " "Elaborating entity \"calculator\" for hierarchy \"calculator:math\"" {  } { { "../../src/top.vhd" "math" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/top.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060305144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_machine calculator:math\|State_machine:state_changer " "Elaborating entity \"State_machine\" for hierarchy \"calculator:math\|State_machine:state_changer\"" {  } { { "../../src/calculator/src/calculator.vhd" "state_changer" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/calculator/src/calculator.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060305235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory calculator:math\|memory:ram_gen " "Elaborating entity \"memory\" for hierarchy \"calculator:math\|memory:ram_gen\"" {  } { { "../../src/calculator/src/calculator.vhd" "ram_gen" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/calculator/src/calculator.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060305300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu calculator:math\|alu:math " "Elaborating entity \"alu\" for hierarchy \"calculator:math\|alu:math\"" {  } { { "../../src/calculator/src/calculator.vhd" "math" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/calculator/src/calculator.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060305381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:bin2hex_dis " "Elaborating entity \"display\" for hierarchy \"display:bin2hex_dis\"" {  } { { "../../src/top.vhd" "bin2hex_dis" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/top.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060305460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg display:bin2hex_dis\|seven_seg:display_one " "Elaborating entity \"seven_seg\" for hierarchy \"display:bin2hex_dis\|seven_seg:display_one\"" {  } { { "../../src/display/src/display.vhd" "display_one" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/display/src/display.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060305533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_dabble display:bin2hex_dis\|double_dabble:presto_chango " "Elaborating entity \"double_dabble\" for hierarchy \"display:bin2hex_dis\|double_dabble:presto_chango\"" {  } { { "../../src/display/src/display.vhd" "presto_chango" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/display/src/display.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060305604 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1669060306073 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.11.21.14:51:48 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl " "2022.11.21.14:51:48 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060308371 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060309854 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060309992 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060311071 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060311168 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060311258 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060311355 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060311365 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060311391 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1669060312647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d43b179/alt_sld_fab.v" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/hw/project/db/ip/sld4d43b179/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060312897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060312897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060312971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060312971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060312987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060312987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060313047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060313047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060313122 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060313122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060313122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060313185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060313185 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060315606 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "calculator:math\|memory:ram_gen\|RAM " "RAM logic \"calculator:math\|memory:ram_gen\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "../../src/calculator/src/memory/src/memory.vhd" "RAM" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/calculator/src/memory/src/memory.vhd" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1669060315638 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1669060315638 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "calculator:math\|alu:math\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"calculator:math\|alu:math\|Div0\"" {  } { { "../../src/calculator/src/alu.vhd" "Div0" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/calculator/src/alu.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669060315756 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669060315756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculator:math\|alu:math\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"calculator:math\|alu:math\|lpm_divide:Div0\"" {  } { { "../../src/calculator/src/alu.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/calculator/src/alu.vhd" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060316530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculator:math\|alu:math\|lpm_divide:Div0 " "Instantiated megafunction \"calculator:math\|alu:math\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060316531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060316531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060316531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669060316531 ""}  } { { "../../src/calculator/src/alu.vhd" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/src/calculator/src/alu.vhd" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669060316531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7dm " "Found entity 1: lpm_divide_7dm" {  } { { "db/lpm_divide_7dm.tdf" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/hw/project/db/lpm_divide_7dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060316611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060316611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/hw/project/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060316721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060316721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "S:/Documents/CPET343/Lab7/Lab7_SM/hw/project/db/alt_u_div_03f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669060316841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060316841 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669060318595 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060318761 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669060320269 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669060320269 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "733 " "Implemented 733 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669060320792 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669060320792 ""} { "Info" "ICUT_CUT_TM_LCELLS" "685 " "Implemented 685 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669060320792 ""} { "Info" "ICUT_CUT_TM_RAMS" "13 " "Implemented 13 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669060320792 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1669060320792 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669060320792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4993 " "Peak virtual memory: 4993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669060320948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 14:52:00 2022 " "Processing ended: Mon Nov 21 14:52:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669060320948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669060320948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669060320948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669060320948 ""}
