# //  Questa Sim-64
# //  Version 2019.4 linux_x86_64 Oct 15 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project 1BitProcessor_rtl
# Compile of OneBitProcessor.v was successful.
# Compile of OneBitProcessor_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of OneBitProcessor_tb.v was successful.
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 17:13:12 on Nov 23,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
# Loading work.OneBitProcessor(fast__1)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /OneBitProcessor_tb File: /home/u0894108/Documents/VLSI/final_proj/The_Stupid_Machine/skywater_template/projects/OneBitProcessor_tb.v Line: 823
run
#                    0 << Starting the Simulation
# Test 1.1.1 passed
# Test 1.1.2 passed
# Test 1.1.3 passed
# Test 1.1.4 passed
# Test 1.2.1 passed
# Test 1.2.2 passed
# Test 1.2.3 passed
# Test 1.2.4 passed
# Test 1.2.5 passed
# Test 2.1 passed
# xxxxxxxxxx
# Test 2.2 passed
# Test 2.3 passed
# Test 2.4 passed
# WARNING: Test 2.5 Failed: Out0 should be 1, was 0.
# Test 2.5 passed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# Test 2 finished
# Test 1.2.6 passed
# Test 1.2.7 passed
# Test 1.2.8 passed
# Test 1.3.1 passed
# Test 1.3.2 passed
# Test 1.3.3 passed
# Test 1.3.4 passed
# Test 1.4.1 passed
# Test 1.4.2 passed
# Test 1.4.3 passed
# Test 1.4.4 passed
# Test 1.4.5 passed
# Test 1.4.6 passed
# Test 1.4.7 passed
# Test 1.4.8 passed
# Test 1.4.9 passed
# Test 1.4.10 passed
# Test 1.4.11 passed
# Test 1.4.12 passed
# Test 1.4.13 passed
# Test 1.4.14 passed
# Test 1.4.15 passed
# Test 1.4.16 passed
# Test 1.5.1 passed.
# Test 1.5.2 passed.
# Test 1.5.3 passed.
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# End time: 17:15:08 on Nov 23,2022, Elapsed time: 0:01:56
# Errors: 0, Warnings: 1
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 17:15:08 on Nov 23,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
# Loading work.OneBitProcessor(fast__1)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /OneBitProcessor_tb File: /home/u0894108/Documents/VLSI/final_proj/The_Stupid_Machine/skywater_template/projects/OneBitProcessor_tb.v Line: 823
add wave -position insertpoint sim:/OneBitProcessor_tb/dut1/*
run
#                    0 << Starting the Simulation
# Test 1.1.1 passed
# Test 1.1.2 passed
# Test 1.1.3 passed
# Test 1.1.4 passed
# Test 1.2.1 passed
# Test 1.2.2 passed
# Test 1.2.3 passed
# Test 1.2.4 passed
# Test 1.2.5 passed
# Test 2.1 passed
# xxxxxxxxxx
# Test 2.2 passed
# Test 2.3 passed
# Test 2.4 passed
# WARNING: Test 2.5 Failed: Out0 should be 1, was 0.
# Test 2.5 passed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# Test 2 finished
# Test 1.2.6 passed
# Test 1.2.7 passed
# Test 1.2.8 passed
# Test 1.3.1 passed
# Test 1.3.2 passed
# Test 1.3.3 passed
# Test 1.3.4 passed
# Test 1.4.1 passed
# Test 1.4.2 passed
# Test 1.4.3 passed
# Test 1.4.4 passed
# Test 1.4.5 passed
# Test 1.4.6 passed
# Test 1.4.7 passed
# Test 1.4.8 passed
# Test 1.4.9 passed
# Test 1.4.10 passed
# Test 1.4.11 passed
# Test 1.4.12 passed
# Test 1.4.13 passed
# Test 1.4.14 passed
# Test 1.4.15 passed
# Test 1.4.16 passed
# Test 1.5.1 passed.
# Test 1.5.2 passed.
# Test 1.5.3 passed.
# Compile of OneBitProcessor.v was successful.
# Compile of OneBitProcessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of OneBitProcessor.v was successful.
# Compile of OneBitProcessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# End time: 17:46:52 on Nov 23,2022, Elapsed time: 0:31:44
# Errors: 1487, Warnings: 1
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 17:46:52 on Nov 23,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
# Loading work.OneBitProcessor(fast__1)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /OneBitProcessor_tb File: /home/u0894108/Documents/VLSI/final_proj/The_Stupid_Machine/skywater_template/projects/OneBitProcessor_tb.v Line: 894
add wave -position insertpoint sim:/OneBitProcessor_tb/dut1/*
add wave -position insertpoint  \
sim:/OneBitProcessor_tb/dut1/instructions
run
#                    0 << Starting the Simulation
# Test 1.1.1 passed
# Test 1.1.2 passed
# Test 1.1.3 passed
# Test 1.1.4 passed
# Test 1.2.1 passed
# Test 1.2.2 passed
# Test 1.2.3 passed
# Test 1.2.4 passed
# Test 1.2.5 passed
# Test 2.1 passed
# xxxxxxxxxx
# Test 2.2 passed
# Test 2.3 passed
# Test 2.4 passed
# WARNING: Test 2.5 Failed: Out0 should be 1, was 0.
# Test 2.5 passed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# Test 2 finished
# Test 1.2.6 passed
# Test 1.2.7 passed
# Test 1.2.8 passed
# Test 1.3.1 passed
# Test 1.3.2 passed
# Test 1.3.3 passed
# Test 1.3.4 passed
# Test 1.4.1 passed
# Test 1.4.2 passed
# Test 1.4.3 passed
# Test 1.4.4 passed
# Test 1.4.5 passed
# Test 1.4.6 passed
# Test 1.4.7 passed
# Test 1.4.8 passed
# Test 1.4.9 passed
# Test 1.4.10 passed
# Test 1.4.11 passed
# Test 1.4.12 passed
# Test 1.4.13 passed
# Test 1.4.14 passed
# Test 1.4.15 passed
# Test 1.4.16 passed
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# End time: 17:47:48 on Nov 23,2022, Elapsed time: 0:00:56
# Errors: 762, Warnings: 1
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 17:47:48 on Nov 23,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
# Loading work.OneBitProcessor(fast__1)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /OneBitProcessor_tb File: /home/u0894108/Documents/VLSI/final_proj/The_Stupid_Machine/skywater_template/projects/OneBitProcessor_tb.v Line: 894
add wave -position insertpoint sim:/OneBitProcessor_tb/dut1/*
add wave -position insertpoint  \
sim:/OneBitProcessor_tb/dut1/instructions
run
#                    0 << Starting the Simulation
# Test 1.1.1 passed
# Test 1.1.2 passed
# Test 1.1.3 passed
# Test 1.1.4 passed
# Test 1.2.1 passed
# Test 1.2.2 passed
# Test 1.2.3 passed
# Test 1.2.4 passed
# Test 1.2.5 passed
# Test 2.1 passed
# xxxxxxxxxx
# Test 2.2 passed
# Test 2.3 passed
# Test 2.4 passed
# WARNING: Test 2.5 Failed: Out0 should be 1, was 0.
# Test 2.5 passed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# Test 2 finished
# Test 1.2.6 passed
# Test 1.2.7 passed
# Test 1.2.8 passed
# Test 1.3.1 passed
# Test 1.3.2 passed
# Test 1.3.3 passed
# Test 1.3.4 passed
# Test 1.4.1 passed
# Test 1.4.2 passed
# Test 1.4.3 passed
# Test 1.4.4 passed
# Test 1.4.5 passed
# Test 1.4.6 passed
# Test 1.4.7 passed
# Test 1.4.8 passed
# Test 1.4.9 passed
# Test 1.4.10 passed
# Test 1.4.11 passed
# Test 1.4.12 passed
# Test 1.4.13 passed
# Test 1.4.14 passed
# Test 1.4.15 passed
# Test 1.4.16 passed
# Test 1.5.1 passed.
# Test 1.5.2 passed.
# Test 1.5.3 passed.
# WARNING: Test 1.5.4 failed: internal_regs[2] was 0
# Compile of OneBitProcessor_tb.v was successful.
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# End time: 18:07:25 on Nov 23,2022, Elapsed time: 0:19:37
# Errors: 1660, Warnings: 1
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 18:07:25 on Nov 23,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
# Loading work.OneBitProcessor(fast__1)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /OneBitProcessor_tb File: /home/u0894108/Documents/VLSI/final_proj/The_Stupid_Machine/skywater_template/projects/OneBitProcessor_tb.v Line: 898
add wave -position insertpoint sim:/OneBitProcessor_tb/dut1/*
add wave -position insertpoint  \
sim:/OneBitProcessor_tb/dut1/instructions
run
#                    0 << Starting the Simulation
# Test 1.1.1 passed
# Test 1.1.2 passed
# Test 1.1.3 passed
# Test 1.1.4 passed
# Test 1.2.1 passed
# Test 1.2.2 passed
# Test 1.2.3 passed
# Test 1.2.4 passed
# Test 1.2.5 passed
# Test 2.1 passed
# xxxxxxxxxx
# Test 2.2 passed
# Test 2.3 passed
# Test 2.4 passed
# WARNING: Test 2.5 Failed: Out0 should be 1, was 0.
# Test 2.5 passed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# Test 2 finished
# Test 1.2.6 passed
# Test 1.2.7 passed
# Test 1.2.8 passed
# Test 1.3.1 passed
# Test 1.3.2 passed
# Test 1.3.3 passed
# Test 1.3.4 passed
# Test 1.4.1 passed
# Test 1.4.2 passed
# Test 1.4.3 passed
# Test 1.4.4 passed
# Test 1.4.5 passed
# Test 1.4.6 passed
# Test 1.4.7 passed
# Test 1.4.8 passed
# Test 1.4.9 passed
# Test 1.4.10 passed
# Test 1.4.11 passed
# Test 1.4.12 passed
# Test 1.4.13 passed
# Test 1.4.14 passed
# Test 1.4.15 passed
# Test 1.4.16 passed
# Test 1.5.1 passed.
# Test 1.5.2 passed.
# Test 1.5.3 passed.
# Test 1.5.4 passed.
# WARNING: Test 1.5.5 failed: internal_regs[2] was 0
# Compile of OneBitProcessor.v was successful.
# Compile of OneBitProcessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# End time: 18:12:35 on Nov 23,2022, Elapsed time: 0:05:10
# Errors: 1202, Warnings: 1
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 18:12:35 on Nov 23,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
# Loading work.OneBitProcessor(fast__1)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /OneBitProcessor_tb File: /home/u0894108/Documents/VLSI/final_proj/The_Stupid_Machine/skywater_template/projects/OneBitProcessor_tb.v Line: 898
run
#                    0 << Starting the Simulation
# Test 1.1.1 passed
# Test 1.1.2 passed
# Test 1.1.3 passed
# Test 1.1.4 passed
# Test 1.2.1 passed
# Test 1.2.2 passed
# Test 1.2.3 passed
# Test 1.2.4 passed
# Test 1.2.5 passed
# Test 2.1 passed
# xxxxxxxxxx
# Test 2.2 passed
# Test 2.3 passed
# Test 2.4 passed
# WARNING: Test 2.5 Failed: Out0 should be 1, was 0.
# Test 2.5 passed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# Test 2 finished
# Test 1.2.6 passed
# Test 1.2.7 passed
# Test 1.2.8 passed
# Test 1.3.1 passed
# Test 1.3.2 passed
# Test 1.3.3 passed
# Test 1.3.4 passed
# Test 1.4.1 passed
# Test 1.4.2 passed
# Test 1.4.3 passed
# Test 1.4.4 passed
# Test 1.4.5 passed
# Test 1.4.6 passed
# Test 1.4.7 passed
# Test 1.4.8 passed
# Test 1.4.9 passed
# Test 1.4.10 passed
# Test 1.4.11 passed
# Test 1.4.12 passed
# Test 1.4.13 passed
# Test 1.4.14 passed
# Test 1.4.15 passed
# Test 1.4.16 passed
# Test 1.5.1 passed.
# Test 1.5.2 passed.
# Test 1.5.3 passed.
# Test 1.5.4 passed.
# Test 1.5.5 passed.
# Compile of OneBitProcessor.v was successful.
# Compile of OneBitProcessor_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of OneBitProcessor.v was successful.
# Compile of OneBitProcessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# End time: 18:16:33 on Nov 23,2022, Elapsed time: 0:03:58
# Errors: 1700, Warnings: 1
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 18:16:33 on Nov 23,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
# Loading work.OneBitProcessor(fast__1)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /OneBitProcessor_tb File: /home/u0894108/Documents/VLSI/final_proj/The_Stupid_Machine/skywater_template/projects/OneBitProcessor_tb.v Line: 905
run
#                    0 << Starting the Simulation
# Test 1.1.1 passed
# Test 1.1.2 passed
# Test 1.1.3 passed
# Test 1.1.4 passed
# Test 1.2.1 passed
# Test 1.2.2 passed
# Test 1.2.3 passed
# Test 1.2.4 passed
# Test 1.2.5 passed
# Test 2.1 passed
# xxxxxxxxxx
# Test 2.2 passed
# Test 2.3 passed
# Test 2.4 passed
# WARNING: Test 2.5 Failed: Out0 should be 1, was 0.
# Test 2.5 passed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# Test 2 finished
# Test 1.2.6 passed
# Test 1.2.7 passed
# Test 1.2.8 passed
# Test 1.3.1 passed
# Test 1.3.2 passed
# Test 1.3.3 passed
# Test 1.3.4 passed
# Test 1.4.1 passed
# Test 1.4.2 passed
# Test 1.4.3 passed
# Test 1.4.4 passed
# Test 1.4.5 passed
# Test 1.4.6 passed
# Test 1.4.7 passed
# Test 1.4.8 passed
# Test 1.4.9 passed
# Test 1.4.10 passed
# Test 1.4.11 passed
# Test 1.4.12 passed
# Test 1.4.13 passed
# Test 1.4.14 passed
# Test 1.4.15 passed
# Test 1.4.16 passed
# Test 1.5.1 passed.
# Test 1.5.2 passed.
# Test 1.5.3 passed.
# Test 1.5.4 passed.
# Test 1.5.5 passed.
# Test 1.5.4 passed.
# Compile of OneBitProcessor.v was successful.
# Compile of OneBitProcessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# End time: 18:17:31 on Nov 23,2022, Elapsed time: 0:00:58
# Errors: 1461, Warnings: 1
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 18:17:31 on Nov 23,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
# Loading work.OneBitProcessor(fast__1)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /OneBitProcessor_tb File: /home/u0894108/Documents/VLSI/final_proj/The_Stupid_Machine/skywater_template/projects/OneBitProcessor_tb.v Line: 905
run
#                    0 << Starting the Simulation
# Test 1.1.1 passed
# Test 1.1.2 passed
# Test 1.1.3 passed
# Test 1.1.4 passed
# Test 1.2.1 passed
# Test 1.2.2 passed
# Test 1.2.3 passed
# Test 1.2.4 passed
# Test 1.2.5 passed
# Test 2.1 passed
# xxxxxxxxxx
# Test 2.2 passed
# Test 2.3 passed
# Test 2.4 passed
# WARNING: Test 2.5 Failed: Out0 should be 1, was 0.
# Test 2.5 passed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# Test 2 finished
# Test 1.2.6 passed
# Test 1.2.7 passed
# Test 1.2.8 passed
# Test 1.3.1 passed
# Test 1.3.2 passed
# Test 1.3.3 passed
# Test 1.3.4 passed
# Test 1.4.1 passed
# Test 1.4.2 passed
# Test 1.4.3 passed
# Test 1.4.4 passed
# Test 1.4.5 passed
# Test 1.4.6 passed
# Test 1.4.7 passed
# Test 1.4.8 passed
# Test 1.4.9 passed
# Test 1.4.10 passed
# Test 1.4.11 passed
# Test 1.4.12 passed
# Test 1.4.13 passed
# Test 1.4.14 passed
# Test 1.4.15 passed
# Test 1.4.16 passed
# Test 1.5.1 passed.
# Test 1.5.2 passed.
# Test 1.5.3 passed.
# Test 1.5.4 passed.
# Test 1.5.5 passed.
# Test 1.5.6 passed.
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# End time: 18:18:56 on Nov 23,2022, Elapsed time: 0:01:25
# Errors: 1462, Warnings: 1
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 18:18:56 on Nov 23,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
# Loading work.OneBitProcessor(fast__1)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /OneBitProcessor_tb File: /home/u0894108/Documents/VLSI/final_proj/The_Stupid_Machine/skywater_template/projects/OneBitProcessor_tb.v Line: 905
add wave -position insertpoint sim:/OneBitProcessor_tb/dut2/*
add wave -position insertpoint  \
sim:/OneBitProcessor_tb/dut2/instructions
run
#                    0 << Starting the Simulation
# Test 1.1.1 passed
# Test 1.1.2 passed
# Test 1.1.3 passed
# Test 1.1.4 passed
# Test 1.2.1 passed
# Test 1.2.2 passed
# Test 1.2.3 passed
# Test 1.2.4 passed
# Test 1.2.5 passed
# Test 2.1 passed
# xxxxxxxxxx
# Test 2.2 passed
# Test 2.3 passed
# Test 2.4 passed
# WARNING: Test 2.5 Failed: Out0 should be 1, was 0.
# Test 2.5 passed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# Test 2 finished
# Test 1.2.6 passed
# Test 1.2.7 passed
# Test 1.2.8 passed
# Test 1.3.1 passed
# Test 1.3.2 passed
# Test 1.3.3 passed
# Test 1.3.4 passed
# Test 1.4.1 passed
# Test 1.4.2 passed
# Test 1.4.3 passed
# Test 1.4.4 passed
# Test 1.4.5 passed
# Test 1.4.6 passed
# Test 1.4.7 passed
# Test 1.4.8 passed
# Test 1.4.9 passed
# Test 1.4.10 passed
# Test 1.4.11 passed
# Test 1.4.12 passed
# Test 1.4.13 passed
# Test 1.4.14 passed
# Test 1.4.15 passed
# Test 1.4.16 passed
# Test 1.5.1 passed.
# Test 1.5.2 passed.
# Test 1.5.3 passed.
# Test 1.5.4 passed.
# Test 1.5.5 passed.
# Test 1.5.6 passed.
# Compile of OneBitProcessor.v was successful.
# Compile of OneBitProcessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# End time: 18:24:08 on Nov 23,2022, Elapsed time: 0:05:12
# Errors: 1486, Warnings: 1
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 18:24:08 on Nov 23,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
# Loading work.OneBitProcessor(fast__1)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /OneBitProcessor_tb File: /home/u0894108/Documents/VLSI/final_proj/The_Stupid_Machine/skywater_template/projects/OneBitProcessor_tb.v Line: 905
add wave -position insertpoint sim:/OneBitProcessor_tb/dut2/*
add wave -position insertpoint  \
sim:/OneBitProcessor_tb/dut2/instructions
run
#                    0 << Starting the Simulation
# Test 1.1.1 passed
# Test 1.1.2 passed
# Test 1.1.3 passed
# Test 1.1.4 passed
# Test 1.2.1 passed
# Test 1.2.2 passed
# Test 1.2.3 passed
# Test 1.2.4 passed
# Test 1.2.5 passed
# Test 2.1 passed
# xxxxxxxxxx
# Test 2.2 passed
# Test 2.3 passed
# Test 2.4 passed
# WARNING: Test 2.5 Failed: Out0 should be 1, was 0.
# Test 2.5 passed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# Test 2 finished
# Test 1.2.6 passed
# Test 1.2.7 passed
# Test 1.2.8 passed
# Test 1.3.1 passed
# Test 1.3.2 passed
# Test 1.3.3 passed
# Test 1.3.4 passed
# Test 1.4.1 passed
# Test 1.4.2 passed
# Test 1.4.3 passed
# Test 1.4.4 passed
# Test 1.4.5 passed
# Test 1.4.6 passed
# Test 1.4.7 passed
# Test 1.4.8 passed
# Test 1.4.9 passed
# Test 1.4.10 passed
# Test 1.4.11 passed
# Test 1.4.12 passed
# Test 1.4.13 passed
# Test 1.4.14 passed
# Test 1.4.15 passed
# Test 1.4.16 passed
# Test 1.5.1 passed.
# Test 1.5.2 passed.
# Test 1.5.3 passed.
# Test 1.5.4 passed.
# Test 1.5.5 passed.
# Test 1.5.6 passed.
# Compile of OneBitProcessor.v was successful.
# Compile of OneBitProcessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# End time: 18:28:02 on Nov 23,2022, Elapsed time: 0:03:54
# Errors: 1480, Warnings: 1
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 18:28:02 on Nov 23,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
# Loading work.OneBitProcessor(fast__1)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /OneBitProcessor_tb File: /home/u0894108/Documents/VLSI/final_proj/The_Stupid_Machine/skywater_template/projects/OneBitProcessor_tb.v Line: 905
add wave -position insertpoint sim:/OneBitProcessor_tb/dut2/*
add wave -position insertpoint  \
sim:/OneBitProcessor_tb/dut2/instructions
run
#                    0 << Starting the Simulation
# Test 1.1.1 passed
# Test 1.1.2 passed
# Test 1.1.3 passed
# Test 1.1.4 passed
# Test 1.2.1 passed
# Test 1.2.2 passed
# Test 1.2.3 passed
# Test 1.2.4 passed
# Test 1.2.5 passed
# Test 2.1 passed
# xxxxxxxxxx
# Test 2.2 passed
# Test 2.3 passed
# Test 2.4 passed
# WARNING: Test 2.5 Failed: Out0 should be 1, was 0.
# Test 2.5 passed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# Test 2 finished
# Test 1.2.6 passed
# Test 1.2.7 passed
# Test 1.2.8 passed
# Test 1.3.1 passed
# Test 1.3.2 passed
# Test 1.3.3 passed
# Test 1.3.4 passed
# Test 1.4.1 passed
# Test 1.4.2 passed
# Test 1.4.3 passed
# Test 1.4.4 passed
# Test 1.4.5 passed
# Test 1.4.6 passed
# Test 1.4.7 passed
# Test 1.4.8 passed
# Test 1.4.9 passed
# Test 1.4.10 passed
# Test 1.4.11 passed
# Test 1.4.12 passed
# Test 1.4.13 passed
# Test 1.4.14 passed
# Test 1.4.15 passed
# Test 1.4.16 passed
# Test 1.5.1 passed.
# Test 1.5.2 passed.
# Test 1.5.3 passed.
# Test 1.5.4 passed.
# Test 1.5.5 passed.
# Test 1.5.6 passed.
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# End time: 23:49:27 on Nov 23,2022, Elapsed time: 5:21:25
# Errors: 1507, Warnings: 1
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 23:49:27 on Nov 23,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
# Loading work.OneBitProcessor(fast__1)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /OneBitProcessor_tb File: /home/u0894108/Documents/VLSI/final_proj/The_Stupid_Machine/skywater_template/projects/OneBitProcessor_tb.v Line: 905
add wave -position insertpoint sim:/OneBitProcessor_tb/dut1/*
add wave -position insertpoint  \
sim:/OneBitProcessor_tb/dut1/instructions
run
#                    0 << Starting the Simulation
# Test 1.1.1 passed
# Test 1.1.2 passed
# Test 1.1.3 passed
# Test 1.1.4 passed
# Test 1.2.1 passed
# Test 1.2.2 passed
# Test 1.2.3 passed
# Test 1.2.4 passed
# Test 1.2.5 passed
# Test 2.1 passed
# xxxxxxxxxx
# Test 2.2 passed
# Test 2.3 passed
# Test 2.4 passed
# WARNING: Test 2.5 Failed: Out0 should be 1, was 0.
# Test 2.5 passed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# WARNING: Test 2 Failed
# Test 2 finished
# Test 1.2.6 passed
# Test 1.2.7 passed
# Test 1.2.8 passed
# Test 1.3.1 passed
# Test 1.3.2 passed
# Test 1.3.3 passed
# Test 1.3.4 passed
# Test 1.4.1 passed
# Test 1.4.2 passed
# Test 1.4.3 passed
# Test 1.4.4 passed
# Test 1.4.5 passed
# Test 1.4.6 passed
# Test 1.4.7 passed
# Test 1.4.8 passed
# Test 1.4.9 passed
# Test 1.4.10 passed
# Test 1.4.11 passed
# Test 1.4.12 passed
# Test 1.4.13 passed
# Test 1.4.14 passed
# Test 1.4.15 passed
# Test 1.4.16 passed
# Test 1.5.1 passed.
# Test 1.5.2 passed.
# Test 1.5.3 passed.
# Test 1.5.4 passed.
# Test 1.5.5 passed.
# Test 1.5.6 passed.
# End time: 23:51:59 on Nov 23,2022, Elapsed time: 0:02:32
# Errors: 1515, Warnings: 1
