{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670705699622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670705699622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 10 14:54:59 2022 " "Processing started: Sat Dec 10 14:54:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670705699622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670705699622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AudioBufferTest -c AudioBufferTest " "Command: quartus_sta AudioBufferTest -c AudioBufferTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670705699622 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670705699695 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670705699828 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1670705699828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670705699853 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670705699853 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670705700041 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1670705700041 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1670705700041 ""}
{ "Info" "ISTA_SDC_FOUND" "SDRAMtest/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SDRAMtest/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1670705700043 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ADC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1670705700046 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'ADC/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1670705700048 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670705700056 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 100.000 -waveform \{0.000 50.000\} -name ADCCLK ADCCLK " "create_clock -period 100.000 -waveform \{0.000 50.000\} -name ADCCLK ADCCLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1670705700057 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name DE10CLK DE10CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name DE10CLK DE10CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1670705700057 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1670705700057 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1670705700057 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u1\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u1\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u1\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u1\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u1\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1670705700057 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670705700057 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670705700057 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1670705700057 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u1\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u1\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670705700059 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1670705700059 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1670705700061 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670705700062 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670705700062 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670705700070 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1670705700076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.005 " "Worst-case setup slack is 1.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.005               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    1.005               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.032               0.000 DE10CLK  " "    5.032               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.947               0.000 ADCCLK  " "   12.947               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670705700079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 ADCCLK  " "    0.342               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 DE10CLK  " "    0.420               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    0.424               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670705700082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.298 " "Worst-case recovery slack is 6.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.298               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    6.298               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.725               0.000 ADCCLK  " "   96.725               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670705700084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.934 " "Worst-case removal slack is 0.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.934               0.000 ADCCLK  " "    0.934               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.036               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    1.036               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670705700086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.722 " "Worst-case minimum pulse width slack is 4.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.722               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    4.722               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.686               0.000 DE10CLK  " "    9.686               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.722               0.000 ADCCLK  " "   49.722               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.575               0.000 u1\|altpll_0\|sd1\|pll7\|clk\[0\]  " "  244.575               0.000 u1\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670705700087 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 195.314 ns " "Worst Case Available Settling Time: 195.314 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700094 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670705700094 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670705700097 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670705700113 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670705700685 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u1\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u1\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670705700753 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1670705700753 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670705700754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.720 " "Worst-case setup slack is 1.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.720               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    1.720               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.024               0.000 DE10CLK  " "    5.024               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.382               0.000 ADCCLK  " "   13.382               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670705700762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 ADCCLK  " "    0.307               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    0.344               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 DE10CLK  " "    0.388               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670705700767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.479 " "Worst-case recovery slack is 6.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.479               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    6.479               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.936               0.000 ADCCLK  " "   96.936               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670705700769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.859 " "Worst-case removal slack is 0.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.859               0.000 ADCCLK  " "    0.859               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.914               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    0.914               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670705700771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.704 " "Worst-case minimum pulse width slack is 4.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.704               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    4.704               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.711               0.000 DE10CLK  " "    9.711               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.745               0.000 ADCCLK  " "   49.745               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.631               0.000 u1\|altpll_0\|sd1\|pll7\|clk\[0\]  " "  244.631               0.000 u1\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670705700772 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 195.686 ns " "Worst Case Available Settling Time: 195.686 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700778 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670705700778 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670705700781 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u1\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u1\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:u1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670705700908 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1670705700908 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670705700908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.158 " "Worst-case setup slack is 6.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.158               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    6.158               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.604               0.000 DE10CLK  " "    7.604               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.669               0.000 ADCCLK  " "   16.669               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670705700912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 ADCCLK  " "    0.149               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 DE10CLK  " "    0.167               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    0.214               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670705700915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.377 " "Worst-case recovery slack is 8.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.377               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    8.377               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.344               0.000 ADCCLK  " "   98.344               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670705700917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.407 " "Worst-case removal slack is 0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 ADCCLK  " "    0.407               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    0.482               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670705700918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.750 " "Worst-case minimum pulse width slack is 4.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.750               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    4.750               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.465               0.000 DE10CLK  " "    9.465               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.468               0.000 ADCCLK  " "   49.468               0.000 ADCCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.903               0.000 u1\|altpll_0\|sd1\|pll7\|clk\[0\]  " "  244.903               0.000 u1\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670705700921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670705700921 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700927 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700927 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700927 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700927 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700927 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.913 ns " "Worst Case Available Settling Time: 197.913 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700927 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700927 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700927 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700927 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700927 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670705700927 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670705700927 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670705701667 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670705701668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670705701714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 10 14:55:01 2022 " "Processing ended: Sat Dec 10 14:55:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670705701714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670705701714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670705701714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670705701714 ""}
