/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire [20:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [18:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [43:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [18:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~celloutsig_1_4z[9];
  assign celloutsig_1_19z = celloutsig_1_11z | celloutsig_1_17z;
  assign celloutsig_0_2z = celloutsig_0_1z[0] | celloutsig_0_1z[5];
  assign celloutsig_1_7z = ~(celloutsig_1_6z[10] ^ celloutsig_1_4z[8]);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 4'h0;
    else _00_ <= in_data[76:73];
  reg [14:0] _06_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _06_ <= 15'h0000;
    else _06_ <= { celloutsig_0_11z[19:6], celloutsig_0_7z };
  assign out_data[46:32] = _06_;
  assign celloutsig_0_6z = in_data[86:43] & { in_data[81:53], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_14z = { celloutsig_0_9z[10:2], _00_, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_5z } & { celloutsig_0_9z[6:4], out_data[46:32], celloutsig_0_8z };
  assign celloutsig_1_17z = { celloutsig_1_3z[2:1], celloutsig_1_3z } == { celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_4z };
  assign celloutsig_0_4z = { in_data[89:75], _00_ } === { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_4z[5:3], celloutsig_1_5z, celloutsig_1_7z } === celloutsig_1_3z[7:3];
  assign celloutsig_0_8z = celloutsig_0_6z[35:25] > { in_data[10:9], celloutsig_0_7z, _00_, celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[106:99] > { celloutsig_1_0z[1:0], celloutsig_1_0z };
  assign celloutsig_1_14z = { in_data[108:101], celloutsig_1_13z } > { celloutsig_1_10z[7:3], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_13z };
  assign celloutsig_0_7z = ! { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, _00_, _00_ };
  assign celloutsig_1_5z = ! in_data[103:101];
  assign celloutsig_1_18z = ! { in_data[142:141], celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_14z };
  assign celloutsig_0_5z = _00_ % { 1'h1, _00_[2:1], in_data[0] };
  assign celloutsig_0_9z = { celloutsig_0_6z[29:15], _00_ } % { 1'h1, celloutsig_0_6z[17:5], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_4z = - { celloutsig_1_3z[9:1], celloutsig_1_1z };
  assign celloutsig_0_11z = { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_9z } | { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[180:175] | in_data[121:116];
  assign celloutsig_1_2z = { in_data[168:167], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } | { in_data[175:173], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_1z = { _00_[1:0], _00_ } | { in_data[73:72], _00_ };
  assign celloutsig_1_3z = { in_data[153:150], celloutsig_1_0z } | { celloutsig_1_2z[7:4], celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[153:147], celloutsig_1_1z } | celloutsig_1_4z[7:0];
  assign celloutsig_1_11z = & celloutsig_1_2z;
  assign celloutsig_1_15z = celloutsig_1_14z & celloutsig_1_4z[1];
  assign celloutsig_0_12z = | { celloutsig_0_8z, _00_[3:1] };
  assign celloutsig_1_8z = | celloutsig_1_3z[7:0];
  assign celloutsig_1_6z = { celloutsig_1_4z[8:3], celloutsig_1_2z } >> { celloutsig_1_0z[5:1], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_3z = ~((in_data[77] & celloutsig_0_1z[4]) | (celloutsig_0_1z[5] & in_data[4]));
  assign { out_data[128], out_data[96], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z };
endmodule
