

================================================================
== Vivado HLS Report for 'LowMCEnc'
================================================================
* Date:           Sat May  9 23:49:08 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.366 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    80696|    80696| 0.807 ms | 0.807 ms |  80696|  80696|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+
        |                         |              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |         Instance        |    Module    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_matrix_mul_fu_428    |matrix_mul    |     1925|     1925| 19.250 us | 19.250 us |  1925|  1925|   none  |
        |grp_matrix_mul_1_fu_437  |matrix_mul_1  |     1925|     1925| 19.250 us | 19.250 us |  1925|  1925|   none  |
        +-------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |        2|        2|         2|          1|          1|     2|    yes   |
        |- xor_array_label4   |        4|        4|         2|          -|          -|     2|    no    |
        |- Loop 3             |    78760|    78760|      3938|          -|          -|    20|    no    |
        | + Loop 3.1          |       70|       70|         7|          -|          -|    10|    no    |
        | + xor_array_label4  |        4|        4|         2|          -|          -|     2|    no    |
        | + xor_array_label4  |        4|        4|         2|          -|          -|     2|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 8 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 18 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 11 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 24 
23 --> 22 
24 --> 25 8 
25 --> 24 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [8 x i32]* %output_r, i64 0, i64 0" [picnic_impl.c:162]   --->   Operation 26 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.75ns)   --->   "%roundKey = alloca [16 x i32], align 16" [picnic_impl.c:164]   --->   Operation 27 'alloca' 'roundKey' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_1 : Operation 28 [1/1] (1.84ns)   --->   "%temp = alloca [120 x i8], align 16" [picnic_impl.c:186]   --->   Operation 28 'alloca' 'temp' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_1 : Operation 29 [1/1] (1.35ns)   --->   "br label %1" [picnic_impl.c:171]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%loop_0_0 = phi i3 [ 0, %0 ], [ %add_ln171, %hls_label_0 ]" [picnic_impl.c:171]   --->   Operation 30 'phi' 'loop_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %loop_0_0, i32 2)" [picnic_impl.c:171]   --->   Operation 31 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp_36, label %2, label %hls_label_0" [picnic_impl.c:171]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln171 = trunc i3 %loop_0_0 to i2" [picnic_impl.c:171]   --->   Operation 34 'trunc' 'trunc_ln171' <Predicate = (!tmp_36)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i3 %loop_0_0 to i64" [picnic_impl.c:174]   --->   Operation 35 'zext' 'zext_ln174' <Predicate = (!tmp_36)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%plaintext_addr = getelementptr [8 x i32]* %plaintext, i64 0, i64 %zext_ln174" [picnic_impl.c:174]   --->   Operation 36 'getelementptr' 'plaintext_addr' <Predicate = (!tmp_36)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (1.75ns)   --->   "%plaintext_load = load i32* %plaintext_addr, align 4" [picnic_impl.c:174]   --->   Operation 37 'load' 'plaintext_load' <Predicate = (!tmp_36)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln171 = or i2 %trunc_ln171, 1" [picnic_impl.c:171]   --->   Operation 38 'or' 'or_ln171' <Predicate = (!tmp_36)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i2 %or_ln171 to i64" [picnic_impl.c:174]   --->   Operation 39 'zext' 'zext_ln174_1' <Predicate = (!tmp_36)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%plaintext_addr_1 = getelementptr [8 x i32]* %plaintext, i64 0, i64 %zext_ln174_1" [picnic_impl.c:174]   --->   Operation 40 'getelementptr' 'plaintext_addr_1' <Predicate = (!tmp_36)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.75ns)   --->   "%plaintext_load_1 = load i32* %plaintext_addr_1, align 4" [picnic_impl.c:174]   --->   Operation 41 'load' 'plaintext_load_1' <Predicate = (!tmp_36)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_2 : Operation 42 [1/1] (1.34ns)   --->   "%add_ln171 = add i3 2, %loop_0_0" [picnic_impl.c:171]   --->   Operation 42 'add' 'add_ln171' <Predicate = (!tmp_36)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.51>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str529)" [picnic_impl.c:173]   --->   Operation 43 'specregionbegin' 'tmp' <Predicate = (!tmp_36)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str327) nounwind" [picnic_impl.c:173]   --->   Operation 44 'specpipeline' <Predicate = (!tmp_36)> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (1.75ns)   --->   "%plaintext_load = load i32* %plaintext_addr, align 4" [picnic_impl.c:174]   --->   Operation 45 'load' 'plaintext_load' <Predicate = (!tmp_36)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln174" [picnic_impl.c:174]   --->   Operation 46 'getelementptr' 'output_addr_2' <Predicate = (!tmp_36)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.75ns)   --->   "store i32 %plaintext_load, i32* %output_addr_2, align 4" [picnic_impl.c:174]   --->   Operation 47 'store' <Predicate = (!tmp_36)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str529, i32 %tmp)" [picnic_impl.c:174]   --->   Operation 48 'specregionend' 'empty_114' <Predicate = (!tmp_36)> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (1.75ns)   --->   "%plaintext_load_1 = load i32* %plaintext_addr_1, align 4" [picnic_impl.c:174]   --->   Operation 49 'load' 'plaintext_load_1' <Predicate = (!tmp_36)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln174_1" [picnic_impl.c:174]   --->   Operation 50 'getelementptr' 'output_addr_3' <Predicate = (!tmp_36)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.75ns)   --->   "store i32 %plaintext_load_1, i32* %output_addr_3, align 4" [picnic_impl.c:174]   --->   Operation 51 'store' <Predicate = (!tmp_36)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [picnic_impl.c:171]   --->   Operation 52 'br' <Predicate = (!tmp_36)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.35>
ST_4 : Operation 53 [2/2] (1.35ns)   --->   "call fastcc void @matrix_mul.1([16 x i32]* %roundKey, [8 x i32]* %key, i14 0)" [picnic_impl.c:178]   --->   Operation 53 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 1.35>
ST_5 : Operation 54 [1/2] (0.00ns)   --->   "call fastcc void @matrix_mul.1([16 x i32]* %roundKey, [8 x i32]* %key, i14 0)" [picnic_impl.c:178]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 55 [1/1] (1.35ns)   --->   "br label %3" [picnic_impl.c:110->picnic_impl.c:179]   --->   Operation 55 'br' <Predicate = true> <Delay = 1.35>

State 6 <SV = 4> <Delay = 1.81>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%i_0_0_i1 = phi i3 [ 0, %2 ], [ %add_ln110_1, %4 ]" [picnic_impl.c:110->picnic_impl.c:179]   --->   Operation 56 'phi' 'i_0_0_i1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.00ns)   --->   "%icmp_ln110_1 = icmp eq i3 %i_0_0_i1, -4" [picnic_impl.c:110->picnic_impl.c:179]   --->   Operation 57 'icmp' 'icmp_ln110_1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 58 'speclooptripcount' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln110_1, label %xor_array.exit, label %4" [picnic_impl.c:110->picnic_impl.c:179]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i3 %i_0_0_i1 to i64" [picnic_impl.c:114->picnic_impl.c:179]   --->   Operation 60 'zext' 'zext_ln114_1' <Predicate = (!icmp_ln110_1)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%output_addr_6 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln114_1" [picnic_impl.c:114->picnic_impl.c:179]   --->   Operation 61 'getelementptr' 'output_addr_6' <Predicate = (!icmp_ln110_1)> <Delay = 0.00>
ST_6 : Operation 62 [2/2] (1.75ns)   --->   "%output_load_3 = load i32* %output_addr_6, align 4" [picnic_impl.c:114->picnic_impl.c:179]   --->   Operation 62 'load' 'output_load_3' <Predicate = (!icmp_ln110_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%roundKey_addr = getelementptr [16 x i32]* %roundKey, i64 0, i64 %zext_ln114_1" [picnic_impl.c:114->picnic_impl.c:179]   --->   Operation 63 'getelementptr' 'roundKey_addr' <Predicate = (!icmp_ln110_1)> <Delay = 0.00>
ST_6 : Operation 64 [2/2] (1.75ns)   --->   "%roundKey_load = load i32* %roundKey_addr, align 8" [picnic_impl.c:114->picnic_impl.c:179]   --->   Operation 64 'load' 'roundKey_load' <Predicate = (!icmp_ln110_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i3 %i_0_0_i1 to i2" [picnic_impl.c:110->picnic_impl.c:179]   --->   Operation 65 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln110_1)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln110_1 = or i2 %trunc_ln110, 1" [picnic_impl.c:110->picnic_impl.c:179]   --->   Operation 66 'or' 'or_ln110_1' <Predicate = (!icmp_ln110_1)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i2 %or_ln110_1 to i64" [picnic_impl.c:114->picnic_impl.c:179]   --->   Operation 67 'zext' 'zext_ln114_3' <Predicate = (!icmp_ln110_1)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%output_addr_7 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln114_3" [picnic_impl.c:114->picnic_impl.c:179]   --->   Operation 68 'getelementptr' 'output_addr_7' <Predicate = (!icmp_ln110_1)> <Delay = 0.00>
ST_6 : Operation 69 [2/2] (1.75ns)   --->   "%output_load_4 = load i32* %output_addr_7, align 4" [picnic_impl.c:114->picnic_impl.c:179]   --->   Operation 69 'load' 'output_load_4' <Predicate = (!icmp_ln110_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%roundKey_addr_1 = getelementptr [16 x i32]* %roundKey, i64 0, i64 %zext_ln114_3" [picnic_impl.c:114->picnic_impl.c:179]   --->   Operation 70 'getelementptr' 'roundKey_addr_1' <Predicate = (!icmp_ln110_1)> <Delay = 0.00>
ST_6 : Operation 71 [2/2] (1.75ns)   --->   "%roundKey_load_1 = load i32* %roundKey_addr_1, align 4" [picnic_impl.c:114->picnic_impl.c:179]   --->   Operation 71 'load' 'roundKey_load_1' <Predicate = (!icmp_ln110_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_6 : Operation 72 [1/1] (1.34ns)   --->   "%add_ln110_1 = add i3 2, %i_0_0_i1" [picnic_impl.c:110->picnic_impl.c:179]   --->   Operation 72 'add' 'add_ln110_1' <Predicate = (!icmp_ln110_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr inbounds [120 x i8]* %temp, i64 0, i64 0" [picnic_impl.c:194]   --->   Operation 73 'getelementptr' 'temp_addr' <Predicate = (icmp_ln110_1)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%temp_addr_4 = getelementptr inbounds [120 x i8]* %temp, i64 0, i64 1" [picnic_impl.c:196]   --->   Operation 74 'getelementptr' 'temp_addr_4' <Predicate = (icmp_ln110_1)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%temp_addr_5 = getelementptr inbounds [120 x i8]* %temp, i64 0, i64 2" [picnic_impl.c:198]   --->   Operation 75 'getelementptr' 'temp_addr_5' <Predicate = (icmp_ln110_1)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%temp_addr_6 = getelementptr inbounds [120 x i8]* %temp, i64 0, i64 3" [picnic_impl.c:200]   --->   Operation 76 'getelementptr' 'temp_addr_6' <Predicate = (icmp_ln110_1)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.35ns)   --->   "br label %5" [picnic_impl.c:188]   --->   Operation 77 'br' <Predicate = (icmp_ln110_1)> <Delay = 1.35>

State 7 <SV = 5> <Delay = 4.31>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str428) nounwind" [picnic_impl.c:111->picnic_impl.c:179]   --->   Operation 78 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/2] (1.75ns)   --->   "%output_load_3 = load i32* %output_addr_6, align 4" [picnic_impl.c:114->picnic_impl.c:179]   --->   Operation 79 'load' 'output_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_7 : Operation 80 [1/2] (1.75ns)   --->   "%roundKey_load = load i32* %roundKey_addr, align 8" [picnic_impl.c:114->picnic_impl.c:179]   --->   Operation 80 'load' 'roundKey_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_7 : Operation 81 [1/1] (0.80ns)   --->   "%xor_ln114_1 = xor i32 %roundKey_load, %output_load_3" [picnic_impl.c:114->picnic_impl.c:179]   --->   Operation 81 'xor' 'xor_ln114_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.75ns)   --->   "store i32 %xor_ln114_1, i32* %output_addr_6, align 4" [picnic_impl.c:114->picnic_impl.c:179]   --->   Operation 82 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_7 : Operation 83 [1/2] (1.75ns)   --->   "%output_load_4 = load i32* %output_addr_7, align 4" [picnic_impl.c:114->picnic_impl.c:179]   --->   Operation 83 'load' 'output_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_7 : Operation 84 [1/2] (1.75ns)   --->   "%roundKey_load_1 = load i32* %roundKey_addr_1, align 4" [picnic_impl.c:114->picnic_impl.c:179]   --->   Operation 84 'load' 'roundKey_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_7 : Operation 85 [1/1] (0.80ns)   --->   "%xor_ln114_3 = xor i32 %roundKey_load_1, %output_load_4" [picnic_impl.c:114->picnic_impl.c:179]   --->   Operation 85 'xor' 'xor_ln114_3' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (1.75ns)   --->   "store i32 %xor_ln114_3, i32* %output_addr_7, align 4" [picnic_impl.c:114->picnic_impl.c:179]   --->   Operation 86 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "br label %3" [picnic_impl.c:110->picnic_impl.c:179]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 2.02>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 1, %xor_array.exit ], [ %r, %xor_array.exit18 ]"   --->   Operation 88 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 89 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (1.21ns)   --->   "%icmp_ln188 = icmp eq i5 %r_0, -11" [picnic_impl.c:188]   --->   Operation 90 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln188, label %13, label %6" [picnic_impl.c:188]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [2/2] (1.75ns)   --->   "%output_load = load i32* %output_addr, align 4" [picnic_impl.c:194]   --->   Operation 92 'load' 'output_load' <Predicate = (!icmp_ln188)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "ret void" [picnic_impl.c:247]   --->   Operation 93 'ret' <Predicate = (icmp_ln188)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 3.60>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i5.i9(i5 %r_0, i9 0)" [picnic_impl.c:191]   --->   Operation 94 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [2/2] (1.35ns)   --->   "call fastcc void @matrix_mul.1([16 x i32]* %roundKey, [8 x i32]* %key, i14 %shl_ln)" [picnic_impl.c:191]   --->   Operation 95 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 96 [1/2] (1.75ns)   --->   "%output_load = load i32* %output_addr, align 4" [picnic_impl.c:194]   --->   Operation 96 'load' 'output_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i32 %output_load to i8" [picnic_impl.c:194]   --->   Operation 97 'trunc' 'trunc_ln194' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (1.84ns)   --->   "store i8 %trunc_ln194, i8* %temp_addr, align 16" [picnic_impl.c:194]   --->   Operation 98 'store' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %output_load, i32 8, i32 15)" [picnic_impl.c:196]   --->   Operation 99 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (1.84ns)   --->   "store i8 %trunc_ln, i8* %temp_addr_4, align 1" [picnic_impl.c:196]   --->   Operation 100 'store' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %output_load, i32 16, i32 23)" [picnic_impl.c:198]   --->   Operation 101 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %output_load, i32 24, i32 31)" [picnic_impl.c:200]   --->   Operation 102 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 1.84>
ST_10 : Operation 103 [1/2] (0.00ns)   --->   "call fastcc void @matrix_mul.1([16 x i32]* %roundKey, [8 x i32]* %key, i14 %shl_ln)" [picnic_impl.c:191]   --->   Operation 103 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 104 [1/1] (1.84ns)   --->   "store i8 %trunc_ln1, i8* %temp_addr_5, align 2" [picnic_impl.c:198]   --->   Operation 104 'store' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_10 : Operation 105 [1/1] (1.84ns)   --->   "store i8 %trunc_ln2, i8* %temp_addr_6, align 1" [picnic_impl.c:200]   --->   Operation 105 'store' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_10 : Operation 106 [1/1] (1.35ns)   --->   "br label %7" [picnic_impl.c:209]   --->   Operation 106 'br' <Predicate = true> <Delay = 1.35>

State 11 <SV = 8> <Delay = 3.39>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%bitNumber_assign_2 = phi i5 [ 0, %6 ], [ %add_ln209, %8 ]" [picnic_impl.c:209]   --->   Operation 107 'phi' 'bitNumber_assign_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (1.21ns)   --->   "%icmp_ln209 = icmp ult i5 %bitNumber_assign_2, -2" [picnic_impl.c:209]   --->   Operation 108 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 109 'speclooptripcount' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln209, label %8, label %9" [picnic_impl.c:209]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (1.54ns)   --->   "%add_ln218 = add i5 2, %bitNumber_assign_2" [picnic_impl.c:218]   --->   Operation 111 'add' 'add_ln218' <Predicate = (icmp_ln209)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%lshr_ln = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln218, i32 3, i32 4)" [picnic_impl.c:55->picnic_impl.c:218]   --->   Operation 112 'partselect' 'lshr_ln' <Predicate = (icmp_ln209)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i2 %lshr_ln to i64" [picnic_impl.c:55->picnic_impl.c:218]   --->   Operation 113 'zext' 'zext_ln55' <Predicate = (icmp_ln209)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%temp_addr_11 = getelementptr [120 x i8]* %temp, i64 0, i64 %zext_ln55" [picnic_impl.c:55->picnic_impl.c:218]   --->   Operation 114 'getelementptr' 'temp_addr_11' <Predicate = (icmp_ln209)> <Delay = 0.00>
ST_11 : Operation 115 [2/2] (1.84ns)   --->   "%temp_load_10 = load i8* %temp_addr_11, align 1" [picnic_impl.c:55->picnic_impl.c:218]   --->   Operation 115 'load' 'temp_load_10' <Predicate = (icmp_ln209)> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_11 : Operation 116 [2/2] (1.84ns)   --->   "%temp_load = load i8* %temp_addr, align 16" [picnic_impl.c:239]   --->   Operation 116 'load' 'temp_load' <Predicate = (!icmp_ln209)> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_11 : Operation 117 [2/2] (1.84ns)   --->   "%temp_load_1 = load i8* %temp_addr_4, align 1" [picnic_impl.c:239]   --->   Operation 117 'load' 'temp_load_1' <Predicate = (!icmp_ln209)> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>

State 12 <SV = 9> <Delay = 3.39>
ST_12 : Operation 118 [1/2] (1.84ns)   --->   "%temp_load_10 = load i8* %temp_addr_11, align 1" [picnic_impl.c:55->picnic_impl.c:218]   --->   Operation 118 'load' 'temp_load_10' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i5 %bitNumber_assign_2 to i3" [picnic_impl.c:209]   --->   Operation 119 'trunc' 'trunc_ln209' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (1.54ns)   --->   "%add_ln219 = add i5 1, %bitNumber_assign_2" [picnic_impl.c:219]   --->   Operation 120 'add' 'add_ln219' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%lshr_ln55_2 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln219, i32 3, i32 4)" [picnic_impl.c:55->picnic_impl.c:219]   --->   Operation 121 'partselect' 'lshr_ln55_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i2 %lshr_ln55_2 to i64" [picnic_impl.c:55->picnic_impl.c:219]   --->   Operation 122 'zext' 'zext_ln55_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%temp_addr_12 = getelementptr [120 x i8]* %temp, i64 0, i64 %zext_ln55_2" [picnic_impl.c:55->picnic_impl.c:219]   --->   Operation 123 'getelementptr' 'temp_addr_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [2/2] (1.84ns)   --->   "%temp_load_11 = load i8* %temp_addr_12, align 1" [picnic_impl.c:55->picnic_impl.c:219]   --->   Operation 124 'load' 'temp_load_11' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%lshr_ln55_4 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %bitNumber_assign_2, i32 3, i32 4)" [picnic_impl.c:55->picnic_impl.c:220]   --->   Operation 125 'partselect' 'lshr_ln55_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln55_4 = zext i2 %lshr_ln55_4 to i64" [picnic_impl.c:55->picnic_impl.c:220]   --->   Operation 126 'zext' 'zext_ln55_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%temp_addr_13 = getelementptr [120 x i8]* %temp, i64 0, i64 %zext_ln55_4" [picnic_impl.c:55->picnic_impl.c:220]   --->   Operation 127 'getelementptr' 'temp_addr_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [2/2] (1.84ns)   --->   "%temp_load_12 = load i8* %temp_addr_13, align 1" [picnic_impl.c:55->picnic_impl.c:220]   --->   Operation 128 'load' 'temp_load_12' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_12 : Operation 129 [1/1] (1.54ns)   --->   "%add_ln209 = add i5 3, %bitNumber_assign_2" [picnic_impl.c:209]   --->   Operation 129 'add' 'add_ln209' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 7.80>
ST_13 : Operation 130 [1/1] (1.34ns)   --->   "%sub_ln55 = sub i3 -3, %trunc_ln209" [picnic_impl.c:55->picnic_impl.c:218]   --->   Operation 130 'sub' 'sub_ln55' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i3 %sub_ln55 to i8" [picnic_impl.c:55->picnic_impl.c:218]   --->   Operation 131 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (2.42ns)   --->   "%lshr_ln55 = lshr i8 %temp_load_10, %zext_ln55_1" [picnic_impl.c:55->picnic_impl.c:218]   --->   Operation 132 'lshr' 'lshr_ln55' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%a = trunc i8 %lshr_ln55 to i1" [picnic_impl.c:55->picnic_impl.c:218]   --->   Operation 133 'trunc' 'a' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/2] (1.84ns)   --->   "%temp_load_11 = load i8* %temp_addr_12, align 1" [picnic_impl.c:55->picnic_impl.c:219]   --->   Operation 134 'load' 'temp_load_11' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_13 : Operation 135 [1/1] (1.34ns)   --->   "%sub_ln55_1 = sub i3 -2, %trunc_ln209" [picnic_impl.c:55->picnic_impl.c:219]   --->   Operation 135 'sub' 'sub_ln55_1' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i3 %sub_ln55_1 to i8" [picnic_impl.c:55->picnic_impl.c:219]   --->   Operation 136 'zext' 'zext_ln55_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (2.42ns)   --->   "%lshr_ln55_1 = lshr i8 %temp_load_11, %zext_ln55_3" [picnic_impl.c:55->picnic_impl.c:219]   --->   Operation 137 'lshr' 'lshr_ln55_1' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%b = trunc i8 %lshr_ln55_1 to i1" [picnic_impl.c:55->picnic_impl.c:219]   --->   Operation 138 'trunc' 'b' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/2] (1.84ns)   --->   "%temp_load_12 = load i8* %temp_addr_13, align 1" [picnic_impl.c:55->picnic_impl.c:220]   --->   Operation 139 'load' 'temp_load_12' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_13 : Operation 140 [1/1] (0.80ns)   --->   "%xor_ln55 = xor i3 %trunc_ln209, -1" [picnic_impl.c:55->picnic_impl.c:220]   --->   Operation 140 'xor' 'xor_ln55' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln55_5 = zext i3 %xor_ln55 to i8" [picnic_impl.c:55->picnic_impl.c:220]   --->   Operation 141 'zext' 'zext_ln55_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (2.42ns)   --->   "%lshr_ln55_3 = lshr i8 %temp_load_12, %zext_ln55_5" [picnic_impl.c:55->picnic_impl.c:220]   --->   Operation 142 'lshr' 'lshr_ln55_3' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%c = trunc i8 %lshr_ln55_3 to i1" [picnic_impl.c:55->picnic_impl.c:220]   --->   Operation 143 'trunc' 'c' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%and_ln222 = and i1 %c, %b" [picnic_impl.c:222]   --->   Operation 144 'and' 'and_ln222' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%xor_ln222 = xor i1 %and_ln222, %a" [picnic_impl.c:222]   --->   Operation 145 'xor' 'xor_ln222' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%zext_ln222 = zext i1 %xor_ln222 to i8" [picnic_impl.c:222]   --->   Operation 146 'zext' 'zext_ln222' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%shl_ln68 = shl i8 1, %zext_ln55_1" [picnic_impl.c:68->picnic_impl.c:222]   --->   Operation 147 'shl' 'shl_ln68' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%xor_ln68 = xor i8 %shl_ln68, -1" [picnic_impl.c:68->picnic_impl.c:222]   --->   Operation 148 'xor' 'xor_ln68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%shl_ln68_3 = shl i8 %zext_ln222, %zext_ln55_1" [picnic_impl.c:68->picnic_impl.c:222]   --->   Operation 149 'shl' 'shl_ln68_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%and_ln68 = and i8 %temp_load_10, %xor_ln68" [picnic_impl.c:68->picnic_impl.c:222]   --->   Operation 150 'and' 'and_ln68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (1.68ns) (out node of the LUT)   --->   "%or_ln68 = or i8 %and_ln68, %shl_ln68_3" [picnic_impl.c:68->picnic_impl.c:222]   --->   Operation 151 'or' 'or_ln68' <Predicate = true> <Delay = 1.68> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (1.84ns)   --->   "store i8 %or_ln68, i8* %temp_addr_11, align 1" [picnic_impl.c:68->picnic_impl.c:222]   --->   Operation 152 'store' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>

State 14 <SV = 11> <Delay = 1.84>
ST_14 : Operation 153 [2/2] (1.84ns)   --->   "%temp_load_13 = load i8* %temp_addr_12, align 1" [picnic_impl.c:68->picnic_impl.c:223]   --->   Operation 153 'load' 'temp_load_13' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>

State 15 <SV = 12> <Delay = 5.38>
ST_15 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%and_ln223 = and i1 %c, %a" [picnic_impl.c:223]   --->   Operation 154 'and' 'and_ln223' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (0.80ns)   --->   "%xor_ln223 = xor i1 %b, %a" [picnic_impl.c:223]   --->   Operation 155 'xor' 'xor_ln223' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%xor_ln223_1 = xor i1 %and_ln223, %xor_ln223" [picnic_impl.c:223]   --->   Operation 156 'xor' 'xor_ln223_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%zext_ln223 = zext i1 %xor_ln223_1 to i8" [picnic_impl.c:223]   --->   Operation 157 'zext' 'zext_ln223' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/2] (1.84ns)   --->   "%temp_load_13 = load i8* %temp_addr_12, align 1" [picnic_impl.c:68->picnic_impl.c:223]   --->   Operation 158 'load' 'temp_load_13' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_15 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%shl_ln68_4 = shl i8 1, %zext_ln55_3" [picnic_impl.c:68->picnic_impl.c:223]   --->   Operation 159 'shl' 'shl_ln68_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%xor_ln68_3 = xor i8 %shl_ln68_4, -1" [picnic_impl.c:68->picnic_impl.c:223]   --->   Operation 160 'xor' 'xor_ln68_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%shl_ln68_5 = shl i8 %zext_ln223, %zext_ln55_3" [picnic_impl.c:68->picnic_impl.c:223]   --->   Operation 161 'shl' 'shl_ln68_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%and_ln68_1 = and i8 %temp_load_13, %xor_ln68_3" [picnic_impl.c:68->picnic_impl.c:223]   --->   Operation 162 'and' 'and_ln68_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (1.68ns) (out node of the LUT)   --->   "%or_ln68_1 = or i8 %and_ln68_1, %shl_ln68_5" [picnic_impl.c:68->picnic_impl.c:223]   --->   Operation 163 'or' 'or_ln68_1' <Predicate = true> <Delay = 1.68> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (1.84ns)   --->   "store i8 %or_ln68_1, i8* %temp_addr_12, align 1" [picnic_impl.c:68->picnic_impl.c:223]   --->   Operation 164 'store' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>

State 16 <SV = 13> <Delay = 1.84>
ST_16 : Operation 165 [2/2] (1.84ns)   --->   "%temp_load_14 = load i8* %temp_addr_13, align 1" [picnic_impl.c:68->picnic_impl.c:224]   --->   Operation 165 'load' 'temp_load_14' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>

State 17 <SV = 14> <Delay = 5.38>
ST_17 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_7)   --->   "%and_ln224 = and i1 %b, %a" [picnic_impl.c:224]   --->   Operation 166 'and' 'and_ln224' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_7)   --->   "%xor_ln224 = xor i1 %c, %xor_ln223" [picnic_impl.c:224]   --->   Operation 167 'xor' 'xor_ln224' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_7)   --->   "%xor_ln224_1 = xor i1 %xor_ln224, %and_ln224" [picnic_impl.c:224]   --->   Operation 168 'xor' 'xor_ln224_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_7)   --->   "%zext_ln224 = zext i1 %xor_ln224_1 to i8" [picnic_impl.c:224]   --->   Operation 169 'zext' 'zext_ln224' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [1/2] (1.84ns)   --->   "%temp_load_14 = load i8* %temp_addr_13, align 1" [picnic_impl.c:68->picnic_impl.c:224]   --->   Operation 170 'load' 'temp_load_14' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_17 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_2)   --->   "%shl_ln68_6 = shl i8 1, %zext_ln55_5" [picnic_impl.c:68->picnic_impl.c:224]   --->   Operation 171 'shl' 'shl_ln68_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_2)   --->   "%xor_ln68_4 = xor i8 %shl_ln68_6, -1" [picnic_impl.c:68->picnic_impl.c:224]   --->   Operation 172 'xor' 'xor_ln68_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 173 [1/1] (1.68ns) (out node of the LUT)   --->   "%shl_ln68_7 = shl i8 %zext_ln224, %zext_ln55_5" [picnic_impl.c:68->picnic_impl.c:224]   --->   Operation 173 'shl' 'shl_ln68_7' <Predicate = true> <Delay = 1.68> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_2)   --->   "%and_ln68_2 = and i8 %temp_load_14, %xor_ln68_4" [picnic_impl.c:68->picnic_impl.c:224]   --->   Operation 174 'and' 'and_ln68_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 175 [1/1] (1.68ns) (out node of the LUT)   --->   "%or_ln68_2 = or i8 %and_ln68_2, %shl_ln68_7" [picnic_impl.c:68->picnic_impl.c:224]   --->   Operation 175 'or' 'or_ln68_2' <Predicate = true> <Delay = 1.68> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 176 [1/1] (1.84ns)   --->   "store i8 %or_ln68_2, i8* %temp_addr_13, align 1" [picnic_impl.c:68->picnic_impl.c:224]   --->   Operation 176 'store' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "br label %7" [picnic_impl.c:209]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 9> <Delay = 1.84>
ST_18 : Operation 178 [1/2] (1.84ns)   --->   "%temp_load = load i8* %temp_addr, align 16" [picnic_impl.c:239]   --->   Operation 178 'load' 'temp_load' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_18 : Operation 179 [1/2] (1.84ns)   --->   "%temp_load_1 = load i8* %temp_addr_4, align 1" [picnic_impl.c:239]   --->   Operation 179 'load' 'temp_load_1' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_18 : Operation 180 [2/2] (1.84ns)   --->   "%temp_load_2 = load i8* %temp_addr_5, align 2" [picnic_impl.c:239]   --->   Operation 180 'load' 'temp_load_2' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_18 : Operation 181 [2/2] (1.84ns)   --->   "%temp_load_3 = load i8* %temp_addr_6, align 1" [picnic_impl.c:239]   --->   Operation 181 'load' 'temp_load_3' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>

State 19 <SV = 10> <Delay = 3.60>
ST_19 : Operation 182 [1/2] (1.84ns)   --->   "%temp_load_2 = load i8* %temp_addr_5, align 2" [picnic_impl.c:239]   --->   Operation 182 'load' 'temp_load_2' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_19 : Operation 183 [1/2] (1.84ns)   --->   "%temp_load_3 = load i8* %temp_addr_6, align 1" [picnic_impl.c:239]   --->   Operation 183 'load' 'temp_load_3' <Predicate = true> <Delay = 1.84> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%or_ln239_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %temp_load_3, i8 %temp_load_2, i8 %temp_load_1, i8 %temp_load)" [picnic_impl.c:239]   --->   Operation 184 'bitconcatenate' 'or_ln239_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (1.75ns)   --->   "store i32 %or_ln239_2, i32* %output_addr, align 4" [picnic_impl.c:239]   --->   Operation 185 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>

State 20 <SV = 11> <Delay = 1.80>
ST_20 : Operation 186 [1/1] (1.80ns)   --->   "%add_ln243 = add i14 %shl_ln, -512" [picnic_impl.c:243]   --->   Operation 186 'add' 'add_ln243' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 187 [2/2] (0.00ns)   --->   "call fastcc void @matrix_mul([8 x i32]* %output_r, i14 %add_ln243)" [picnic_impl.c:243]   --->   Operation 187 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 12> <Delay = 1.66>
ST_21 : Operation 188 [1/2] (0.00ns)   --->   "call fastcc void @matrix_mul([8 x i32]* %output_r, i14 %add_ln243)" [picnic_impl.c:243]   --->   Operation 188 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r_0, i2 0)" [picnic_impl.c:244]   --->   Operation 189 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 190 [1/1] (1.66ns)   --->   "%add_ln244 = add i7 %shl_ln1, -4" [picnic_impl.c:244]   --->   Operation 190 'add' 'add_ln244' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 191 [1/1] (1.35ns)   --->   "br label %10" [picnic_impl.c:110->picnic_impl.c:244]   --->   Operation 191 'br' <Predicate = true> <Delay = 1.35>

State 22 <SV = 13> <Delay = 4.43>
ST_22 : Operation 192 [1/1] (0.00ns)   --->   "%i_0_0_i = phi i3 [ 0, %9 ], [ %add_ln110, %11 ]" [picnic_impl.c:110->picnic_impl.c:244]   --->   Operation 192 'phi' 'i_0_0_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 193 [1/1] (1.00ns)   --->   "%icmp_ln110 = icmp eq i3 %i_0_0_i, -4" [picnic_impl.c:110->picnic_impl.c:244]   --->   Operation 193 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 194 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 194 'speclooptripcount' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 195 [1/1] (0.00ns)   --->   "br i1 %icmp_ln110, label %xor_array.1.exit.preheader, label %11" [picnic_impl.c:110->picnic_impl.c:244]   --->   Operation 195 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i3 %i_0_0_i to i64" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 196 'zext' 'zext_ln114' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_22 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln114_4 = zext i3 %i_0_0_i to i7" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 197 'zext' 'zext_ln114_4' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_22 : Operation 198 [1/1] (0.00ns)   --->   "%output_addr_4 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln114" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 198 'getelementptr' 'output_addr_4' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_22 : Operation 199 [2/2] (1.75ns)   --->   "%output_load_1 = load i32* %output_addr_4, align 4" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 199 'load' 'output_load_1' <Predicate = (!icmp_ln110)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_22 : Operation 200 [1/1] (1.66ns)   --->   "%add_ln114 = add i7 %add_ln244, %zext_ln114_4" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 200 'add' 'add_ln114' <Predicate = (!icmp_ln110)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln114_5 = zext i7 %add_ln114 to i64" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 201 'zext' 'zext_ln114_5' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_22 : Operation 202 [1/1] (0.00ns)   --->   "%temp_matrix3_addr = getelementptr [80 x i32]* @temp_matrix3, i64 0, i64 %zext_ln114_5" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 202 'getelementptr' 'temp_matrix3_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_22 : Operation 203 [2/2] (2.77ns)   --->   "%temp_matrix3_load = load i32* %temp_matrix3_addr, align 8" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 203 'load' 'temp_matrix3_load' <Predicate = (!icmp_ln110)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 80> <ROM>
ST_22 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln110_1 = trunc i3 %i_0_0_i to i2" [picnic_impl.c:110->picnic_impl.c:244]   --->   Operation 204 'trunc' 'trunc_ln110_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_22 : Operation 205 [1/1] (0.00ns)   --->   "%or_ln110 = or i2 %trunc_ln110_1, 1" [picnic_impl.c:110->picnic_impl.c:244]   --->   Operation 205 'or' 'or_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_22 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i2 %or_ln110 to i64" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 206 'zext' 'zext_ln114_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_22 : Operation 207 [1/1] (0.00ns)   --->   "%output_addr_5 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln114_2" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 207 'getelementptr' 'output_addr_5' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_22 : Operation 208 [2/2] (1.75ns)   --->   "%output_load_2 = load i32* %output_addr_5, align 4" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 208 'load' 'output_load_2' <Predicate = (!icmp_ln110)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_22 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %add_ln244, i32 2, i32 6)" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 209 'partselect' 'tmp_3' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_22 : Operation 210 [1/1] (0.00ns)   --->   "%add_ln114_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_3, i2 %or_ln110)" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 210 'bitconcatenate' 'add_ln114_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_22 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln114_6 = zext i7 %add_ln114_1 to i64" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 211 'zext' 'zext_ln114_6' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_22 : Operation 212 [1/1] (0.00ns)   --->   "%temp_matrix3_addr_1 = getelementptr [80 x i32]* @temp_matrix3, i64 0, i64 %zext_ln114_6" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 212 'getelementptr' 'temp_matrix3_addr_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_22 : Operation 213 [2/2] (2.77ns)   --->   "%temp_matrix3_load_1 = load i32* %temp_matrix3_addr_1, align 4" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 213 'load' 'temp_matrix3_load_1' <Predicate = (!icmp_ln110)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 80> <ROM>
ST_22 : Operation 214 [1/1] (1.34ns)   --->   "%add_ln110 = add i3 2, %i_0_0_i" [picnic_impl.c:110->picnic_impl.c:244]   --->   Operation 214 'add' 'add_ln110' <Predicate = (!icmp_ln110)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 215 [1/1] (1.35ns)   --->   "br label %xor_array.1.exit" [picnic_impl.c:110->picnic_impl.c:245]   --->   Operation 215 'br' <Predicate = (icmp_ln110)> <Delay = 1.35>

State 23 <SV = 14> <Delay = 5.33>
ST_23 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str428) nounwind" [picnic_impl.c:111->picnic_impl.c:244]   --->   Operation 216 'specloopname' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 217 [1/2] (1.75ns)   --->   "%output_load_1 = load i32* %output_addr_4, align 4" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 217 'load' 'output_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_23 : Operation 218 [1/2] (2.77ns)   --->   "%temp_matrix3_load = load i32* %temp_matrix3_addr, align 8" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 218 'load' 'temp_matrix3_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 80> <ROM>
ST_23 : Operation 219 [1/1] (0.80ns)   --->   "%xor_ln114 = xor i32 %temp_matrix3_load, %output_load_1" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 219 'xor' 'xor_ln114' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 220 [1/1] (1.75ns)   --->   "store i32 %xor_ln114, i32* %output_addr_4, align 4" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 220 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_23 : Operation 221 [1/2] (1.75ns)   --->   "%output_load_2 = load i32* %output_addr_5, align 4" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 221 'load' 'output_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_23 : Operation 222 [1/2] (2.77ns)   --->   "%temp_matrix3_load_1 = load i32* %temp_matrix3_addr_1, align 4" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 222 'load' 'temp_matrix3_load_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 80> <ROM>
ST_23 : Operation 223 [1/1] (0.80ns)   --->   "%xor_ln114_2 = xor i32 %temp_matrix3_load_1, %output_load_2" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 223 'xor' 'xor_ln114_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 224 [1/1] (1.75ns)   --->   "store i32 %xor_ln114_2, i32* %output_addr_5, align 4" [picnic_impl.c:114->picnic_impl.c:244]   --->   Operation 224 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "br label %10" [picnic_impl.c:110->picnic_impl.c:244]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 14> <Delay = 1.81>
ST_24 : Operation 226 [1/1] (0.00ns)   --->   "%i_0_0_i2 = phi i3 [ %add_ln110_2, %12 ], [ 0, %xor_array.1.exit.preheader ]" [picnic_impl.c:110->picnic_impl.c:245]   --->   Operation 226 'phi' 'i_0_0_i2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 227 [1/1] (1.00ns)   --->   "%icmp_ln110_2 = icmp eq i3 %i_0_0_i2, -4" [picnic_impl.c:110->picnic_impl.c:245]   --->   Operation 227 'icmp' 'icmp_ln110_2' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 228 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 228 'speclooptripcount' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 229 [1/1] (0.00ns)   --->   "br i1 %icmp_ln110_2, label %xor_array.exit18, label %12" [picnic_impl.c:110->picnic_impl.c:245]   --->   Operation 229 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln114_7 = zext i3 %i_0_0_i2 to i64" [picnic_impl.c:114->picnic_impl.c:245]   --->   Operation 230 'zext' 'zext_ln114_7' <Predicate = (!icmp_ln110_2)> <Delay = 0.00>
ST_24 : Operation 231 [1/1] (0.00ns)   --->   "%output_addr_8 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln114_7" [picnic_impl.c:114->picnic_impl.c:245]   --->   Operation 231 'getelementptr' 'output_addr_8' <Predicate = (!icmp_ln110_2)> <Delay = 0.00>
ST_24 : Operation 232 [2/2] (1.75ns)   --->   "%output_load_5 = load i32* %output_addr_8, align 4" [picnic_impl.c:114->picnic_impl.c:245]   --->   Operation 232 'load' 'output_load_5' <Predicate = (!icmp_ln110_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_24 : Operation 233 [1/1] (0.00ns)   --->   "%roundKey_addr_2 = getelementptr [16 x i32]* %roundKey, i64 0, i64 %zext_ln114_7" [picnic_impl.c:114->picnic_impl.c:245]   --->   Operation 233 'getelementptr' 'roundKey_addr_2' <Predicate = (!icmp_ln110_2)> <Delay = 0.00>
ST_24 : Operation 234 [2/2] (1.75ns)   --->   "%roundKey_load_2 = load i32* %roundKey_addr_2, align 8" [picnic_impl.c:114->picnic_impl.c:245]   --->   Operation 234 'load' 'roundKey_load_2' <Predicate = (!icmp_ln110_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_24 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln110_2 = trunc i3 %i_0_0_i2 to i2" [picnic_impl.c:110->picnic_impl.c:245]   --->   Operation 235 'trunc' 'trunc_ln110_2' <Predicate = (!icmp_ln110_2)> <Delay = 0.00>
ST_24 : Operation 236 [1/1] (0.00ns)   --->   "%or_ln110_2 = or i2 %trunc_ln110_2, 1" [picnic_impl.c:110->picnic_impl.c:245]   --->   Operation 236 'or' 'or_ln110_2' <Predicate = (!icmp_ln110_2)> <Delay = 0.00>
ST_24 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln114_8 = zext i2 %or_ln110_2 to i64" [picnic_impl.c:114->picnic_impl.c:245]   --->   Operation 237 'zext' 'zext_ln114_8' <Predicate = (!icmp_ln110_2)> <Delay = 0.00>
ST_24 : Operation 238 [1/1] (0.00ns)   --->   "%output_addr_9 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln114_8" [picnic_impl.c:114->picnic_impl.c:245]   --->   Operation 238 'getelementptr' 'output_addr_9' <Predicate = (!icmp_ln110_2)> <Delay = 0.00>
ST_24 : Operation 239 [2/2] (1.75ns)   --->   "%output_load_6 = load i32* %output_addr_9, align 4" [picnic_impl.c:114->picnic_impl.c:245]   --->   Operation 239 'load' 'output_load_6' <Predicate = (!icmp_ln110_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_24 : Operation 240 [1/1] (0.00ns)   --->   "%roundKey_addr_3 = getelementptr [16 x i32]* %roundKey, i64 0, i64 %zext_ln114_8" [picnic_impl.c:114->picnic_impl.c:245]   --->   Operation 240 'getelementptr' 'roundKey_addr_3' <Predicate = (!icmp_ln110_2)> <Delay = 0.00>
ST_24 : Operation 241 [2/2] (1.75ns)   --->   "%roundKey_load_3 = load i32* %roundKey_addr_3, align 4" [picnic_impl.c:114->picnic_impl.c:245]   --->   Operation 241 'load' 'roundKey_load_3' <Predicate = (!icmp_ln110_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_24 : Operation 242 [1/1] (1.34ns)   --->   "%add_ln110_2 = add i3 2, %i_0_0_i2" [picnic_impl.c:110->picnic_impl.c:245]   --->   Operation 242 'add' 'add_ln110_2' <Predicate = (!icmp_ln110_2)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 243 [1/1] (1.54ns)   --->   "%r = add i5 %r_0, 1" [picnic_impl.c:188]   --->   Operation 243 'add' 'r' <Predicate = (icmp_ln110_2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 244 [1/1] (0.00ns)   --->   "br label %5" [picnic_impl.c:188]   --->   Operation 244 'br' <Predicate = (icmp_ln110_2)> <Delay = 0.00>

State 25 <SV = 15> <Delay = 4.31>
ST_25 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str428) nounwind" [picnic_impl.c:111->picnic_impl.c:245]   --->   Operation 245 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 246 [1/2] (1.75ns)   --->   "%output_load_5 = load i32* %output_addr_8, align 4" [picnic_impl.c:114->picnic_impl.c:245]   --->   Operation 246 'load' 'output_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_25 : Operation 247 [1/2] (1.75ns)   --->   "%roundKey_load_2 = load i32* %roundKey_addr_2, align 8" [picnic_impl.c:114->picnic_impl.c:245]   --->   Operation 247 'load' 'roundKey_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_25 : Operation 248 [1/1] (0.80ns)   --->   "%xor_ln114_4 = xor i32 %roundKey_load_2, %output_load_5" [picnic_impl.c:114->picnic_impl.c:245]   --->   Operation 248 'xor' 'xor_ln114_4' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 249 [1/1] (1.75ns)   --->   "store i32 %xor_ln114_4, i32* %output_addr_8, align 4" [picnic_impl.c:114->picnic_impl.c:245]   --->   Operation 249 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_25 : Operation 250 [1/2] (1.75ns)   --->   "%output_load_6 = load i32* %output_addr_9, align 4" [picnic_impl.c:114->picnic_impl.c:245]   --->   Operation 250 'load' 'output_load_6' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_25 : Operation 251 [1/2] (1.75ns)   --->   "%roundKey_load_3 = load i32* %roundKey_addr_3, align 4" [picnic_impl.c:114->picnic_impl.c:245]   --->   Operation 251 'load' 'roundKey_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_25 : Operation 252 [1/1] (0.80ns)   --->   "%xor_ln114_5 = xor i32 %roundKey_load_3, %output_load_6" [picnic_impl.c:114->picnic_impl.c:245]   --->   Operation 252 'xor' 'xor_ln114_5' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 253 [1/1] (1.75ns)   --->   "store i32 %xor_ln114_5, i32* %output_addr_9, align 4" [picnic_impl.c:114->picnic_impl.c:245]   --->   Operation 253 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_25 : Operation 254 [1/1] (0.00ns)   --->   "br label %xor_array.1.exit" [picnic_impl.c:110->picnic_impl.c:245]   --->   Operation 254 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ plaintext]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ temp_matrix]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ temp_matrix2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ temp_matrix3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_addr         (getelementptr    ) [ 00111111111111111111111111]
roundKey            (alloca           ) [ 00111111111111111111111111]
temp                (alloca           ) [ 00111111111111111111111111]
br_ln171            (br               ) [ 01110000000000000000000000]
loop_0_0            (phi              ) [ 00100000000000000000000000]
tmp_36              (bitselect        ) [ 00110000000000000000000000]
empty               (speclooptripcount) [ 00000000000000000000000000]
br_ln171            (br               ) [ 00000000000000000000000000]
trunc_ln171         (trunc            ) [ 00000000000000000000000000]
zext_ln174          (zext             ) [ 00110000000000000000000000]
plaintext_addr      (getelementptr    ) [ 00110000000000000000000000]
or_ln171            (or               ) [ 00000000000000000000000000]
zext_ln174_1        (zext             ) [ 00110000000000000000000000]
plaintext_addr_1    (getelementptr    ) [ 00110000000000000000000000]
add_ln171           (add              ) [ 01110000000000000000000000]
tmp                 (specregionbegin  ) [ 00000000000000000000000000]
specpipeline_ln173  (specpipeline     ) [ 00000000000000000000000000]
plaintext_load      (load             ) [ 00000000000000000000000000]
output_addr_2       (getelementptr    ) [ 00000000000000000000000000]
store_ln174         (store            ) [ 00000000000000000000000000]
empty_114           (specregionend    ) [ 00000000000000000000000000]
plaintext_load_1    (load             ) [ 00000000000000000000000000]
output_addr_3       (getelementptr    ) [ 00000000000000000000000000]
store_ln174         (store            ) [ 00000000000000000000000000]
br_ln171            (br               ) [ 01110000000000000000000000]
call_ln178          (call             ) [ 00000000000000000000000000]
br_ln110            (br               ) [ 00000111000000000000000000]
i_0_0_i1            (phi              ) [ 00000010000000000000000000]
icmp_ln110_1        (icmp             ) [ 00000011000000000000000000]
empty_115           (speclooptripcount) [ 00000000000000000000000000]
br_ln110            (br               ) [ 00000000000000000000000000]
zext_ln114_1        (zext             ) [ 00000000000000000000000000]
output_addr_6       (getelementptr    ) [ 00000001000000000000000000]
roundKey_addr       (getelementptr    ) [ 00000001000000000000000000]
trunc_ln110         (trunc            ) [ 00000000000000000000000000]
or_ln110_1          (or               ) [ 00000000000000000000000000]
zext_ln114_3        (zext             ) [ 00000000000000000000000000]
output_addr_7       (getelementptr    ) [ 00000001000000000000000000]
roundKey_addr_1     (getelementptr    ) [ 00000001000000000000000000]
add_ln110_1         (add              ) [ 00000111000000000000000000]
temp_addr           (getelementptr    ) [ 00000000111111111111111111]
temp_addr_4         (getelementptr    ) [ 00000000111111111111111111]
temp_addr_5         (getelementptr    ) [ 00000000111111111111111111]
temp_addr_6         (getelementptr    ) [ 00000000111111111111111111]
br_ln188            (br               ) [ 00000011111111111111111111]
specloopname_ln111  (specloopname     ) [ 00000000000000000000000000]
output_load_3       (load             ) [ 00000000000000000000000000]
roundKey_load       (load             ) [ 00000000000000000000000000]
xor_ln114_1         (xor              ) [ 00000000000000000000000000]
store_ln114         (store            ) [ 00000000000000000000000000]
output_load_4       (load             ) [ 00000000000000000000000000]
roundKey_load_1     (load             ) [ 00000000000000000000000000]
xor_ln114_3         (xor              ) [ 00000000000000000000000000]
store_ln114         (store            ) [ 00000000000000000000000000]
br_ln110            (br               ) [ 00000111000000000000000000]
r_0                 (phi              ) [ 00000000111111111111111111]
empty_116           (speclooptripcount) [ 00000000000000000000000000]
icmp_ln188          (icmp             ) [ 00000000111111111111111111]
br_ln188            (br               ) [ 00000000000000000000000000]
ret_ln247           (ret              ) [ 00000000000000000000000000]
shl_ln              (bitconcatenate   ) [ 00000000001111111111100000]
output_load         (load             ) [ 00000000000000000000000000]
trunc_ln194         (trunc            ) [ 00000000000000000000000000]
store_ln194         (store            ) [ 00000000000000000000000000]
trunc_ln            (partselect       ) [ 00000000000000000000000000]
store_ln196         (store            ) [ 00000000000000000000000000]
trunc_ln1           (partselect       ) [ 00000000001000000000000000]
trunc_ln2           (partselect       ) [ 00000000001000000000000000]
call_ln191          (call             ) [ 00000000000000000000000000]
store_ln198         (store            ) [ 00000000000000000000000000]
store_ln200         (store            ) [ 00000000000000000000000000]
br_ln209            (br               ) [ 00000000111111111111111111]
bitNumber_assign_2  (phi              ) [ 00000000000110000000000000]
icmp_ln209          (icmp             ) [ 00000000111111111111111111]
empty_117           (speclooptripcount) [ 00000000000000000000000000]
br_ln209            (br               ) [ 00000000000000000000000000]
add_ln218           (add              ) [ 00000000000000000000000000]
lshr_ln             (partselect       ) [ 00000000000000000000000000]
zext_ln55           (zext             ) [ 00000000000000000000000000]
temp_addr_11        (getelementptr    ) [ 00000000000011000000000000]
temp_load_10        (load             ) [ 00000000000001000000000000]
trunc_ln209         (trunc            ) [ 00000000000001000000000000]
add_ln219           (add              ) [ 00000000000000000000000000]
lshr_ln55_2         (partselect       ) [ 00000000000000000000000000]
zext_ln55_2         (zext             ) [ 00000000000000000000000000]
temp_addr_12        (getelementptr    ) [ 00000000000001110000000000]
lshr_ln55_4         (partselect       ) [ 00000000000000000000000000]
zext_ln55_4         (zext             ) [ 00000000000000000000000000]
temp_addr_13        (getelementptr    ) [ 00000000000001111100000000]
add_ln209           (add              ) [ 00000000111101111111111111]
sub_ln55            (sub              ) [ 00000000000000000000000000]
zext_ln55_1         (zext             ) [ 00000000000000000000000000]
lshr_ln55           (lshr             ) [ 00000000000000000000000000]
a                   (trunc            ) [ 00000000000000111100000000]
temp_load_11        (load             ) [ 00000000000000000000000000]
sub_ln55_1          (sub              ) [ 00000000000000000000000000]
zext_ln55_3         (zext             ) [ 00000000000000110000000000]
lshr_ln55_1         (lshr             ) [ 00000000000000000000000000]
b                   (trunc            ) [ 00000000000000111100000000]
temp_load_12        (load             ) [ 00000000000000000000000000]
xor_ln55            (xor              ) [ 00000000000000000000000000]
zext_ln55_5         (zext             ) [ 00000000000000111100000000]
lshr_ln55_3         (lshr             ) [ 00000000000000000000000000]
c                   (trunc            ) [ 00000000000000111100000000]
and_ln222           (and              ) [ 00000000000000000000000000]
xor_ln222           (xor              ) [ 00000000000000000000000000]
zext_ln222          (zext             ) [ 00000000000000000000000000]
shl_ln68            (shl              ) [ 00000000000000000000000000]
xor_ln68            (xor              ) [ 00000000000000000000000000]
shl_ln68_3          (shl              ) [ 00000000000000000000000000]
and_ln68            (and              ) [ 00000000000000000000000000]
or_ln68             (or               ) [ 00000000000000000000000000]
store_ln68          (store            ) [ 00000000000000000000000000]
and_ln223           (and              ) [ 00000000000000000000000000]
xor_ln223           (xor              ) [ 00000000000000001100000000]
xor_ln223_1         (xor              ) [ 00000000000000000000000000]
zext_ln223          (zext             ) [ 00000000000000000000000000]
temp_load_13        (load             ) [ 00000000000000000000000000]
shl_ln68_4          (shl              ) [ 00000000000000000000000000]
xor_ln68_3          (xor              ) [ 00000000000000000000000000]
shl_ln68_5          (shl              ) [ 00000000000000000000000000]
and_ln68_1          (and              ) [ 00000000000000000000000000]
or_ln68_1           (or               ) [ 00000000000000000000000000]
store_ln68          (store            ) [ 00000000000000000000000000]
and_ln224           (and              ) [ 00000000000000000000000000]
xor_ln224           (xor              ) [ 00000000000000000000000000]
xor_ln224_1         (xor              ) [ 00000000000000000000000000]
zext_ln224          (zext             ) [ 00000000000000000000000000]
temp_load_14        (load             ) [ 00000000000000000000000000]
shl_ln68_6          (shl              ) [ 00000000000000000000000000]
xor_ln68_4          (xor              ) [ 00000000000000000000000000]
shl_ln68_7          (shl              ) [ 00000000000000000000000000]
and_ln68_2          (and              ) [ 00000000000000000000000000]
or_ln68_2           (or               ) [ 00000000000000000000000000]
store_ln68          (store            ) [ 00000000000000000000000000]
br_ln209            (br               ) [ 00000000111111111111111111]
temp_load           (load             ) [ 00000000000000000001000000]
temp_load_1         (load             ) [ 00000000000000000001000000]
temp_load_2         (load             ) [ 00000000000000000000000000]
temp_load_3         (load             ) [ 00000000000000000000000000]
or_ln239_2          (bitconcatenate   ) [ 00000000000000000000000000]
store_ln239         (store            ) [ 00000000000000000000000000]
add_ln243           (add              ) [ 00000000000000000000010000]
call_ln243          (call             ) [ 00000000000000000000000000]
shl_ln1             (bitconcatenate   ) [ 00000000000000000000000000]
add_ln244           (add              ) [ 00000000000000000000001100]
br_ln110            (br               ) [ 00000000111111111111111111]
i_0_0_i             (phi              ) [ 00000000000000000000001000]
icmp_ln110          (icmp             ) [ 00000000111111111111111111]
empty_118           (speclooptripcount) [ 00000000000000000000000000]
br_ln110            (br               ) [ 00000000000000000000000000]
zext_ln114          (zext             ) [ 00000000000000000000000000]
zext_ln114_4        (zext             ) [ 00000000000000000000000000]
output_addr_4       (getelementptr    ) [ 00000000000000000000000100]
add_ln114           (add              ) [ 00000000000000000000000000]
zext_ln114_5        (zext             ) [ 00000000000000000000000000]
temp_matrix3_addr   (getelementptr    ) [ 00000000000000000000000100]
trunc_ln110_1       (trunc            ) [ 00000000000000000000000000]
or_ln110            (or               ) [ 00000000000000000000000000]
zext_ln114_2        (zext             ) [ 00000000000000000000000000]
output_addr_5       (getelementptr    ) [ 00000000000000000000000100]
tmp_3               (partselect       ) [ 00000000000000000000000000]
add_ln114_1         (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln114_6        (zext             ) [ 00000000000000000000000000]
temp_matrix3_addr_1 (getelementptr    ) [ 00000000000000000000000100]
add_ln110           (add              ) [ 00000000111111111111111111]
br_ln110            (br               ) [ 00000000111111111111111111]
specloopname_ln111  (specloopname     ) [ 00000000000000000000000000]
output_load_1       (load             ) [ 00000000000000000000000000]
temp_matrix3_load   (load             ) [ 00000000000000000000000000]
xor_ln114           (xor              ) [ 00000000000000000000000000]
store_ln114         (store            ) [ 00000000000000000000000000]
output_load_2       (load             ) [ 00000000000000000000000000]
temp_matrix3_load_1 (load             ) [ 00000000000000000000000000]
xor_ln114_2         (xor              ) [ 00000000000000000000000000]
store_ln114         (store            ) [ 00000000000000000000000000]
br_ln110            (br               ) [ 00000000111111111111111111]
i_0_0_i2            (phi              ) [ 00000000000000000000000010]
icmp_ln110_2        (icmp             ) [ 00000000111111111111111111]
empty_119           (speclooptripcount) [ 00000000000000000000000000]
br_ln110            (br               ) [ 00000000000000000000000000]
zext_ln114_7        (zext             ) [ 00000000000000000000000000]
output_addr_8       (getelementptr    ) [ 00000000000000000000000001]
roundKey_addr_2     (getelementptr    ) [ 00000000000000000000000001]
trunc_ln110_2       (trunc            ) [ 00000000000000000000000000]
or_ln110_2          (or               ) [ 00000000000000000000000000]
zext_ln114_8        (zext             ) [ 00000000000000000000000000]
output_addr_9       (getelementptr    ) [ 00000000000000000000000001]
roundKey_addr_3     (getelementptr    ) [ 00000000000000000000000001]
add_ln110_2         (add              ) [ 00000000111111111111111111]
r                   (add              ) [ 00000010111111111111111111]
br_ln188            (br               ) [ 00000010111111111111111111]
specloopname_ln111  (specloopname     ) [ 00000000000000000000000000]
output_load_5       (load             ) [ 00000000000000000000000000]
roundKey_load_2     (load             ) [ 00000000000000000000000000]
xor_ln114_4         (xor              ) [ 00000000000000000000000000]
store_ln114         (store            ) [ 00000000000000000000000000]
output_load_6       (load             ) [ 00000000000000000000000000]
roundKey_load_3     (load             ) [ 00000000000000000000000000]
xor_ln114_5         (xor              ) [ 00000000000000000000000000]
store_ln114         (store            ) [ 00000000000000000000000000]
br_ln110            (br               ) [ 00000000111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="plaintext">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="key">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="temp_matrix">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_matrix"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="temp_matrix2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_matrix2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="temp_matrix3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_matrix3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str529"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str327"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_mul.1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str428"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i5.i9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_mul"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="roundKey_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="roundKey/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="temp_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="output_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="plaintext_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="3" slack="0"/>
<pin id="144" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="plaintext_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="0"/>
<pin id="160" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="161" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="0"/>
<pin id="163" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="plaintext_load/2 plaintext_load_1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="plaintext_addr_1_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="2" slack="0"/>
<pin id="157" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="plaintext_addr_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="output_addr_2_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="1"/>
<pin id="169" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="0" slack="0"/>
<pin id="186" dir="0" index="4" bw="3" slack="0"/>
<pin id="187" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="0"/>
<pin id="189" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln174/3 store_ln174/3 output_load_3/6 output_load_4/6 store_ln114/7 store_ln114/7 output_load/8 store_ln239/19 output_load_1/22 output_load_2/22 store_ln114/23 store_ln114/23 output_load_5/24 output_load_6/24 store_ln114/25 store_ln114/25 "/>
</bind>
</comp>

<comp id="179" class="1004" name="output_addr_3_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="2" slack="1"/>
<pin id="183" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_3/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="output_addr_6_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="3" slack="0"/>
<pin id="196" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_6/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="roundKey_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="3" slack="0"/>
<pin id="204" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="roundKey_addr/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="0" slack="0"/>
<pin id="226" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="227" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="0"/>
<pin id="229" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="roundKey_load/6 roundKey_load_1/6 roundKey_load_2/24 roundKey_load_3/24 "/>
</bind>
</comp>

<comp id="212" class="1004" name="output_addr_7_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="2" slack="0"/>
<pin id="216" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_7/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="roundKey_addr_1_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="2" slack="0"/>
<pin id="224" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="roundKey_addr_1/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="temp_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="temp_addr_4_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_4/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="temp_addr_5_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="3" slack="0"/>
<pin id="249" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_5/6 "/>
</bind>
</comp>

<comp id="252" class="1004" name="temp_addr_6_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="3" slack="0"/>
<pin id="256" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_6/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="0"/>
<pin id="262" dir="0" index="2" bw="0" slack="0"/>
<pin id="264" dir="0" index="4" bw="7" slack="0"/>
<pin id="265" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="266" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="8" slack="0"/>
<pin id="267" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln194/9 store_ln196/9 store_ln198/10 store_ln200/10 temp_load_10/11 temp_load/11 temp_load_1/11 temp_load_11/12 temp_load_12/12 store_ln68/13 temp_load_13/14 store_ln68/15 temp_load_14/16 store_ln68/17 temp_load_2/18 temp_load_3/18 "/>
</bind>
</comp>

<comp id="268" class="1004" name="temp_addr_11_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="2" slack="0"/>
<pin id="272" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_11/11 "/>
</bind>
</comp>

<comp id="275" class="1004" name="temp_addr_12_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="2" slack="0"/>
<pin id="279" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_12/12 "/>
</bind>
</comp>

<comp id="282" class="1004" name="temp_addr_13_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="2" slack="0"/>
<pin id="286" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_13/12 "/>
</bind>
</comp>

<comp id="289" class="1004" name="output_addr_4_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="3" slack="0"/>
<pin id="293" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_4/22 "/>
</bind>
</comp>

<comp id="297" class="1004" name="temp_matrix3_addr_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="7" slack="0"/>
<pin id="301" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_matrix3_addr/22 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="0" slack="0"/>
<pin id="325" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="326" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="32" slack="0"/>
<pin id="328" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_matrix3_load/22 temp_matrix3_load_1/22 "/>
</bind>
</comp>

<comp id="310" class="1004" name="output_addr_5_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="2" slack="0"/>
<pin id="314" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_5/22 "/>
</bind>
</comp>

<comp id="318" class="1004" name="temp_matrix3_addr_1_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="7" slack="0"/>
<pin id="322" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_matrix3_addr_1/22 "/>
</bind>
</comp>

<comp id="330" class="1004" name="output_addr_8_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="3" slack="0"/>
<pin id="334" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_8/24 "/>
</bind>
</comp>

<comp id="338" class="1004" name="roundKey_addr_2_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="3" slack="0"/>
<pin id="342" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="roundKey_addr_2/24 "/>
</bind>
</comp>

<comp id="345" class="1004" name="output_addr_9_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="2" slack="0"/>
<pin id="349" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_9/24 "/>
</bind>
</comp>

<comp id="353" class="1004" name="roundKey_addr_3_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="2" slack="0"/>
<pin id="357" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="roundKey_addr_3/24 "/>
</bind>
</comp>

<comp id="360" class="1005" name="loop_0_0_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="1"/>
<pin id="362" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="loop_0_0 (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="loop_0_0_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="3" slack="0"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_0_0/2 "/>
</bind>
</comp>

<comp id="371" class="1005" name="i_0_0_i1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="3" slack="1"/>
<pin id="373" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="i_0_0_i1_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="3" slack="0"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_0_i1/6 "/>
</bind>
</comp>

<comp id="382" class="1005" name="r_0_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="1"/>
<pin id="384" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="r_0_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="5" slack="1"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/8 "/>
</bind>
</comp>

<comp id="394" class="1005" name="bitNumber_assign_2_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="1"/>
<pin id="396" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bitNumber_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="bitNumber_assign_2_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="5" slack="1"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bitNumber_assign_2/11 "/>
</bind>
</comp>

<comp id="406" class="1005" name="i_0_0_i_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="1"/>
<pin id="408" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_0_i (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="i_0_0_i_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="3" slack="0"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_0_i/22 "/>
</bind>
</comp>

<comp id="417" class="1005" name="i_0_0_i2_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="1"/>
<pin id="419" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_0_i2 (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="i_0_0_i2_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="0"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="1" slack="1"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_0_i2/24 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_matrix_mul_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="0" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="14" slack="0"/>
<pin id="432" dir="0" index="3" bw="32" slack="0"/>
<pin id="433" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln243/20 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_matrix_mul_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="0" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="440" dir="0" index="2" bw="32" slack="0"/>
<pin id="441" dir="0" index="3" bw="14" slack="0"/>
<pin id="442" dir="0" index="4" bw="32" slack="0"/>
<pin id="443" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln178/4 call_ln191/9 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_1/7 xor_ln114_4/25 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_3/7 xor_ln114_5/25 "/>
</bind>
</comp>

<comp id="462" class="1005" name="reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="1"/>
<pin id="464" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_load_10 temp_load "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_36_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="3" slack="0"/>
<pin id="469" dir="0" index="2" bw="3" slack="0"/>
<pin id="470" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="trunc_ln171_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="3" slack="0"/>
<pin id="476" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln171/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln174_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="or_ln171_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="2" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln171/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln174_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="2" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_1/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln171_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="0"/>
<pin id="496" dir="0" index="1" bw="3" slack="0"/>
<pin id="497" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="icmp_ln110_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="0"/>
<pin id="502" dir="0" index="1" bw="3" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110_1/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln114_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="3" slack="0"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_1/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="trunc_ln110_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="3" slack="0"/>
<pin id="514" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="or_ln110_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110_1/6 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln114_3_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="2" slack="0"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_3/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln110_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="0"/>
<pin id="530" dir="0" index="1" bw="3" slack="0"/>
<pin id="531" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_1/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="icmp_ln188_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="5" slack="0"/>
<pin id="536" dir="0" index="1" bw="5" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln188/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="shl_ln_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="14" slack="0"/>
<pin id="542" dir="0" index="1" bw="5" slack="1"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/9 "/>
</bind>
</comp>

<comp id="549" class="1004" name="trunc_ln194_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln194/9 "/>
</bind>
</comp>

<comp id="554" class="1004" name="trunc_ln_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="0"/>
<pin id="557" dir="0" index="2" bw="5" slack="0"/>
<pin id="558" dir="0" index="3" bw="5" slack="0"/>
<pin id="559" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/9 "/>
</bind>
</comp>

<comp id="565" class="1004" name="trunc_ln1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="0" index="2" bw="6" slack="0"/>
<pin id="569" dir="0" index="3" bw="6" slack="0"/>
<pin id="570" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="trunc_ln2_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="0" index="2" bw="6" slack="0"/>
<pin id="579" dir="0" index="3" bw="6" slack="0"/>
<pin id="580" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/9 "/>
</bind>
</comp>

<comp id="585" class="1004" name="icmp_ln209_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="5" slack="0"/>
<pin id="587" dir="0" index="1" bw="5" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln209/11 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln218_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="3" slack="0"/>
<pin id="593" dir="0" index="1" bw="5" slack="0"/>
<pin id="594" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln218/11 "/>
</bind>
</comp>

<comp id="597" class="1004" name="lshr_ln_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="2" slack="0"/>
<pin id="599" dir="0" index="1" bw="5" slack="0"/>
<pin id="600" dir="0" index="2" bw="3" slack="0"/>
<pin id="601" dir="0" index="3" bw="4" slack="0"/>
<pin id="602" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/11 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln55_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="2" slack="0"/>
<pin id="609" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/11 "/>
</bind>
</comp>

<comp id="612" class="1004" name="trunc_ln209_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="5" slack="1"/>
<pin id="614" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln209/12 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln219_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="5" slack="1"/>
<pin id="619" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln219/12 "/>
</bind>
</comp>

<comp id="622" class="1004" name="lshr_ln55_2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="2" slack="0"/>
<pin id="624" dir="0" index="1" bw="5" slack="0"/>
<pin id="625" dir="0" index="2" bw="3" slack="0"/>
<pin id="626" dir="0" index="3" bw="4" slack="0"/>
<pin id="627" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_2/12 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln55_2_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="2" slack="0"/>
<pin id="634" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_2/12 "/>
</bind>
</comp>

<comp id="637" class="1004" name="lshr_ln55_4_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="2" slack="0"/>
<pin id="639" dir="0" index="1" bw="5" slack="1"/>
<pin id="640" dir="0" index="2" bw="3" slack="0"/>
<pin id="641" dir="0" index="3" bw="4" slack="0"/>
<pin id="642" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_4/12 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln55_4_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="2" slack="0"/>
<pin id="649" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_4/12 "/>
</bind>
</comp>

<comp id="652" class="1004" name="add_ln209_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="3" slack="0"/>
<pin id="654" dir="0" index="1" bw="5" slack="1"/>
<pin id="655" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/12 "/>
</bind>
</comp>

<comp id="658" class="1004" name="sub_ln55_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="3" slack="0"/>
<pin id="660" dir="0" index="1" bw="3" slack="1"/>
<pin id="661" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln55/13 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln55_1_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="3" slack="0"/>
<pin id="665" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/13 "/>
</bind>
</comp>

<comp id="667" class="1004" name="lshr_ln55_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="1"/>
<pin id="669" dir="0" index="1" bw="3" slack="0"/>
<pin id="670" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln55/13 "/>
</bind>
</comp>

<comp id="673" class="1004" name="a_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="0"/>
<pin id="675" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="a/13 "/>
</bind>
</comp>

<comp id="677" class="1004" name="sub_ln55_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="2" slack="0"/>
<pin id="679" dir="0" index="1" bw="3" slack="1"/>
<pin id="680" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln55_1/13 "/>
</bind>
</comp>

<comp id="682" class="1004" name="zext_ln55_3_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="0"/>
<pin id="684" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_3/13 "/>
</bind>
</comp>

<comp id="686" class="1004" name="lshr_ln55_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="0"/>
<pin id="688" dir="0" index="1" bw="3" slack="0"/>
<pin id="689" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln55_1/13 "/>
</bind>
</comp>

<comp id="692" class="1004" name="b_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="0"/>
<pin id="694" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="b/13 "/>
</bind>
</comp>

<comp id="696" class="1004" name="xor_ln55_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="3" slack="1"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln55/13 "/>
</bind>
</comp>

<comp id="701" class="1004" name="zext_ln55_5_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="3" slack="0"/>
<pin id="703" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_5/13 "/>
</bind>
</comp>

<comp id="705" class="1004" name="lshr_ln55_3_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="0"/>
<pin id="707" dir="0" index="1" bw="3" slack="0"/>
<pin id="708" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln55_3/13 "/>
</bind>
</comp>

<comp id="711" class="1004" name="c_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="0"/>
<pin id="713" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="c/13 "/>
</bind>
</comp>

<comp id="715" class="1004" name="and_ln222_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln222/13 "/>
</bind>
</comp>

<comp id="721" class="1004" name="xor_ln222_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222/13 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln222_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222/13 "/>
</bind>
</comp>

<comp id="731" class="1004" name="shl_ln68_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="3" slack="0"/>
<pin id="734" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68/13 "/>
</bind>
</comp>

<comp id="737" class="1004" name="xor_ln68_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68/13 "/>
</bind>
</comp>

<comp id="743" class="1004" name="shl_ln68_3_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="3" slack="0"/>
<pin id="746" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_3/13 "/>
</bind>
</comp>

<comp id="749" class="1004" name="and_ln68_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="1"/>
<pin id="751" dir="0" index="1" bw="8" slack="0"/>
<pin id="752" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68/13 "/>
</bind>
</comp>

<comp id="755" class="1004" name="or_ln68_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="0"/>
<pin id="757" dir="0" index="1" bw="8" slack="0"/>
<pin id="758" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68/13 "/>
</bind>
</comp>

<comp id="762" class="1004" name="and_ln223_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="2"/>
<pin id="764" dir="0" index="1" bw="1" slack="2"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln223/15 "/>
</bind>
</comp>

<comp id="766" class="1004" name="xor_ln223_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="2"/>
<pin id="768" dir="0" index="1" bw="1" slack="2"/>
<pin id="769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln223/15 "/>
</bind>
</comp>

<comp id="770" class="1004" name="xor_ln223_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln223_1/15 "/>
</bind>
</comp>

<comp id="776" class="1004" name="zext_ln223_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/15 "/>
</bind>
</comp>

<comp id="780" class="1004" name="shl_ln68_4_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="3" slack="2"/>
<pin id="783" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_4/15 "/>
</bind>
</comp>

<comp id="785" class="1004" name="xor_ln68_3_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_3/15 "/>
</bind>
</comp>

<comp id="791" class="1004" name="shl_ln68_5_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="3" slack="2"/>
<pin id="794" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_5/15 "/>
</bind>
</comp>

<comp id="796" class="1004" name="and_ln68_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="0"/>
<pin id="798" dir="0" index="1" bw="8" slack="0"/>
<pin id="799" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_1/15 "/>
</bind>
</comp>

<comp id="802" class="1004" name="or_ln68_1_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="0"/>
<pin id="804" dir="0" index="1" bw="8" slack="0"/>
<pin id="805" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68_1/15 "/>
</bind>
</comp>

<comp id="809" class="1004" name="and_ln224_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="4"/>
<pin id="811" dir="0" index="1" bw="1" slack="4"/>
<pin id="812" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln224/17 "/>
</bind>
</comp>

<comp id="813" class="1004" name="xor_ln224_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="4"/>
<pin id="815" dir="0" index="1" bw="1" slack="2"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln224/17 "/>
</bind>
</comp>

<comp id="817" class="1004" name="xor_ln224_1_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln224_1/17 "/>
</bind>
</comp>

<comp id="823" class="1004" name="zext_ln224_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224/17 "/>
</bind>
</comp>

<comp id="827" class="1004" name="shl_ln68_6_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="3" slack="4"/>
<pin id="830" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_6/17 "/>
</bind>
</comp>

<comp id="832" class="1004" name="xor_ln68_4_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_4/17 "/>
</bind>
</comp>

<comp id="838" class="1004" name="shl_ln68_7_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="3" slack="4"/>
<pin id="841" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_7/17 "/>
</bind>
</comp>

<comp id="843" class="1004" name="and_ln68_2_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="0"/>
<pin id="845" dir="0" index="1" bw="8" slack="0"/>
<pin id="846" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_2/17 "/>
</bind>
</comp>

<comp id="849" class="1004" name="or_ln68_2_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="0"/>
<pin id="851" dir="0" index="1" bw="8" slack="0"/>
<pin id="852" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68_2/17 "/>
</bind>
</comp>

<comp id="856" class="1004" name="or_ln239_2_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="0"/>
<pin id="858" dir="0" index="1" bw="8" slack="0"/>
<pin id="859" dir="0" index="2" bw="8" slack="0"/>
<pin id="860" dir="0" index="3" bw="8" slack="1"/>
<pin id="861" dir="0" index="4" bw="8" slack="1"/>
<pin id="862" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln239_2/19 "/>
</bind>
</comp>

<comp id="868" class="1004" name="add_ln243_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="14" slack="5"/>
<pin id="870" dir="0" index="1" bw="10" slack="0"/>
<pin id="871" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln243/20 "/>
</bind>
</comp>

<comp id="874" class="1004" name="shl_ln1_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="7" slack="0"/>
<pin id="876" dir="0" index="1" bw="5" slack="7"/>
<pin id="877" dir="0" index="2" bw="1" slack="0"/>
<pin id="878" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/21 "/>
</bind>
</comp>

<comp id="882" class="1004" name="add_ln244_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="7" slack="0"/>
<pin id="884" dir="0" index="1" bw="3" slack="0"/>
<pin id="885" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln244/21 "/>
</bind>
</comp>

<comp id="888" class="1004" name="icmp_ln110_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="3" slack="0"/>
<pin id="890" dir="0" index="1" bw="3" slack="0"/>
<pin id="891" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/22 "/>
</bind>
</comp>

<comp id="894" class="1004" name="zext_ln114_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="3" slack="0"/>
<pin id="896" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/22 "/>
</bind>
</comp>

<comp id="899" class="1004" name="zext_ln114_4_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="3" slack="0"/>
<pin id="901" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_4/22 "/>
</bind>
</comp>

<comp id="903" class="1004" name="add_ln114_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="7" slack="1"/>
<pin id="905" dir="0" index="1" bw="3" slack="0"/>
<pin id="906" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/22 "/>
</bind>
</comp>

<comp id="908" class="1004" name="zext_ln114_5_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="7" slack="0"/>
<pin id="910" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_5/22 "/>
</bind>
</comp>

<comp id="913" class="1004" name="trunc_ln110_1_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="3" slack="0"/>
<pin id="915" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110_1/22 "/>
</bind>
</comp>

<comp id="917" class="1004" name="or_ln110_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="2" slack="0"/>
<pin id="919" dir="0" index="1" bw="1" slack="0"/>
<pin id="920" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110/22 "/>
</bind>
</comp>

<comp id="923" class="1004" name="zext_ln114_2_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="2" slack="0"/>
<pin id="925" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_2/22 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_3_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="5" slack="0"/>
<pin id="930" dir="0" index="1" bw="7" slack="1"/>
<pin id="931" dir="0" index="2" bw="3" slack="0"/>
<pin id="932" dir="0" index="3" bw="4" slack="0"/>
<pin id="933" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/22 "/>
</bind>
</comp>

<comp id="937" class="1004" name="add_ln114_1_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="7" slack="0"/>
<pin id="939" dir="0" index="1" bw="5" slack="0"/>
<pin id="940" dir="0" index="2" bw="2" slack="0"/>
<pin id="941" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln114_1/22 "/>
</bind>
</comp>

<comp id="945" class="1004" name="zext_ln114_6_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="7" slack="0"/>
<pin id="947" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_6/22 "/>
</bind>
</comp>

<comp id="950" class="1004" name="add_ln110_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="3" slack="0"/>
<pin id="952" dir="0" index="1" bw="3" slack="0"/>
<pin id="953" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/22 "/>
</bind>
</comp>

<comp id="956" class="1004" name="xor_ln114_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="0"/>
<pin id="958" dir="0" index="1" bw="32" slack="0"/>
<pin id="959" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114/23 "/>
</bind>
</comp>

<comp id="963" class="1004" name="xor_ln114_2_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="0"/>
<pin id="965" dir="0" index="1" bw="32" slack="0"/>
<pin id="966" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_2/23 "/>
</bind>
</comp>

<comp id="970" class="1004" name="icmp_ln110_2_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="3" slack="0"/>
<pin id="972" dir="0" index="1" bw="3" slack="0"/>
<pin id="973" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110_2/24 "/>
</bind>
</comp>

<comp id="976" class="1004" name="zext_ln114_7_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="3" slack="0"/>
<pin id="978" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_7/24 "/>
</bind>
</comp>

<comp id="982" class="1004" name="trunc_ln110_2_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="3" slack="0"/>
<pin id="984" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110_2/24 "/>
</bind>
</comp>

<comp id="986" class="1004" name="or_ln110_2_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="2" slack="0"/>
<pin id="988" dir="0" index="1" bw="1" slack="0"/>
<pin id="989" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110_2/24 "/>
</bind>
</comp>

<comp id="992" class="1004" name="zext_ln114_8_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="2" slack="0"/>
<pin id="994" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_8/24 "/>
</bind>
</comp>

<comp id="998" class="1004" name="add_ln110_2_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="3" slack="0"/>
<pin id="1000" dir="0" index="1" bw="3" slack="0"/>
<pin id="1001" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_2/24 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="r_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="5" slack="9"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/24 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="output_addr_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="3" slack="5"/>
<pin id="1012" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="1016" class="1005" name="tmp_36_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="1"/>
<pin id="1018" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="zext_ln174_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="64" slack="1"/>
<pin id="1022" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln174 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="plaintext_addr_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="3" slack="1"/>
<pin id="1027" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_addr "/>
</bind>
</comp>

<comp id="1030" class="1005" name="zext_ln174_1_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="64" slack="1"/>
<pin id="1032" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln174_1 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="plaintext_addr_1_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="3" slack="1"/>
<pin id="1037" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_addr_1 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="add_ln171_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="3" slack="0"/>
<pin id="1042" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln171 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="output_addr_6_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="3" slack="1"/>
<pin id="1050" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_6 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="roundKey_addr_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="4" slack="1"/>
<pin id="1055" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="roundKey_addr "/>
</bind>
</comp>

<comp id="1058" class="1005" name="output_addr_7_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="3" slack="1"/>
<pin id="1060" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_7 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="roundKey_addr_1_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="4" slack="1"/>
<pin id="1065" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="roundKey_addr_1 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="add_ln110_1_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="3" slack="0"/>
<pin id="1070" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln110_1 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="temp_addr_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="7" slack="2"/>
<pin id="1075" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="temp_addr "/>
</bind>
</comp>

<comp id="1078" class="1005" name="temp_addr_4_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="7" slack="2"/>
<pin id="1080" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="temp_addr_4 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="temp_addr_5_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="7" slack="3"/>
<pin id="1085" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="temp_addr_5 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="temp_addr_6_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="7" slack="3"/>
<pin id="1090" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="temp_addr_6 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="shl_ln_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="14" slack="1"/>
<pin id="1098" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1102" class="1005" name="trunc_ln1_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="8" slack="1"/>
<pin id="1104" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="trunc_ln2_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="8" slack="1"/>
<pin id="1109" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="temp_addr_11_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="7" slack="1"/>
<pin id="1117" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_11 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="trunc_ln209_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="3" slack="1"/>
<pin id="1123" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln209 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="temp_addr_12_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="7" slack="1"/>
<pin id="1130" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_12 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="temp_addr_13_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="7" slack="1"/>
<pin id="1136" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_13 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="add_ln209_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="5" slack="1"/>
<pin id="1142" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="a_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="2"/>
<pin id="1147" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="1152" class="1005" name="zext_ln55_3_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="8" slack="2"/>
<pin id="1154" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln55_3 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="b_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="2"/>
<pin id="1160" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="1164" class="1005" name="zext_ln55_5_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="8" slack="4"/>
<pin id="1166" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln55_5 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="c_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="2"/>
<pin id="1172" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1176" class="1005" name="xor_ln223_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="2"/>
<pin id="1178" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln223 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="temp_load_1_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="8" slack="1"/>
<pin id="1183" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_load_1 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="add_ln243_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="14" slack="1"/>
<pin id="1188" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln243 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="add_ln244_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="7" slack="1"/>
<pin id="1193" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln244 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="output_addr_4_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="3" slack="1"/>
<pin id="1202" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_4 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="temp_matrix3_addr_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="7" slack="1"/>
<pin id="1207" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="temp_matrix3_addr "/>
</bind>
</comp>

<comp id="1210" class="1005" name="output_addr_5_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="3" slack="1"/>
<pin id="1212" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_5 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="temp_matrix3_addr_1_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="7" slack="1"/>
<pin id="1217" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="temp_matrix3_addr_1 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="add_ln110_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="3" slack="0"/>
<pin id="1222" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln110 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="output_addr_8_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="3" slack="1"/>
<pin id="1230" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_8 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="roundKey_addr_2_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="4" slack="1"/>
<pin id="1235" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="roundKey_addr_2 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="output_addr_9_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="3" slack="1"/>
<pin id="1240" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_9 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="roundKey_addr_3_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="4" slack="1"/>
<pin id="1245" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="roundKey_addr_3 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="add_ln110_2_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="3" slack="0"/>
<pin id="1250" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln110_2 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="r_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="5" slack="1"/>
<pin id="1255" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="153" pin="3"/><net_sink comp="147" pin=2"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="147" pin="3"/><net_sink comp="172" pin=1"/></net>

<net id="178"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="184"><net_src comp="2" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="147" pin="7"/><net_sink comp="172" pin=4"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="3"/><net_sink comp="206" pin=2"/></net>

<net id="236"><net_src comp="12" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="14" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="12" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="257"><net_src comp="12" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="52" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="273"><net_src comp="12" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="280"><net_src comp="12" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="275" pin="3"/><net_sink comp="259" pin=2"/></net>

<net id="287"><net_src comp="12" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="282" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="294"><net_src comp="2" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="12" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="289" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="302"><net_src comp="10" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="12" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="297" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="2" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="12" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="310" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="323"><net_src comp="10" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="12" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="318" pin="3"/><net_sink comp="304" pin=2"/></net>

<net id="335"><net_src comp="2" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="12" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="330" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="343"><net_src comp="12" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="338" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="350"><net_src comp="2" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="12" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="345" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="358"><net_src comp="12" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="359"><net_src comp="353" pin="3"/><net_sink comp="206" pin=2"/></net>

<net id="363"><net_src comp="16" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="16" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="58" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="386" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="397"><net_src comp="82" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="398" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="409"><net_src comp="16" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="16" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="434"><net_src comp="112" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="2" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="8" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="444"><net_src comp="46" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="4" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="48" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="447"><net_src comp="6" pin="0"/><net_sink comp="437" pin=4"/></net>

<net id="452"><net_src comp="206" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="172" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="454"><net_src comp="448" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="459"><net_src comp="206" pin="7"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="172" pin="7"/><net_sink comp="455" pin=1"/></net>

<net id="461"><net_src comp="455" pin="2"/><net_sink comp="172" pin=4"/></net>

<net id="465"><net_src comp="259" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="18" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="364" pin="4"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="20" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="364" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="364" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="487"><net_src comp="474" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="26" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="498"><net_src comp="28" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="364" pin="4"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="375" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="50" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="375" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="515"><net_src comp="375" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="512" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="26" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="532"><net_src comp="28" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="375" pin="4"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="386" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="62" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="64" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="382" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="66" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="548"><net_src comp="540" pin="3"/><net_sink comp="437" pin=3"/></net>

<net id="552"><net_src comp="172" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="560"><net_src comp="68" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="172" pin="3"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="70" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="563"><net_src comp="72" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="564"><net_src comp="554" pin="4"/><net_sink comp="259" pin=4"/></net>

<net id="571"><net_src comp="68" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="172" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="74" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="76" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="581"><net_src comp="68" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="172" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="78" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="584"><net_src comp="80" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="589"><net_src comp="398" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="84" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="88" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="398" pin="4"/><net_sink comp="591" pin=1"/></net>

<net id="603"><net_src comp="90" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="591" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="92" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="606"><net_src comp="94" pin="0"/><net_sink comp="597" pin=3"/></net>

<net id="610"><net_src comp="597" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="615"><net_src comp="394" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="58" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="394" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="628"><net_src comp="90" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="616" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="630"><net_src comp="92" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="631"><net_src comp="94" pin="0"/><net_sink comp="622" pin=3"/></net>

<net id="635"><net_src comp="622" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="643"><net_src comp="90" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="394" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="92" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="94" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="650"><net_src comp="637" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="656"><net_src comp="96" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="394" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="98" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="658" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="462" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="663" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="667" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="100" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="677" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="259" pin="7"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="682" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="695"><net_src comp="686" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="102" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="704"><net_src comp="696" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="259" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="701" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="714"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="719"><net_src comp="711" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="692" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="715" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="673" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="104" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="663" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="731" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="106" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="727" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="663" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="462" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="737" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="759"><net_src comp="749" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="743" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="761"><net_src comp="755" pin="2"/><net_sink comp="259" pin=4"/></net>

<net id="774"><net_src comp="762" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="766" pin="2"/><net_sink comp="770" pin=1"/></net>

<net id="779"><net_src comp="770" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="784"><net_src comp="104" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="789"><net_src comp="780" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="106" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="776" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="800"><net_src comp="259" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="785" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="796" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="791" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="808"><net_src comp="802" pin="2"/><net_sink comp="259" pin=4"/></net>

<net id="821"><net_src comp="813" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="809" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="826"><net_src comp="817" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="831"><net_src comp="104" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="836"><net_src comp="827" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="106" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="823" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="847"><net_src comp="259" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="832" pin="2"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="843" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="838" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="855"><net_src comp="849" pin="2"/><net_sink comp="259" pin=4"/></net>

<net id="863"><net_src comp="108" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="864"><net_src comp="259" pin="7"/><net_sink comp="856" pin=1"/></net>

<net id="865"><net_src comp="259" pin="3"/><net_sink comp="856" pin=2"/></net>

<net id="866"><net_src comp="462" pin="1"/><net_sink comp="856" pin=4"/></net>

<net id="867"><net_src comp="856" pin="5"/><net_sink comp="172" pin=4"/></net>

<net id="872"><net_src comp="110" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="873"><net_src comp="868" pin="2"/><net_sink comp="428" pin=2"/></net>

<net id="879"><net_src comp="114" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="880"><net_src comp="382" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="881"><net_src comp="116" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="886"><net_src comp="874" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="118" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="892"><net_src comp="410" pin="4"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="50" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="897"><net_src comp="410" pin="4"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="902"><net_src comp="410" pin="4"/><net_sink comp="899" pin=0"/></net>

<net id="907"><net_src comp="899" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="911"><net_src comp="903" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="916"><net_src comp="410" pin="4"/><net_sink comp="913" pin=0"/></net>

<net id="921"><net_src comp="913" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="26" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="926"><net_src comp="917" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="934"><net_src comp="120" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="20" pin="0"/><net_sink comp="928" pin=2"/></net>

<net id="936"><net_src comp="122" pin="0"/><net_sink comp="928" pin=3"/></net>

<net id="942"><net_src comp="114" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="943"><net_src comp="928" pin="4"/><net_sink comp="937" pin=1"/></net>

<net id="944"><net_src comp="917" pin="2"/><net_sink comp="937" pin=2"/></net>

<net id="948"><net_src comp="937" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="954"><net_src comp="28" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="410" pin="4"/><net_sink comp="950" pin=1"/></net>

<net id="960"><net_src comp="304" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="172" pin="3"/><net_sink comp="956" pin=1"/></net>

<net id="962"><net_src comp="956" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="967"><net_src comp="304" pin="7"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="172" pin="7"/><net_sink comp="963" pin=1"/></net>

<net id="969"><net_src comp="963" pin="2"/><net_sink comp="172" pin=4"/></net>

<net id="974"><net_src comp="421" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="50" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="979"><net_src comp="421" pin="4"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="981"><net_src comp="976" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="985"><net_src comp="421" pin="4"/><net_sink comp="982" pin=0"/></net>

<net id="990"><net_src comp="982" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="26" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="995"><net_src comp="986" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="997"><net_src comp="992" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="1002"><net_src comp="28" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="421" pin="4"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="382" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="58" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1013"><net_src comp="132" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1019"><net_src comp="466" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="478" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="1028"><net_src comp="140" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="1033"><net_src comp="489" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="1038"><net_src comp="153" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="1043"><net_src comp="494" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="1051"><net_src comp="192" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1056"><net_src comp="200" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="1061"><net_src comp="212" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1066"><net_src comp="220" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="1071"><net_src comp="528" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="1076"><net_src comp="231" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1081"><net_src comp="238" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1086"><net_src comp="245" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1091"><net_src comp="252" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1099"><net_src comp="540" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="437" pin=3"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1105"><net_src comp="565" pin="4"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="1110"><net_src comp="575" pin="4"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="259" pin=4"/></net>

<net id="1118"><net_src comp="268" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1120"><net_src comp="1115" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1124"><net_src comp="612" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="1126"><net_src comp="1121" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="1127"><net_src comp="1121" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1131"><net_src comp="275" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1133"><net_src comp="1128" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1137"><net_src comp="282" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1139"><net_src comp="1134" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1143"><net_src comp="652" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="1148"><net_src comp="673" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="1150"><net_src comp="1145" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1151"><net_src comp="1145" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1155"><net_src comp="682" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="1161"><net_src comp="692" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1167"><net_src comp="701" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="1173"><net_src comp="711" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1175"><net_src comp="1170" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1179"><net_src comp="766" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1184"><net_src comp="259" pin="7"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="856" pin=3"/></net>

<net id="1189"><net_src comp="868" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="1194"><net_src comp="882" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1196"><net_src comp="1191" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="1203"><net_src comp="289" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1208"><net_src comp="297" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="1213"><net_src comp="310" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1218"><net_src comp="318" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1223"><net_src comp="950" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="1231"><net_src comp="330" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1236"><net_src comp="338" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="1241"><net_src comp="345" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1246"><net_src comp="353" pin="3"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="1251"><net_src comp="998" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1256"><net_src comp="1004" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="386" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {3 7 19 20 21 23 25 }
 - Input state : 
	Port: LowMCEnc : plaintext | {2 3 }
	Port: LowMCEnc : output_r | {6 7 8 9 20 21 22 23 24 25 }
	Port: LowMCEnc : key | {4 5 9 10 }
	Port: LowMCEnc : temp_matrix | {4 5 9 10 }
	Port: LowMCEnc : temp_matrix2 | {20 21 }
	Port: LowMCEnc : temp_matrix3 | {22 23 }
  - Chain level:
	State 1
	State 2
		tmp_36 : 1
		br_ln171 : 2
		trunc_ln171 : 1
		zext_ln174 : 1
		plaintext_addr : 2
		plaintext_load : 3
		or_ln171 : 2
		zext_ln174_1 : 2
		plaintext_addr_1 : 3
		plaintext_load_1 : 4
		add_ln171 : 1
	State 3
		store_ln174 : 1
		empty_114 : 1
		store_ln174 : 1
	State 4
	State 5
	State 6
		icmp_ln110_1 : 1
		br_ln110 : 2
		zext_ln114_1 : 1
		output_addr_6 : 2
		output_load_3 : 3
		roundKey_addr : 2
		roundKey_load : 3
		trunc_ln110 : 1
		or_ln110_1 : 2
		zext_ln114_3 : 2
		output_addr_7 : 3
		output_load_4 : 4
		roundKey_addr_1 : 3
		roundKey_load_1 : 4
		add_ln110_1 : 1
	State 7
		xor_ln114_1 : 1
		store_ln114 : 1
		xor_ln114_3 : 1
		store_ln114 : 1
	State 8
		icmp_ln188 : 1
		br_ln188 : 2
	State 9
		call_ln191 : 1
		trunc_ln194 : 1
		store_ln194 : 2
		trunc_ln : 1
		store_ln196 : 2
		trunc_ln1 : 1
		trunc_ln2 : 1
	State 10
	State 11
		icmp_ln209 : 1
		br_ln209 : 2
		add_ln218 : 1
		lshr_ln : 2
		zext_ln55 : 3
		temp_addr_11 : 4
		temp_load_10 : 5
	State 12
		lshr_ln55_2 : 1
		zext_ln55_2 : 2
		temp_addr_12 : 3
		temp_load_11 : 4
		zext_ln55_4 : 1
		temp_addr_13 : 2
		temp_load_12 : 3
	State 13
		zext_ln55_1 : 1
		lshr_ln55 : 2
		a : 3
		zext_ln55_3 : 1
		lshr_ln55_1 : 2
		b : 3
		lshr_ln55_3 : 1
		c : 2
		and_ln222 : 3
		xor_ln222 : 3
		zext_ln222 : 3
		shl_ln68 : 2
		xor_ln68 : 3
		shl_ln68_3 : 4
		and_ln68 : 3
		or_ln68 : 5
		store_ln68 : 5
	State 14
	State 15
		xor_ln68_3 : 1
		shl_ln68_5 : 1
		and_ln68_1 : 1
		or_ln68_1 : 2
		store_ln68 : 2
	State 16
	State 17
		xor_ln68_4 : 1
		shl_ln68_7 : 1
		and_ln68_2 : 1
		or_ln68_2 : 2
		store_ln68 : 2
	State 18
	State 19
		or_ln239_2 : 1
		store_ln239 : 2
	State 20
		call_ln243 : 1
	State 21
		add_ln244 : 1
	State 22
		icmp_ln110 : 1
		br_ln110 : 2
		zext_ln114 : 1
		zext_ln114_4 : 1
		output_addr_4 : 2
		output_load_1 : 3
		add_ln114 : 2
		zext_ln114_5 : 3
		temp_matrix3_addr : 4
		temp_matrix3_load : 5
		trunc_ln110_1 : 1
		or_ln110 : 2
		zext_ln114_2 : 2
		output_addr_5 : 3
		output_load_2 : 4
		add_ln114_1 : 2
		zext_ln114_6 : 3
		temp_matrix3_addr_1 : 4
		temp_matrix3_load_1 : 5
		add_ln110 : 1
	State 23
		xor_ln114 : 1
		store_ln114 : 1
		xor_ln114_2 : 1
		store_ln114 : 1
	State 24
		icmp_ln110_2 : 1
		br_ln110 : 2
		zext_ln114_7 : 1
		output_addr_8 : 2
		output_load_5 : 3
		roundKey_addr_2 : 2
		roundKey_load_2 : 3
		trunc_ln110_2 : 1
		or_ln110_2 : 2
		zext_ln114_8 : 2
		output_addr_9 : 3
		output_load_6 : 4
		roundKey_addr_3 : 3
		roundKey_load_3 : 4
		add_ln110_2 : 1
	State 25
		xor_ln114_4 : 1
		store_ln114 : 1
		xor_ln114_5 : 1
		store_ln114 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   call   |  grp_matrix_mul_fu_428  |    4    | 12.7605 |   508   |   1073  |    0    |
|          | grp_matrix_mul_1_fu_437 |    4    |  12.557 |   508   |   1061  |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |        grp_fu_448       |    0    |    0    |    0    |    32   |    0    |
|          |        grp_fu_455       |    0    |    0    |    0    |    32   |    0    |
|          |     xor_ln55_fu_696     |    0    |    0    |    0    |    3    |    0    |
|          |     xor_ln222_fu_721    |    0    |    0    |    0    |    2    |    0    |
|          |     xor_ln68_fu_737     |    0    |    0    |    0    |    8    |    0    |
|          |     xor_ln223_fu_766    |    0    |    0    |    0    |    2    |    0    |
|    xor   |    xor_ln223_1_fu_770   |    0    |    0    |    0    |    2    |    0    |
|          |    xor_ln68_3_fu_785    |    0    |    0    |    0    |    8    |    0    |
|          |     xor_ln224_fu_813    |    0    |    0    |    0    |    2    |    0    |
|          |    xor_ln224_1_fu_817   |    0    |    0    |    0    |    2    |    0    |
|          |    xor_ln68_4_fu_832    |    0    |    0    |    0    |    8    |    0    |
|          |     xor_ln114_fu_956    |    0    |    0    |    0    |    32   |    0    |
|          |    xor_ln114_2_fu_963   |    0    |    0    |    0    |    32   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |     add_ln171_fu_494    |    0    |    0    |    0    |    12   |    0    |
|          |    add_ln110_1_fu_528   |    0    |    0    |    0    |    12   |    0    |
|          |     add_ln218_fu_591    |    0    |    0    |    0    |    15   |    0    |
|          |     add_ln219_fu_616    |    0    |    0    |    0    |    15   |    0    |
|          |     add_ln209_fu_652    |    0    |    0    |    0    |    15   |    0    |
|    add   |     add_ln243_fu_868    |    0    |    0    |    0    |    21   |    0    |
|          |     add_ln244_fu_882    |    0    |    0    |    0    |    15   |    0    |
|          |     add_ln114_fu_903    |    0    |    0    |    0    |    15   |    0    |
|          |     add_ln110_fu_950    |    0    |    0    |    0    |    12   |    0    |
|          |    add_ln110_2_fu_998   |    0    |    0    |    0    |    12   |    0    |
|          |        r_fu_1004        |    0    |    0    |    0    |    15   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |     shl_ln68_fu_731     |    0    |    0    |    0    |    10   |    0    |
|          |    shl_ln68_3_fu_743    |    0    |    0    |    0    |    10   |    0    |
|    shl   |    shl_ln68_4_fu_780    |    0    |    0    |    0    |    10   |    0    |
|          |    shl_ln68_5_fu_791    |    0    |    0    |    0    |    10   |    0    |
|          |    shl_ln68_6_fu_827    |    0    |    0    |    0    |    10   |    0    |
|          |    shl_ln68_7_fu_838    |    0    |    0    |    0    |    10   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |     lshr_ln55_fu_667    |    0    |    0    |    0    |    19   |    0    |
|   lshr   |    lshr_ln55_1_fu_686   |    0    |    0    |    0    |    19   |    0    |
|          |    lshr_ln55_3_fu_705   |    0    |    0    |    0    |    19   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |   icmp_ln110_1_fu_500   |    0    |    0    |    0    |    9    |    0    |
|          |    icmp_ln188_fu_534    |    0    |    0    |    0    |    11   |    0    |
|   icmp   |    icmp_ln209_fu_585    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln110_fu_888    |    0    |    0    |    0    |    9    |    0    |
|          |   icmp_ln110_2_fu_970   |    0    |    0    |    0    |    9    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |     and_ln222_fu_715    |    0    |    0    |    0    |    2    |    0    |
|          |     and_ln68_fu_749     |    0    |    0    |    0    |    8    |    0    |
|    and   |     and_ln223_fu_762    |    0    |    0    |    0    |    2    |    0    |
|          |    and_ln68_1_fu_796    |    0    |    0    |    0    |    8    |    0    |
|          |     and_ln224_fu_809    |    0    |    0    |    0    |    2    |    0    |
|          |    and_ln68_2_fu_843    |    0    |    0    |    0    |    8    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |     or_ln171_fu_483     |    0    |    0    |    0    |    0    |    0    |
|          |    or_ln110_1_fu_516    |    0    |    0    |    0    |    0    |    0    |
|          |      or_ln68_fu_755     |    0    |    0    |    0    |    8    |    0    |
|    or    |     or_ln68_1_fu_802    |    0    |    0    |    0    |    8    |    0    |
|          |     or_ln68_2_fu_849    |    0    |    0    |    0    |    8    |    0    |
|          |     or_ln110_fu_917     |    0    |    0    |    0    |    0    |    0    |
|          |    or_ln110_2_fu_986    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|    sub   |     sub_ln55_fu_658     |    0    |    0    |    0    |    12   |    0    |
|          |    sub_ln55_1_fu_677    |    0    |    0    |    0    |    12   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
| bitselect|      tmp_36_fu_466      |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |    trunc_ln171_fu_474   |    0    |    0    |    0    |    0    |    0    |
|          |    trunc_ln110_fu_512   |    0    |    0    |    0    |    0    |    0    |
|          |    trunc_ln194_fu_549   |    0    |    0    |    0    |    0    |    0    |
|          |    trunc_ln209_fu_612   |    0    |    0    |    0    |    0    |    0    |
|   trunc  |         a_fu_673        |    0    |    0    |    0    |    0    |    0    |
|          |         b_fu_692        |    0    |    0    |    0    |    0    |    0    |
|          |         c_fu_711        |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln110_1_fu_913  |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln110_2_fu_982  |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |    zext_ln174_fu_478    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln174_1_fu_489   |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln114_1_fu_506   |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln114_3_fu_522   |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln55_fu_607    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln55_2_fu_632   |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln55_4_fu_647   |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln55_1_fu_663   |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln55_3_fu_682   |    0    |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln55_5_fu_701   |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln222_fu_727    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln223_fu_776    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln224_fu_823    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln114_fu_894    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln114_4_fu_899   |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln114_5_fu_908   |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln114_2_fu_923   |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln114_6_fu_945   |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln114_7_fu_976   |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln114_8_fu_992   |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |      shl_ln_fu_540      |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|    or_ln239_2_fu_856    |    0    |    0    |    0    |    0    |    0    |
|          |      shl_ln1_fu_874     |    0    |    0    |    0    |    0    |    0    |
|          |    add_ln114_1_fu_937   |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |     trunc_ln_fu_554     |    0    |    0    |    0    |    0    |    0    |
|          |     trunc_ln1_fu_565    |    0    |    0    |    0    |    0    |    0    |
|          |     trunc_ln2_fu_575    |    0    |    0    |    0    |    0    |    0    |
|partselect|      lshr_ln_fu_597     |    0    |    0    |    0    |    0    |    0    |
|          |    lshr_ln55_2_fu_622   |    0    |    0    |    0    |    0    |    0    |
|          |    lshr_ln55_4_fu_637   |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_3_fu_928      |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   Total  |                         |    8    | 25.3175 |   1016  |   2702  |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|roundKey|    2   |    0   |    0   |    0   |
|  temp  |    1   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    3   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|         a_reg_1145         |    1   |
|    add_ln110_1_reg_1068    |    3   |
|    add_ln110_2_reg_1248    |    3   |
|     add_ln110_reg_1220     |    3   |
|     add_ln171_reg_1040     |    3   |
|     add_ln209_reg_1140     |    5   |
|     add_ln243_reg_1186     |   14   |
|     add_ln244_reg_1191     |    7   |
|         b_reg_1158         |    1   |
| bitNumber_assign_2_reg_394 |    5   |
|         c_reg_1170         |    1   |
|      i_0_0_i1_reg_371      |    3   |
|      i_0_0_i2_reg_417      |    3   |
|       i_0_0_i_reg_406      |    3   |
|      loop_0_0_reg_360      |    3   |
|   output_addr_4_reg_1200   |    3   |
|   output_addr_5_reg_1210   |    3   |
|   output_addr_6_reg_1048   |    3   |
|   output_addr_7_reg_1058   |    3   |
|   output_addr_8_reg_1228   |    3   |
|   output_addr_9_reg_1238   |    3   |
|    output_addr_reg_1010    |    3   |
|  plaintext_addr_1_reg_1035 |    3   |
|   plaintext_addr_reg_1025  |    3   |
|         r_0_reg_382        |    5   |
|         r_reg_1253         |    5   |
|           reg_462          |    8   |
|  roundKey_addr_1_reg_1063  |    4   |
|  roundKey_addr_2_reg_1233  |    4   |
|  roundKey_addr_3_reg_1243  |    4   |
|   roundKey_addr_reg_1053   |    4   |
|       shl_ln_reg_1096      |   14   |
|    temp_addr_11_reg_1115   |    7   |
|    temp_addr_12_reg_1128   |    7   |
|    temp_addr_13_reg_1134   |    7   |
|    temp_addr_4_reg_1078    |    7   |
|    temp_addr_5_reg_1083    |    7   |
|    temp_addr_6_reg_1088    |    7   |
|     temp_addr_reg_1073     |    7   |
|    temp_load_1_reg_1181    |    8   |
|temp_matrix3_addr_1_reg_1215|    7   |
| temp_matrix3_addr_reg_1205 |    7   |
|       tmp_36_reg_1016      |    1   |
|     trunc_ln1_reg_1102     |    8   |
|    trunc_ln209_reg_1121    |    3   |
|     trunc_ln2_reg_1107     |    8   |
|     xor_ln223_reg_1176     |    1   |
|    zext_ln174_1_reg_1030   |   64   |
|     zext_ln174_reg_1020    |   64   |
|    zext_ln55_3_reg_1152    |    8   |
|    zext_ln55_5_reg_1164    |    8   |
+----------------------------+--------+
|            Total           |   369  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_147     |  p0  |   2  |   3  |    6   ||    9    |
|      grp_access_fu_147     |  p2  |   2  |   0  |    0   ||    9    |
|      grp_access_fu_172     |  p0  |   8  |   3  |   24   ||    41   |
|      grp_access_fu_172     |  p1  |   3  |  32  |   96   ||    15   |
|      grp_access_fu_172     |  p2  |   8  |   0  |    0   ||    41   |
|      grp_access_fu_172     |  p4  |   4  |   3  |   12   ||    21   |
|      grp_access_fu_206     |  p0  |   4  |   4  |   16   ||    21   |
|      grp_access_fu_206     |  p2  |   4  |   0  |    0   ||    21   |
|      grp_access_fu_259     |  p0  |   7  |   7  |   49   ||    38   |
|      grp_access_fu_259     |  p1  |   2  |   8  |   16   ||    9    |
|      grp_access_fu_259     |  p2  |   6  |   0  |    0   ||    33   |
|      grp_access_fu_259     |  p4  |   5  |   7  |   35   ||    27   |
|      grp_access_fu_304     |  p0  |   2  |   7  |   14   ||    9    |
|      grp_access_fu_304     |  p2  |   2  |   0  |    0   ||    9    |
|         r_0_reg_382        |  p0  |   2  |   5  |   10   ||    9    |
| bitNumber_assign_2_reg_394 |  p0  |   2  |   5  |   10   ||    9    |
|    grp_matrix_mul_fu_428   |  p2  |   2  |  14  |   28   ||    9    |
|   grp_matrix_mul_1_fu_437  |  p3  |   3  |  14  |   42   ||    15   |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   358  || 27.1558 ||   345   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    8   |   25   |  1016  |  2702  |    0   |
|   Memory  |    3   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   27   |    -   |   345  |    -   |
|  Register |    -   |    -   |   369  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   11   |   52   |  1385  |  3047  |    0   |
+-----------+--------+--------+--------+--------+--------+
