{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538341585691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538341585691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 30 17:06:25 2018 " "Processing started: Sun Sep 30 17:06:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538341585691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538341585691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off debounce -c debounce " "Command: quartus_map --read_settings_files=on --write_settings_files=off debounce -c debounce" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538341585691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1538341586628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-algoritmico " "Found design unit 1: debounce-algoritmico" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538341587488 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538341587488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538341587488 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "debounce " "Elaborating entity \"debounce\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1538341587566 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "p0:aux debounce.vhd(22) " "Can't infer register for \"p0:aux\" at debounce.vhd(22) because it does not hold its value outside the clock edge" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538341587566 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0:aux debounce.vhd(22) " "Inferred latch for \"p0:aux\" at debounce.vhd(22)" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538341587566 "|debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "p0:saidaAux debounce.vhd(22) " "Can't infer register for \"p0:saidaAux\" at debounce.vhd(22) because it does not hold its value outside the clock edge" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538341587566 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0:saidaAux debounce.vhd(22) " "Inferred latch for \"p0:saidaAux\" at debounce.vhd(22)" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538341587566 "|debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "p0:count\[0\] debounce.vhd(22) " "Can't infer register for \"p0:count\[0\]\" at debounce.vhd(22) because it does not hold its value outside the clock edge" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538341587566 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0:count\[0\] debounce.vhd(22) " "Inferred latch for \"p0:count\[0\]\" at debounce.vhd(22)" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538341587566 "|debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "p0:count\[1\] debounce.vhd(22) " "Can't infer register for \"p0:count\[1\]\" at debounce.vhd(22) because it does not hold its value outside the clock edge" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538341587566 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0:count\[1\] debounce.vhd(22) " "Inferred latch for \"p0:count\[1\]\" at debounce.vhd(22)" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538341587566 "|debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "p0:count\[2\] debounce.vhd(22) " "Can't infer register for \"p0:count\[2\]\" at debounce.vhd(22) because it does not hold its value outside the clock edge" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538341587566 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0:count\[2\] debounce.vhd(22) " "Inferred latch for \"p0:count\[2\]\" at debounce.vhd(22)" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538341587566 "|debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "p0:count\[3\] debounce.vhd(22) " "Can't infer register for \"p0:count\[3\]\" at debounce.vhd(22) because it does not hold its value outside the clock edge" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538341587566 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0:count\[3\] debounce.vhd(22) " "Inferred latch for \"p0:count\[3\]\" at debounce.vhd(22)" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538341587566 "|debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "p0:count\[4\] debounce.vhd(22) " "Can't infer register for \"p0:count\[4\]\" at debounce.vhd(22) because it does not hold its value outside the clock edge" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538341587566 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0:count\[4\] debounce.vhd(22) " "Inferred latch for \"p0:count\[4\]\" at debounce.vhd(22)" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538341587566 "|debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "p0:count\[5\] debounce.vhd(22) " "Can't infer register for \"p0:count\[5\]\" at debounce.vhd(22) because it does not hold its value outside the clock edge" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538341587566 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0:count\[5\] debounce.vhd(22) " "Inferred latch for \"p0:count\[5\]\" at debounce.vhd(22)" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538341587566 "|debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "p0:count\[6\] debounce.vhd(22) " "Can't infer register for \"p0:count\[6\]\" at debounce.vhd(22) because it does not hold its value outside the clock edge" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538341587566 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0:count\[6\] debounce.vhd(22) " "Inferred latch for \"p0:count\[6\]\" at debounce.vhd(22)" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538341587566 "|debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "p0:count\[7\] debounce.vhd(22) " "Can't infer register for \"p0:count\[7\]\" at debounce.vhd(22) because it does not hold its value outside the clock edge" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538341587566 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0:count\[7\] debounce.vhd(22) " "Inferred latch for \"p0:count\[7\]\" at debounce.vhd(22)" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538341587566 "|debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "p0:count\[8\] debounce.vhd(22) " "Can't infer register for \"p0:count\[8\]\" at debounce.vhd(22) because it does not hold its value outside the clock edge" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538341587566 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0:count\[8\] debounce.vhd(22) " "Inferred latch for \"p0:count\[8\]\" at debounce.vhd(22)" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538341587566 "|debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "p0:count\[9\] debounce.vhd(22) " "Can't infer register for \"p0:count\[9\]\" at debounce.vhd(22) because it does not hold its value outside the clock edge" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538341587566 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0:count\[9\] debounce.vhd(22) " "Inferred latch for \"p0:count\[9\]\" at debounce.vhd(22)" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538341587566 "|debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "p0:count\[10\] debounce.vhd(22) " "Can't infer register for \"p0:count\[10\]\" at debounce.vhd(22) because it does not hold its value outside the clock edge" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538341587566 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0:count\[10\] debounce.vhd(22) " "Inferred latch for \"p0:count\[10\]\" at debounce.vhd(22)" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538341587566 "|debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "p0:count\[11\] debounce.vhd(22) " "Can't infer register for \"p0:count\[11\]\" at debounce.vhd(22) because it does not hold its value outside the clock edge" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538341587566 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0:count\[11\] debounce.vhd(22) " "Inferred latch for \"p0:count\[11\]\" at debounce.vhd(22)" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538341587566 "|debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "p0:count\[12\] debounce.vhd(22) " "Can't infer register for \"p0:count\[12\]\" at debounce.vhd(22) because it does not hold its value outside the clock edge" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538341587566 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0:count\[12\] debounce.vhd(22) " "Inferred latch for \"p0:count\[12\]\" at debounce.vhd(22)" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538341587566 "|debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "p0:count\[13\] debounce.vhd(22) " "Can't infer register for \"p0:count\[13\]\" at debounce.vhd(22) because it does not hold its value outside the clock edge" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538341587566 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0:count\[13\] debounce.vhd(22) " "Inferred latch for \"p0:count\[13\]\" at debounce.vhd(22)" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538341587566 "|debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "p0:count\[14\] debounce.vhd(22) " "Can't infer register for \"p0:count\[14\]\" at debounce.vhd(22) because it does not hold its value outside the clock edge" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538341587566 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0:count\[14\] debounce.vhd(22) " "Inferred latch for \"p0:count\[14\]\" at debounce.vhd(22)" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538341587566 "|debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "p0:count\[15\] debounce.vhd(22) " "Can't infer register for \"p0:count\[15\]\" at debounce.vhd(22) because it does not hold its value outside the clock edge" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538341587566 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0:count\[15\] debounce.vhd(22) " "Inferred latch for \"p0:count\[15\]\" at debounce.vhd(22)" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538341587581 "|debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "p0:count\[16\] debounce.vhd(22) " "Can't infer register for \"p0:count\[16\]\" at debounce.vhd(22) because it does not hold its value outside the clock edge" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1538341587581 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0:count\[16\] debounce.vhd(22) " "Inferred latch for \"p0:count\[16\]\" at debounce.vhd(22)" {  } { { "debounce.vhd" "" { Text "C:/Users/Mateus/Documents/LH/Quartus/debounce/debounce.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538341587581 "|debounce"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1538341587597 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538341587972 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 30 17:06:27 2018 " "Processing ended: Sun Sep 30 17:06:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538341587972 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538341587972 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538341587972 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538341587972 ""}
