arch                            	circuit    	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                                         	vpr_compiled       	hostname             	rundir                                                                                                                                                                                         	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time
k4_N4_90nm_default_fc_pinloc.xml	diffeq.blif	common       	7.46                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	417    	64    	-1          	-1      	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_default_fc_pinlocs/run002/k4_N4_90nm_default_fc_pinloc.xml/diffeq.blif/common	53848      	64                	39                 	1935               	1974                 	1                 	1104                	520                   	23          	23           	529              	clb                      	auto       	0.32     	10352                	2.02      	0.01             	6.71108       	-1302.88            	-6.71108            	6.71108                                                      	0.00238134                       	0.00200155           	0.238486                        	0.205075            	24            	12471            	21                                    	983127                	929624               	797780.                          	1508.09                             	2.83                     	0.594347                                 	0.514412                     	11271                      	20                               	6811                       	23023                             	1564433                    	387864                   	6.96084            	6.96084                                           	-1425.08 	-6.96084 	0       	0       	1.04508e+06                 	1975.57                        	0.47                	0.132686                            	0.118181                
