#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jan  3 15:14:21 2019
# Process ID: 48740
# Current directory: C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project_upgrade/project_upgrade.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project_upgrade/project_upgrade.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project_upgrade/project_upgrade.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project_upgrade/project_upgrade.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [c:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project_upgrade/project_upgrade.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [c:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project_upgrade/project_upgrade.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [c:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project_upgrade/project_upgrade.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [c:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project_upgrade/project_upgrade.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project_upgrade/project_upgrade.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project_upgrade/project_upgrade.srcs/constrs_1/new/top_io.xdc]
Finished Parsing XDC File [C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project_upgrade/project_upgrade.srcs/constrs_1/new/top_io.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 631.434 ; gain = 373.512
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.722 . Memory (MB): peak = 642.484 ; gain = 11.051
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "44b2b7ac30b5aabf".
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Netlist 29-17] Analyzing 3980 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1830.676 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1f52b7871

Time (s): cpu = 00:03:24 ; elapsed = 00:22:17 . Memory (MB): peak = 1830.676 ; gain = 651.168
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 64 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 16796c488

Time (s): cpu = 00:03:36 ; elapsed = 00:22:26 . Memory (MB): peak = 1945.547 ; gain = 766.039
INFO: [Opt 31-389] Phase Retarget created 36 cells and removed 71 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
Phase 3 Constant propagation | Checksum: 178488819

Time (s): cpu = 00:03:38 ; elapsed = 00:22:27 . Memory (MB): peak = 1945.547 ; gain = 766.039
INFO: [Opt 31-389] Phase Constant propagation created 18 cells and removed 72 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 19569fd47

Time (s): cpu = 00:03:41 ; elapsed = 00:22:30 . Memory (MB): peak = 1945.547 ; gain = 766.039
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 146 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 19569fd47

Time (s): cpu = 00:03:44 ; elapsed = 00:22:33 . Memory (MB): peak = 1945.547 ; gain = 766.039
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 19569fd47

Time (s): cpu = 00:03:45 ; elapsed = 00:22:35 . Memory (MB): peak = 1945.547 ; gain = 766.039
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.218 . Memory (MB): peak = 1945.547 ; gain = 0.000
Ending Logic Optimization Task | Checksum: eda268d8

Time (s): cpu = 00:03:47 ; elapsed = 00:22:36 . Memory (MB): peak = 1945.547 ; gain = 766.039

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.986 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 57 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 41 newly gated: 0 Total Ports: 114
Ending PowerOpt Patch Enables Task | Checksum: 1f87c31c7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.581 . Memory (MB): peak = 2373.793 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1f87c31c7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 2373.793 ; gain = 428.246
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:47 ; elapsed = 00:23:14 . Memory (MB): peak = 2373.793 ; gain = 1742.359
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.124 . Memory (MB): peak = 2373.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project_upgrade/project_upgrade.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2373.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project_upgrade/project_upgrade.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2373.793 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 2373.793 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10969b5aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 2373.793 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cb35c3ec

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 788d9a0c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 788d9a0c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 2373.793 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 788d9a0c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 125d36a92

Time (s): cpu = 00:02:20 ; elapsed = 00:01:32 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 125d36a92

Time (s): cpu = 00:02:20 ; elapsed = 00:01:33 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ff7e99bd

Time (s): cpu = 00:02:58 ; elapsed = 00:02:06 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 174212cef

Time (s): cpu = 00:02:59 ; elapsed = 00:02:06 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14220447a

Time (s): cpu = 00:02:59 ; elapsed = 00:02:06 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 966aacd9

Time (s): cpu = 00:03:17 ; elapsed = 00:02:24 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 68dcf632

Time (s): cpu = 00:03:18 ; elapsed = 00:02:25 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 68dcf632

Time (s): cpu = 00:03:19 ; elapsed = 00:02:26 . Memory (MB): peak = 2373.793 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 68dcf632

Time (s): cpu = 00:03:19 ; elapsed = 00:02:26 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 81642294

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 81642294

Time (s): cpu = 00:03:42 ; elapsed = 00:02:41 . Memory (MB): peak = 2373.793 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.651. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 10c23a3de

Time (s): cpu = 00:03:43 ; elapsed = 00:02:43 . Memory (MB): peak = 2373.793 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 10c23a3de

Time (s): cpu = 00:03:44 ; elapsed = 00:02:43 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10c23a3de

Time (s): cpu = 00:03:45 ; elapsed = 00:02:43 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 10c23a3de

Time (s): cpu = 00:03:45 ; elapsed = 00:02:44 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 12ebef30a

Time (s): cpu = 00:03:45 ; elapsed = 00:02:44 . Memory (MB): peak = 2373.793 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12ebef30a

Time (s): cpu = 00:03:46 ; elapsed = 00:02:45 . Memory (MB): peak = 2373.793 ; gain = 0.000
Ending Placer Task | Checksum: a2c61d64

Time (s): cpu = 00:03:46 ; elapsed = 00:02:45 . Memory (MB): peak = 2373.793 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:54 ; elapsed = 00:02:52 . Memory (MB): peak = 2373.793 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2373.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project_upgrade/project_upgrade.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2373.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2373.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.647 . Memory (MB): peak = 2373.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 2373.793 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2defaab8 ConstDB: 0 ShapeSum: 74d672ac RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: eec344d7

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 2373.793 ; gain = 0.000
Post Restoration Checksum: NetGraph: 24a601f6 NumContArr: ca1d42e1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: eec344d7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: eec344d7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: eec344d7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 2373.793 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19dd5f576

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 2373.793 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.561 | TNS=-3.706 | WHS=-0.202 | THS=-1408.258|

Phase 2 Router Initialization | Checksum: 26e448012

Time (s): cpu = 00:01:26 ; elapsed = 00:00:56 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b8a81bc4

Time (s): cpu = 00:01:55 ; elapsed = 00:01:11 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6803
 Number of Nodes with overlaps = 1111
 Number of Nodes with overlaps = 224
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.407 | TNS=-3.333 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a2abefc4

Time (s): cpu = 00:03:13 ; elapsed = 00:01:57 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.399 | TNS=-2.273 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b87fcc7a

Time (s): cpu = 00:03:22 ; elapsed = 00:02:04 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.399 | TNS=-2.273 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1b280880c

Time (s): cpu = 00:03:25 ; elapsed = 00:02:06 . Memory (MB): peak = 2373.793 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1b280880c

Time (s): cpu = 00:03:25 ; elapsed = 00:02:06 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16fbf40b3

Time (s): cpu = 00:03:29 ; elapsed = 00:02:08 . Memory (MB): peak = 2373.793 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.399 | TNS=-2.273 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1c6975803

Time (s): cpu = 00:03:31 ; elapsed = 00:02:09 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c6975803

Time (s): cpu = 00:03:31 ; elapsed = 00:02:10 . Memory (MB): peak = 2373.793 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1c6975803

Time (s): cpu = 00:03:31 ; elapsed = 00:02:10 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 123b755b1

Time (s): cpu = 00:03:35 ; elapsed = 00:02:12 . Memory (MB): peak = 2373.793 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.410 | TNS=-2.655 | WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1272f3292

Time (s): cpu = 00:03:35 ; elapsed = 00:02:13 . Memory (MB): peak = 2373.793 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1272f3292

Time (s): cpu = 00:03:36 ; elapsed = 00:02:13 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 22.4494 %
  Global Horizontal Routing Utilization  = 23.572 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 87.3874%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X37Y73 -> INT_R_X37Y73
   INT_L_X60Y72 -> INT_L_X60Y72
South Dir 1x1 Area, Max Cong = 89.1892%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X30Y77 -> INT_L_X30Y77
   INT_R_X65Y69 -> INT_R_X65Y69
   INT_R_X63Y67 -> INT_R_X63Y67
   INT_L_X52Y59 -> INT_L_X52Y59
East Dir 2x2 Area, Max Cong = 87.8677%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X56Y54 -> INT_R_X57Y55
   INT_L_X56Y50 -> INT_R_X57Y51
West Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X30Y31 -> INT_L_X30Y31
Phase 7 Route finalize | Checksum: 150a3d5b7

Time (s): cpu = 00:03:36 ; elapsed = 00:02:13 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 150a3d5b7

Time (s): cpu = 00:03:36 ; elapsed = 00:02:13 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fdf1ef4d

Time (s): cpu = 00:03:40 ; elapsed = 00:02:16 . Memory (MB): peak = 2373.793 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.410 | TNS=-2.655 | WHS=0.026  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: fdf1ef4d

Time (s): cpu = 00:03:40 ; elapsed = 00:02:17 . Memory (MB): peak = 2373.793 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:40 ; elapsed = 00:02:17 . Memory (MB): peak = 2373.793 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:51 ; elapsed = 00:02:31 . Memory (MB): peak = 2373.793 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 2373.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project_upgrade/project_upgrade.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2373.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project_upgrade/project_upgrade.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2373.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/project_upgrade/project_upgrade.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 2450.695 ; gain = 76.902
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
101 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2590.191 ; gain = 139.496
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 27 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/processing_system7_0/inst/M_AXI_GP1_ARCACHE[3:0], design_1_i/processing_system7_0/inst/M_AXI_GP1_ARSIZE[1:0], design_1_i/processing_system7_0/inst/M_AXI_GP1_AWCACHE[3:0], design_1_i/processing_system7_0/inst/M_AXI_GP1_AWSIZE[1:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:05 ; elapsed = 00:00:53 . Memory (MB): peak = 3055.652 ; gain = 455.902
INFO: [Common 17-206] Exiting Vivado at Thu Jan  3 15:46:39 2019...
