# compile vhdl design source files
vhdl xil_defaultlib  "../../../Testbenches.srcs/sources_1/new/multiplexer.vhd"
vhdl xil_defaultlib  "../../../Testbenches.srcs/sources_1/new/multiplexer_testbench.vhd"

# Do not sort compile order
nosort
