--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/jeas/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Proj1.twx Proj1.ncd -o Proj1.twr Proj1.pcf -ucf pins.ucf

Design file:              Proj1.ncd
Physical constraint file: Proj1.pcf
Device,package,speed:     xc3s1200e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
entrada<0>     |saida<0>       |    6.340|
entrada<0>     |saida<1>       |    7.324|
entrada<0>     |saida<2>       |    7.872|
entrada<0>     |saida<3>       |    7.977|
entrada<0>     |saida<4>       |    7.637|
entrada<0>     |saida<5>       |    6.930|
entrada<0>     |saida<6>       |    7.002|
entrada<1>     |saida<0>       |    6.103|
entrada<1>     |saida<1>       |    7.109|
entrada<1>     |saida<2>       |    8.168|
entrada<1>     |saida<3>       |    7.397|
entrada<1>     |saida<4>       |    7.895|
entrada<1>     |saida<5>       |    6.296|
entrada<1>     |saida<6>       |    6.814|
entrada<2>     |saida<0>       |    6.610|
entrada<2>     |saida<1>       |    7.593|
entrada<2>     |saida<2>       |    8.371|
entrada<2>     |saida<3>       |    7.702|
entrada<2>     |saida<4>       |    8.003|
entrada<2>     |saida<5>       |    6.523|
entrada<2>     |saida<6>       |    7.368|
entrada<3>     |saida<0>       |    7.291|
entrada<3>     |saida<1>       |    8.300|
entrada<3>     |saida<2>       |    8.825|
entrada<3>     |saida<3>       |    8.348|
entrada<3>     |saida<4>       |    8.409|
entrada<3>     |saida<5>       |    7.160|
entrada<3>     |saida<6>       |    7.785|
---------------+---------------+---------+


Analysis completed Fri Sep 15 14:31:10 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 346 MB



