Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Sep 21 16:48:38 2018
| Host         : Mei-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   705 |
| Unused register locations in slices containing registers |  1859 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3186 |          953 |
| No           | No                    | Yes                    |             150 |           43 |
| No           | Yes                   | No                     |            1665 |          654 |
| Yes          | No                    | No                     |            7455 |         2142 |
| Yes          | No                    | Yes                    |              82 |           20 |
| Yes          | Yes                   | No                     |            4707 |         1275 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                            Enable Signal                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                             | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                        |                1 |              1 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/ce_r_i_1_n_2                                                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                      |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                               | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                        |                1 |              1 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                             | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                        |                1 |              1 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                1 |              2 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/ap_CS_fsm_state2                                                                                                          |                                                                                                                                                                                                                                         |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/dest_hsdata_en                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/dest_hsdata_en                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                2 |              2 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   |                                                                                                                                                                                                                                     | design_1_i/rgb2dvi_0/U0/LockLostReset/aRst_int                                                                                                                                                                                          |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                   | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                     |                1 |              2 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/dest_hsdata_en                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                                         |                1 |              2 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                    |                1 |              2 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                            |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                3 |              3 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                2 |              3 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   |                                                                                                                                                                                                                                     | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux_reg[0]                                                                                                                                                                          |                2 |              3 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                3 |              3 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                2 |              3 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                3 |              3 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                2 |              4 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                        |                1 |              4 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                        |                1 |              4 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                        |                1 |              4 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                        |                1 |              4 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                        |                1 |              4 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                        |                1 |              4 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                        |                1 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/CvtColor_1_U0/E[0]                                                                                                                                                                                  | design_1_i/edge_detector_0/inst/AddWeighted_U0/ap_rst_n_inv                                                                                                                                                                             |                2 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/internal_full_n_reg                                                                                                           |                2 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D_U0/k_buf_0_val_5_U/Filter2D102_k_bufeOg_ram_U/ram_reg_0                                                                                                                                    | design_1_i/edge_detector_0/inst/AddWeighted_U0/ap_rst_n_inv                                                                                                                                                                             |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D102_U0/k_buf_0_val_5_U/Filter2D102_k_bufeOg_ram_U/ap_block_pp0_stage0_subdone2_in                                                                                                           |                                                                                                                                                                                                                                         |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                                                              |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                      | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                         |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D_U0/k_buf_0_val_5_U/Filter2D102_k_bufeOg_ram_U/ram_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D102_U0/k_buf_0_val_5_U/Filter2D102_k_bufeOg_ram_U/ap_block_pp0_stage0_subdone2_in                                                                                                           | design_1_i/edge_detector_0/inst/AddWeighted_U0/ap_rst_n_inv                                                                                                                                                                             |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                |                2 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/cmos_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | design_1_i/cmos_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                            |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/cmos_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | design_1_i/cmos_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                            |                3 |              4 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                    | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                     |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                            |                3 |              4 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              4 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/cmos_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                1 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_2                                                                                                                                         | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                      |                1 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                                   | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                      |                1 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_2                                                                                                                                        | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                     |                2 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1144]_0                                                                                                                                              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]                                                                                 |                1 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                      |                1 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                                               | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                     |                1 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AXIvideo2Mat_U0/E[0]                                                                                                                                                                                | design_1_i/edge_detector_0/inst/AddWeighted_U0/ap_rst_n_inv                                                                                                                                                                             |                1 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/start_for_threshopcA_U/E[0]                                                                                                                                                                         | design_1_i/edge_detector_0/inst/AddWeighted_U0/ap_rst_n_inv                                                                                                                                                                             |                1 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/start_for_threshopcA_U/mOutPtr[3]_i_1__1_n_2                                                                                                                                                        | design_1_i/edge_detector_0/inst/AddWeighted_U0/ap_rst_n_inv                                                                                                                                                                             |                1 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/start_for_CvtColovdy_U/mOutPtr[3]_i_1_n_2                                                                                                                                                           | design_1_i/edge_detector_0/inst/AddWeighted_U0/ap_rst_n_inv                                                                                                                                                                             |                1 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/srcImg_rows_V_c_U/E[0]                                                                                                                                                                              | design_1_i/edge_detector_0/inst/AddWeighted_U0/ap_rst_n_inv                                                                                                                                                                             |                1 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                             |                3 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                3 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                2 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                1 |              4 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              4 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                  |                2 |              5 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                      |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/rst_ps7_0_142M/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/E[0]                                                                                                                                                                                     | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                2 |              5 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                                                           |                                                                                                                                                                                                                                         |                3 |              5 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D_U0/ap_reg_pp0_iter1_brmerge_reg_10250                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                      |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                                                         |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                              |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                                                    | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                     |                2 |              5 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |                2 |              5 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                            |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                3 |              5 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                              |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D102_U0/ap_reg_pp0_iter1_brmerge_reg_10650                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                3 |              5 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                3 |              5 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/edge_detector_AXILiteS_s_axi_U/waddr                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                3 |              5 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_AXILiteS_s_axi_U/aw_hs                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              6 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                               |                3 |              6 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                              |                                                                                                                                                                                                                                         |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D102_U0/ImagLoc_x_reg_10440                                                                                                                                                                  | design_1_i/edge_detector_0/inst/Filter2D102_U0/p_p2_i_i_reg_1054[6]_i_1_n_2                                                                                                                                                             |                2 |              6 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/rst_ps7_0_142M/U0/SEQ/seq_cnt_en                                                                                                                                                                                         | design_1_i/rst_ps7_0_142M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                            | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                       |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                      |                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0]_0[0]                                                                                                                | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_normal_area.fifo_node_payld_pop_early                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                        | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                4 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_normal_area.fifo_node_payld_pop_early                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Mat2AXIvideo_U0/E[0]                                                                                                                                                                                | design_1_i/edge_detector_0/inst/AddWeighted_U0/ap_rst_n_inv                                                                                                                                                                             |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                        | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                         |                1 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/count_r                                                                                                   | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0]_0[0]                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                      |                                                                                                                                                                                                                                         |                3 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                3 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                3 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                3 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                      |                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                      |                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                              | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                3 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/CvtColor_U0/E[0]                                                                                                                                                                                    | design_1_i/edge_detector_0/inst/AddWeighted_U0/ap_rst_n_inv                                                                                                                                                                             |                1 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_AXILiteS_s_axi_U/aw_hs                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_enable_reg_0                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                3 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                         |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                         |                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                              | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              6 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                         | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |                3 |              6 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                              |                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                          | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                       |                1 |              6 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                              |                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                                                 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                          |                3 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D_U0/ImagLoc_x_reg_10040                                                                                                                                                                     | design_1_i/edge_detector_0/inst/Filter2D_U0/p_p2_i_i_reg_1014[6]_i_1_n_2                                                                                                                                                                |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                 | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                                       |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                          |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                          |                2 |              6 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              6 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                              |                                                                                                                                                                                                                                         |                2 |              6 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                               |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/Range1_all_ones_1_reg_11840                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |              7 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                1 |              7 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                          | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                             |                2 |              7 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fmumb6_U53/edge_detector_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_26_out__0                                                                      |                4 |              7 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                      |                2 |              7 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_daddr                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              7 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D_U0/icmp_reg_966[0]_i_1_n_2                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              7 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fmumb6_U54/edge_detector_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_22_in__0                                                                       |                2 |              7 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                       | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                             |                2 |              7 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              7 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_2                                                                                                                                       | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                      |                3 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/thresholding_U0/tmp_1_reg_1870                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/thresholding_U0/thresholding_U0_threshold_read                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                             | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                |                3 |              8 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/E[0]                                                                                                                               | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                |                2 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/ce_r                                                                                                                                                        | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/edge_detector_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]        |                2 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/ce_r                                                                                                                                                        | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U51/edge_detector_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]        |                1 |              8 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                2 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/start_for_threshopcA_U/shiftReg_ce                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/edge_detector_AXILiteS_s_axi_U/p_0_in                                                                                                                                                               | design_1_i/edge_detector_0/inst/AddWeighted_U0/ap_rst_n_inv                                                                                                                                                                             |                1 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/edge_detector_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                | design_1_i/edge_detector_0/inst/edge_detector_AXILiteS_s_axi_U/rdata[7]_i_1_n_2                                                                                                                                                         |                1 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D_U0/shiftReg_ce                                                                                                                                                                             | design_1_i/edge_detector_0/inst/Filter2D_U0/SRL_SIG_reg[0][7]                                                                                                                                                                           |                3 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D_U0/shiftReg_ce                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/Loop_0_proc_U0/ap_NS_fsm13_out                                                                                                        |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/Loop_0_proc_U0/Loop_0_proc_U0_cacheBuff1_i_read                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D102_U0/p_Val2_s_reg_11590                                                                                                                                                                   | design_1_i/edge_detector_0/inst/Filter2D102_U0/p_Val2_s_reg_1159[7]_i_1_n_2                                                                                                                                                             |                2 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D102_U0/icmp_reg_1000[0]_i_1_n_2                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                3 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                         | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                          |                2 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/Range1_all_ones_1_reg_11840                                                                                                                                                          | design_1_i/edge_detector_0/inst/AddWeighted_U0/sel_tmp9_i_reg_1155                                                                                                                                                                      |                4 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/Loop_0_proc_U0/p_1_in                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/E[0]                                                                                                                                                             | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                     |                3 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_2                                                                                                                                       | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                     |                3 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                                               | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[7][0]                                                                                                             |                3 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__0_n_2                                                                                                                                   | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                     |                3 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |                4 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                             | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                5 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                             | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                1 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                             | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                3 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                             | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                2 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                             | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                3 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                              | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                3 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                             | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                2 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                             | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                1 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                             | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                1 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                              | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                1 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                              | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                2 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                             | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                2 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                             | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                2 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                              | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                3 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                             | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                2 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                              | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                2 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                             | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                2 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                              | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                2 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                             | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                1 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                             | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                2 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                             | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                2 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                             | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                1 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                             | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                2 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                             | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                1 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                             | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                2 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                             | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                1 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                             | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                2 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |                3 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                              | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                2 |              8 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                  |                6 |              8 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/row_c_U/E[0]                                                                                                                          | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                     |                2 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/Loop_0_proc56_U0/reg_2690                                                                                                             |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/Loop_0_proc56_U0/reg_2650                                                                                                             |                                                                                                                                                                                                                                         |                3 |              8 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                               |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                3 |              9 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                       |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                4 |              9 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/CvtColor_U0/p_Val2_7_reg_4020                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/Loop_0_proc56_U0/E[0]                                                                                                                 | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                     |                3 |              9 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   |                                                                                                                                                                                                                                     | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/SR[0]                     |                3 |              9 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/p_121_demorgan_i_i_i_reg_12240                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                 |                5 |             10 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                         | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                    |                3 |             10 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                    | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_0                                                                                                                                 |                3 |             10 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                    | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2][0]                                                                                                                                     |                2 |             10 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D_U0/isneg_reg_11040                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                          |                3 |             10 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                    | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[2][0]                                                                                                                     |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                         | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                          |                3 |             10 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   |                                                                                                                                                                                                                                     | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                           |                3 |             10 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/CvtColor_1_U0/j_reg_1490                                                                                                                                                                            | design_1_i/edge_detector_0/inst/CvtColor_1_U0/j_reg_149                                                                                                                                                                                 |                4 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                         |                4 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state4                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/Mat2AXIvideo_U0/i_V_reg_3350                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/CvtColor_1_U0/ap_CS_fsm_state5                                                                                                                                                                      | design_1_i/edge_detector_0/inst/CvtColor_1_U0/i_reg_138                                                                                                                                                                                 |                3 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/Mat2AXIvideo_U0/t_V_1_reg_2240                                                                                                                                                                         | design_1_i/mem2stream_0/inst/Mat2AXIvideo_U0/t_V_1_reg_224                                                                                                                                                                              |                2 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state10                                                                                                                                                                      | design_1_i/stream2mem_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state3                                                                                                                                                                           |                2 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Mat2AXIvideo_U0/ap_CS_fsm_state6                                                                                                                                                                    | design_1_i/edge_detector_0/inst/Mat2AXIvideo_U0/t_V_reg_173                                                                                                                                                                             |                3 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Mat2AXIvideo_U0/i_V_reg_2610                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Mat2AXIvideo_U0/t_V_1_reg_1840                                                                                                                                                                      | design_1_i/edge_detector_0/inst/Mat2AXIvideo_U0/t_V_1_reg_184                                                                                                                                                                           |                3 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/AXIvideo2Mat_U0/sof_1_i_fu_1820                                                                                                                                                                        | design_1_i/stream2mem_0/inst/AXIvideo2Mat_U0/t_V_1_reg_284[10]_i_1_n_2                                                                                                                                                                  |                2 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D102_U0/t_V_2_reg_2670                                                                                                                                                                       | design_1_i/edge_detector_0/inst/Filter2D102_U0/t_V_2_reg_267                                                                                                                                                                            |                4 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/Mat2AXIvideo_U0/ap_CS_fsm_state6                                                                                                                                                                       | design_1_i/mem2stream_0/inst/Mat2AXIvideo_U0/t_V_reg_213                                                                                                                                                                                |                2 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/CvtColor_1_U0/ap_CS_fsm_state2                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D102_U0/Q[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/t_V_5_reg_1900                                                                                                                                                                       | design_1_i/edge_detector_0/inst/AddWeighted_U0/t_V_5_reg_190[10]_i_1_n_2                                                                                                                                                                |                3 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/CvtColor_U0/ap_CS_fsm_state9                                                                                                                                                                        | design_1_i/edge_detector_0/inst/CvtColor_U0/i_i_reg_197                                                                                                                                                                                 |                5 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Duplicate_U0/t_V_4_reg_1250                                                                                                                                                                         | design_1_i/edge_detector_0/inst/Duplicate_U0/t_V_4_reg_125                                                                                                                                                                              |                3 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D102_U0/ap_CS_fsm_state9                                                                                                                                                                     | design_1_i/edge_detector_0/inst/Filter2D102_U0/t_V_reg_256                                                                                                                                                                              |                4 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/ap_CS_fsm_state35                                                                                                                                                                    | design_1_i/edge_detector_0/inst/AddWeighted_U0/t_V_reg_179                                                                                                                                                                              |                3 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Duplicate_U0/ap_CS_fsm_state5                                                                                                                                                                       | design_1_i/edge_detector_0/inst/Duplicate_U0/t_V_reg_114                                                                                                                                                                                |                3 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D102_U0/k_buf_0_val_3_addr_reg_10810                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AXIvideo2Mat_U0/sof_1_i_fu_1820                                                                                                                                                                     | design_1_i/edge_detector_0/inst/AXIvideo2Mat_U0/t_V_6_reg_284                                                                                                                                                                           |                4 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state4                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/ap_CS_fsm_state2                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D_U0/ap_CS_fsm_state2                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D_U0/ap_CS_fsm_state9                                                                                                                                                                        | design_1_i/edge_detector_0/inst/Filter2D_U0/t_V_reg_246                                                                                                                                                                                 |                3 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Duplicate_U0/ap_CS_fsm_state2                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             11 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   |                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_TC_TOP/intr_status_int[16]_i_1_n_0                                                                                                                                                                               |                2 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/CvtColor_U0/Q[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                                            |                5 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/CvtColor_U0/j_i_reg_2080                                                                                                                                                                            | design_1_i/edge_detector_0/inst/CvtColor_U0/j_i_reg_208                                                                                                                                                                                 |                2 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D_U0/k_buf_0_val_3_addr_reg_10410                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             11 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                  |                4 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state10                                                                                                                                                                   | design_1_i/edge_detector_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state3                                                                                                                                                                        |                2 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D_U0/t_V_3_reg_2570                                                                                                                                                                          | design_1_i/edge_detector_0/inst/Filter2D_U0/t_V_3_reg_257                                                                                                                                                                               |                3 |             11 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                3 |             12 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                   | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                5 |             12 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                5 |             12 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_2_n_0                                                                                                                                                             | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                 |                3 |             12 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/readmem_U0/usedw_reg_11_sn_1                                                                                                          | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                      |                3 |             12 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                4 |             12 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                4 |             12 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                       |                                                                                                                                                                                                                                         |                3 |             12 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                         |                5 |             12 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                        |                                                                                                                                                                                                                                         |                4 |             12 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                      |                                                                                                                                                                                                                                         |                3 |             12 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   |                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                 |                3 |             12 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                            |                                                                                                                                                                                                                                         |                7 |             12 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | design_1_i/alinx_ov5640_0/inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                         |                6 |             12 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                4 |             12 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                  |                9 |             12 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                        |                5 |             12 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                   | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                3 |             12 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                  | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                5 |             12 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                4 |             12 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                  | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                4 |             12 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |             12 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                         | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                     |                4 |             13 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             13 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             13 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                     |                                                                                                                                                                                                                                         |                4 |             14 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             14 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                  |                6 |             14 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/alinx_ov5640_0/inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/count_value_i_reg[0][0]                                                 |                6 |             15 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             15 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                         |                                                                                                                                                                                                                                         |                4 |             15 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/Loop_0_proc_U0/SRL_SIG_reg[1][0][0]                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/tmp_74_reg_9630                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/shiftReg_ce                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |                8 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                  |                6 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D_U0/tmp_26_reg_10690                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/CvtColor_1_U0/shiftReg_ce                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/Loop_0_proc_U0/SRL_SIG_reg[1][0]_0[0]                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_A                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_B                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/thresholding_U0/shiftReg_ce                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D102_U0/shiftReg_ce                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/Loop_0_proc_U0/SRL_SIG_reg[1][0]_1[0]                                                                                                 |                                                                                                                                                                                                                                         |                9 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                5 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Duplicate_U0/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/CvtColor_U0/tmp_57_reg_3720                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                  | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI[15]_i_1_n_0                                                                                                                                                                               |                4 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/CvtColor_U0/shiftReg_ce                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D_U0/col_buf_0_val_0_0_reg_10590                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                          |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/img_data_stream_0_V_U/U_fifo_w8_d1_A_ram/shiftReg_ce                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/img_data_stream_2_V_U/U_fifo_w8_d1_A_ram/shiftReg_ce                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/img_data_stream_1_V_U/U_fifo_w8_d1_A_ram/shiftReg_ce                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/cmos_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                            |                8 |             16 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_sel2                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             17 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                        |                8 |             18 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                7 |             18 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D102_U0/ImagLoc_x_reg_10440                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             19 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D_U0/ImagLoc_x_reg_10040                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             19 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/fifo_rreq/sect_cnt_reg[19][0]                                                                                                                                     | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                      |                3 |             20 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                     |                6 |             20 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                     |                6 |             20 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                   | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                     |                3 |             20 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                     |                5 |             20 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                     |                5 |             20 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                     |                7 |             20 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                     |                5 |             20 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                               | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/count_value_i_reg[0][0]   |                5 |             21 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                         |                                                                                                                                                                                                                                         |                9 |             21 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                        |                                                                                                                                                                                                                                         |                9 |             21 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   |                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0                                                                                                                                                               |                7 |             21 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/thresholding_U0/indvar_flatten_reg_1130                                                                                                                                                             | design_1_i/edge_detector_0/inst/thresholding_U0/indvar_flatten_reg_113[0]_i_1_n_2                                                                                                                                                       |                6 |             21 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/ce_r                                                                                                                                                        | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/edge_detector_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/SR[0]        |                7 |             22 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/ce_r                                                                                                                                                        | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fmumb6_U53/edge_detector_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                                              |                7 |             22 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/ce_r                                                                                                                                                        | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_sitncg_U56/edge_detector_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                                               |                7 |             22 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |               12 |             22 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/ce_r                                                                                                                                                        | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_sitncg_U55/edge_detector_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                                               |                7 |             22 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/ce_r                                                                                                                                                        | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fmumb6_U54/edge_detector_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                                              |                9 |             22 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/ce_r                                                                                                                                                        | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U51/edge_detector_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/SR[0]        |                4 |             22 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/ce_r                                                                                                                                                        | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/edge_detector_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/LRG_DELAY/i_pipe/opt_has_pipe.first_q[22]_i_1_n_2      |                7 |             23 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/alinx_ov5640_0/inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                               | design_1_i/alinx_ov5640_0/inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/count_value_i_reg[0][0]                                                 |                6 |             23 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                6 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |               11 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                5 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                8 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                5 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                6 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                6 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                7 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                5 |             24 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                9 |             24 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |               10 |             24 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |               11 |             24 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                9 |             24 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                9 |             24 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |               10 |             24 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                9 |             24 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/img_cols_V_c10_U/U_fifo_w32_d1_A_x_ram/shiftReg_ce                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             24 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/img_rows_V_c9_U/U_fifo_w32_d1_A_x_ram/shiftReg_ce                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             24 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_A                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             24 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_B                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             24 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_B                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             24 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D102_U0/col_buf_0_val_0_0_reg_10990                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             24 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D102_U0/tmp_14_reg_11140                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             24 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_A                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             24 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_B                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             24 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/img_rows_V_c_U/tmp_30_reg_492_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             24 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   |                                                                                                                                                                                                                                     | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/count_value_i_reg[0][0]   |                6 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_out                                                                                                                                                               | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux_reg[0]                                                                                                                                                                          |                7 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                4 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                8 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                7 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                4 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                8 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                6 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                4 |             24 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0][0]                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                9 |             24 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/AXIvideo2Mat_U0/ap_NS_fsm[3]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             25 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                  |                9 |             25 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_sel2                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                8 |             25 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             25 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AXIvideo2Mat_U0/ap_NS_fsm[3]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |               10 |             26 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0][0]                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                8 |             26 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                8 |             26 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |               11 |             26 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                9 |             26 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                6 |             26 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                9 |             26 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/AXIvideo2Mat_U0/eol_reg_307                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             26 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AXIvideo2Mat_U0/eol_reg_307                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             26 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/AXIvideo2Mat_U0/eol_2_i_reg_354[0]_i_1_n_2                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             26 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AXIvideo2Mat_U0/eol_2_i_reg_354[0]_i_1_n_2                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             26 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                9 |             26 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                8 |             26 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |                7 |             26 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               10 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                6 |             27 |
|  cmos1_pclk_IBUF_BUFG                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/ap_block_pp0_stage0_subdone8_in                                                                                                                                                      | design_1_i/edge_detector_0/inst/AddWeighted_U0/ap_rst_n_inv                                                                                                                                                                             |                4 |             29 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/indvar_i_i_reg_2130                                                                                                       | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/indvar_i_i_reg_213                                                                                                            |                8 |             29 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/readmem_U0/ap_CS_fsm_state6                                                                                                           |                                                                                                                                                                                                                                         |                8 |             30 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                    | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                      |                8 |             30 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/bus_equal_gen.fifo_burst/start_addr_reg[2][0]                                                                                                                    | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                     |                8 |             30 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/bus_equal_gen.fifo_burst/start_addr_reg[2][0]                                                                                                                    | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/fifo_wreq/align_len_reg[31]_2[0]                                                                                                                                     |                8 |             30 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/readmem_U0/ap_NS_fsm124_out                                                                                                           |                                                                                                                                                                                                                                         |                8 |             30 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/Loop_0_proc_U0/ap_CS_fsm_state2                                                                                                       | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/Loop_0_proc_U0/tmp_19_reg_330[31]_i_1_n_2                                                                                                 |                5 |             30 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/readmem_U0/ap_CS_fsm_state5                                                                                                           |                                                                                                                                                                                                                                         |                9 |             30 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                 | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                      |                5 |             30 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/row_c_U/shiftReg_ce                                                                                                                   | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/row_c_U/SR[0]                                                                                                                             |                4 |             30 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/readmem_U0/indvar_i_i_reg_2160                                                                                                        | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/readmem_U0/indvar_i_i_reg_216                                                                                                             |                8 |             30 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/pMemPort_addr_reg_510_reg[29]_i_2_n_2                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             30 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/indvar_i_i_reg_213_reg[0]_0[0]                                                                                            |                                                                                                                                                                                                                                         |                6 |             30 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |                9 |             30 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                      | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |               10 |             30 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                    | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                     |                7 |             30 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/readmem_U0/indvar8_i_i_reg_2050                                                                                                       | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/readmem_U0/indvar8_i_i_reg_205                                                                                                            |                8 |             30 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/to_assign_reg_436_reg[29]_i_5_n_2                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             30 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]_0                                                      | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                                            |               10 |             31 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/ap_CS_fsm_state4                                                                                                          |                                                                                                                                                                                                                                         |                9 |             31 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/tmp_42_i_reg_10030                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             31 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/sum_reg_10080                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             31 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/Loop_0_proc_U0/ap_NS_fsm10_out                                                                                                        |                                                                                                                                                                                                                                         |                8 |             31 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/Loop_0_proc_U0/ap_NS_fsm1                                                                                                             | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/Loop_0_proc_U0/col_i_i_reg_165_0                                                                                                          |                8 |             31 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/Loop_0_proc56_U0/ap_NS_fsm12_out                                                                                                      | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/row_c_U/col_i_i_i_reg_254_reg[31][0]                                                                                                      |                7 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             31 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/Loop_0_proc56_U0/loop_dataflow_input_count0                                                                                           | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/loop_dataflow_input_count[0]_i_1_n_2                                                                                                                          |                8 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/from_read_reg_4600                                                                                                        |                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/loop_dataflow_output_count_reg[0]                                                                                         | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/loop_dataflow_output_count[0]_i_1_n_2                                                                                                                         |                8 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/readmem_U0/dataflow_in_loop_U0_ap_ready                                                                                               |                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/mat2mem_U0/ap_CS_fsm_reg_n_2_[1]                                                                                                                                                                       |                                                                                                                                                                                                                                         |               12 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/rdata_reg[7]_i_5_n_2                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_AXILiteS_s_axi_U/p_0_in                                                                                                                                                                     | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                     |                5 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_AXILiteS_s_axi_U/p_0_in5_out                                                                                                                                                                | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                     |                6 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                |                                                                                                                                                                                                                                         |               15 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D_U0/src_kernel_win_0_va_15_fu_1380                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/rdata_reg[31]_i_7_n_2                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/Loop_0_proc_U0/Loop_0_proc_U0_ap_ready                                                                                                | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/loop_dataflow_output_count[0]_i_1_n_2                                                                                                                         |                8 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/Loop_0_proc_U0/E[0]                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             32 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                                            | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                |               22 |             32 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/sel                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/readmem_U0/pMemPort_addr_1_read_reg_5470                                                                                              |                                                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/readmem_U0/pMemPort_addr_read_reg_5660                                                                                                |                                                                                                                                                                                                                                         |               13 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   |                                                                                                                                                                                                                                     | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                               |               13 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/readmem_U0/loop_dataflow_input_count0                                                                                                 | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/loop_dataflow_input_count[0]_i_1_n_2                                                                                                                          |                8 |             32 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/fifo_ready_cnt[0]_i_1_n_0                                                                                                                                                                            | design_1_i/alinx_ov5640_0/inst/cmos_8_16bit_m0/SR[0]                                                                                                                                                                                    |                8 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/readmem_U0/storemerge_i_i_reg_227[31]_i_1_n_2                                                                                         |                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/ap_CS_fsm_reg_n_2_[1]                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             32 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   |                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0                                                                                                             |               12 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_AXILiteS_s_axi_U/int_cols[31]_i_1_n_2                                                                                                                                                       | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                      |                7 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_AXILiteS_s_axi_U/int_rows[31]_i_1_n_2                                                                                                                                                       | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                      |                9 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_AXILiteS_s_axi_U/mem2mat_U0_img_rows_V_read                                                                                                                                                 | design_1_i/mem2stream_0/inst/mem2stream_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                          |                8 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/readmem_U0/ap_NS_fsm127_out                                                                                                           | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/readmem_U0/n_i_i_reg_465_0                                                                                                                |                8 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/indexr_c_U/U_fifo_w32_d2_A_ram/sel                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/img_rows_V_c9_U/mat2mem_U0_r_read                                                                                                                                                                      | design_1_i/stream2mem_0/inst/img_rows_V_c9_U/SR[0]                                                                                                                                                                                      |                9 |             32 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             32 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             33 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   |                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                  |               14 |             33 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             33 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |               11 |             33 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                    | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                      |                5 |             33 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                      | design_1_i/alinx_ov5640_0/inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                         |                9 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                     |                                                                                                                                                                                                                                         |                9 |             34 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                               |                                                                                                                                                                                                                                         |                7 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                       |                                                                                                                                                                                                                                         |                8 |             34 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                            | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                     |                7 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                       |                                                                                                                                                                                                                                         |               10 |             34 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_2_n_0                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                |                6 |             34 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                               |                                                                                                                                                                                                                                         |               12 |             34 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                               |                                                                                                                                                                                                                                         |                6 |             34 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                       |                                                                                                                                                                                                                                         |                6 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |               15 |             34 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                          |               15 |             35 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             35 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             35 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/F2_2_reg_10850                                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             36 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             36 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                            |                                                                                                                                                                                                                                         |                8 |             36 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             36 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                               |                                                                                                                                                                                                                                         |                9 |             36 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             36 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                       |                                                                                                                                                                                                                                         |                9 |             36 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             36 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                            |                                                                                                                                                                                                                                         |                6 |             36 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/Mat2AXIvideo_U0/Mat2AXIvideo_U0_img_rows_V_read                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             36 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                               |                                                                                                                                                                                                                                         |                7 |             36 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                   | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                     |                5 |             36 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                       |                                                                                                                                                                                                                                         |                6 |             36 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             37 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             37 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             37 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             37 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             37 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |             37 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                    |               14 |             38 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/pop                                                                                                                       | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                     |                9 |             39 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/Loop_0_proc56_U0/ap_NS_fsm1                                                                                                           |                                                                                                                                                                                                                                         |               12 |             39 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                   | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                      |               10 |             41 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/Loop_0_proc56_U0/push                                                                                                                 | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                     |               10 |             41 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/push                                                                                                                      | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                     |                7 |             41 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/F2_reg_10460                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             43 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/Loop_0_proc_U0/pop                                                                                                                    | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                      |               12 |             43 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1144]_0                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             43 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D_U0/p_Val2_16_1_2_reg_10840                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             44 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/readmem_U0/WEA[0]                                                                                                                     | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                      |               10 |             44 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             47 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                     |                                                                                                                                                                                                                                         |               10 |             47 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                           |                                                                                                                                                                                                                                         |               15 |             47 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             47 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                           |                                                                                                                                                                                                                                         |               16 |             47 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D102_U0/k_buf_0_val_5_U/Filter2D102_k_bufeOg_ram_U/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             48 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D_U0/ce1114_out                                                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             48 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                          |                                                                                                                                                                                                                                         |               10 |             48 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                       |                                                                                                                                                                                                                                         |                8 |             48 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                     |                                                                                                                                                                                                                                         |                9 |             48 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AXIvideo2Mat_U0/SRL_SIG_reg[0][7][0]                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             48 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D102_U0/src_kernel_win_0_va_1_fu_1400                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             48 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                          |                                                                                                                                                                                                                                         |                9 |             48 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/Filter2D102_U0/r_V_7_2_2_reg_11340                                                                                                                                                                  |                                                                                                                                                                                                                                         |               15 |             53 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |               12 |             59 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |               17 |             59 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/readmem_U0/E[0]                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             60 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             60 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                   |                                                                                                                                                                                                                                         |               16 |             60 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                    | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                      |               12 |             60 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                  |                                                                                                                                                                                                                                         |               18 |             60 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             60 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/readmem_U0/ap_NS_fsm125_out                                                                                                           |                                                                                                                                                                                                                                         |               13 |             60 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/tmp_39_i_reg_9830                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             60 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/E[0]                                                                                                                      |                                                                                                                                                                                                                                         |               15 |             60 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]_0                                                                                                                              | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                     |                9 |             61 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                    | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                      |                9 |             61 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               27 |             61 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/readmem_U0/p_23_in                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             62 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/t1_reg_9930                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             62 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/img_cols_V_c_U/U_fifo_w32_d1_A_x_ram/shiftReg_ce                                                                                                                                                       |                                                                                                                                                                                                                                         |               19 |             64 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/img_cols_V_c10_U/U_fifo_w32_d1_A_x_ram/shiftReg_ce                                                                                                                                                     |                                                                                                                                                                                                                                         |               24 |             64 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/img_cols_V_c_U/U_fifo_w32_d1_A_x_ram/shiftReg_ce_0                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/img_rows_V_c9_U/U_fifo_w32_d1_A_x_ram/shiftReg_ce                                                                                                                                                      |                                                                                                                                                                                                                                         |               17 |             64 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/img_rows_V_c_U/U_fifo_w32_d1_A_x_ram/shiftReg_ce                                                                                                                                                       |                                                                                                                                                                                                                                         |               17 |             64 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/img_rows_V_c_U/U_fifo_w32_d1_A_x_ram/shiftReg_ce_4                                                                                                                                                     |                                                                                                                                                                                                                                         |               14 |             64 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/indexw_c_U/U_fifo_w32_d1_A_x_ram/shiftReg_ce                                                                                                                                                           |                                                                                                                                                                                                                                         |               19 |             64 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                             | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |               11 |             66 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               13 |             67 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                         |               22 |             67 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     | design_1_i/alinx_ov5640_0/inst/cmos_8_16bit_m0/SR[0]                                                                                                                                                                                    |               21 |             68 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |               29 |             70 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                         |               23 |             73 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               20 |             73 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                               | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                     |               15 |             73 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/ap_block_pp0_stage0_subdone8_in                                                                                                                                                      |                                                                                                                                                                                                                                         |               26 |             73 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                               | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                      |               17 |             73 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                        |                                                                                                                                                                                                                                         |               10 |             80 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                        |                                                                                                                                                                                                                                         |               10 |             80 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                        |                                                                                                                                                                                                                                         |               10 |             80 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/Range2_V_1_reg_11440                                                                                                                                                                 |                                                                                                                                                                                                                                         |               36 |             87 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                        |                                                                                                                                                                                                                                         |               11 |             88 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                        |                                                                                                                                                                                                                                         |               11 |             88 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                        |                                                                                                                                                                                                                                         |               11 |             88 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2stream_AXILiteS_s_axi_U/mem2mat_U0_img_rows_V_read                                                                                                                                                 |                                                                                                                                                                                                                                         |               39 |             96 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/mem2stream_0/inst/mem2mat_U0/grp_dataflow_parent_loop_1_fu_193/dataflow_in_loop_U0/readmem_U0/line_len_assign_reg_476_reg[0]_0[0]                                                                                        |                                                                                                                                                                                                                                         |               34 |             96 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/img_rows_V_c9_U/mat2mem_U0_r_read                                                                                                                                                                      |                                                                                                                                                                                                                                         |               28 |             96 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   |                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |               40 |             99 |
|  cmos1_pclk_IBUF_BUFG                   | design_1_i/alinx_ov5640_0/inst/ila.ila_0_m0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |            103 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                         |               13 |            104 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                         |               13 |            104 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                         |               13 |            104 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                         |               13 |            104 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/stream2mem_0/inst/stream2mem_pMemPort_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                     |               49 |            111 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                         |               14 |            112 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/edge_detector_0/inst/AddWeighted_U0/ap_rst_n_inv                                                                                                                                                                             |               48 |            113 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     | design_1_i/mem2stream_0/inst/mem2stream_pMemPort_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                      |               64 |            127 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/writemem_U0/writemem_U0_r_read                                                                                                        |                                                                                                                                                                                                                                         |               44 |            130 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   |                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                 |               36 |            145 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U51/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |               52 |            171 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                               |               34 |            173 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/stream2mem_0/inst/mat2mem_U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_U0/row_c_U/shiftReg_ce                                                                                                                   |                                                                                                                                                                                                                                         |               64 |            254 |
|  design_1_i/util_ds_buf_0/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              119 |            365 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  | design_1_i/edge_detector_0/inst/AddWeighted_U0/edge_detector_fadlbW_U52/ce_r                                                                                                                                                        |                                                                                                                                                                                                                                         |              206 |            676 |
|  cmos1_pclk_IBUF_BUFG                   |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              213 |            784 |
|  design_1_i/util_ds_buf_1/U0/BUFG_O[0]  |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              315 |            893 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O   |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              292 |           1118 |
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    15 |
| 2      |                    30 |
| 3      |                    20 |
| 4      |                    52 |
| 5      |                    19 |
| 6      |                    58 |
| 7      |                    12 |
| 8      |                    69 |
| 9      |                     8 |
| 10     |                    13 |
| 11     |                    36 |
| 12     |                    25 |
| 13     |                     3 |
| 14     |                     3 |
| 15     |                     3 |
| 16+    |                   339 |
+--------+-----------------------+


