<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>test: mipae.h Source File</title>
<link href="../../doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.7 -->
<div class="qindex"><a class="qindex" href="../../main.html">Main&nbsp;Page</a> | <a class="qindex" href="../../hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="../../annotated.html">Class&nbsp;List</a> | <a class="qindex" href="../../files.html">File&nbsp;List</a> | <a class="qindex" href="../../functions.html">Class&nbsp;Members</a> | <a class="qindex" href="../../globals.html">File&nbsp;Members</a></div>
<h1>mipae.h</h1><a href="../../d5/d9/mipae_8h.html">Go to the documentation of this file.</a><pre class="fragment"><div>00001 <span class="comment">/*++</span>
00002 <span class="comment"></span>
00003 <span class="comment">Copyright (c) 1990  Microsoft Corporation</span>
00004 <span class="comment"></span>
00005 <span class="comment">Module Name:</span>
00006 <span class="comment"></span>
00007 <span class="comment">    mipae.h</span>
00008 <span class="comment"></span>
00009 <span class="comment">Abstract:</span>
00010 <span class="comment"></span>
00011 <span class="comment">    This module contains the private data structures and procedure</span>
00012 <span class="comment">    prototypes for the hardware dependent portion of the</span>
00013 <span class="comment">    memory management system.</span>
00014 <span class="comment"></span>
00015 <span class="comment">    This module is specifically tailored for the Intel PAE x86,</span>
00016 <span class="comment"></span>
00017 <span class="comment">Author:</span>
00018 <span class="comment"></span>
00019 <span class="comment">    Landy Wang (landyw) 30-Nov-1998</span>
00020 <span class="comment"></span>
00021 <span class="comment">Revision History:</span>
00022 <span class="comment"></span>
00023 <span class="comment">--*/</span>
00024 
00025 <span class="preprocessor">#if defined(_X86PAE_)</span>
00026 <span class="preprocessor"></span>
00027 <span class="comment">/*++</span>
00028 <span class="comment"></span>
00029 <span class="comment">    Virtual Memory Layout on the PAE x86 is:</span>
00030 <span class="comment"></span>
00031 <span class="comment">                 +------------------------------------+</span>
00032 <span class="comment">        00000000 |                                    |</span>
00033 <span class="comment">                 |                                    |</span>
00034 <span class="comment">                 |                                    |</span>
00035 <span class="comment">                 | User Mode Addresses                |</span>
00036 <span class="comment">                 |                                    |</span>
00037 <span class="comment">                 |   All pages within this range      |</span>
00038 <span class="comment">                 |   are potentially accessible while |</span>
00039 <span class="comment">                 |   the CPU is in USER mode.         |</span>
00040 <span class="comment">                 |                                    |</span>
00041 <span class="comment">                 |                                    |</span>
00042 <span class="comment">                 +------------------------------------+</span>
00043 <span class="comment">        7ffff000 | 64k No Access Area                 |</span>
00044 <span class="comment">                 +------------------------------------+</span>
00045 <span class="comment">        80000000 |                                    |</span>
00046 <span class="comment">                 | HAL loads kernel and initial       |</span>
00047 <span class="comment">                 | boot drivers in first 16mb         |</span>
00048 <span class="comment">                 | of this region.                    |</span>
00049 <span class="comment">                 | Kernel mode access only.           |</span>
00050 <span class="comment">                 |                                    |</span>
00051 <span class="comment">                 | If large pages are enabled, the    |</span>
00052 <span class="comment">                 | initial non paged pool is relocated|</span>
00053 <span class="comment">                 | to here during system startup.     |</span>
00054 <span class="comment">                 |                                    |</span>
00055 <span class="comment">                 +------------------------------------+</span>
00056 <span class="comment">        81000000 |                                    |</span>
00057 <span class="comment">                 | Unused  NO ACCESS                  |</span>
00058 <span class="comment">                 |                                    |</span>
00059 <span class="comment">                 +------------------------------------+</span>
00060 <span class="comment">        A0000000 |                                    |</span>
00061 <span class="comment">                 |         System mapped views        |</span>
00062 <span class="comment">                 |                OR                  |</span>
00063 <span class="comment">                 |           Session space            |</span>
00064 <span class="comment">                 |                                    |</span>
00065 <span class="comment">                 +------------------------------------+</span>
00066 <span class="comment">        A4000000 |                                    |</span>
00067 <span class="comment">                 | Additional System PTEs             |</span>
00068 <span class="comment">                 |                                    |</span>
00069 <span class="comment">                 +------------------------------------+</span>
00070 <span class="comment">        C0000000 | Page Table Pages mapped through    |</span>
00071 <span class="comment">                 |   this 8mb region                  |</span>
00072 <span class="comment">                 |   Kernel mode access only.         |</span>
00073 <span class="comment">                 |                                    |</span>
00074 <span class="comment">                 +------------------------------------+</span>
00075 <span class="comment">        C0800000 | HyperSpace - working set lists     |</span>
00076 <span class="comment">                 |  and per process memory management |</span>
00077 <span class="comment">                 |  structures mapped in this 4mb     |</span>
00078 <span class="comment">                 |  region.                           |</span>
00079 <span class="comment">                 |  Kernel mode access only.          |</span>
00080 <span class="comment">                 +------------------------------------+</span>
00081 <span class="comment">        C0C00000 | System Cache Structures            |</span>
00082 <span class="comment">                 |   reside in this 4mb region        |</span>
00083 <span class="comment">                 |   Kernel mode access only.         |</span>
00084 <span class="comment">                 +------------------------------------+</span>
00085 <span class="comment">        C1000000 | System cache resides here.         |</span>
00086 <span class="comment">                 |   Kernel mode access only.         |</span>
00087 <span class="comment">                 |                                    |</span>
00088 <span class="comment">                 |                                    |</span>
00089 <span class="comment">                 +------------------------------------+</span>
00090 <span class="comment">        E1000000 | Start of paged system area         |</span>
00091 <span class="comment">                 |   Kernel mode access only.         |</span>
00092 <span class="comment">                 |                                    |</span>
00093 <span class="comment">                 |                                    |</span>
00094 <span class="comment">                 +------------------------------------+</span>
00095 <span class="comment">                 |                                    |</span>
00096 <span class="comment">                 | System Pte area - for mapping      |</span>
00097 <span class="comment">                 |   kernel thread stacks and MDLs    |</span>
00098 <span class="comment">                 |   that require system VAs.         |</span>
00099 <span class="comment">                 |   Kernel mode access only.         |</span>
00100 <span class="comment">                 |                                    |</span>
00101 <span class="comment">                 +------------------------------------+</span>
00102 <span class="comment">                 |                                    |</span>
00103 <span class="comment">                 | NonPaged System area               |</span>
00104 <span class="comment">                 |   Kernel mode access only.         |</span>
00105 <span class="comment">                 |                                    |</span>
00106 <span class="comment">                 +------------------------------------+</span>
00107 <span class="comment">        FFBE0000 | Crash Dump Driver area             |</span>
00108 <span class="comment">                 |   Kernel mode access only.         |</span>
00109 <span class="comment">                 +------------------------------------+</span>
00110 <span class="comment">        FFC00000 | Last 4mb reserved for HAL usage    |</span>
00111 <span class="comment">                 +------------------------------------+</span>
00112 <span class="comment"></span>
00113 <span class="comment"></span>
00114 <span class="comment">  Virtual Memory Layout of the (48MB) Session Space (on 2GB user systems) is:</span>
00115 <span class="comment"></span>
00116 <span class="comment">                 +------------------------------------+</span>
00117 <span class="comment">        A0000000 |                                    |</span>
00118 <span class="comment">                 | win32k.sys and rebased NT4 printer |</span>
00119 <span class="comment">                 |            drivers.                |</span>
00120 <span class="comment">                 |                                    |</span>
00121 <span class="comment">                 |             (8MB)                  |</span>
00122 <span class="comment">                 |                                    |</span>
00123 <span class="comment">                 +------------------------------------+</span>
00124 <span class="comment">        A0800000 |                                    |</span>
00125 <span class="comment">                 |   MM_SESSION_SPACE &amp; Session WSLs  |</span>
00126 <span class="comment">                 |              (4MB)                 |</span>
00127 <span class="comment">                 |                                    |</span>
00128 <span class="comment">                 +------------------------------------+</span>
00129 <span class="comment">        A0C00000 |                                    |</span>
00130 <span class="comment">                 |   Mapped Views for this session    |</span>
00131 <span class="comment">                 |              (20MB)                |</span>
00132 <span class="comment">                 |                                    |</span>
00133 <span class="comment">                 +------------------------------------+</span>
00134 <span class="comment">        A2000000 |                                    |</span>
00135 <span class="comment">                 |   Paged Pool for this session      |</span>
00136 <span class="comment">                 |              (16MB)                |</span>
00137 <span class="comment">                 |                                    |</span>
00138 <span class="comment">        A3000000 +------------------------------------+</span>
00139 <span class="comment">                 |   System Mapped Views (not session)|</span>
00140 <span class="comment">                 |              (16MB)                |</span>
00141 <span class="comment">                 |                                    |</span>
00142 <span class="comment">        A4000000 +------------------------------------+</span>
00143 <span class="comment"></span>
00144 <span class="comment">--*/</span>
00145 
00146 <span class="preprocessor">#if defined(NT_UP)</span>
00147 <span class="preprocessor"></span><span class="preprocessor">#define _MI_USE_CLAIMS_ 1</span>
00148 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
00149 <span class="preprocessor"></span>
00150 <span class="comment">//</span>
00151 <span class="comment">// Define empty list markers.</span>
00152 <span class="comment">//</span>
00153 
00154 <span class="preprocessor">#define MM_EMPTY_LIST ((ULONG)0xFFFFFFFF) //</span>
00155 <span class="preprocessor"></span><span class="preprocessor">#define MM_EMPTY_PTE_LIST ((ULONG)0xFFFFFFFF) // N.B. tied to MMPTE definition</span>
00156 <span class="preprocessor"></span>
00157 <span class="preprocessor">#define MI_PTE_BASE_FOR_LOWEST_KERNEL_ADDRESS (MiGetPteAddress (0x80000000))</span>
00158 <span class="preprocessor"></span>
00159 <span class="preprocessor">#define MM_SESSION_SPACE_DEFAULT        (0xA0000000)</span>
00160 <span class="preprocessor"></span>
00161 <span class="preprocessor">#define MM_BOOT_IMAGE_SIZE              (16 * 1024 * 1024)</span>
00162 <span class="preprocessor"></span>
00163 <span class="comment">//</span>
00164 <span class="comment">// Additional system PTEs are allocated out of this virtual address range.</span>
00165 <span class="comment">//</span>
00166 
00167 <span class="preprocessor">#define KSTACK_POOL_START                (0xA4000000)</span>
00168 <span class="preprocessor"></span>
00169 <span class="preprocessor">#define KSTACK_POOL_END                  (0xBFFFFFFF)</span>
00170 <span class="preprocessor"></span>
00171 <span class="preprocessor">#define KSTACK_POOL_SIZE                 ((KSTACK_POOL_END-KSTACK_POOL_START) \</span>
00172 <span class="preprocessor">                                          &amp; ~(PAGE_SIZE-1))</span>
00173 <span class="preprocessor"></span>
00174 <span class="keyword">extern</span> ULONG <a class="code" href="../../d2/d2/data386_8c.html#a27">MiNumberOfExtraSystemPdes</a>;
00175 
00176 <span class="keyword">extern</span> ULONG <a class="code" href="../../d2/d2/data386_8c.html#a28">MiMaximumSystemCacheSizeExtra</a>;
00177 
00178 <span class="keyword">extern</span> PVOID <a class="code" href="../../d2/d2/data386_8c.html#a29">MiSystemCacheStartExtra</a>;
00179 
00180 <span class="keyword">extern</span> PVOID <a class="code" href="../../d2/d2/data386_8c.html#a30">MiSystemCacheEndExtra</a>;
00181 
00182 <span class="comment">//</span>
00183 <span class="comment">// PAGE_SIZE for Intel x86 is 4k, virtual page is 20 bits with a PAGE_SHIFT</span>
00184 <span class="comment">// byte offset.</span>
00185 <span class="comment">//</span>
00186 
00187 <span class="preprocessor">#define MM_VIRTUAL_PAGE_FILLER 0</span>
00188 <span class="preprocessor"></span><span class="preprocessor">#define MM_VIRTUAL_PAGE_SIZE 20</span>
00189 <span class="preprocessor"></span>
00190 <span class="comment">//</span>
00191 <span class="comment">// Address space layout definitions.</span>
00192 <span class="comment">//</span>
00193 
00194 <span class="preprocessor">#define MM_KSEG0_BASE ((ULONG)0x80000000)</span>
00195 <span class="preprocessor"></span>
00196 <span class="preprocessor">#define MM_KSEG2_BASE ((ULONG)0xA0000000)</span>
00197 <span class="preprocessor"></span>
00198 <span class="preprocessor">#define MM_PAGES_IN_KSEG0 ((MM_KSEG2_BASE - MM_KSEG0_BASE) &gt;&gt; PAGE_SHIFT)</span>
00199 <span class="preprocessor"></span>
00200 <span class="keyword">extern</span> ULONG <a class="code" href="../../d2/d2/data386_8c.html#a19">MmKseg2Frame</a>;
00201 
00202 <span class="preprocessor">#define CODE_START MM_KSEG0_BASE</span>
00203 <span class="preprocessor"></span>
00204 <span class="preprocessor">#define CODE_END   MM_KSEG2_BASE</span>
00205 <span class="preprocessor"></span>
00206 <span class="preprocessor">#define MM_SYSTEM_SPACE_START (0xC0C00000)</span>
00207 <span class="preprocessor"></span>
00208 <span class="preprocessor">#define MM_SYSTEM_SPACE_END (0xFFFFFFFF)</span>
00209 <span class="preprocessor"></span>
00210 <span class="preprocessor">#define PDE_TOP 0xC0603FFF</span>
00211 <span class="preprocessor"></span>
00212 <span class="preprocessor">#define PTE_TOP 0xC07FFFFF</span>
00213 <span class="preprocessor"></span>
00214 <span class="preprocessor">#define HYPER_SPACE ((PVOID)0xC0800000)</span>
00215 <span class="preprocessor"></span>
00216 <span class="preprocessor">#define HYPER_SPACE2 ((PVOID)0xC0A00000)</span>
00217 <span class="preprocessor"></span>
00218 <span class="preprocessor">#define HYPER_SPACE_END (0xC0BFFFFF)</span>
00219 <span class="preprocessor"></span>
00220 <span class="preprocessor">#define MM_SYSTEM_VIEW_START (0xA0000000)</span>
00221 <span class="preprocessor"></span>
00222 <span class="preprocessor">#define MM_SYSTEM_VIEW_SIZE (48*1024*1024)</span>
00223 <span class="preprocessor"></span>
00224 <span class="preprocessor">#define MM_SYSTEM_VIEW_START_IF_HYDRA (0xA3000000)</span>
00225 <span class="preprocessor"></span>
00226 <span class="preprocessor">#define MM_SYSTEM_VIEW_SIZE_IF_HYDRA (16*1024*1024)</span>
00227 <span class="preprocessor"></span>
00228 <span class="preprocessor">#define MM_USER_ADDRESS_RANGE_LIMIT 0xFFFFFFFF // user address range limit</span>
00229 <span class="preprocessor"></span><span class="preprocessor">#define MM_MAXIMUM_ZERO_BITS 21         // maximum number of zero bits</span>
00230 <span class="preprocessor"></span>
00231 <span class="comment">//</span>
00232 <span class="comment">// Define the start and maximum size for the system cache.</span>
00233 <span class="comment">// Maximum size is normally 512MB, but can be up to 512MB + 448MB = 960MB for</span>
00234 <span class="comment">// large system cache machines.</span>
00235 <span class="comment">//</span>
00236 
00237 <span class="preprocessor">#define MM_SYSTEM_CACHE_WORKING_SET (0xC0C00000)</span>
00238 <span class="preprocessor"></span>
00239 <span class="preprocessor">#define MM_SYSTEM_CACHE_START (0xC1000000)</span>
00240 <span class="preprocessor"></span>
00241 <span class="preprocessor">#define MM_SYSTEM_CACHE_END (0xE1000000)</span>
00242 <span class="preprocessor"></span>
00243 <span class="preprocessor">#define MM_SYSTEM_CACHE_START_EXTRA (0xA4000000)</span>
00244 <span class="preprocessor"></span>
00245 <span class="preprocessor">#define MM_SYSTEM_CACHE_END_EXTRA (0xC0000000)</span>
00246 <span class="preprocessor"></span>
00247 <span class="preprocessor">#define MM_PAGED_POOL_START ((PVOID)(0xE1000000))</span>
00248 <span class="preprocessor"></span>
00249 <span class="preprocessor">#define MM_LOWEST_NONPAGED_SYSTEM_START ((PVOID)(0xEB000000))</span>
00250 <span class="preprocessor"></span>
00251 <span class="preprocessor">#define MmProtopte_Base ((ULONG)0xE1000000)</span>
00252 <span class="preprocessor"></span>
00253 <span class="preprocessor">#define MM_NONPAGED_POOL_END ((PVOID)(0xFFBE0000))</span>
00254 <span class="preprocessor"></span>
00255 <span class="preprocessor">#define MM_CRASH_DUMP_VA ((PVOID)(0xFFBE0000))</span>
00256 <span class="preprocessor"></span>
00257 <span class="preprocessor">#define MM_DEBUG_VA  ((PVOID)0xFFBFF000)</span>
00258 <span class="preprocessor"></span>
00259 <span class="preprocessor">#define NON_PAGED_SYSTEM_END   ((ULONG)0xFFFFFFF0)  //quadword aligned.</span>
00260 <span class="preprocessor"></span>
00261 <span class="keyword">extern</span> BOOLEAN <a class="code" href="../../d6/d8/mi386_8h.html#a204">MiWriteCombiningPtes</a>;
00262 
00263 <span class="comment">//</span>
00264 <span class="comment">// Define absolute minimum and maximum count for system PTEs.</span>
00265 <span class="comment">//</span>
00266 
00267 <span class="preprocessor">#define MM_MINIMUM_SYSTEM_PTES 7000</span>
00268 <span class="preprocessor"></span>
00269 <span class="preprocessor">#define MM_MAXIMUM_SYSTEM_PTES 50000</span>
00270 <span class="preprocessor"></span>
00271 <span class="preprocessor">#define MM_DEFAULT_SYSTEM_PTES 11000</span>
00272 <span class="preprocessor"></span>
00273 <span class="comment">//</span>
00274 <span class="comment">// Pool limits</span>
00275 <span class="comment">//</span>
00276 
00277 <span class="comment">//</span>
00278 <span class="comment">// The maximum amount of nonpaged pool that can be initially created.</span>
00279 <span class="comment">//</span>
00280 
00281 <span class="preprocessor">#define MM_MAX_INITIAL_NONPAGED_POOL ((ULONG)(128*1024*1024))</span>
00282 <span class="preprocessor"></span>
00283 <span class="comment">//</span>
00284 <span class="comment">// The total amount of nonpaged pool (initial pool + expansion).</span>
00285 <span class="comment">//</span>
00286 
00287 <span class="preprocessor">#define MM_MAX_ADDITIONAL_NONPAGED_POOL ((ULONG)(128*1024*1024))</span>
00288 <span class="preprocessor"></span>
00289 <span class="comment">//</span>
00290 <span class="comment">// The maximum amount of paged pool that can be created.</span>
00291 <span class="comment">//</span>
00292 
00293 <span class="preprocessor">#define MM_MAX_PAGED_POOL ((ULONG)MM_NONPAGED_POOL_END - (ULONG)MM_PAGED_POOL_START)</span>
00294 <span class="preprocessor"></span>
00295 <span class="preprocessor">#define MM_MAX_TOTAL_POOL (((ULONG)MM_NONPAGED_POOL_END) - ((ULONG)(MM_PAGED_POOL_START)))</span>
00296 <span class="preprocessor"></span>
00297 
00298 <span class="comment">//</span>
00299 <span class="comment">// Structure layout definitions.</span>
00300 <span class="comment">//</span>
00301 
00302 <span class="preprocessor">#define MM_PROTO_PTE_ALIGNMENT ((ULONG)PAGE_SIZE)</span>
00303 <span class="preprocessor"></span>
00304 <span class="preprocessor">#define PAGE_DIRECTORY_MASK    ((ULONG)0x001FFFFF)</span>
00305 <span class="preprocessor"></span>
00306 <span class="preprocessor">#define MM_VA_MAPPED_BY_PDE (0x200000)</span>
00307 <span class="preprocessor"></span>
00308 <span class="preprocessor">#define LOWEST_IO_ADDRESS 0xa0000</span>
00309 <span class="preprocessor"></span>
00310 <span class="preprocessor">#define PTE_SHIFT 3</span>
00311 <span class="preprocessor"></span>
00312 <span class="comment">//</span>
00313 <span class="comment">// The number of bits in a physical address.</span>
00314 <span class="comment">//</span>
00315 
00316 <span class="preprocessor">#define PHYSICAL_ADDRESS_BITS 36</span>
00317 <span class="preprocessor"></span>
00318 <span class="preprocessor">#define MM_MAXIMUM_NUMBER_OF_COLORS (1)</span>
00319 <span class="preprocessor"></span>
00320 <span class="comment">//</span>
00321 <span class="comment">// x86 does not require support for colored pages.</span>
00322 <span class="comment">//</span>
00323 
00324 <span class="preprocessor">#define MM_NUMBER_OF_COLORS (1)</span>
00325 <span class="preprocessor"></span>
00326 <span class="comment">//</span>
00327 <span class="comment">// Mask for obtaining color from a physical page number.</span>
00328 <span class="comment">//</span>
00329 
00330 <span class="preprocessor">#define MM_COLOR_MASK (0)</span>
00331 <span class="preprocessor"></span>
00332 <span class="comment">//</span>
00333 <span class="comment">// Boundary for aligned pages of like color upon.</span>
00334 <span class="comment">//</span>
00335 
00336 <span class="preprocessor">#define MM_COLOR_ALIGNMENT (0)</span>
00337 <span class="preprocessor"></span>
00338 <span class="comment">//</span>
00339 <span class="comment">// Mask for isolating color from virtual address.</span>
00340 <span class="comment">//</span>
00341 
00342 <span class="preprocessor">#define MM_COLOR_MASK_VIRTUAL (0)</span>
00343 <span class="preprocessor"></span>
00344 <span class="comment">//</span>
00345 <span class="comment">//  Define 256k worth of secondary colors.</span>
00346 <span class="comment">//</span>
00347 
00348 <span class="preprocessor">#define MM_SECONDARY_COLORS_DEFAULT (64)</span>
00349 <span class="preprocessor"></span>
00350 <span class="preprocessor">#define MM_SECONDARY_COLORS_MIN (2)</span>
00351 <span class="preprocessor"></span>
00352 <span class="preprocessor">#define MM_SECONDARY_COLORS_MAX (1024)</span>
00353 <span class="preprocessor"></span>
00354 <span class="comment">//</span>
00355 <span class="comment">// Mask for isolating secondary color from physical page number;</span>
00356 <span class="comment">//</span>
00357 
00358 <span class="keyword">extern</span> ULONG <a class="code" href="../../d4/d2/datalpha_8c.html#a22">MmSecondaryColorMask</a>;
00359 
00360 <span class="comment">//</span>
00361 <span class="comment">// Maximum number of paging files.</span>
00362 <span class="comment">//</span>
00363 
00364 <span class="preprocessor">#define MAX_PAGE_FILES 16</span>
00365 <span class="preprocessor"></span>
00366 
00367 <span class="comment">//</span>
00368 <span class="comment">// Hyper space definitions.</span>
00369 <span class="comment">//</span>
00370 
00371 <span class="preprocessor">#define FIRST_MAPPING_PTE   ((ULONG)0xC0801000)</span>
00372 <span class="preprocessor"></span>
00373 <span class="preprocessor">#define NUMBER_OF_MAPPING_PTES 126</span>
00374 <span class="preprocessor"></span><span class="preprocessor">#define LAST_MAPPING_PTE   \</span>
00375 <span class="preprocessor">     ((ULONG)((ULONG)FIRST_MAPPING_PTE + (NUMBER_OF_MAPPING_PTES * PAGE_SIZE)))</span>
00376 <span class="preprocessor"></span>
00377 <span class="preprocessor">#define IMAGE_MAPPING_PTE   ((PMMPTE)((ULONG)LAST_MAPPING_PTE + PAGE_SIZE))</span>
00378 <span class="preprocessor"></span>
00379 <span class="preprocessor">#define ZEROING_PAGE_PTE    ((PMMPTE)((ULONG)IMAGE_MAPPING_PTE + PAGE_SIZE))</span>
00380 <span class="preprocessor"></span>
00381 <span class="preprocessor">#define WORKING_SET_LIST   ((PVOID)((ULONG)ZEROING_PAGE_PTE + PAGE_SIZE))</span>
00382 <span class="preprocessor"></span>
00383 <span class="preprocessor">#define MM_MAXIMUM_WORKING_SET MiMaximumWorkingSet</span>
00384 <span class="preprocessor"></span>
00385 <span class="keyword">extern</span> ULONG <a class="code" href="../../d2/d2/data386_8c.html#a20">MiMaximumWorkingSet</a>;
00386 
00387 
00388 <span class="preprocessor">#define MM_WORKING_SET_END ((ULONG)0xC0BFF000)</span>
00389 <span class="preprocessor"></span>
00390 
00391 <span class="comment">//</span>
00392 <span class="comment">// Define masks for fields within the PTE.</span>
00394 <span class="comment"></span>
00395 <span class="preprocessor">#define MM_PTE_VALID_MASK         0x1</span>
00396 <span class="preprocessor"></span><span class="preprocessor">#if defined(NT_UP)</span>
00397 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_WRITE_MASK         0x2</span>
00398 <span class="preprocessor"></span><span class="preprocessor">#else</span>
00399 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_WRITE_MASK         0x800</span>
00400 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
00401 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_OWNER_MASK         0x4</span>
00402 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_WRITE_THROUGH_MASK 0x8</span>
00403 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_CACHE_DISABLE_MASK 0x10</span>
00404 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_ACCESS_MASK        0x20</span>
00405 <span class="preprocessor"></span><span class="preprocessor">#if defined(NT_UP)</span>
00406 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_DIRTY_MASK         0x40</span>
00407 <span class="preprocessor"></span><span class="preprocessor">#else</span>
00408 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_DIRTY_MASK         0x42</span>
00409 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
00410 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_LARGE_PAGE_MASK    0x80</span>
00411 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_GLOBAL_MASK        0x100</span>
00412 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_COPY_ON_WRITE_MASK 0x200</span>
00413 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_PROTOTYPE_MASK     0x400</span>
00414 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_TRANSITION_MASK    0x800</span>
00415 <span class="preprocessor"></span>
00416 <span class="comment">//</span>
00417 <span class="comment">// Bit fields to or into PTE to make a PTE valid based on the</span>
00418 <span class="comment">// protection field of the invalid PTE.</span>
00419 <span class="comment">//</span>
00420 
00421 <span class="preprocessor">#define MM_PTE_NOACCESS          0x0   // not expressable on x86</span>
00422 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_READONLY          0x0</span>
00423 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_READWRITE         MM_PTE_WRITE_MASK</span>
00424 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_WRITECOPY         0x200 // read-only copy on write bit set.</span>
00425 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_EXECUTE           0x0   // read-only on x86</span>
00426 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_EXECUTE_READ      0x0</span>
00427 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_EXECUTE_READWRITE MM_PTE_WRITE_MASK</span>
00428 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_EXECUTE_WRITECOPY 0x200 // read-only copy on write bit set.</span>
00429 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_NOCACHE           0x010</span>
00430 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_GUARD             0x0  // not expressable on x86</span>
00431 <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_CACHE             0x0</span>
00432 <span class="preprocessor"></span>
00433 <span class="preprocessor">#define MM_PROTECT_FIELD_SHIFT 5</span>
00434 <span class="preprocessor"></span>
00435 <span class="comment">//</span>
00436 <span class="comment">// Bits available for the software working set index within the hardware PTE.</span>
00437 <span class="comment">//</span>
00438 
00439 <span class="preprocessor">#define MI_MAXIMUM_PTE_WORKING_SET_INDEX 0</span>
00440 <span class="preprocessor"></span>
00441 <span class="comment">//</span>
00442 <span class="comment">// Zero PTE</span>
00443 <span class="comment">//</span>
00444 
00445 <span class="preprocessor">#define MM_ZERO_PTE 0</span>
00446 <span class="preprocessor"></span>
00447 <span class="comment">//</span>
00448 <span class="comment">// Zero Kernel PTE</span>
00449 <span class="comment">//</span>
00450 
00451 <span class="preprocessor">#define MM_ZERO_KERNEL_PTE 0</span>
00452 <span class="preprocessor"></span>
00453 <span class="comment">//</span>
00454 <span class="comment">// A demand zero PTE with a protection of PAGE_READWRITE.</span>
00455 <span class="comment">//</span>
00456 
00457 <span class="preprocessor">#define MM_DEMAND_ZERO_WRITE_PTE (MM_READWRITE &lt;&lt; MM_PROTECT_FIELD_SHIFT)</span>
00458 <span class="preprocessor"></span>
00459 
00460 <span class="comment">//</span>
00461 <span class="comment">// A demand zero PTE with a protection of PAGE_READWRITE for system space.</span>
00462 <span class="comment">//</span>
00463 
00464 <span class="preprocessor">#define MM_KERNEL_DEMAND_ZERO_PTE (MM_READWRITE &lt;&lt; MM_PROTECT_FIELD_SHIFT)</span>
00465 <span class="preprocessor"></span>
00466 <span class="comment">//</span>
00467 <span class="comment">// A no access PTE for system space.</span>
00468 <span class="comment">//</span>
00469 
00470 <span class="preprocessor">#define MM_KERNEL_NOACCESS_PTE (MM_NOACCESS &lt;&lt; MM_PROTECT_FIELD_SHIFT)</span>
00471 <span class="preprocessor"></span>
00472 <span class="comment">//</span>
00473 <span class="comment">// Kernel stack alignment requirements.</span>
00474 <span class="comment">//</span>
00475 
00476 <span class="preprocessor">#define MM_STACK_ALIGNMENT 0x0</span>
00477 <span class="preprocessor"></span>
00478 <span class="preprocessor">#define MM_STACK_OFFSET 0x0</span>
00479 <span class="preprocessor"></span>
00480 <span class="comment">//</span>
00481 <span class="comment">// System process definitions</span>
00482 <span class="comment">//</span>
00483 
00484 <span class="preprocessor">#define PDE_PER_PAGE ((ULONG)512)</span>
00485 <span class="preprocessor"></span>
00486 <span class="preprocessor">#define PTE_PER_PAGE ((ULONG)512)</span>
00487 <span class="preprocessor"></span>
00488 <span class="preprocessor">#define PD_PER_SYSTEM ((ULONG)4)</span>
00489 <span class="preprocessor"></span>
00490 <span class="comment">//</span>
00491 <span class="comment">// Number of page table pages for user addresses.</span>
00492 <span class="comment">//</span>
00493 
00494 <span class="preprocessor">#define MM_USER_PAGE_TABLE_PAGES (1536)</span>
00495 <span class="preprocessor"></span>
00496 <a class="code" href="../../d2/d7/hal_8h.html#a212">VOID</a>
00497 MiPaeInitialize (
00498     VOID
00499     );
00500 
00501 <span class="comment">//++</span>
00502 <span class="comment">//VOID</span>
00503 <span class="comment">//MI_MAKE_VALID_PTE (</span>
00504 <span class="comment">//    OUT OUTPTE,</span>
00505 <span class="comment">//    IN FRAME,</span>
00506 <span class="comment">//    IN PMASK,</span>
00507 <span class="comment">//    IN PPTE</span>
00508 <span class="comment">//    );</span>
00509 <span class="comment">//</span>
00510 <span class="comment">// Routine Description:</span>
00511 <span class="comment">//</span>
00512 <span class="comment">//    This macro makes a valid PTE from a page frame number, protection mask,</span>
00513 <span class="comment">//    and owner.</span>
00514 <span class="comment">//</span>
00515 <span class="comment">// Arguments</span>
00516 <span class="comment">//</span>
00517 <span class="comment">//    OUTPTE - Supplies the PTE in which to build the transition PTE.</span>
00518 <span class="comment">//</span>
00519 <span class="comment">//    FRAME - Supplies the page frame number for the PTE.</span>
00520 <span class="comment">//</span>
00521 <span class="comment">//    PMASK - Supplies the protection to set in the transition PTE.</span>
00522 <span class="comment">//</span>
00523 <span class="comment">//    PPTE - Supplies a pointer to the PTE which is being made valid.</span>
00524 <span class="comment">//           For prototype PTEs NULL should be specified.</span>
00525 <span class="comment">//</span>
00526 <span class="comment">// Return Value:</span>
00527 <span class="comment">//</span>
00528 <span class="comment">//     None.</span>
00529 <span class="comment">//</span>
00530 <span class="comment">//--</span>
00531 
00532 <span class="preprocessor">#define MI_MAKE_VALID_PTE(OUTPTE,FRAME,PMASK,PPTE)                            \</span>
00533 <span class="preprocessor">       (OUTPTE).u.Long = (((ULONGLONG)FRAME &lt;&lt; 12) |                          \</span>
00534 <span class="preprocessor">                         (MmProtectToPteMask[PMASK]) |                        \</span>
00535 <span class="preprocessor">                          MiDetermineUserGlobalPteMask ((PMMPTE)PPTE));</span>
00536 <span class="preprocessor"></span>
00537 <span class="comment">//++</span>
00538 <span class="comment">//VOID</span>
00539 <span class="comment">//MI_MAKE_VALID_PTE_TRANSITION (</span>
00540 <span class="comment">//    IN OUT OUTPTE</span>
00541 <span class="comment">//    IN PROTECT</span>
00542 <span class="comment">//    );</span>
00543 <span class="comment">//</span>
00544 <span class="comment">// Routine Description:</span>
00545 <span class="comment">//</span>
00546 <span class="comment">//    This macro takes a valid pte and turns it into a transition PTE.</span>
00547 <span class="comment">//</span>
00548 <span class="comment">// Arguments</span>
00549 <span class="comment">//</span>
00550 <span class="comment">//    OUTPTE - Supplies the current valid PTE.  This PTE is then</span>
00551 <span class="comment">//             modified to become a transition PTE.</span>
00552 <span class="comment">//</span>
00553 <span class="comment">//    PROTECT - Supplies the protection to set in the transition PTE.</span>
00554 <span class="comment">//</span>
00555 <span class="comment">// Return Value:</span>
00556 <span class="comment">//</span>
00557 <span class="comment">//     None.</span>
00558 <span class="comment">//</span>
00559 <span class="comment">//--</span>
00560 
00561 <span class="preprocessor">#define MI_MAKE_VALID_PTE_TRANSITION(OUTPTE,PROTECT) \</span>
00562 <span class="preprocessor">                (OUTPTE).u.Soft.Transition = 1;           \</span>
00563 <span class="preprocessor">                (OUTPTE).u.Soft.Valid = 0;                \</span>
00564 <span class="preprocessor">                (OUTPTE).u.Soft.Prototype = 0;            \</span>
00565 <span class="preprocessor">                (OUTPTE).u.Soft.Protection = PROTECT;</span>
00566 <span class="preprocessor"></span>
00567 <span class="comment">//++</span>
00568 <span class="comment">//VOID</span>
00569 <span class="comment">//MI_MAKE_TRANSITION_PTE (</span>
00570 <span class="comment">//    OUT OUTPTE,</span>
00571 <span class="comment">//    IN PAGE,</span>
00572 <span class="comment">//    IN PROTECT,</span>
00573 <span class="comment">//    IN PPTE</span>
00574 <span class="comment">//    );</span>
00575 <span class="comment">//</span>
00576 <span class="comment">// Routine Description:</span>
00577 <span class="comment">//</span>
00578 <span class="comment">//    This macro takes a valid pte and turns it into a transition PTE.</span>
00579 <span class="comment">//</span>
00580 <span class="comment">// Arguments</span>
00581 <span class="comment">//</span>
00582 <span class="comment">//    OUTPTE - Supplies the PTE in which to build the transition PTE.</span>
00583 <span class="comment">//</span>
00584 <span class="comment">//    PAGE - Supplies the page frame number for the PTE.</span>
00585 <span class="comment">//</span>
00586 <span class="comment">//    PROTECT - Supplies the protection to set in the transition PTE.</span>
00587 <span class="comment">//</span>
00588 <span class="comment">//    PPTE - Supplies a pointer to the PTE, this is used to determine</span>
00589 <span class="comment">//           the owner of the PTE.</span>
00590 <span class="comment">//</span>
00591 <span class="comment">// Return Value:</span>
00592 <span class="comment">//</span>
00593 <span class="comment">//     None.</span>
00594 <span class="comment">//</span>
00595 <span class="comment">//--</span>
00596 
00597 <span class="preprocessor">#define MI_MAKE_TRANSITION_PTE(OUTPTE,PAGE,PROTECT,PPTE)   \</span>
00598 <span class="preprocessor">                (OUTPTE).u.Long = 0;                  \</span>
00599 <span class="preprocessor">                (OUTPTE).u.Trans.PageFrameNumber = PAGE;   \</span>
00600 <span class="preprocessor">                (OUTPTE).u.Trans.Transition = 1;           \</span>
00601 <span class="preprocessor">                (OUTPTE).u.Trans.Protection = PROTECT;     \</span>
00602 <span class="preprocessor">                (OUTPTE).u.Trans.Owner = MI_DETERMINE_OWNER(PPTE);</span>
00603 <span class="preprocessor"></span>
00604 
00605 <span class="comment">//++</span>
00606 <span class="comment">//VOID</span>
00607 <span class="comment">//MI_MAKE_TRANSITION_PTE_VALID (</span>
00608 <span class="comment">//    OUT OUTPTE,</span>
00609 <span class="comment">//    IN PPTE</span>
00610 <span class="comment">//    );</span>
00611 <span class="comment">//</span>
00612 <span class="comment">// Routine Description:</span>
00613 <span class="comment">//</span>
00614 <span class="comment">//    This macro takes a transition pte and makes it a valid PTE.</span>
00615 <span class="comment">//</span>
00616 <span class="comment">// Arguments</span>
00617 <span class="comment">//</span>
00618 <span class="comment">//    OUTPTE - Supplies the PTE in which to build the valid PTE.</span>
00619 <span class="comment">//</span>
00620 <span class="comment">//    PPTE - Supplies a pointer to the transition PTE.</span>
00621 <span class="comment">//</span>
00622 <span class="comment">// Return Value:</span>
00623 <span class="comment">//</span>
00624 <span class="comment">//     None.</span>
00625 <span class="comment">//</span>
00626 <span class="comment">//--</span>
00627 
00628 <span class="preprocessor">#define MI_MAKE_TRANSITION_PTE_VALID(OUTPTE,PPTE)                             \</span>
00629 <span class="preprocessor">        ASSERT (((PPTE)-&gt;u.Hard.Valid == 0) &amp;&amp;                                \</span>
00630 <span class="preprocessor">                ((PPTE)-&gt;u.Trans.Prototype == 0) &amp;&amp;                           \</span>
00631 <span class="preprocessor">                ((PPTE)-&gt;u.Trans.Transition == 1));                           \</span>
00632 <span class="preprocessor">               (OUTPTE).u.Long = (((PPTE)-&gt;u.Long &amp; ~0xFFF) |               \</span>
00633 <span class="preprocessor">                         (MmProtectToPteMask[(PPTE)-&gt;u.Trans.Protection]) |   \</span>
00634 <span class="preprocessor">                          MiDetermineUserGlobalPteMask ((PMMPTE)PPTE));</span>
00635 <span class="preprocessor"></span>
00636 <span class="comment">//++</span>
00637 <span class="comment">//VOID</span>
00638 <span class="comment">//MI_SET_PTE_IN_WORKING_SET (</span>
00639 <span class="comment">//    OUT PMMPTE PTE,</span>
00640 <span class="comment">//    IN ULONG WSINDEX</span>
00641 <span class="comment">//    );</span>
00642 <span class="comment">//</span>
00643 <span class="comment">// Routine Description:</span>
00644 <span class="comment">//</span>
00645 <span class="comment">//    This macro inserts the specified working set index into the argument PTE.</span>
00646 <span class="comment">//    Since the x86 PTE has no free bits in the valid PTE, nothing needs to</span>
00647 <span class="comment">//    be done on this architecture.</span>
00648 <span class="comment">//</span>
00649 <span class="comment">// Arguments</span>
00650 <span class="comment">//</span>
00651 <span class="comment">//    OUTPTE - Supplies the PTE in which to insert the working set index.</span>
00652 <span class="comment">//</span>
00653 <span class="comment">//    WSINDEX - Supplies the working set index for the PTE.</span>
00654 <span class="comment">//</span>
00655 <span class="comment">// Return Value:</span>
00656 <span class="comment">//</span>
00657 <span class="comment">//     None.</span>
00658 <span class="comment">//</span>
00659 <span class="comment">//--</span>
00660 
00661 <span class="preprocessor">#define MI_SET_PTE_IN_WORKING_SET(PTE, WSINDEX)</span>
00662 <span class="preprocessor"></span>
00663 <span class="comment">//++</span>
00664 <span class="comment">//ULONG WsIndex</span>
00665 <span class="comment">//MI_GET_WORKING_SET_FROM_PTE(</span>
00666 <span class="comment">//    IN PMMPTE PTE</span>
00667 <span class="comment">//    );</span>
00668 <span class="comment">//</span>
00669 <span class="comment">// Routine Description:</span>
00670 <span class="comment">//</span>
00671 <span class="comment">//    This macro returns the working set index from the argument PTE.</span>
00672 <span class="comment">//    Since the x86 PTE has no free bits in the valid PTE, nothing needs to</span>
00673 <span class="comment">//    be done on this architecture.</span>
00674 <span class="comment">//</span>
00675 <span class="comment">// Arguments</span>
00676 <span class="comment">//</span>
00677 <span class="comment">//    PTE - Supplies the PTE to extract the working set index from.</span>
00678 <span class="comment">//</span>
00679 <span class="comment">// Return Value:</span>
00680 <span class="comment">//</span>
00681 <span class="comment">//    This macro returns the working set index for the argument PTE.</span>
00682 <span class="comment">//</span>
00683 <span class="comment">//--</span>
00684 
00685 <span class="preprocessor">#define MI_GET_WORKING_SET_FROM_PTE(PTE)  0</span>
00686 <span class="preprocessor"></span>
00687 <span class="comment">//++</span>
00688 <span class="comment">//VOID</span>
00689 <span class="comment">//MI_SET_PTE_WRITE_COMBINE (</span>
00690 <span class="comment">//    IN MMPTE PTE</span>
00691 <span class="comment">//    );</span>
00692 <span class="comment">//</span>
00693 <span class="comment">// Routine Description:</span>
00694 <span class="comment">//</span>
00695 <span class="comment">//    This macro takes a valid PTE and enables WriteCombining as the</span>
00696 <span class="comment">//    caching state.  Note that the PTE bits may only be set this way</span>
00697 <span class="comment">//    if the Page Attribute Table is present and the PAT has been</span>
00698 <span class="comment">//    initialized to provide Write Combining.</span>
00699 <span class="comment">//</span>
00700 <span class="comment">//    If either of the above conditions is not satisfied, then</span>
00701 <span class="comment">//    the macro enables WEAK UC (PCD = 1, PWT = 0) in the PTE.</span>
00702 <span class="comment">//</span>
00703 <span class="comment">// Arguments</span>
00704 <span class="comment">//</span>
00705 <span class="comment">//    PTE - Supplies a valid PTE.</span>
00706 <span class="comment">//</span>
00707 <span class="comment">// Return Value:</span>
00708 <span class="comment">//</span>
00709 <span class="comment">//     None.</span>
00710 <span class="comment">//</span>
00711 <span class="comment">//--</span>
00712 <span class="comment">//</span>
00713 
00714 <span class="preprocessor">#define MI_SET_PTE_WRITE_COMBINE(PTE) \</span>
00715 <span class="preprocessor">            {                                                               \</span>
00716 <span class="preprocessor">                if (MiWriteCombiningPtes == TRUE) {                         \</span>
00717 <span class="preprocessor">                    ((PTE).u.Hard.CacheDisable = 0);                        \</span>
00718 <span class="preprocessor">                    ((PTE).u.Hard.WriteThrough = 1);                        \</span>
00719 <span class="preprocessor">                } else {                                                    \</span>
00720 <span class="preprocessor">                    ((PTE).u.Hard.CacheDisable = 1);                        \</span>
00721 <span class="preprocessor">                    ((PTE).u.Hard.WriteThrough = 0);                        \</span>
00722 <span class="preprocessor">                }                                                           \</span>
00723 <span class="preprocessor">            }</span>
00724 <span class="preprocessor"></span>
00725 <span class="comment">//++</span>
00726 <span class="comment">//VOID</span>
00727 <span class="comment">//MI_SET_PTE_DIRTY (</span>
00728 <span class="comment">//    IN MMPTE PTE</span>
00729 <span class="comment">//    );</span>
00730 <span class="comment">//</span>
00731 <span class="comment">// Routine Description:</span>
00732 <span class="comment">//</span>
00733 <span class="comment">//    This macro sets the dirty bit(s) in the specified PTE.</span>
00734 <span class="comment">//</span>
00735 <span class="comment">// Arguments</span>
00736 <span class="comment">//</span>
00737 <span class="comment">//    PTE - Supplies the PTE to set dirty.</span>
00738 <span class="comment">//</span>
00739 <span class="comment">// Return Value:</span>
00740 <span class="comment">//</span>
00741 <span class="comment">//     None.</span>
00742 <span class="comment">//</span>
00743 <span class="comment">//--</span>
00744 
00745 <span class="preprocessor">#define MI_SET_PTE_DIRTY(PTE) (PTE).u.Long |= HARDWARE_PTE_DIRTY_MASK</span>
00746 <span class="preprocessor"></span>
00747 
00748 <span class="comment">//++</span>
00749 <span class="comment">//VOID</span>
00750 <span class="comment">//MI_SET_PTE_CLEAN (</span>
00751 <span class="comment">//    IN MMPTE PTE</span>
00752 <span class="comment">//    );</span>
00753 <span class="comment">//</span>
00754 <span class="comment">// Routine Description:</span>
00755 <span class="comment">//</span>
00756 <span class="comment">//    This macro clears the dirty bit(s) in the specified PTE.</span>
00757 <span class="comment">//</span>
00758 <span class="comment">// Arguments</span>
00759 <span class="comment">//</span>
00760 <span class="comment">//    PTE - Supplies the PTE to set clear.</span>
00761 <span class="comment">//</span>
00762 <span class="comment">// Return Value:</span>
00763 <span class="comment">//</span>
00764 <span class="comment">//     None.</span>
00765 <span class="comment">//</span>
00766 <span class="comment">//--</span>
00767 
00768 <span class="preprocessor">#define MI_SET_PTE_CLEAN(PTE) (PTE).u.Long &amp;= ~HARDWARE_PTE_DIRTY_MASK</span>
00769 <span class="preprocessor"></span>
00770 
00771 
00772 <span class="comment">//++</span>
00773 <span class="comment">//VOID</span>
00774 <span class="comment">//MI_IS_PTE_DIRTY (</span>
00775 <span class="comment">//    IN MMPTE PTE</span>
00776 <span class="comment">//    );</span>
00777 <span class="comment">//</span>
00778 <span class="comment">// Routine Description:</span>
00779 <span class="comment">//</span>
00780 <span class="comment">//    This macro checks the dirty bit(s) in the specified PTE.</span>
00781 <span class="comment">//</span>
00782 <span class="comment">// Arguments</span>
00783 <span class="comment">//</span>
00784 <span class="comment">//    PTE - Supplies the PTE to check.</span>
00785 <span class="comment">//</span>
00786 <span class="comment">// Return Value:</span>
00787 <span class="comment">//</span>
00788 <span class="comment">//    TRUE if the page is dirty (modified), FALSE otherwise.</span>
00789 <span class="comment">//</span>
00790 <span class="comment">//--</span>
00791 
00792 <span class="preprocessor">#define MI_IS_PTE_DIRTY(PTE) ((PTE).u.Hard.Dirty != 0)</span>
00793 <span class="preprocessor"></span>
00794 
00795 
00796 <span class="comment">//++</span>
00797 <span class="comment">//VOID</span>
00798 <span class="comment">//MI_SET_GLOBAL_BIT_IF_SYSTEM (</span>
00799 <span class="comment">//    OUT OUTPTE,</span>
00800 <span class="comment">//    IN PPTE</span>
00801 <span class="comment">//    );</span>
00802 <span class="comment">//</span>
00803 <span class="comment">// Routine Description:</span>
00804 <span class="comment">//</span>
00805 <span class="comment">//    This macro sets the global bit if the pointer PTE is within</span>
00806 <span class="comment">//    system space.</span>
00807 <span class="comment">//</span>
00808 <span class="comment">// Arguments</span>
00809 <span class="comment">//</span>
00810 <span class="comment">//    OUTPTE - Supplies the PTE in which to build the valid PTE.</span>
00811 <span class="comment">//</span>
00812 <span class="comment">//    PPTE - Supplies a pointer to the PTE becoming valid.</span>
00813 <span class="comment">//</span>
00814 <span class="comment">// Return Value:</span>
00815 <span class="comment">//</span>
00816 <span class="comment">//     None.</span>
00817 <span class="comment">//</span>
00818 <span class="comment">//--</span>
00819 
00820 <span class="preprocessor">#define MI_SET_GLOBAL_BIT_IF_SYSTEM(OUTPTE,PPTE)                             \</span>
00821 <span class="preprocessor">   if ((((PMMPTE)PPTE) &gt; MiHighestUserPte) &amp;&amp;                                \</span>
00822 <span class="preprocessor">       ((((PMMPTE)PPTE) &lt;= MiGetPteAddress (PTE_BASE)) ||                    \</span>
00823 <span class="preprocessor">       (((PMMPTE)PPTE) &gt;= MiGetPteAddress (MM_SYSTEM_CACHE_WORKING_SET)))) { \</span>
00824 <span class="preprocessor">           (OUTPTE).u.Long |= MmPteGlobal.u.Long;                            \</span>
00825 <span class="preprocessor">   }                                                                         \</span>
00826 <span class="preprocessor">   else {                                                                    \</span>
00827 <span class="preprocessor">           (OUTPTE).u.Long &amp;= ~MmPteGlobal.u.Long;                           \</span>
00828 <span class="preprocessor">   }</span>
00829 <span class="preprocessor"></span>
00830 
00831 <span class="comment">//++</span>
00832 <span class="comment">//VOID</span>
00833 <span class="comment">//MI_SET_GLOBAL_STATE (</span>
00834 <span class="comment">//    IN MMPTE PTE,</span>
00835 <span class="comment">//    IN ULONG STATE</span>
00836 <span class="comment">//    );</span>
00837 <span class="comment">//</span>
00838 <span class="comment">// Routine Description:</span>
00839 <span class="comment">//</span>
00840 <span class="comment">//    This macro sets the global bit in the PTE based on the state argument.</span>
00841 <span class="comment">//</span>
00842 <span class="comment">// Arguments</span>
00843 <span class="comment">//</span>
00844 <span class="comment">//    PTE - Supplies the PTE to set global state into.</span>
00845 <span class="comment">//</span>
00846 <span class="comment">//    STATE - Supplies 1 if global, 0 if not.</span>
00847 <span class="comment">//</span>
00848 <span class="comment">// Return Value:</span>
00849 <span class="comment">//</span>
00850 <span class="comment">//     None.</span>
00851 <span class="comment">//</span>
00852 <span class="comment">//--</span>
00853 
00854 <span class="preprocessor">#define MI_SET_GLOBAL_STATE(PTE,STATE)                              \</span>
00855 <span class="preprocessor">           if (STATE) {                                             \</span>
00856 <span class="preprocessor">               (PTE).u.Long |= MmPteGlobal.u.Long;                  \</span>
00857 <span class="preprocessor">           }                                                        \</span>
00858 <span class="preprocessor">           else {                                                   \</span>
00859 <span class="preprocessor">               (PTE).u.Long &amp;= ~MmPteGlobal.u.Long;                 \</span>
00860 <span class="preprocessor">           }</span>
00861 <span class="preprocessor"></span>
00862 
00863 
00864 
00865 
00866 <span class="comment">//++</span>
00867 <span class="comment">//VOID</span>
00868 <span class="comment">//MI_ENABLE_CACHING (</span>
00869 <span class="comment">//    IN MMPTE PTE</span>
00870 <span class="comment">//    );</span>
00871 <span class="comment">//</span>
00872 <span class="comment">// Routine Description:</span>
00873 <span class="comment">//</span>
00874 <span class="comment">//    This macro takes a valid PTE and sets the caching state to be</span>
00875 <span class="comment">//    enabled.  This is performed by clearing the PCD and PWT bits in the PTE.</span>
00876 <span class="comment">//</span>
00877 <span class="comment">//    Semantics of the overlap between PCD, PWT, and the</span>
00878 <span class="comment">//    USWC memory type in the MTRR are:</span>
00879 <span class="comment">//</span>
00880 <span class="comment">//    PCD   PWT   Mtrr Mem Type      Effective Memory Type</span>
00881 <span class="comment">//     1     0    USWC               USWC</span>
00882 <span class="comment">//     1     1    USWC               UC</span>
00883 <span class="comment">//</span>
00884 <span class="comment">// Arguments</span>
00885 <span class="comment">//</span>
00886 <span class="comment">//    PTE - Supplies a valid PTE.</span>
00887 <span class="comment">//</span>
00888 <span class="comment">// Return Value:</span>
00889 <span class="comment">//</span>
00890 <span class="comment">//     None.</span>
00891 <span class="comment">//</span>
00892 <span class="comment">//--</span>
00893 
00894 <span class="preprocessor">#define MI_ENABLE_CACHING(PTE) \</span>
00895 <span class="preprocessor">            {                                                                \</span>
00896 <span class="preprocessor">                ((PTE).u.Hard.CacheDisable = 0);                             \</span>
00897 <span class="preprocessor">                ((PTE).u.Hard.WriteThrough = 0);                             \</span>
00898 <span class="preprocessor">            }</span>
00899 <span class="preprocessor"></span>
00900 
00901 
00902 <span class="comment">//++</span>
00903 <span class="comment">//VOID</span>
00904 <span class="comment">//MI_DISABLE_CACHING (</span>
00905 <span class="comment">//    IN MMPTE PTE</span>
00906 <span class="comment">//    );</span>
00907 <span class="comment">//</span>
00908 <span class="comment">// Routine Description:</span>
00909 <span class="comment">//</span>
00910 <span class="comment">//    This macro takes a valid PTE and sets the caching state to be</span>
00911 <span class="comment">//    disabled.  This is performed by setting the PCD and PWT bits in the PTE.</span>
00912 <span class="comment">//</span>
00913 <span class="comment">//    Semantics of the overlap between PCD, PWT, and the</span>
00914 <span class="comment">//    USWC memory type in the MTRR are:</span>
00915 <span class="comment">//</span>
00916 <span class="comment">//    PCD   PWT   Mtrr Mem Type      Effective Memory Type</span>
00917 <span class="comment">//     1     0    USWC               USWC</span>
00918 <span class="comment">//     1     1    USWC               UC</span>
00919 <span class="comment">//</span>
00920 <span class="comment">//    Since an effective memory type of UC is desired here,</span>
00921 <span class="comment">//    the WT bit is set.</span>
00922 <span class="comment">//</span>
00923 <span class="comment">// Arguments</span>
00924 <span class="comment">//</span>
00925 <span class="comment">//    PTE - Supplies a pointer to the valid PTE.</span>
00926 <span class="comment">//</span>
00927 <span class="comment">// Return Value:</span>
00928 <span class="comment">//</span>
00929 <span class="comment">//     None.</span>
00930 <span class="comment">//</span>
00931 <span class="comment">//--</span>
00932 
00933 
00934 <span class="preprocessor">#define MI_DISABLE_CACHING(PTE) \</span>
00935 <span class="preprocessor">            {                                                                \</span>
00936 <span class="preprocessor">                ((PTE).u.Hard.CacheDisable = 1);                             \</span>
00937 <span class="preprocessor">                ((PTE).u.Hard.WriteThrough = 1);                             \</span>
00938 <span class="preprocessor">            }</span>
00939 <span class="preprocessor"></span>
00940 
00941 
00942 
00943 <span class="comment">//++</span>
00944 <span class="comment">//BOOLEAN</span>
00945 <span class="comment">//MI_IS_CACHING_DISABLED (</span>
00946 <span class="comment">//    IN PMMPTE PPTE</span>
00947 <span class="comment">//    );</span>
00948 <span class="comment">//</span>
00949 <span class="comment">// Routine Description:</span>
00950 <span class="comment">//</span>
00951 <span class="comment">//    This macro takes a valid PTE and returns TRUE if caching is</span>
00952 <span class="comment">//    disabled.</span>
00953 <span class="comment">//</span>
00954 <span class="comment">// Arguments</span>
00955 <span class="comment">//</span>
00956 <span class="comment">//    PPTE - Supplies a pointer to the valid PTE.</span>
00957 <span class="comment">//</span>
00958 <span class="comment">// Return Value:</span>
00959 <span class="comment">//</span>
00960 <span class="comment">//     TRUE if caching is disabled, FALSE if it is enabled.</span>
00961 <span class="comment">//</span>
00962 <span class="comment">//--</span>
00963 
00964 <span class="preprocessor">#define MI_IS_CACHING_DISABLED(PPTE)   \</span>
00965 <span class="preprocessor">            ((PPTE)-&gt;u.Hard.CacheDisable == 1)</span>
00966 <span class="preprocessor"></span>
00967 
00968 
00969 <span class="comment">//++</span>
00970 <span class="comment">//VOID</span>
00971 <span class="comment">//MI_SET_PFN_DELETED (</span>
00972 <span class="comment">//    IN PMMPFN PPFN</span>
00973 <span class="comment">//    );</span>
00974 <span class="comment">//</span>
00975 <span class="comment">// Routine Description:</span>
00976 <span class="comment">//</span>
00977 <span class="comment">//    This macro takes a pointer to a PFN element and indicates that</span>
00978 <span class="comment">//    the PFN is no longer in use.</span>
00979 <span class="comment">//</span>
00980 <span class="comment">// Arguments</span>
00981 <span class="comment">//</span>
00982 <span class="comment">//    PPFN - Supplies a pointer to the PFN element.</span>
00983 <span class="comment">//</span>
00984 <span class="comment">// Return Value:</span>
00985 <span class="comment">//</span>
00986 <span class="comment">//    none.</span>
00987 <span class="comment">//</span>
00988 <span class="comment">//--</span>
00989 
00990 <span class="preprocessor">#define MI_SET_PFN_DELETED(PPFN) \</span>
00991 <span class="preprocessor">    PERFINFO_DELETE_PAGE(PPFN); \</span>
00992 <span class="preprocessor">    PPFN-&gt;PteAddress = (PMMPTE)-1;</span>
00993 <span class="preprocessor"></span>
00994 
00995 
00996 
00997 <span class="comment">//++</span>
00998 <span class="comment">//BOOLEAN</span>
00999 <span class="comment">//MI_IS_PFN_DELETED (</span>
01000 <span class="comment">//    IN PMMPFN PPFN</span>
01001 <span class="comment">//    );</span>
01002 <span class="comment">//</span>
01003 <span class="comment">// Routine Description:</span>
01004 <span class="comment">//</span>
01005 <span class="comment">//    This macro takes a pointer to a PFN element and determines if</span>
01006 <span class="comment">//    the PFN is no longer in use.</span>
01007 <span class="comment">//</span>
01008 <span class="comment">// Arguments</span>
01009 <span class="comment">//</span>
01010 <span class="comment">//    PPTE - Supplies a pointer to the PFN element.</span>
01011 <span class="comment">//</span>
01012 <span class="comment">// Return Value:</span>
01013 <span class="comment">//</span>
01014 <span class="comment">//    TRUE if PFN is no longer used, FALSE if it is still being used.</span>
01015 <span class="comment">//</span>
01016 <span class="comment">//--</span>
01017 
01018 <span class="preprocessor">#define MI_IS_PFN_DELETED(PPFN)   \</span>
01019 <span class="preprocessor">            ((PPFN)-&gt;PteAddress == (PMMPTE)-1)</span>
01020 <span class="preprocessor"></span>
01021 
01022 <span class="comment">//++</span>
01023 <span class="comment">//VOID</span>
01024 <span class="comment">//MI_CHECK_PAGE_ALIGNMENT (</span>
01025 <span class="comment">//    IN ULONG PAGE,</span>
01026 <span class="comment">//    IN PMMPTE PPTE</span>
01027 <span class="comment">//    );</span>
01028 <span class="comment">//</span>
01029 <span class="comment">// Routine Description:</span>
01030 <span class="comment">//</span>
01031 <span class="comment">//    This macro takes a PFN element number (Page) and checks to see</span>
01032 <span class="comment">//    if the virtual alignment for the previous address of the page</span>
01033 <span class="comment">//    is compatible with the new address of the page.  If they are</span>
01034 <span class="comment">//    not compatible, the D cache is flushed.</span>
01035 <span class="comment">//</span>
01036 <span class="comment">// Arguments</span>
01037 <span class="comment">//</span>
01038 <span class="comment">//    PAGE - Supplies the PFN element.</span>
01039 <span class="comment">//    PPTE - Supplies a pointer to the new PTE which will contain the page.</span>
01040 <span class="comment">//</span>
01041 <span class="comment">// Return Value:</span>
01042 <span class="comment">//</span>
01043 <span class="comment">//    none.</span>
01044 <span class="comment">//</span>
01045 <span class="comment">//--</span>
01046 
01047 <span class="comment">// does nothing on x86.</span>
01048 
01049 <span class="preprocessor">#define MI_CHECK_PAGE_ALIGNMENT(PAGE,PPTE)</span>
01050 <span class="preprocessor"></span>
01051 
01052 <span class="comment">//++</span>
01053 <span class="comment">//VOID</span>
01054 <span class="comment">//MI_INITIALIZE_HYPERSPACE_MAP (</span>
01055 <span class="comment">//    VOID</span>
01056 <span class="comment">//    );</span>
01057 <span class="comment">//</span>
01058 <span class="comment">// Routine Description:</span>
01059 <span class="comment">//</span>
01060 <span class="comment">//    This macro initializes the PTEs reserved for double mapping within</span>
01061 <span class="comment">//    hyperspace.</span>
01062 <span class="comment">//</span>
01063 <span class="comment">// Arguments</span>
01064 <span class="comment">//</span>
01065 <span class="comment">//    None.</span>
01066 <span class="comment">//</span>
01067 <span class="comment">// Return Value:</span>
01068 <span class="comment">//</span>
01069 <span class="comment">//    None.</span>
01070 <span class="comment">//</span>
01071 <span class="comment">//--</span>
01072 
01073 <span class="comment">// does nothing on x86.</span>
01074 
01075 <span class="preprocessor">#define MI_INITIALIZE_HYPERSPACE_MAP(INDEX)</span>
01076 <span class="preprocessor"></span>
01077 
01078 <span class="comment">//++</span>
01079 <span class="comment">//ULONG</span>
01080 <span class="comment">//MI_GET_PAGE_COLOR_FROM_PTE (</span>
01081 <span class="comment">//    IN PMMPTE PTEADDRESS</span>
01082 <span class="comment">//    );</span>
01083 <span class="comment">//</span>
01084 <span class="comment">// Routine Description:</span>
01085 <span class="comment">//</span>
01086 <span class="comment">//    This macro determines the page's color based on the PTE address</span>
01087 <span class="comment">//    that maps the page.</span>
01088 <span class="comment">//</span>
01089 <span class="comment">// Arguments</span>
01090 <span class="comment">//</span>
01091 <span class="comment">//    PTEADDRESS - Supplies the PTE address the page is (or was) mapped at.</span>
01092 <span class="comment">//</span>
01093 <span class="comment">// Return Value:</span>
01094 <span class="comment">//</span>
01095 <span class="comment">//    The page's color.</span>
01096 <span class="comment">//</span>
01097 <span class="comment">//--</span>
01098 
01099 <span class="preprocessor">#define MI_GET_PAGE_COLOR_FROM_PTE(PTEADDRESS)  \</span>
01100 <span class="preprocessor">         ((ULONG)((MmSystemPageColor++) &amp; MmSecondaryColorMask))</span>
01101 <span class="preprocessor"></span>
01102 
01103 
01104 <span class="comment">//++</span>
01105 <span class="comment">//ULONG</span>
01106 <span class="comment">//MI_GET_PAGE_COLOR_FROM_VA (</span>
01107 <span class="comment">//    IN PVOID ADDRESS</span>
01108 <span class="comment">//    );</span>
01109 <span class="comment">//</span>
01110 <span class="comment">// Routine Description:</span>
01111 <span class="comment">//</span>
01112 <span class="comment">//    This macro determines the page's color based on the PTE address</span>
01113 <span class="comment">//    that maps the page.</span>
01114 <span class="comment">//</span>
01115 <span class="comment">// Arguments</span>
01116 <span class="comment">//</span>
01117 <span class="comment">//    ADDRESS - Supplies the address the page is (or was) mapped at.</span>
01118 <span class="comment">//</span>
01119 <span class="comment">// Return Value:</span>
01120 <span class="comment">//</span>
01121 <span class="comment">//    The page's color.</span>
01122 <span class="comment">//</span>
01123 <span class="comment">//--</span>
01124 
01125 
01126 <span class="preprocessor">#define MI_GET_PAGE_COLOR_FROM_VA(ADDRESS)  \</span>
01127 <span class="preprocessor">         ((ULONG)((MmSystemPageColor++) &amp; MmSecondaryColorMask))</span>
01128 <span class="preprocessor"></span>
01129 <span class="comment">//++</span>
01130 <span class="comment">//ULONG</span>
01131 <span class="comment">//MI_GET_PAGE_COLOR_FROM_SESSION (</span>
01132 <span class="comment">//    IN PMM_SESSION_SPACE SessionSpace</span>
01133 <span class="comment">//    );</span>
01134 <span class="comment">//</span>
01135 <span class="comment">// Routine Description:</span>
01136 <span class="comment">//</span>
01137 <span class="comment">//    This macro determines the page's color based on the PTE address</span>
01138 <span class="comment">//    that maps the page.</span>
01139 <span class="comment">//</span>
01140 <span class="comment">// Arguments</span>
01141 <span class="comment">//</span>
01142 <span class="comment">//    SessionSpace - Supplies the session space the page will be mapped into.</span>
01143 <span class="comment">//</span>
01144 <span class="comment">// Return Value:</span>
01145 <span class="comment">//</span>
01146 <span class="comment">//    The page's color.</span>
01147 <span class="comment">//</span>
01148 <span class="comment">//--</span>
01149 
01150 
01151 <span class="preprocessor">#define MI_GET_PAGE_COLOR_FROM_SESSION(_SessionSpace)  \</span>
01152 <span class="preprocessor">         ((ULONG)((_SessionSpace-&gt;Color++) &amp; MmSecondaryColorMask))</span>
01153 <span class="preprocessor"></span>
01154 
01155 
01156 <span class="comment">//++</span>
01157 <span class="comment">//ULONG</span>
01158 <span class="comment">//MI_PAGE_COLOR_PTE_PROCESS (</span>
01159 <span class="comment">//    IN PCHAR COLOR,</span>
01160 <span class="comment">//    IN PMMPTE PTE</span>
01161 <span class="comment">//    );</span>
01162 <span class="comment">//</span>
01163 <span class="comment">// Routine Description:</span>
01164 <span class="comment">//</span>
01165 <span class="comment">//    This macro determines the page's color based on the PTE address</span>
01166 <span class="comment">//    that maps the page.</span>
01167 <span class="comment">//</span>
01168 <span class="comment">// Arguments</span>
01169 <span class="comment">//</span>
01170 <span class="comment">//</span>
01171 <span class="comment">// Return Value:</span>
01172 <span class="comment">//</span>
01173 <span class="comment">//    The page's color.</span>
01174 <span class="comment">//</span>
01175 <span class="comment">//--</span>
01176 
01177 
01178 <span class="preprocessor">#define MI_PAGE_COLOR_PTE_PROCESS(PTE,COLOR)  \</span>
01179 <span class="preprocessor">         ((ULONG)((*(COLOR))++) &amp; MmSecondaryColorMask)</span>
01180 <span class="preprocessor"></span>
01181 
01182 <span class="comment">//++</span>
01183 <span class="comment">//ULONG</span>
01184 <span class="comment">//MI_PAGE_COLOR_VA_PROCESS (</span>
01185 <span class="comment">//    IN PVOID ADDRESS,</span>
01186 <span class="comment">//    IN PEPROCESS COLOR</span>
01187 <span class="comment">//    );</span>
01188 <span class="comment">//</span>
01189 <span class="comment">// Routine Description:</span>
01190 <span class="comment">//</span>
01191 <span class="comment">//    This macro determines the page's color based on the PTE address</span>
01192 <span class="comment">//    that maps the page.</span>
01193 <span class="comment">//</span>
01194 <span class="comment">// Arguments</span>
01195 <span class="comment">//</span>
01196 <span class="comment">//    ADDRESS - Supplies the address the page is (or was) mapped at.</span>
01197 <span class="comment">//</span>
01198 <span class="comment">// Return Value:</span>
01199 <span class="comment">//</span>
01200 <span class="comment">//    The page's color.</span>
01201 <span class="comment">//</span>
01202 <span class="comment">//--</span>
01203 
01204 <span class="preprocessor">#define MI_PAGE_COLOR_VA_PROCESS(ADDRESS,COLOR) \</span>
01205 <span class="preprocessor">         ((ULONG)((*(COLOR))++) &amp; MmSecondaryColorMask)</span>
01206 <span class="preprocessor"></span>
01207 
01208 
01209 <span class="comment">//++</span>
01210 <span class="comment">//ULONG</span>
01211 <span class="comment">//MI_GET_NEXT_COLOR (</span>
01212 <span class="comment">//    IN ULONG COLOR</span>
01213 <span class="comment">//    );</span>
01214 <span class="comment">//</span>
01215 <span class="comment">// Routine Description:</span>
01216 <span class="comment">//</span>
01217 <span class="comment">//    This macro returns the next color in the sequence.</span>
01218 <span class="comment">//</span>
01219 <span class="comment">// Arguments</span>
01220 <span class="comment">//</span>
01221 <span class="comment">//    COLOR - Supplies the color to return the next of.</span>
01222 <span class="comment">//</span>
01223 <span class="comment">// Return Value:</span>
01224 <span class="comment">//</span>
01225 <span class="comment">//    Next color in sequence.</span>
01226 <span class="comment">//</span>
01227 <span class="comment">//--</span>
01228 
01229 <span class="preprocessor">#define MI_GET_NEXT_COLOR(COLOR)  ((COLOR + 1) &amp; MM_COLOR_MASK)</span>
01230 <span class="preprocessor"></span>
01231 
01232 <span class="comment">//++</span>
01233 <span class="comment">//ULONG</span>
01234 <span class="comment">//MI_GET_PREVIOUS_COLOR (</span>
01235 <span class="comment">//    IN ULONG COLOR</span>
01236 <span class="comment">//    );</span>
01237 <span class="comment">//</span>
01238 <span class="comment">// Routine Description:</span>
01239 <span class="comment">//</span>
01240 <span class="comment">//    This macro returns the previous color in the sequence.</span>
01241 <span class="comment">//</span>
01242 <span class="comment">// Arguments</span>
01243 <span class="comment">//</span>
01244 <span class="comment">//    COLOR - Supplies the color to return the previous of.</span>
01245 <span class="comment">//</span>
01246 <span class="comment">// Return Value:</span>
01247 <span class="comment">//</span>
01248 <span class="comment">//    Previous color in sequence.</span>
01249 <span class="comment">//</span>
01250 <span class="comment">//--</span>
01251 
01252 <span class="preprocessor">#define MI_GET_PREVIOUS_COLOR(COLOR)  (0)</span>
01253 <span class="preprocessor"></span>
01254 
01255 <span class="preprocessor">#define MI_GET_SECONDARY_COLOR(PAGE,PFN) (PAGE &amp; MmSecondaryColorMask)</span>
01256 <span class="preprocessor"></span>
01257 
01258 <span class="preprocessor">#define MI_GET_COLOR_FROM_SECONDARY(SECONDARY_COLOR) (0)</span>
01259 <span class="preprocessor"></span>
01260 
01261 <span class="comment">//++</span>
01262 <span class="comment">//VOID</span>
01263 <span class="comment">//MI_GET_MODIFIED_PAGE_BY_COLOR (</span>
01264 <span class="comment">//    OUT ULONG PAGE,</span>
01265 <span class="comment">//    IN ULONG COLOR</span>
01266 <span class="comment">//    );</span>
01267 <span class="comment">//</span>
01268 <span class="comment">// Routine Description:</span>
01269 <span class="comment">//</span>
01270 <span class="comment">//    This macro returns the first page destined for a paging</span>
01271 <span class="comment">//    file with the desired color.  It does NOT remove the page</span>
01272 <span class="comment">//    from its list.</span>
01273 <span class="comment">//</span>
01274 <span class="comment">// Arguments</span>
01275 <span class="comment">//</span>
01276 <span class="comment">//    PAGE - Returns the page located, the value MM_EMPTY_LIST is</span>
01277 <span class="comment">//           returned if there is no page of the specified color.</span>
01278 <span class="comment">//</span>
01279 <span class="comment">//    COLOR - Supplies the color of page to locate.</span>
01280 <span class="comment">//</span>
01281 <span class="comment">// Return Value:</span>
01282 <span class="comment">//</span>
01283 <span class="comment">//    none.</span>
01284 <span class="comment">//</span>
01285 <span class="comment">//--</span>
01286 
01287 <span class="preprocessor">#define MI_GET_MODIFIED_PAGE_BY_COLOR(PAGE,COLOR) \</span>
01288 <span class="preprocessor">            PAGE = MmModifiedPageListByColor[COLOR].Flink</span>
01289 <span class="preprocessor"></span>
01290 
01291 <span class="comment">//++</span>
01292 <span class="comment">//VOID</span>
01293 <span class="comment">//MI_GET_MODIFIED_PAGE_ANY_COLOR (</span>
01294 <span class="comment">//    OUT ULONG PAGE,</span>
01295 <span class="comment">//    IN OUT ULONG COLOR</span>
01296 <span class="comment">//    );</span>
01297 <span class="comment">//</span>
01298 <span class="comment">// Routine Description:</span>
01299 <span class="comment">//</span>
01300 <span class="comment">//    This macro returns the first page destined for a paging</span>
01301 <span class="comment">//    file with the desired color.  If not page of the desired</span>
01302 <span class="comment">//    color exists, all colored lists are searched for a page.</span>
01303 <span class="comment">//    It does NOT remove the page from its list.</span>
01304 <span class="comment">//</span>
01305 <span class="comment">// Arguments</span>
01306 <span class="comment">//</span>
01307 <span class="comment">//    PAGE - Returns the page located, the value MM_EMPTY_LIST is</span>
01308 <span class="comment">//           returned if there is no page of the specified color.</span>
01309 <span class="comment">//</span>
01310 <span class="comment">//    COLOR - Supplies the color of page to locate and returns the</span>
01311 <span class="comment">//            color of the page located.</span>
01312 <span class="comment">//</span>
01313 <span class="comment">// Return Value:</span>
01314 <span class="comment">//</span>
01315 <span class="comment">//    none.</span>
01316 <span class="comment">//</span>
01317 <span class="comment">//--</span>
01318 
01319 <span class="preprocessor">#define MI_GET_MODIFIED_PAGE_ANY_COLOR(PAGE,COLOR) \</span>
01320 <span class="preprocessor">            {                                                                \</span>
01321 <span class="preprocessor">                if (MmTotalPagesForPagingFile == 0) {                        \</span>
01322 <span class="preprocessor">                    PAGE = MM_EMPTY_LIST;                                    \</span>
01323 <span class="preprocessor">                } else {                                                     \</span>
01324 <span class="preprocessor">                    PAGE = MmModifiedPageListByColor[COLOR].Flink;           \</span>
01325 <span class="preprocessor">                }                                                            \</span>
01326 <span class="preprocessor">            }</span>
01327 <span class="preprocessor"></span>
01328 
01329 
01330 <span class="comment">//++</span>
01331 <span class="comment">//VOID</span>
01332 <span class="comment">//MI_MAKE_VALID_PTE_WRITE_COPY (</span>
01333 <span class="comment">//    IN OUT PMMPTE PTE</span>
01334 <span class="comment">//    );</span>
01335 <span class="comment">//</span>
01336 <span class="comment">// Routine Description:</span>
01337 <span class="comment">//</span>
01338 <span class="comment">//    This macro checks to see if the PTE indicates that the</span>
01339 <span class="comment">//    page is writable and if so it clears the write bit and</span>
01340 <span class="comment">//    sets the copy-on-write bit.</span>
01341 <span class="comment">//</span>
01342 <span class="comment">// Arguments</span>
01343 <span class="comment">//</span>
01344 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01345 <span class="comment">//</span>
01346 <span class="comment">// Return Value:</span>
01347 <span class="comment">//</span>
01348 <span class="comment">//     None.</span>
01349 <span class="comment">//</span>
01350 <span class="comment">//--</span>
01351 
01352 <span class="preprocessor">#if defined(NT_UP)</span>
01353 <span class="preprocessor"></span><span class="preprocessor">#define MI_MAKE_VALID_PTE_WRITE_COPY(PPTE) \</span>
01354 <span class="preprocessor">                    if ((PPTE)-&gt;u.Hard.Write == 1) {    \</span>
01355 <span class="preprocessor">                        (PPTE)-&gt;u.Hard.CopyOnWrite = 1; \</span>
01356 <span class="preprocessor">                        (PPTE)-&gt;u.Hard.Write = 0;       \</span>
01357 <span class="preprocessor">                    }</span>
01358 <span class="preprocessor"></span><span class="preprocessor">#else</span>
01359 <span class="preprocessor"></span><span class="preprocessor">#define MI_MAKE_VALID_PTE_WRITE_COPY(PPTE) \</span>
01360 <span class="preprocessor">                    if ((PPTE)-&gt;u.Hard.Write == 1) {    \</span>
01361 <span class="preprocessor">                        (PPTE)-&gt;u.Hard.CopyOnWrite = 1; \</span>
01362 <span class="preprocessor">                        (PPTE)-&gt;u.Hard.Write = 0;       \</span>
01363 <span class="preprocessor">                        (PPTE)-&gt;u.Hard.Writable = 0;    \</span>
01364 <span class="preprocessor">                    }</span>
01365 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
01366 <span class="preprocessor"></span>
01367 
01368 
01369 <span class="comment">//++</span>
01370 <span class="comment">//ULONG</span>
01371 <span class="comment">//MI_DETERMINE_OWNER (</span>
01372 <span class="comment">//    IN MMPTE PPTE</span>
01373 <span class="comment">//    );</span>
01374 <span class="comment">//</span>
01375 <span class="comment">// Routine Description:</span>
01376 <span class="comment">//</span>
01377 <span class="comment">//    This macro examines the virtual address of the PTE and determines</span>
01378 <span class="comment">//    if the PTE resides in system space or user space.</span>
01379 <span class="comment">//</span>
01380 <span class="comment">// Arguments</span>
01381 <span class="comment">//</span>
01382 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01383 <span class="comment">//</span>
01384 <span class="comment">// Return Value:</span>
01385 <span class="comment">//</span>
01386 <span class="comment">//     1 if the owner is USER_MODE, 0 if the owner is KERNEL_MODE.</span>
01387 <span class="comment">//</span>
01388 <span class="comment">//--</span>
01389 
01390 <span class="preprocessor">#define MI_DETERMINE_OWNER(PPTE)   \</span>
01391 <span class="preprocessor">    ((((PPTE) &lt;= MiHighestUserPte) ||                                       \</span>
01392 <span class="preprocessor">      ((PPTE) &gt;= MiGetPdeAddress(NULL) &amp;&amp;                                   \</span>
01393 <span class="preprocessor">      ((PPTE) &lt;= MiHighestUserPde))) ? 1 : 0)</span>
01394 <span class="preprocessor"></span>
01395 
01396 
01397 <span class="comment">//++</span>
01398 <span class="comment">//VOID</span>
01399 <span class="comment">//MI_SET_ACCESSED_IN_PTE (</span>
01400 <span class="comment">//    IN OUT MMPTE PPTE</span>
01401 <span class="comment">//    );</span>
01402 <span class="comment">//</span>
01403 <span class="comment">// Routine Description:</span>
01404 <span class="comment">//</span>
01405 <span class="comment">//    This macro sets the ACCESSED field in the PTE.</span>
01406 <span class="comment">//</span>
01407 <span class="comment">// Arguments</span>
01408 <span class="comment">//</span>
01409 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01410 <span class="comment">//</span>
01411 <span class="comment">// Return Value:</span>
01412 <span class="comment">//</span>
01413 <span class="comment">//     None</span>
01414 <span class="comment">//</span>
01415 <span class="comment">//--</span>
01416 
01417 <span class="preprocessor">#if defined(NT_UP)</span>
01418 <span class="preprocessor"></span><span class="preprocessor">#define MI_SET_ACCESSED_IN_PTE(PPTE,ACCESSED) \</span>
01419 <span class="preprocessor">                    ((PPTE)-&gt;u.Hard.Accessed = ACCESSED)</span>
01420 <span class="preprocessor"></span><span class="preprocessor">#else</span>
01421 <span class="preprocessor"></span>
01422 <span class="comment">//</span>
01423 <span class="comment">// Don't do anything on MP systems.</span>
01424 <span class="comment">//</span>
01425 
01426 <span class="preprocessor">#define MI_SET_ACCESSED_IN_PTE(PPTE,ACCESSED)</span>
01427 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
01428 <span class="preprocessor"></span>
01429 
01430 <span class="comment">//++</span>
01431 <span class="comment">//ULONG</span>
01432 <span class="comment">//MI_GET_ACCESSED_IN_PTE (</span>
01433 <span class="comment">//    IN OUT MMPTE PPTE</span>
01434 <span class="comment">//    );</span>
01435 <span class="comment">//</span>
01436 <span class="comment">// Routine Description:</span>
01437 <span class="comment">//</span>
01438 <span class="comment">//    This macro returns the state of the ACCESSED field in the PTE.</span>
01439 <span class="comment">//</span>
01440 <span class="comment">// Arguments</span>
01441 <span class="comment">//</span>
01442 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01443 <span class="comment">//</span>
01444 <span class="comment">// Return Value:</span>
01445 <span class="comment">//</span>
01446 <span class="comment">//     The state of the ACCESSED field.</span>
01447 <span class="comment">//</span>
01448 <span class="comment">//--</span>
01449 
01450 <span class="preprocessor">#if defined(NT_UP)</span>
01451 <span class="preprocessor"></span><span class="preprocessor">#define MI_GET_ACCESSED_IN_PTE(PPTE) ((PPTE)-&gt;u.Hard.Accessed)</span>
01452 <span class="preprocessor"></span><span class="preprocessor">#else</span>
01453 <span class="preprocessor"></span><span class="preprocessor">#define MI_GET_ACCESSED_IN_PTE(PPTE) 0</span>
01454 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
01455 <span class="preprocessor"></span>
01456 
01457 <span class="comment">//++</span>
01458 <span class="comment">//VOID</span>
01459 <span class="comment">//MI_SET_OWNER_IN_PTE (</span>
01460 <span class="comment">//    IN PMMPTE PPTE</span>
01461 <span class="comment">//    IN ULONG OWNER</span>
01462 <span class="comment">//    );</span>
01463 <span class="comment">//</span>
01464 <span class="comment">// Routine Description:</span>
01465 <span class="comment">//</span>
01466 <span class="comment">//    This macro sets the owner field in the PTE.</span>
01467 <span class="comment">//</span>
01468 <span class="comment">// Arguments</span>
01469 <span class="comment">//</span>
01470 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01471 <span class="comment">//</span>
01472 <span class="comment">// Return Value:</span>
01473 <span class="comment">//</span>
01474 <span class="comment">//    None.</span>
01475 <span class="comment">//</span>
01476 <span class="comment">//--</span>
01477 
01478 <span class="preprocessor">#define MI_SET_OWNER_IN_PTE(PPTE,OWNER) ((PPTE)-&gt;u.Hard.Owner = OWNER)</span>
01479 <span class="preprocessor"></span>
01480 
01481 
01482 
01483 <span class="comment">//++</span>
01484 <span class="comment">//ULONG</span>
01485 <span class="comment">//MI_GET_OWNER_IN_PTE (</span>
01486 <span class="comment">//    IN PMMPTE PPTE</span>
01487 <span class="comment">//    );</span>
01488 <span class="comment">//</span>
01489 <span class="comment">// Routine Description:</span>
01490 <span class="comment">//</span>
01491 <span class="comment">//    This macro gets the owner field from the PTE.</span>
01492 <span class="comment">//</span>
01493 <span class="comment">// Arguments</span>
01494 <span class="comment">//</span>
01495 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01496 <span class="comment">//</span>
01497 <span class="comment">// Return Value:</span>
01498 <span class="comment">//</span>
01499 <span class="comment">//     The state of the OWNER field.</span>
01500 <span class="comment">//</span>
01501 <span class="comment">//--</span>
01502 
01503 <span class="preprocessor">#define MI_GET_OWNER_IN_PTE(PPTE) ((PPTE)-&gt;u.Hard.Owner)</span>
01504 <span class="preprocessor"></span>
01505 
01506 <span class="comment">//</span>
01507 <span class="comment">// bit mask to clear out fields in a PTE to or in paging file location.</span>
01508 <span class="comment">//</span>
01509 
01510 <span class="preprocessor">#define CLEAR_FOR_PAGE_FILE 0x000003E0</span>
01511 <span class="preprocessor"></span>
01512 
01513 <span class="comment">//++</span>
01514 <span class="comment">//VOID</span>
01515 <span class="comment">//MI_SET_PAGING_FILE_INFO (</span>
01516 <span class="comment">//    OUT MMPTE OUTPTE,</span>
01517 <span class="comment">//    IN MMPTE PPTE,</span>
01518 <span class="comment">//    IN ULONG FILEINFO,</span>
01519 <span class="comment">//    IN ULONG OFFSET</span>
01520 <span class="comment">//    );</span>
01521 <span class="comment">//</span>
01522 <span class="comment">// Routine Description:</span>
01523 <span class="comment">//</span>
01524 <span class="comment">//    This macro sets into the specified PTE the supplied information</span>
01525 <span class="comment">//    to indicate where the backing store for the page is located.</span>
01526 <span class="comment">//</span>
01527 <span class="comment">// Arguments</span>
01528 <span class="comment">//</span>
01529 <span class="comment">//    OUTPTE - Supplies the PTE in which to store the result.</span>
01530 <span class="comment">//</span>
01531 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01532 <span class="comment">//</span>
01533 <span class="comment">//    FILEINFO - Supplies the number of the paging file.</span>
01534 <span class="comment">//</span>
01535 <span class="comment">//    OFFSET - Supplies the offset into the paging file.</span>
01536 <span class="comment">//</span>
01537 <span class="comment">// Return Value:</span>
01538 <span class="comment">//</span>
01539 <span class="comment">//    None.</span>
01540 <span class="comment">//</span>
01541 <span class="comment">//--</span>
01542 
01543 <span class="preprocessor">#define MI_SET_PAGING_FILE_INFO(OUTPTE,PPTE,FILEINFO,OFFSET)          \</span>
01544 <span class="preprocessor">       (OUTPTE).u.Long = (PPTE).u.Long;                             \</span>
01545 <span class="preprocessor">       (OUTPTE).u.Long &amp;= CLEAR_FOR_PAGE_FILE;                       \</span>
01546 <span class="preprocessor">       (OUTPTE).u.Long |= (FILEINFO &lt;&lt; 1);                           \</span>
01547 <span class="preprocessor">       (OUTPTE).u.Soft.PageFileHigh = (OFFSET);</span>
01548 <span class="preprocessor"></span>
01549 
01550 <span class="comment">//++</span>
01551 <span class="comment">//PMMPTE</span>
01552 <span class="comment">//MiPteToProto (</span>
01553 <span class="comment">//    IN OUT MMPTE PPTE,</span>
01554 <span class="comment">//    IN ULONG FILEINFO,</span>
01555 <span class="comment">//    IN ULONG OFFSET</span>
01556 <span class="comment">//    );</span>
01557 <span class="comment">//</span>
01558 <span class="comment">// Routine Description:</span>
01559 <span class="comment">//</span>
01560 <span class="comment">//   This macro returns the address of the corresponding prototype which</span>
01561 <span class="comment">//   was encoded earlier into the supplied PTE.</span>
01562 <span class="comment">//</span>
01563 <span class="comment">// Arguments</span>
01564 <span class="comment">//</span>
01565 <span class="comment">//    lpte - Supplies the PTE to operate upon.</span>
01566 <span class="comment">//</span>
01567 <span class="comment">// Return Value:</span>
01568 <span class="comment">//</span>
01569 <span class="comment">//    Pointer to the prototype PTE that backs this PTE.</span>
01570 <span class="comment">//</span>
01571 <span class="comment">//--</span>
01572 
01573 
01574 <span class="preprocessor">#define MiPteToProto(lpte) \</span>
01575 <span class="preprocessor">            ((PMMPTE)((lpte)-&gt;u.Proto.ProtoAddress))</span>
01576 <span class="preprocessor"></span>
01577 
01578 <span class="comment">//++</span>
01579 <span class="comment">//MMPTE</span>
01580 <span class="comment">//MiProtoAddressForPte (</span>
01581 <span class="comment">//    IN PMMPTE proto_va</span>
01582 <span class="comment">//    );</span>
01583 <span class="comment">//</span>
01584 <span class="comment">// Routine Description:</span>
01585 <span class="comment">//</span>
01586 <span class="comment">//    This macro sets into the specified PTE the supplied information</span>
01587 <span class="comment">//    to indicate where the backing store for the page is located.</span>
01588 <span class="comment">//    MiProtoAddressForPte returns the bit field to OR into the PTE to</span>
01589 <span class="comment">//    reference a prototype PTE.  And set the protoPTE bit,</span>
01590 <span class="comment">//</span>
01591 <span class="comment">//    N.B. This macro is dependent on the layout of the prototype PTE.</span>
01592 <span class="comment">//</span>
01593 <span class="comment">// Arguments</span>
01594 <span class="comment">//</span>
01595 <span class="comment">//    proto_va - Supplies the address of the prototype PTE.</span>
01596 <span class="comment">//</span>
01597 <span class="comment">// Return Value:</span>
01598 <span class="comment">//</span>
01599 <span class="comment">//    Mask to set into the PTE.</span>
01600 <span class="comment">//</span>
01601 <span class="comment">//--</span>
01602 
01603 <span class="preprocessor">#define MiProtoAddressForPte(proto_va)  \</span>
01604 <span class="preprocessor">    (((ULONGLONG)proto_va &lt;&lt; 32) | MM_PTE_PROTOTYPE_MASK)</span>
01605 <span class="preprocessor"></span>
01606 
01607 <span class="comment">//++</span>
01608 <span class="comment">//ULONG</span>
01609 <span class="comment">//MiProtoAddressForKernelPte (</span>
01610 <span class="comment">//    IN PMMPTE proto_va</span>
01611 <span class="comment">//    );</span>
01612 <span class="comment">//</span>
01613 <span class="comment">// Routine Description:</span>
01614 <span class="comment">//</span>
01615 <span class="comment">//    This macro sets into the specified PTE the supplied information</span>
01616 <span class="comment">//    to indicate where the backing store for the page is located.</span>
01617 <span class="comment">//    MiProtoAddressForPte returns the bit field to OR into the PTE to</span>
01618 <span class="comment">//    reference a prototype PTE.  And set the protoPTE bit,</span>
01619 <span class="comment">//    MM_PTE_PROTOTYPE_MASK.</span>
01620 <span class="comment">//</span>
01621 <span class="comment">//    This macro also sets any other information (such as global bits)</span>
01622 <span class="comment">//    required for kernel mode PTEs.</span>
01623 <span class="comment">//</span>
01624 <span class="comment">// Arguments</span>
01625 <span class="comment">//</span>
01626 <span class="comment">//    proto_va - Supplies the address of the prototype PTE.</span>
01627 <span class="comment">//</span>
01628 <span class="comment">// Return Value:</span>
01629 <span class="comment">//</span>
01630 <span class="comment">//    Mask to set into the PTE.</span>
01631 <span class="comment">//</span>
01632 <span class="comment">//--</span>
01633 
01634 <span class="comment">//  not different on x86.</span>
01635 
01636 <span class="preprocessor">#define MiProtoAddressForKernelPte(proto_va)  MiProtoAddressForPte(proto_va)</span>
01637 <span class="preprocessor"></span>
01638 
01639 <span class="preprocessor">#define MM_SUBSECTION_MAP (128*1024*1024)</span>
01640 <span class="preprocessor"></span>
01641 <span class="comment">//++</span>
01642 <span class="comment">//PSUBSECTION</span>
01643 <span class="comment">//MiGetSubsectionAddress (</span>
01644 <span class="comment">//    IN PMMPTE lpte</span>
01645 <span class="comment">//    );</span>
01646 <span class="comment">//</span>
01647 <span class="comment">// Routine Description:</span>
01648 <span class="comment">//</span>
01649 <span class="comment">//   This macro takes a PTE and returns the address of the subsection that</span>
01650 <span class="comment">//   the PTE refers to.  Subsections are quadword structures allocated</span>
01651 <span class="comment">//   from nonpaged pool.</span>
01652 <span class="comment">//</span>
01653 <span class="comment">// Arguments</span>
01654 <span class="comment">//</span>
01655 <span class="comment">//    lpte - Supplies the PTE to operate upon.</span>
01656 <span class="comment">//</span>
01657 <span class="comment">// Return Value:</span>
01658 <span class="comment">//</span>
01659 <span class="comment">//    A pointer to the subsection referred to by the supplied PTE.</span>
01660 <span class="comment">//</span>
01661 <span class="comment">//--</span>
01662 
01663 <span class="preprocessor">#define MiGetSubsectionAddress(lpte)                              \</span>
01664 <span class="preprocessor">    ((PSUBSECTION)((lpte)-&gt;u.Subsect.SubsectionAddress))</span>
01665 <span class="preprocessor"></span>
01666 
01667 
01668 <span class="comment">//++</span>
01669 <span class="comment">//ULONG</span>
01670 <span class="comment">//MiGetSubsectionAddressForPte (</span>
01671 <span class="comment">//    IN PSUBSECTION VA</span>
01672 <span class="comment">//    );</span>
01673 <span class="comment">//</span>
01674 <span class="comment">// Routine Description:</span>
01675 <span class="comment">//</span>
01676 <span class="comment">//    This macro takes the address of a subsection and encodes it for use</span>
01677 <span class="comment">//    in a PTE.</span>
01678 <span class="comment">//</span>
01679 <span class="comment">// Arguments</span>
01680 <span class="comment">//</span>
01681 <span class="comment">//    VA - Supplies a pointer to the subsection to encode.</span>
01682 <span class="comment">//</span>
01683 <span class="comment">// Return Value:</span>
01684 <span class="comment">//</span>
01685 <span class="comment">//     The mask to set into the PTE to make it reference the supplied</span>
01686 <span class="comment">//     subsection.</span>
01687 <span class="comment">//</span>
01688 <span class="comment">//--</span>
01689 
01690 <span class="preprocessor">#define MiGetSubsectionAddressForPte(VA) ((ULONGLONG)VA &lt;&lt; 32)</span>
01691 <span class="preprocessor"></span>
01692 
01693 
01694 <span class="comment">//++</span>
01695 <span class="comment">//PMMPTE</span>
01696 <span class="comment">//MiGetPpeAddress (</span>
01697 <span class="comment">//    IN PVOID va</span>
01698 <span class="comment">//    );</span>
01699 <span class="comment">//</span>
01700 <span class="comment">// Routine Description:</span>
01701 <span class="comment">//</span>
01702 <span class="comment">//    MiGetPpeAddress returns the address of the page directory parent entry</span>
01703 <span class="comment">//    which maps the given virtual address.  This is one level above the</span>
01704 <span class="comment">//    page directory.</span>
01705 <span class="comment">//</span>
01706 <span class="comment">// Arguments</span>
01707 <span class="comment">//</span>
01708 <span class="comment">//    Va - Supplies the virtual address to locate the PPE for.</span>
01709 <span class="comment">//</span>
01710 <span class="comment">// Return Value:</span>
01711 <span class="comment">//</span>
01712 <span class="comment">//    The address of the PPE.</span>
01713 <span class="comment">//</span>
01714 <span class="comment">//--</span>
01715 
01716 <span class="preprocessor">#define MiGetPpeAddress(va)  ((PMMPTE)0)</span>
01717 <span class="preprocessor"></span>
01718 
01719 <span class="comment">//++</span>
01720 <span class="comment">//PMMPTE</span>
01721 <span class="comment">//MiGetPdeAddress (</span>
01722 <span class="comment">//    IN PVOID va</span>
01723 <span class="comment">//    );</span>
01724 <span class="comment">//</span>
01725 <span class="comment">// Routine Description:</span>
01726 <span class="comment">//</span>
01727 <span class="comment">//    MiGetPdeAddress returns the address of the PDE which maps the</span>
01728 <span class="comment">//    given virtual address.</span>
01729 <span class="comment">//</span>
01730 <span class="comment">// Arguments</span>
01731 <span class="comment">//</span>
01732 <span class="comment">//    Va - Supplies the virtual address to locate the PDE for.</span>
01733 <span class="comment">//</span>
01734 <span class="comment">// Return Value:</span>
01735 <span class="comment">//</span>
01736 <span class="comment">//    The address of the PDE.</span>
01737 <span class="comment">//</span>
01738 <span class="comment">//--</span>
01739 
01740 <span class="preprocessor">#define MiGetPdeAddress(va)   ((PMMPTE)(PDE_BASE + ((((ULONG)(va)) &gt;&gt; 21) &lt;&lt; 3)))</span>
01741 <span class="preprocessor"></span>
01742 
01743 <span class="comment">//++</span>
01744 <span class="comment">//PMMPTE</span>
01745 <span class="comment">//MiGetPteAddress (</span>
01746 <span class="comment">//    IN PVOID va</span>
01747 <span class="comment">//    );</span>
01748 <span class="comment">//</span>
01749 <span class="comment">// Routine Description:</span>
01750 <span class="comment">//</span>
01751 <span class="comment">//    MiGetPteAddress returns the address of the PTE which maps the</span>
01752 <span class="comment">//    given virtual address.</span>
01753 <span class="comment">//</span>
01754 <span class="comment">// Arguments</span>
01755 <span class="comment">//</span>
01756 <span class="comment">//    Va - Supplies the virtual address to locate the PTE for.</span>
01757 <span class="comment">//</span>
01758 <span class="comment">// Return Value:</span>
01759 <span class="comment">//</span>
01760 <span class="comment">//    The address of the PTE.</span>
01761 <span class="comment">//</span>
01762 <span class="comment">//--</span>
01763 
01764 <span class="preprocessor">#define MiGetPteAddress(va)   ((PMMPTE)(PTE_BASE + ((((ULONG)(va)) &gt;&gt; 12) &lt;&lt; 3)))</span>
01765 <span class="preprocessor"></span>
01766 
01767 <span class="comment">//++</span>
01768 <span class="comment">//ULONG</span>
01769 <span class="comment">//MiGetPpeOffset (</span>
01770 <span class="comment">//    IN PVOID va</span>
01771 <span class="comment">//    );</span>
01772 <span class="comment">//</span>
01773 <span class="comment">// Routine Description:</span>
01774 <span class="comment">//</span>
01775 <span class="comment">//    MiGetPpeOffset returns the offset into a page root</span>
01776 <span class="comment">//    for a given virtual address.</span>
01777 <span class="comment">//</span>
01778 <span class="comment">// Arguments</span>
01779 <span class="comment">//</span>
01780 <span class="comment">//    Va - Supplies the virtual address to locate the offset for.</span>
01781 <span class="comment">//</span>
01782 <span class="comment">// Return Value:</span>
01783 <span class="comment">//</span>
01784 <span class="comment">//    The offset into the page root table the corresponding PPE is at.</span>
01785 <span class="comment">//</span>
01786 <span class="comment">//--</span>
01787 
01788 <span class="preprocessor">#define MiGetPpeOffset(va) (0)</span>
01789 <span class="preprocessor"></span>
01790 <span class="comment">//++</span>
01791 <span class="comment">//ULONG</span>
01792 <span class="comment">//MiGetPdPteOffset (</span>
01793 <span class="comment">//    IN PVOID va</span>
01794 <span class="comment">//    );</span>
01795 <span class="comment">//</span>
01796 <span class="comment">// Routine Description:</span>
01797 <span class="comment">//</span>
01798 <span class="comment">//    MiGetPdPteOffset returns the offset into a page directory</span>
01799 <span class="comment">//    pointer PTE table for a given virtual address.</span>
01800 <span class="comment">//</span>
01801 <span class="comment">// Arguments</span>
01802 <span class="comment">//</span>
01803 <span class="comment">//    Va - Supplies the virtual address to locate the offset for.</span>
01804 <span class="comment">//</span>
01805 <span class="comment">// Return Value:</span>
01806 <span class="comment">//</span>
01807 <span class="comment">//    The offset into the page directory pointer PTE table the corresponding</span>
01808 <span class="comment">//    PDE is at.</span>
01809 <span class="comment">//</span>
01810 <span class="comment">//--</span>
01811 
01812 <span class="preprocessor">#define MiGetPdPteOffset(va) (((ULONG)(va)) &gt;&gt; 30)</span>
01813 <span class="preprocessor"></span>
01814 <span class="comment">//++</span>
01815 <span class="comment">//ULONG</span>
01816 <span class="comment">//MiGetPdeOffset (</span>
01817 <span class="comment">//    IN PVOID va</span>
01818 <span class="comment">//    );</span>
01819 <span class="comment">//</span>
01820 <span class="comment">// Routine Description:</span>
01821 <span class="comment">//</span>
01822 <span class="comment">//    MiGetPdeOffset returns the offset into a page directory</span>
01823 <span class="comment">//    for a given virtual address.</span>
01824 <span class="comment">//</span>
01825 <span class="comment">// Arguments</span>
01826 <span class="comment">//</span>
01827 <span class="comment">//    Va - Supplies the virtual address to locate the offset for.</span>
01828 <span class="comment">//</span>
01829 <span class="comment">// Return Value:</span>
01830 <span class="comment">//</span>
01831 <span class="comment">//    The offset into the page directory table the corresponding PDE is at.</span>
01832 <span class="comment">//</span>
01833 <span class="comment">//--</span>
01834 
01835 <span class="preprocessor">#define MiGetPdeOffset(va) ((((ULONG)(va)) &gt;&gt; 21) &amp; 0x1FF)</span>
01836 <span class="preprocessor"></span>
01837 <span class="comment">//++</span>
01838 <span class="comment">//ULONG</span>
01839 <span class="comment">//MiGetPpePdeOffset (</span>
01840 <span class="comment">//    IN PVOID va</span>
01841 <span class="comment">//    );</span>
01842 <span class="comment">//</span>
01843 <span class="comment">// Routine Description:</span>
01844 <span class="comment">//</span>
01845 <span class="comment">//    MiGetPdeOffset returns the offset into a page directory</span>
01846 <span class="comment">//    for a given virtual address.</span>
01847 <span class="comment">//</span>
01848 <span class="comment">//    N.B. This does not mask off PPE bits.</span>
01849 <span class="comment">//</span>
01850 <span class="comment">// Arguments</span>
01851 <span class="comment">//</span>
01852 <span class="comment">//    Va - Supplies the virtual address to locate the offset for.</span>
01853 <span class="comment">//</span>
01854 <span class="comment">// Return Value:</span>
01855 <span class="comment">//</span>
01856 <span class="comment">//    The offset into the page directory (and parent) table the</span>
01857 <span class="comment">//    corresponding PDE is at.</span>
01858 <span class="comment">//</span>
01859 <span class="comment">//--</span>
01860 
01861 <span class="preprocessor">#define MiGetPpePdeOffset(va) (((ULONG)(va)) &gt;&gt; 21)</span>
01862 <span class="preprocessor"></span>
01863 <span class="comment">//++</span>
01864 <span class="comment">//ULONG</span>
01865 <span class="comment">//MiGetPteOffset (</span>
01866 <span class="comment">//    IN PVOID va</span>
01867 <span class="comment">//    );</span>
01868 <span class="comment">//</span>
01869 <span class="comment">// Routine Description:</span>
01870 <span class="comment">//</span>
01871 <span class="comment">//    MiGetPteOffset returns the offset into a page table page</span>
01872 <span class="comment">//    for a given virtual address.</span>
01873 <span class="comment">//</span>
01874 <span class="comment">// Arguments</span>
01875 <span class="comment">//</span>
01876 <span class="comment">//    Va - Supplies the virtual address to locate the offset for.</span>
01877 <span class="comment">//</span>
01878 <span class="comment">// Return Value:</span>
01879 <span class="comment">//</span>
01880 <span class="comment">//    The offset into the page table page table the corresponding PTE is at.</span>
01881 <span class="comment">//</span>
01882 <span class="comment">//--</span>
01883 
01884 <span class="preprocessor">#define MiGetPteOffset(va) ((((ULONG)(va)) &lt;&lt; 11) &gt;&gt; 23)</span>
01885 <span class="preprocessor"></span>
01886 
01887 
01888 <span class="comment">//++</span>
01889 <span class="comment">//PVOID</span>
01890 <span class="comment">//MiGetVirtualAddressMappedByPpe (</span>
01891 <span class="comment">//    IN PMMPTE PTE</span>
01892 <span class="comment">//    );</span>
01893 <span class="comment">//</span>
01894 <span class="comment">// Routine Description:</span>
01895 <span class="comment">//</span>
01896 <span class="comment">//    MiGetVirtualAddressMappedByPpe returns the virtual address</span>
01897 <span class="comment">//    which is mapped by a given PPE address.</span>
01898 <span class="comment">//</span>
01899 <span class="comment">// Arguments</span>
01900 <span class="comment">//</span>
01901 <span class="comment">//    PPE - Supplies the PPE to get the virtual address for.</span>
01902 <span class="comment">//</span>
01903 <span class="comment">// Return Value:</span>
01904 <span class="comment">//</span>
01905 <span class="comment">//    Virtual address mapped by the PPE.</span>
01906 <span class="comment">//</span>
01907 <span class="comment">//--</span>
01908 
01909 <span class="preprocessor">#define MiGetVirtualAddressMappedByPpe(PPE) (NULL)</span>
01910 <span class="preprocessor"></span>
01911 <span class="comment">//++</span>
01912 <span class="comment">//PVOID</span>
01913 <span class="comment">//MiGetVirtualAddressMappedByPde (</span>
01914 <span class="comment">//    IN PMMPTE PTE</span>
01915 <span class="comment">//    );</span>
01916 <span class="comment">//</span>
01917 <span class="comment">// Routine Description:</span>
01918 <span class="comment">//</span>
01919 <span class="comment">//    MiGetVirtualAddressMappedByPde returns the virtual address</span>
01920 <span class="comment">//    which is mapped by a given PDE address.</span>
01921 <span class="comment">//</span>
01922 <span class="comment">// Arguments</span>
01923 <span class="comment">//</span>
01924 <span class="comment">//    PDE - Supplies the PDE to get the virtual address for.</span>
01925 <span class="comment">//</span>
01926 <span class="comment">// Return Value:</span>
01927 <span class="comment">//</span>
01928 <span class="comment">//    Virtual address mapped by the PDE.</span>
01929 <span class="comment">//</span>
01930 <span class="comment">//--</span>
01931 
01932 <span class="preprocessor">#define MiGetVirtualAddressMappedByPde(PDE) ((PVOID)((ULONG)(PDE) &lt;&lt; 18))</span>
01933 <span class="preprocessor"></span>
01934 
01935 <span class="comment">//++</span>
01936 <span class="comment">//PVOID</span>
01937 <span class="comment">//MiGetVirtualAddressMappedByPte (</span>
01938 <span class="comment">//    IN PMMPTE PTE</span>
01939 <span class="comment">//    );</span>
01940 <span class="comment">//</span>
01941 <span class="comment">// Routine Description:</span>
01942 <span class="comment">//</span>
01943 <span class="comment">//    MiGetVirtualAddressMappedByPte returns the virtual address</span>
01944 <span class="comment">//    which is mapped by a given PTE address.</span>
01945 <span class="comment">//</span>
01946 <span class="comment">// Arguments</span>
01947 <span class="comment">//</span>
01948 <span class="comment">//    PTE - Supplies the PTE to get the virtual address for.</span>
01949 <span class="comment">//</span>
01950 <span class="comment">// Return Value:</span>
01951 <span class="comment">//</span>
01952 <span class="comment">//    Virtual address mapped by the PTE.</span>
01953 <span class="comment">//</span>
01954 <span class="comment">//--</span>
01955 
01956 <span class="preprocessor">#define MiGetVirtualAddressMappedByPte(PTE) ((PVOID)((ULONG)(PTE) &lt;&lt; 9))</span>
01957 <span class="preprocessor"></span>
01958 
01959 <span class="comment">//++</span>
01960 <span class="comment">//LOGICAL</span>
01961 <span class="comment">//MiIsVirtualAddressOnPpeBoundary (</span>
01962 <span class="comment">//    IN PVOID VA</span>
01963 <span class="comment">//    );</span>
01964 <span class="comment">//</span>
01965 <span class="comment">// Routine Description:</span>
01966 <span class="comment">//</span>
01967 <span class="comment">//    MiIsVirtualAddressOnPpeBoundary returns TRUE if the virtual address is</span>
01968 <span class="comment">//    on a page directory entry boundary.</span>
01969 <span class="comment">//</span>
01970 <span class="comment">// Arguments</span>
01971 <span class="comment">//</span>
01972 <span class="comment">//    VA - Supplies the virtual address to check.</span>
01973 <span class="comment">//</span>
01974 <span class="comment">// Return Value:</span>
01975 <span class="comment">//</span>
01976 <span class="comment">//    TRUE if on a boundary, FALSE if not.</span>
01977 <span class="comment">//</span>
01978 <span class="comment">//--</span>
01979 
01980 <span class="preprocessor">#define MiIsVirtualAddressOnPpeBoundary(VA) (FALSE)</span>
01981 <span class="preprocessor"></span>
01982 
01983 <span class="comment">//++</span>
01984 <span class="comment">//LOGICAL</span>
01985 <span class="comment">//MiIsVirtualAddressOnPdeBoundary (</span>
01986 <span class="comment">//    IN PVOID VA</span>
01987 <span class="comment">//    );</span>
01988 <span class="comment">//</span>
01989 <span class="comment">// Routine Description:</span>
01990 <span class="comment">//</span>
01991 <span class="comment">//    MiIsVirtualAddressOnPdeBoundary returns TRUE if the virtual address is</span>
01992 <span class="comment">//    on a page directory entry boundary.</span>
01993 <span class="comment">//</span>
01994 <span class="comment">// Arguments</span>
01995 <span class="comment">//</span>
01996 <span class="comment">//    VA - Supplies the virtual address to check.</span>
01997 <span class="comment">//</span>
01998 <span class="comment">// Return Value:</span>
01999 <span class="comment">//</span>
02000 <span class="comment">//    TRUE if on a 4MB PDE boundary, FALSE if not.</span>
02001 <span class="comment">//</span>
02002 <span class="comment">//--</span>
02003 
02004 <span class="preprocessor">#define MiIsVirtualAddressOnPdeBoundary(VA) (((ULONG_PTR)(VA) &amp; PAGE_DIRECTORY_MASK) == 0)</span>
02005 <span class="preprocessor"></span>
02006 
02007 <span class="comment">//++</span>
02008 <span class="comment">//LOGICAL</span>
02009 <span class="comment">//MiIsPteOnPpeBoundary (</span>
02010 <span class="comment">//    IN PVOID PTE</span>
02011 <span class="comment">//    );</span>
02012 <span class="comment">//</span>
02013 <span class="comment">// Routine Description:</span>
02014 <span class="comment">//</span>
02015 <span class="comment">//    MiIsPteOnPpeBoundary returns TRUE if the PTE is</span>
02016 <span class="comment">//    on a page directory parent entry boundary.</span>
02017 <span class="comment">//</span>
02018 <span class="comment">// Arguments</span>
02019 <span class="comment">//</span>
02020 <span class="comment">//    PTE - Supplies the PTE to check.</span>
02021 <span class="comment">//</span>
02022 <span class="comment">// Return Value:</span>
02023 <span class="comment">//</span>
02024 <span class="comment">//    TRUE if on a boundary, FALSE if not.</span>
02025 <span class="comment">//</span>
02026 <span class="comment">//--</span>
02027 
02028 <span class="preprocessor">#define MiIsPteOnPpeBoundary(PTE) (FALSE)</span>
02029 <span class="preprocessor"></span>
02030 
02031 <span class="comment">//++</span>
02032 <span class="comment">//LOGICAL</span>
02033 <span class="comment">//MiIsPteOnPdeBoundary (</span>
02034 <span class="comment">//    IN PVOID PTE</span>
02035 <span class="comment">//    );</span>
02036 <span class="comment">//</span>
02037 <span class="comment">// Routine Description:</span>
02038 <span class="comment">//</span>
02039 <span class="comment">//    MiIsPteOnPdeBoundary returns TRUE if the PTE is</span>
02040 <span class="comment">//    on a page directory entry boundary.</span>
02041 <span class="comment">//</span>
02042 <span class="comment">// Arguments</span>
02043 <span class="comment">//</span>
02044 <span class="comment">//    PTE - Supplies the PTE to check.</span>
02045 <span class="comment">//</span>
02046 <span class="comment">// Return Value:</span>
02047 <span class="comment">//</span>
02048 <span class="comment">//    TRUE if on a 4MB PDE boundary, FALSE if not.</span>
02049 <span class="comment">//</span>
02050 <span class="comment">//--</span>
02051 
02052 <span class="preprocessor">#define MiIsPteOnPdeBoundary(PTE) (((ULONG_PTR)(PTE) &amp; (PAGE_SIZE - 1)) == 0)</span>
02053 <span class="preprocessor"></span>
02054 
02055 <span class="comment">//++</span>
02056 <span class="comment">//LOGICAL</span>
02057 <span class="comment">//MiDoesPpeExistAndMakeValid (</span>
02058 <span class="comment">//    IN PMMPTE PointerPpe,</span>
02059 <span class="comment">//    IN PEPROCESS TargetProcess,</span>
02060 <span class="comment">//    IN ULONG PfnMutexHeld</span>
02061 <span class="comment">//    OUT PULONG Waited</span>
02062 <span class="comment">//    );</span>
02063 <span class="comment">//</span>
02064 <span class="comment">// Routine Description:</span>
02065 <span class="comment">//</span>
02066 <span class="comment">//    MiDoesPpeExistAndMakeValid returns TRUE if the specified PPE entry</span>
02067 <span class="comment">//    exists and can be made valid.</span>
02068 <span class="comment">//</span>
02069 <span class="comment">// Arguments</span>
02070 <span class="comment">//</span>
02071 <span class="comment">//    PointerPpe - Supplies the PPE entry to check.</span>
02072 <span class="comment">//</span>
02073 <span class="comment">//    TargetProcess - Supplies a pointer to the current process.</span>
02074 <span class="comment">//</span>
02075 <span class="comment">//    PfnMutexHeld - Supplies the value TRUE if the PFN mutex is held, FALSE</span>
02076 <span class="comment">//                   otherwise.</span>
02077 <span class="comment">//</span>
02078 <span class="comment">//    Waited - Supplies a pointer to increment if the mutex was released and</span>
02079 <span class="comment">//             reacquired.</span>
02080 <span class="comment">//</span>
02081 <span class="comment">// Return Value:</span>
02082 <span class="comment">//</span>
02083 <span class="comment">//    TRUE if valid, FALSE if not.  Always TRUE on x86.</span>
02084 <span class="comment">//</span>
02085 <span class="comment">//--</span>
02086 
02087 <span class="preprocessor">#define MiDoesPpeExistAndMakeValid(PPE, TARGETPROCESS, PFNMUTEXHELD, WAITED) (1)</span>
02088 <span class="preprocessor"></span>
02089 
02090 <span class="comment">//++</span>
02091 <span class="comment">//ULONG</span>
02092 <span class="comment">//GET_PAGING_FILE_NUMBER (</span>
02093 <span class="comment">//    IN MMPTE PTE</span>
02094 <span class="comment">//    );</span>
02095 <span class="comment">//</span>
02096 <span class="comment">// Routine Description:</span>
02097 <span class="comment">//</span>
02098 <span class="comment">//    This macro extracts the paging file number from a PTE.</span>
02099 <span class="comment">//</span>
02100 <span class="comment">// Arguments</span>
02101 <span class="comment">//</span>
02102 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
02103 <span class="comment">//</span>
02104 <span class="comment">// Return Value:</span>
02105 <span class="comment">//</span>
02106 <span class="comment">//    The paging file number.</span>
02107 <span class="comment">//</span>
02108 <span class="comment">//--</span>
02109 
02110 <span class="preprocessor">#define GET_PAGING_FILE_NUMBER(PTE) ((ULONG)((((PTE).u.Long) &gt;&gt; 1) &amp; 0x0000000F))</span>
02111 <span class="preprocessor"></span>
02112 
02113 
02114 <span class="comment">//++</span>
02115 <span class="comment">//ULONG</span>
02116 <span class="comment">//GET_PAGING_FILE_OFFSET (</span>
02117 <span class="comment">//    IN MMPTE PTE</span>
02118 <span class="comment">//    );</span>
02119 <span class="comment">//</span>
02120 <span class="comment">// Routine Description:</span>
02121 <span class="comment">//</span>
02122 <span class="comment">//    This macro extracts the offset into the paging file from a PTE.</span>
02123 <span class="comment">//</span>
02124 <span class="comment">// Arguments</span>
02125 <span class="comment">//</span>
02126 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
02127 <span class="comment">//</span>
02128 <span class="comment">// Return Value:</span>
02129 <span class="comment">//</span>
02130 <span class="comment">//    The paging file offset.</span>
02131 <span class="comment">//</span>
02132 <span class="comment">//--</span>
02133 
02134 <span class="preprocessor">#define GET_PAGING_FILE_OFFSET(PTE) ((ULONG)((PTE).u.Soft.PageFileHigh))</span>
02135 <span class="preprocessor"></span>
02136 
02137 
02138 
02139 <span class="comment">//++</span>
02140 <span class="comment">//ULONG</span>
02141 <span class="comment">//IS_PTE_NOT_DEMAND_ZERO (</span>
02142 <span class="comment">//    IN PMMPTE PPTE</span>
02143 <span class="comment">//    );</span>
02144 <span class="comment">//</span>
02145 <span class="comment">// Routine Description:</span>
02146 <span class="comment">//</span>
02147 <span class="comment">//    This macro checks to see if a given PTE is NOT a demand zero PTE.</span>
02148 <span class="comment">//</span>
02149 <span class="comment">// Arguments</span>
02150 <span class="comment">//</span>
02151 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
02152 <span class="comment">//</span>
02153 <span class="comment">// Return Value:</span>
02154 <span class="comment">//</span>
02155 <span class="comment">//     Returns 0 if the PTE is demand zero, non-zero otherwise.</span>
02156 <span class="comment">//</span>
02157 <span class="comment">//--</span>
02158 
02159 <span class="preprocessor">#define IS_PTE_NOT_DEMAND_ZERO(PTE) ((PTE).u.Long &amp; ~0x3FE)</span>
02160 <span class="preprocessor"></span>
02161 
02162 <span class="comment">//++</span>
02163 <span class="comment">//VOID</span>
02164 <span class="comment">//MI_MAKING_VALID_PTE_INVALID(</span>
02165 <span class="comment">//    IN PMMPTE PPTE</span>
02166 <span class="comment">//    );</span>
02167 <span class="comment">//</span>
02168 <span class="comment">// Routine Description:</span>
02169 <span class="comment">//</span>
02170 <span class="comment">//    Prepare to make a single valid PTE invalid.</span>
02171 <span class="comment">//    No action is required on x86.</span>
02172 <span class="comment">//</span>
02173 <span class="comment">// Arguments</span>
02174 <span class="comment">//</span>
02175 <span class="comment">//    SYSTEM_WIDE - Supplies TRUE if this will happen on all processors.</span>
02176 <span class="comment">//</span>
02177 <span class="comment">// Return Value:</span>
02178 <span class="comment">//</span>
02179 <span class="comment">//    None.</span>
02180 <span class="comment">//</span>
02181 <span class="comment">//--</span>
02182 
02183 <span class="preprocessor">#define MI_MAKING_VALID_PTE_INVALID(SYSTEM_WIDE)</span>
02184 <span class="preprocessor"></span>
02185 
02186 <span class="comment">//++</span>
02187 <span class="comment">//VOID</span>
02188 <span class="comment">//MI_MAKING_VALID_MULTIPLE_PTES_INVALID(</span>
02189 <span class="comment">//    IN PMMPTE PPTE</span>
02190 <span class="comment">//    );</span>
02191 <span class="comment">//</span>
02192 <span class="comment">// Routine Description:</span>
02193 <span class="comment">//</span>
02194 <span class="comment">//    Prepare to make multiple valid PTEs invalid.</span>
02195 <span class="comment">//    No action is required on x86.</span>
02196 <span class="comment">//</span>
02197 <span class="comment">// Arguments</span>
02198 <span class="comment">//</span>
02199 <span class="comment">//    SYSTEM_WIDE - Supplies TRUE if this will happen on all processors.</span>
02200 <span class="comment">//</span>
02201 <span class="comment">// Return Value:</span>
02202 <span class="comment">//</span>
02203 <span class="comment">//    None.</span>
02204 <span class="comment">//</span>
02205 <span class="comment">//--</span>
02206 
02207 <span class="preprocessor">#define MI_MAKING_MULTIPLE_PTES_INVALID(SYSTEM_WIDE)</span>
02208 <span class="preprocessor"></span>
02209 
02210 
02211 <span class="comment">//++</span>
02212 <span class="comment">//VOID</span>
02213 <span class="comment">//MI_MAKE_PROTECT_WRITE_COPY (</span>
02214 <span class="comment">//    IN OUT MMPTE PPTE</span>
02215 <span class="comment">//    );</span>
02216 <span class="comment">//</span>
02217 <span class="comment">// Routine Description:</span>
02218 <span class="comment">//</span>
02219 <span class="comment">//    This macro makes a writable PTE a writable-copy PTE.</span>
02220 <span class="comment">//</span>
02221 <span class="comment">// Arguments</span>
02222 <span class="comment">//</span>
02223 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
02224 <span class="comment">//</span>
02225 <span class="comment">// Return Value:</span>
02226 <span class="comment">//</span>
02227 <span class="comment">//    NONE</span>
02228 <span class="comment">//</span>
02229 <span class="comment">//--</span>
02230 
02231 <span class="preprocessor">#define MI_MAKE_PROTECT_WRITE_COPY(PTE) \</span>
02232 <span class="preprocessor">        if ((PTE).u.Soft.Protection &amp; MM_PROTECTION_WRITE_MASK) {      \</span>
02233 <span class="preprocessor">            (PTE).u.Long |= MM_PROTECTION_COPY_MASK &lt;&lt; MM_PROTECT_FIELD_SHIFT;      \</span>
02234 <span class="preprocessor">        }</span>
02235 <span class="preprocessor"></span>
02236 
02237 <span class="comment">//++</span>
02238 <span class="comment">//VOID</span>
02239 <span class="comment">//MI_SET_PAGE_DIRTY(</span>
02240 <span class="comment">//    IN PMMPTE PPTE,</span>
02241 <span class="comment">//    IN PVOID VA,</span>
02242 <span class="comment">//    IN PVOID PFNHELD</span>
02243 <span class="comment">//    );</span>
02244 <span class="comment">//</span>
02245 <span class="comment">// Routine Description:</span>
02246 <span class="comment">//</span>
02247 <span class="comment">//    This macro sets the dirty bit (and release page file space).</span>
02248 <span class="comment">//</span>
02249 <span class="comment">// Arguments</span>
02250 <span class="comment">//</span>
02251 <span class="comment">//    PPTE - Supplies a pointer to the PTE that corresponds to VA.</span>
02252 <span class="comment">//</span>
02253 <span class="comment">//    VA - Supplies a the virtual address of the page fault.</span>
02254 <span class="comment">//</span>
02255 <span class="comment">//    PFNHELD - Supplies TRUE if the PFN lock is held.</span>
02256 <span class="comment">//</span>
02257 <span class="comment">// Return Value:</span>
02258 <span class="comment">//</span>
02259 <span class="comment">//    None.</span>
02260 <span class="comment">//</span>
02261 <span class="comment">//--</span>
02262 
02263 <span class="preprocessor">#if defined(NT_UP)</span>
02264 <span class="preprocessor"></span><span class="preprocessor">#define MI_SET_PAGE_DIRTY(PPTE,VA,PFNHELD)</span>
02265 <span class="preprocessor"></span><span class="preprocessor">#else</span>
02266 <span class="preprocessor"></span><span class="preprocessor">#define MI_SET_PAGE_DIRTY(PPTE,VA,PFNHELD)                          \</span>
02267 <span class="preprocessor">            if ((PPTE)-&gt;u.Hard.Dirty == 1) {                        \</span>
02268 <span class="preprocessor">                MiSetDirtyBit ((VA),(PPTE),(PFNHELD));              \</span>
02269 <span class="preprocessor">            }</span>
02270 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
02271 <span class="preprocessor"></span>
02272 
02273 
02274 
02275 <span class="comment">//++</span>
02276 <span class="comment">//VOID</span>
02277 <span class="comment">//MI_NO_FAULT_FOUND(</span>
02278 <span class="comment">//    IN TEMP,</span>
02279 <span class="comment">//    IN PMMPTE PPTE,</span>
02280 <span class="comment">//    IN PVOID VA,</span>
02281 <span class="comment">//    IN PVOID PFNHELD</span>
02282 <span class="comment">//    );</span>
02283 <span class="comment">//</span>
02284 <span class="comment">// Routine Description:</span>
02285 <span class="comment">//</span>
02286 <span class="comment">//    This macro handles the case when a page fault is taken and no</span>
02287 <span class="comment">//    PTE with the valid bit clear is found.</span>
02288 <span class="comment">//</span>
02289 <span class="comment">// Arguments</span>
02290 <span class="comment">//</span>
02291 <span class="comment">//    TEMP - Supplies a temporary for usage.</span>
02292 <span class="comment">//</span>
02293 <span class="comment">//    PPTE - Supplies a pointer to the PTE that corresponds to VA.</span>
02294 <span class="comment">//</span>
02295 <span class="comment">//    VA - Supplies a the virtual address of the page fault.</span>
02296 <span class="comment">//</span>
02297 <span class="comment">//    PFNHELD - Supplies TRUE if the PFN lock is held.</span>
02298 <span class="comment">//</span>
02299 <span class="comment">// Return Value:</span>
02300 <span class="comment">//</span>
02301 <span class="comment">//    None.</span>
02302 <span class="comment">//</span>
02303 <span class="comment">//--</span>
02304 
02305 <span class="preprocessor">#if defined(NT_UP)</span>
02306 <span class="preprocessor"></span><span class="preprocessor">#define MI_NO_FAULT_FOUND(TEMP,PPTE,VA,PFNHELD)</span>
02307 <span class="preprocessor"></span><span class="preprocessor">#else</span>
02308 <span class="preprocessor"></span><span class="preprocessor">#define MI_NO_FAULT_FOUND(TEMP,PPTE,VA,PFNHELD) \</span>
02309 <span class="preprocessor">        if (StoreInstruction &amp;&amp; ((PPTE)-&gt;u.Hard.Dirty == 0)) {  \</span>
02310 <span class="preprocessor">            MiSetDirtyBit ((VA),(PPTE),(PFNHELD));     \</span>
02311 <span class="preprocessor">        }</span>
02312 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
02313 <span class="preprocessor"></span>
02314 
02315 
02316 
02317 <span class="comment">//++</span>
02318 <span class="comment">//ULONG</span>
02319 <span class="comment">//MI_CAPTURE_DIRTY_BIT_TO_PFN (</span>
02320 <span class="comment">//    IN PMMPTE PPTE,</span>
02321 <span class="comment">//    IN PMMPFN PPFN</span>
02322 <span class="comment">//    );</span>
02323 <span class="comment">//</span>
02324 <span class="comment">// Routine Description:</span>
02325 <span class="comment">//</span>
02326 <span class="comment">//    This macro gets captures the state of the dirty bit to the PFN</span>
02327 <span class="comment">//    and frees any associated page file space if the PTE has been</span>
02328 <span class="comment">//    modified element.</span>
02329 <span class="comment">//</span>
02330 <span class="comment">//    NOTE - THE PFN LOCK MUST BE HELD!</span>
02331 <span class="comment">//</span>
02332 <span class="comment">// Arguments</span>
02333 <span class="comment">//</span>
02334 <span class="comment">//    PPTE - Supplies the PTE to operate upon.</span>
02335 <span class="comment">//</span>
02336 <span class="comment">//    PPFN - Supplies a pointer to the PFN database element that corresponds</span>
02337 <span class="comment">//           to the page mapped by the PTE.</span>
02338 <span class="comment">//</span>
02339 <span class="comment">// Return Value:</span>
02340 <span class="comment">//</span>
02341 <span class="comment">//    None.</span>
02342 <span class="comment">//</span>
02343 <span class="comment">//--</span>
02344 
02345 <span class="preprocessor">#define MI_CAPTURE_DIRTY_BIT_TO_PFN(PPTE,PPFN)                      \</span>
02346 <span class="preprocessor">         ASSERT (KeGetCurrentIrql() &gt; APC_LEVEL);                   \</span>
02347 <span class="preprocessor">         if (((PPFN)-&gt;u3.e1.Modified == 0) &amp;&amp;                       \</span>
02348 <span class="preprocessor">            ((PPTE)-&gt;u.Hard.Dirty != 0)) {               \</span>
02349 <span class="preprocessor">             (PPFN)-&gt;u3.e1.Modified = 1;                            \</span>
02350 <span class="preprocessor">             if (((PPFN)-&gt;OriginalPte.u.Soft.Prototype == 0) &amp;&amp;     \</span>
02351 <span class="preprocessor">                          ((PPFN)-&gt;u3.e1.WriteInProgress == 0)) {   \</span>
02352 <span class="preprocessor">                 MiReleasePageFileSpace ((PPFN)-&gt;OriginalPte);      \</span>
02353 <span class="preprocessor">                 (PPFN)-&gt;OriginalPte.u.Soft.PageFileHigh = 0;       \</span>
02354 <span class="preprocessor">             }                                                      \</span>
02355 <span class="preprocessor">         }</span>
02356 <span class="preprocessor"></span>
02357 
02358 <span class="comment">//++</span>
02359 <span class="comment">//BOOLEAN</span>
02360 <span class="comment">//MI_IS_PHYSICAL_ADDRESS (</span>
02361 <span class="comment">//    IN PVOID VA</span>
02362 <span class="comment">//    );</span>
02363 <span class="comment">//</span>
02364 <span class="comment">// Routine Description:</span>
02365 <span class="comment">//</span>
02366 <span class="comment">//    This macro determines if a given virtual address is really a</span>
02367 <span class="comment">//    physical address.</span>
02368 <span class="comment">//</span>
02369 <span class="comment">// Arguments</span>
02370 <span class="comment">//</span>
02371 <span class="comment">//    VA - Supplies the virtual address.</span>
02372 <span class="comment">//</span>
02373 <span class="comment">// Return Value:</span>
02374 <span class="comment">//</span>
02375 <span class="comment">//    FALSE if it is not a physical address, TRUE if it is.</span>
02376 <span class="comment">//</span>
02377 <span class="comment">//--</span>
02378 
02379 
02380 <span class="preprocessor">#define MI_IS_PHYSICAL_ADDRESS(Va) \</span>
02381 <span class="preprocessor">     (((ULONG)Va &gt;= MM_KSEG0_BASE) &amp;&amp; ((ULONG)Va &lt; MM_KSEG2_BASE) &amp;&amp; (MmKseg2Frame))</span>
02382 <span class="preprocessor"></span>
02383 
02384 <span class="comment">//++</span>
02385 <span class="comment">//ULONG</span>
02386 <span class="comment">//MI_CONVERT_PHYSICAL_TO_PFN (</span>
02387 <span class="comment">//    IN PVOID VA</span>
02388 <span class="comment">//    );</span>
02389 <span class="comment">//</span>
02390 <span class="comment">// Routine Description:</span>
02391 <span class="comment">//</span>
02392 <span class="comment">//    This macro converts a physical address (see MI_IS_PHYSICAL_ADDRESS)</span>
02393 <span class="comment">//    to its corresponding physical frame number.</span>
02394 <span class="comment">//</span>
02395 <span class="comment">// Arguments</span>
02396 <span class="comment">//</span>
02397 <span class="comment">//    VA - Supplies a pointer to the physical address.</span>
02398 <span class="comment">//</span>
02399 <span class="comment">// Return Value:</span>
02400 <span class="comment">//</span>
02401 <span class="comment">//    Returns the PFN for the page.</span>
02402 <span class="comment">//</span>
02403 <span class="comment">//--</span>
02404 
02405 
02406 <span class="preprocessor">#define MI_CONVERT_PHYSICAL_TO_PFN(Va)    (((ULONG)Va &lt;&lt; 3) &gt;&gt; 15)</span>
02407 <span class="preprocessor"></span>
02408 
02409 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d4/d1/struct__MMCOLOR__TABLES.html">_MMCOLOR_TABLES</a> {
02410     ULONG <a class="code" href="../../d4/d1/struct__MMCOLOR__TABLES.html#o0">Flink</a>;
02411     PVOID <a class="code" href="../../d4/d1/struct__MMCOLOR__TABLES.html#o1">Blink</a>;
02412 } <a class="code" href="../../d4/d1/struct__MMCOLOR__TABLES.html">MMCOLOR_TABLES</a>, *<a class="code" href="../../d4/d1/struct__MMCOLOR__TABLES.html">PMMCOLOR_TABLES</a>;
02413 
02414 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d1/d4/struct__MMPRIMARY__COLOR__TABLES.html">_MMPRIMARY_COLOR_TABLES</a> {
02415     LIST_ENTRY <a class="code" href="../../d1/d4/struct__MMPRIMARY__COLOR__TABLES.html#o0">ListHead</a>;
02416 } <a class="code" href="../../d1/d4/struct__MMPRIMARY__COLOR__TABLES.html">MMPRIMARY_COLOR_TABLES</a>, *<a class="code" href="../../d1/d4/struct__MMPRIMARY__COLOR__TABLES.html">PMMPRIMARY_COLOR_TABLES</a>;
02417 
02418 <span class="keyword">extern</span> <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a203">PMMCOLOR_TABLES</a> <a class="code" href="../../d4/d2/datalpha_8c.html#a20">MmFreePagesByColor</a>[2];
02419 
02420 <span class="keyword">extern</span> ULONG <a class="code" href="../../d4/d2/datalpha_8c.html#a23">MmTotalPagesForPagingFile</a>;
02421 
02422 
02423 <span class="comment">//</span>
02424 <span class="comment">// A VALID Page Table Entry on an Intel PAE has the following definition.</span>
02425 <span class="comment">//</span>
02426 
02427 <span class="preprocessor">#define MI_PTE_LOOKUP_NEEDED (0xffffffff)</span>
02428 <span class="preprocessor"></span>
02429 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html">_MMPTE_SOFTWARE</a> {
02430     ULONGLONG <a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html#o0">Valid</a> : 1;
02431     ULONGLONG <a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html#o4">PageFileLow</a> : 4;
02432     ULONGLONG <a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html#o3">Protection</a> : 5;
02433     ULONGLONG <a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html#o1">Prototype</a> : 1;
02434     ULONGLONG <a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html#o2">Transition</a> : 1;
02435     ULONGLONG Unused : 20;
02436     ULONGLONG <a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html#o5">PageFileHigh</a> : 32;
02437 } <a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html">MMPTE_SOFTWARE</a>;
02438 
02439 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html">_MMPTE_TRANSITION</a> {
02440     ULONGLONG <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html#o0">Valid</a> : 1;
02441     ULONGLONG <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html#o12">Write</a> : 1;
02442     ULONGLONG <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html#o13">Owner</a> : 1;
02443     ULONGLONG <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html#o14">WriteThrough</a> : 1;
02444     ULONGLONG <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html#o15">CacheDisable</a> : 1;
02445     ULONGLONG <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html#o3">Protection</a> : 5;
02446     ULONGLONG <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html#o1">Prototype</a> : 1;
02447     ULONGLONG <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html#o2">Transition</a> : 1;
02448     ULONGLONG <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html#o5">PageFrameNumber</a> : 24;
02449     ULONGLONG Unused : 28;
02450 } <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html">MMPTE_TRANSITION</a>;
02451 
02452 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html">_MMPTE_PROTOTYPE</a> {
02453     ULONGLONG <a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html#o0">Valid</a> : 1;
02454     ULONGLONG Unused0: 7;
02455     ULONGLONG <a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html#o2">ReadOnly</a> : 1;  <span class="comment">// if set allow read only access.  LWFIX: remove</span>
02456     ULONGLONG Unused1: 1;
02457     ULONGLONG <a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html#o1">Prototype</a> : 1;
02458     ULONGLONG <a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html#o8">Protection</a> : 5;
02459     ULONGLONG Unused: 16;
02460     ULONGLONG <a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html#o4">ProtoAddress</a>: 32;
02461 } <a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html">MMPTE_PROTOTYPE</a>;
02462 
02463 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html">_MMPTE_SUBSECTION</a> {
02464     ULONGLONG <a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html#o0">Valid</a> : 1;
02465     ULONGLONG Unused0 : 4;
02466     ULONGLONG <a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html#o3">Protection</a> : 5;
02467     ULONGLONG <a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html#o1">Prototype</a> : 1;
02468     ULONGLONG Unused1 : 21;
02469     ULONGLONG <a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html#o4">SubsectionAddress</a> : 32;
02470 } <a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html">MMPTE_SUBSECTION</a>;
02471 
02472 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d2/d5/struct__MMPTE__LIST.html">_MMPTE_LIST</a> {
02473     ULONGLONG <a class="code" href="../../d2/d5/struct__MMPTE__LIST.html#o0">Valid</a> : 1;
02474     ULONGLONG <a class="code" href="../../d2/d5/struct__MMPTE__LIST.html#o2">OneEntry</a> : 1;
02475     ULONGLONG <a class="code" href="../../d2/d5/struct__MMPTE__LIST.html#o14">filler0</a> : 10;
02476     ULONGLONG filler1 : 20;
02477     ULONGLONG <a class="code" href="../../d2/d5/struct__MMPTE__LIST.html#o4">NextEntry</a> : 32;
02478 } <a class="code" href="../../d2/d5/struct__MMPTE__LIST.html">MMPTE_LIST</a>;
02479 
02480 <span class="keyword">typedef</span> <span class="keyword">struct </span>_MMPTE_HIGHLOW {
02481     ULONG LowPart;
02482     ULONG HighPart;
02483 } MMPTE_HIGHLOW;
02484 
02485 <span class="comment">//</span>
02486 <span class="comment">// A Page Table Entry on an Intel PAE has the following definition.</span>
02487 <span class="comment">//</span>
02488 
02489 <span class="preprocessor">#if defined(NT_UP)</span>
02490 <span class="preprocessor"></span>
02491 <span class="comment">//</span>
02492 <span class="comment">// Uniprocessor version.</span>
02493 <span class="comment">//</span>
02494 
02495 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html">_MMPTE_HARDWARE</a> {
02496     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o0">Valid</a> : 1;
02497     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o11">Write</a> : 1;        <span class="comment">// UP version</span>
02498     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o2">Owner</a> : 1;
02499     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o3">WriteThrough</a> : 1;
02500     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o4">CacheDisable</a> : 1;
02501     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o5">Accessed</a> : 1;
02502     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o6">Dirty</a> : 1;
02503     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o7">LargePage</a> : 1;
02504     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o8">Global</a> : 1;
02505     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o9">CopyOnWrite</a> : 1; <span class="comment">// software field</span>
02506     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o10">Prototype</a> : 1;   <span class="comment">// software field</span>
02507     ULONGLONG reserved0 : 1;  <span class="comment">// software field</span>
02508     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o12">PageFrameNumber</a> : 24;
02509     ULONGLONG reserved1 : 28;  <span class="comment">// software field</span>
02510 } <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html">MMPTE_HARDWARE</a>, *<a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html">PMMPTE_HARDWARE</a>;
02511 
02512 <span class="preprocessor">#define HARDWARE_PTE_DIRTY_MASK     0x40</span>
02513 <span class="preprocessor"></span>
02514 <span class="preprocessor">#else</span>
02515 <span class="preprocessor"></span>
02516 <span class="comment">//</span>
02517 <span class="comment">// MP version to avoid stalls when flushing TBs across processors.</span>
02518 <span class="comment">//</span>
02519 
02520 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html">_MMPTE_HARDWARE</a> {
02521     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o0">Valid</a> : 1;
02522     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o1">Writable</a> : 1;        <span class="comment">// changed for MP version</span>
02523     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o2">Owner</a> : 1;
02524     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o3">WriteThrough</a> : 1;
02525     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o4">CacheDisable</a> : 1;
02526     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o5">Accessed</a> : 1;
02527     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o6">Dirty</a> : 1;
02528     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o7">LargePage</a> : 1;
02529     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o8">Global</a> : 1;
02530     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o9">CopyOnWrite</a> : 1; <span class="comment">// software field</span>
02531     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o10">Prototype</a> : 1;   <span class="comment">// software field</span>
02532     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o11">Write</a> : 1;       <span class="comment">// software field - MP change</span>
02533     ULONGLONG <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html#o12">PageFrameNumber</a> : 24;
02534     ULONGLONG reserved1 : 28;  <span class="comment">// software field</span>
02535 } <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html">MMPTE_HARDWARE</a>, *<a class="code" href="../../d6/d8/mi386_8h.html#a219">PMMPTE_HARDWARE</a>;
02536 
02537 <span class="preprocessor">#define HARDWARE_PTE_DIRTY_MASK     0x42</span>
02538 <span class="preprocessor"></span>
02539 <span class="preprocessor">#endif //NT_UP</span>
02540 <span class="preprocessor"></span>
02541 <span class="preprocessor">#define MI_GET_PAGE_FRAME_FROM_PTE(PTE) ((PFN_NUMBER)(PTE)-&gt;u.Hard.PageFrameNumber)</span>
02542 <span class="preprocessor"></span><span class="preprocessor">#define MI_GET_PAGE_FRAME_FROM_TRANSITION_PTE(PTE) ((PFN_NUMBER)(PTE)-&gt;u.Trans.PageFrameNumber)</span>
02543 <span class="preprocessor"></span><span class="preprocessor">#define MI_GET_PROTECTION_FROM_SOFT_PTE(PTE) ((ULONG)(PTE)-&gt;u.Soft.Protection)</span>
02544 <span class="preprocessor"></span><span class="preprocessor">#define MI_GET_PROTECTION_FROM_TRANSITION_PTE(PTE) ((ULONG)(PTE)-&gt;u.Trans.Protection)</span>
02545 <span class="preprocessor"></span>
02546 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d2/d4/struct__MMPTE.html">_MMPTE</a> {
02547     <span class="keyword">union  </span>{
02548         ULONGLONG <a class="code" href="../../d2/d4/struct__MMPTE.html#o0">Long</a>;
02549         MMPTE_HIGHLOW HighLow;
02550         <a class="code" href="../../d0/d5/struct__MMPTE__HARDWARE.html">MMPTE_HARDWARE</a> <a class="code" href="../../d2/d4/struct__MMPTE.html#o1">Hard</a>;
02551         HARDWARE_PTE <a class="code" href="../../d2/d4/struct__MMPTE.html#o2">Flush</a>;
02552         <a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html">MMPTE_PROTOTYPE</a> <a class="code" href="../../d2/d4/struct__MMPTE.html#o3">Proto</a>;
02553         <a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html">MMPTE_SOFTWARE</a> <a class="code" href="../../d2/d4/struct__MMPTE.html#o4">Soft</a>;
02554         <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html">MMPTE_TRANSITION</a> <a class="code" href="../../d2/d4/struct__MMPTE.html#o5">Trans</a>;
02555         <a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html">MMPTE_SUBSECTION</a> <a class="code" href="../../d2/d4/struct__MMPTE.html#o7">Subsect</a>;
02556         <a class="code" href="../../d2/d5/struct__MMPTE__LIST.html">MMPTE_LIST</a> <a class="code" href="../../d2/d4/struct__MMPTE.html#o6">List</a>;
02557         } <a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>;
02558 } <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a>;
02559 
02560 <span class="keyword">typedef</span> <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a> *<a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a>;
02561 
02562 <span class="keyword">extern</span> <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a> <a class="code" href="../../d2/d2/data386_8c.html#a2">MmPteGlobal</a>; <span class="comment">// Set if processor supports Global Page, else zero.</span>
02563 
02564 <span class="comment">//++</span>
02565 <span class="comment">//VOID</span>
02566 <span class="comment">//MI_WRITE_VALID_PTE (</span>
02567 <span class="comment">//    IN PMMPTE PointerPte,</span>
02568 <span class="comment">//    IN MMPTE PteContents</span>
02569 <span class="comment">//    );</span>
02570 <span class="comment">//</span>
02571 <span class="comment">// Routine Description:</span>
02572 <span class="comment">//</span>
02573 <span class="comment">//    MI_WRITE_VALID_PTE fills in the specified PTE making it valid with the</span>
02574 <span class="comment">//    specified contents.  Note that the contents are very carefully written.</span>
02575 <span class="comment">//</span>
02576 <span class="comment">// Arguments</span>
02577 <span class="comment">//</span>
02578 <span class="comment">//    PointerPte - Supplies a PTE to fill.</span>
02579 <span class="comment">//</span>
02580 <span class="comment">//    PteContents - Supplies the contents to put in the PTE.</span>
02581 <span class="comment">//</span>
02582 <span class="comment">// Return Value:</span>
02583 <span class="comment">//</span>
02584 <span class="comment">//    None.</span>
02585 <span class="comment">//</span>
02586 <span class="comment">//--</span>
02587 
02588 <span class="preprocessor">#define MI_WRITE_VALID_PTE(_PointerPte, _PteContents)    \</span>
02589 <span class="preprocessor">            ASSERT ((_PointerPte)-&gt;u.Hard.Valid == 0);  \</span>
02590 <span class="preprocessor">            ASSERT ((_PteContents).u.Hard.Valid == 1);  \</span>
02591 <span class="preprocessor">            ((_PointerPte)-&gt;u.HighLow.HighPart = ((_PteContents).u.HighLow.HighPart)); \</span>
02592 <span class="preprocessor">            ((_PointerPte)-&gt;u.HighLow.LowPart = ((_PteContents).u.HighLow.LowPart))</span>
02593 <span class="preprocessor"></span>
02594 <span class="comment">//++</span>
02595 <span class="comment">//VOID</span>
02596 <span class="comment">//MI_WRITE_INVALID_PTE (</span>
02597 <span class="comment">//    IN PMMPTE PointerPte,</span>
02598 <span class="comment">//    IN MMPTE PteContents</span>
02599 <span class="comment">//    );</span>
02600 <span class="comment">//</span>
02601 <span class="comment">// Routine Description:</span>
02602 <span class="comment">//</span>
02603 <span class="comment">//    MI_WRITE_INVALID_PTE fills in the specified PTE making it invalid with the</span>
02604 <span class="comment">//    specified contents.  Note that the contents are very carefully written.</span>
02605 <span class="comment">//</span>
02606 <span class="comment">// Arguments</span>
02607 <span class="comment">//</span>
02608 <span class="comment">//    PointerPte - Supplies a PTE to fill.</span>
02609 <span class="comment">//</span>
02610 <span class="comment">//    PteContents - Supplies the contents to put in the PTE.</span>
02611 <span class="comment">//</span>
02612 <span class="comment">// Return Value:</span>
02613 <span class="comment">//</span>
02614 <span class="comment">//    None.</span>
02615 <span class="comment">//</span>
02616 <span class="comment">//--</span>
02617 
02618 <span class="preprocessor">#define MI_WRITE_INVALID_PTE(_PointerPte, _PteContents)  \</span>
02619 <span class="preprocessor">            ASSERT ((_PteContents).u.Hard.Valid == 0);  \</span>
02620 <span class="preprocessor">            ((_PointerPte)-&gt;u.HighLow.LowPart = ((_PteContents).u.HighLow.LowPart)); \</span>
02621 <span class="preprocessor">            ((_PointerPte)-&gt;u.HighLow.HighPart = ((_PteContents).u.HighLow.HighPart))</span>
02622 <span class="preprocessor"></span>
02623 <span class="comment">//++</span>
02624 <span class="comment">//VOID</span>
02625 <span class="comment">//MI_WRITE_VALID_PTE_NEW_PROTECTION (</span>
02626 <span class="comment">//    IN PMMPTE PointerPte,</span>
02627 <span class="comment">//    IN MMPTE PteContents</span>
02628 <span class="comment">//    );</span>
02629 <span class="comment">//</span>
02630 <span class="comment">// Routine Description:</span>
02631 <span class="comment">//</span>
02632 <span class="comment">//    MI_WRITE_VALID_PTE_NEW_PROTECTION fills in the specified PTE (which was</span>
02633 <span class="comment">//    already valid) changing only the protection or the dirty bit.</span>
02634 <span class="comment">//    Note that the contents are very carefully written.</span>
02635 <span class="comment">//</span>
02636 <span class="comment">// Arguments</span>
02637 <span class="comment">//</span>
02638 <span class="comment">//    PointerPte - Supplies a PTE to fill.</span>
02639 <span class="comment">//</span>
02640 <span class="comment">//    PteContents - Supplies the contents to put in the PTE.</span>
02641 <span class="comment">//</span>
02642 <span class="comment">// Return Value:</span>
02643 <span class="comment">//</span>
02644 <span class="comment">//    None.</span>
02645 <span class="comment">//</span>
02646 <span class="comment">//--</span>
02647 
02648 <span class="preprocessor">#define MI_WRITE_VALID_PTE_NEW_PROTECTION(_PointerPte, _PteContents)    \</span>
02649 <span class="preprocessor">            ASSERT ((_PointerPte)-&gt;u.Hard.Valid == 1);  \</span>
02650 <span class="preprocessor">            ASSERT ((_PteContents).u.Hard.Valid == 1);  \</span>
02651 <span class="preprocessor">            ASSERT ((_PointerPte)-&gt;u.Hard.PageFrameNumber == (_PteContents).u.Hard.PageFrameNumber); \</span>
02652 <span class="preprocessor">            ((_PointerPte)-&gt;u.HighLow.LowPart = ((_PteContents).u.HighLow.LowPart));</span>
02653 <span class="preprocessor"></span>
02654 <span class="comment">//++</span>
02655 <span class="comment">//VOID</span>
02656 <span class="comment">//MiFillMemoryPte (</span>
02657 <span class="comment">//    IN PMMPTE Destination,</span>
02658 <span class="comment">//    IN ULONG  Length,</span>
02659 <span class="comment">//    IN MMPTE  Pattern,</span>
02660 <span class="comment">//    };</span>
02661 <span class="comment">//</span>
02662 <span class="comment">// Routine Description:</span>
02663 <span class="comment">//</span>
02664 <span class="comment">//    This function fills memory with the specified PTE pattern.</span>
02665 <span class="comment">//</span>
02666 <span class="comment">// Arguments</span>
02667 <span class="comment">//</span>
02668 <span class="comment">//    Destination - Supplies a pointer to the memory to fill.</span>
02669 <span class="comment">//</span>
02670 <span class="comment">//    Length      - Supplies the length, in bytes, of the memory to be</span>
02671 <span class="comment">//                  filled.</span>
02672 <span class="comment">//</span>
02673 <span class="comment">//    Pattern     - Supplies the PTE fill pattern.</span>
02674 <span class="comment">//</span>
02675 <span class="comment">// Return Value:</span>
02676 <span class="comment">//</span>
02677 <span class="comment">//    None.</span>
02678 <span class="comment">//</span>
02679 <span class="comment">//--</span>
02680 
02681 <span class="preprocessor">#define MiFillMemoryPte(Destination, Length, Pattern) \</span>
02682 <span class="preprocessor">             RtlFillMemoryUlonglong ((Destination), (Length), (Pattern))</span>
02683 <span class="preprocessor"></span>
02684 ULONG
02685 <a class="code" href="../../d0/d0/client_2nt6_2user_8h.html#a0">FASTCALL</a>
02686 <a class="code" href="../../d2/d8/setmodfy_8c.html#a1">MiDetermineUserGlobalPteMask</a> (
02687     IN PMMPTE Pte
02688     );
02689 
02690 <span class="comment">//++</span>
02691 <span class="comment">//BOOLEAN</span>
02692 <span class="comment">//MI_IS_PAGE_TABLE_ADDRESS (</span>
02693 <span class="comment">//    IN PVOID VA</span>
02694 <span class="comment">//    );</span>
02695 <span class="comment">//</span>
02696 <span class="comment">// Routine Description:</span>
02697 <span class="comment">//</span>
02698 <span class="comment">//    This macro takes a virtual address and determines if</span>
02699 <span class="comment">//    it is a page table address.</span>
02700 <span class="comment">//</span>
02701 <span class="comment">// Arguments</span>
02702 <span class="comment">//</span>
02703 <span class="comment">//    VA - Supplies a virtual address.</span>
02704 <span class="comment">//</span>
02705 <span class="comment">// Return Value:</span>
02706 <span class="comment">//</span>
02707 <span class="comment">//    TRUE if the address is a page table address, FALSE if not.</span>
02708 <span class="comment">//</span>
02709 <span class="comment">//--</span>
02710 
02711 <span class="preprocessor">#define MI_IS_PAGE_TABLE_ADDRESS(VA)   \</span>
02712 <span class="preprocessor">            ((PVOID)(VA) &gt;= (PVOID)PTE_BASE &amp;&amp; (PVOID)(VA) &lt;= (PVOID)PTE_TOP)</span>
02713 <span class="preprocessor"></span>
02714 <span class="comment">//++</span>
02715 <span class="comment">//BOOLEAN</span>
02716 <span class="comment">//MI_IS_KERNEL_PAGE_TABLE_ADDRESS (</span>
02717 <span class="comment">//    IN PVOID VA</span>
02718 <span class="comment">//    );</span>
02719 <span class="comment">//</span>
02720 <span class="comment">// Routine Description:</span>
02721 <span class="comment">//</span>
02722 <span class="comment">//    This macro takes a virtual address and determines if</span>
02723 <span class="comment">//    it is a page table address for a kernel address.</span>
02724 <span class="comment">//</span>
02725 <span class="comment">// Arguments</span>
02726 <span class="comment">//</span>
02727 <span class="comment">//    VA - Supplies a virtual address.</span>
02728 <span class="comment">//</span>
02729 <span class="comment">// Return Value:</span>
02730 <span class="comment">//</span>
02731 <span class="comment">//    TRUE if the address is a kernel page table address, FALSE if not.</span>
02732 <span class="comment">//</span>
02733 <span class="comment">//--</span>
02734 
02735 <span class="preprocessor">#define MI_IS_KERNEL_PAGE_TABLE_ADDRESS(VA)   \</span>
02736 <span class="preprocessor">            ((PVOID)(VA) &gt;= (PVOID)MiGetPteAddress(MmSystemRangeStart) &amp;&amp; (PVOID)(VA) &lt;= (PVOID)PTE_TOP)</span>
02737 <span class="preprocessor"></span>
02738 
02739 <span class="comment">//++</span>
02740 <span class="comment">//BOOLEAN</span>
02741 <span class="comment">//MI_IS_PAGE_DIRECTORY_ADDRESS (</span>
02742 <span class="comment">//    IN PVOID VA</span>
02743 <span class="comment">//    );</span>
02744 <span class="comment">//</span>
02745 <span class="comment">// Routine Description:</span>
02746 <span class="comment">//</span>
02747 <span class="comment">//    This macro takes a virtual address and determines if</span>
02748 <span class="comment">//    it is a page directory address.</span>
02749 <span class="comment">//</span>
02750 <span class="comment">// Arguments</span>
02751 <span class="comment">//</span>
02752 <span class="comment">//    VA - Supplies a virtual address.</span>
02753 <span class="comment">//</span>
02754 <span class="comment">// Return Value:</span>
02755 <span class="comment">//</span>
02756 <span class="comment">//    TRUE if the address is a page directory address, FALSE if not.</span>
02757 <span class="comment">//</span>
02758 <span class="comment">//--</span>
02759 
02760 <span class="preprocessor">#define MI_IS_PAGE_DIRECTORY_ADDRESS(VA)   \</span>
02761 <span class="preprocessor">            ((PVOID)(VA) &gt;= (PVOID)PDE_BASE &amp;&amp; (PVOID)(VA) &lt;= (PVOID)PDE_TOP)</span>
02762 <span class="preprocessor"></span>
02763 
02764 <span class="comment">//++</span>
02765 <span class="comment">//BOOLEAN</span>
02766 <span class="comment">//MI_IS_HYPER_SPACE_ADDRESS (</span>
02767 <span class="comment">//    IN PVOID VA</span>
02768 <span class="comment">//    );</span>
02769 <span class="comment">//</span>
02770 <span class="comment">// Routine Description:</span>
02771 <span class="comment">//</span>
02772 <span class="comment">//    This macro takes a virtual address and determines if</span>
02773 <span class="comment">//    it is a hyper space address.</span>
02774 <span class="comment">//</span>
02775 <span class="comment">// Arguments</span>
02776 <span class="comment">//</span>
02777 <span class="comment">//    VA - Supplies a virtual address.</span>
02778 <span class="comment">//</span>
02779 <span class="comment">// Return Value:</span>
02780 <span class="comment">//</span>
02781 <span class="comment">//    TRUE if the address is a hyper space address, FALSE if not.</span>
02782 <span class="comment">//</span>
02783 <span class="comment">//--</span>
02784 
02785 <span class="preprocessor">#define MI_IS_HYPER_SPACE_ADDRESS(VA)   \</span>
02786 <span class="preprocessor">            ((PVOID)(VA) &gt;= (PVOID)HYPER_SPACE &amp;&amp; (PVOID)(VA) &lt;= (PVOID)HYPER_SPACE_END)</span>
02787 <span class="preprocessor"></span>
02788 
02789 <span class="comment">//++</span>
02790 <span class="comment">//BOOLEAN</span>
02791 <span class="comment">//MI_IS_PROCESS_SPACE_ADDRESS (</span>
02792 <span class="comment">//    IN PVOID VA</span>
02793 <span class="comment">//    );</span>
02794 <span class="comment">//</span>
02795 <span class="comment">// Routine Description:</span>
02796 <span class="comment">//</span>
02797 <span class="comment">//    This macro takes a virtual address and determines if</span>
02798 <span class="comment">//    it is a process-specific address.  This is an address in user space</span>
02799 <span class="comment">//    or page table pages or hyper space.</span>
02800 <span class="comment">//</span>
02801 <span class="comment">// Arguments</span>
02802 <span class="comment">//</span>
02803 <span class="comment">//    VA - Supplies a virtual address.</span>
02804 <span class="comment">//</span>
02805 <span class="comment">// Return Value:</span>
02806 <span class="comment">//</span>
02807 <span class="comment">//    TRUE if the address is a process-specific address, FALSE if not.</span>
02808 <span class="comment">//</span>
02809 <span class="comment">//--</span>
02810 
02811 <span class="preprocessor">#define MI_IS_PROCESS_SPACE_ADDRESS(VA)   \</span>
02812 <span class="preprocessor">            (((PVOID)(VA) &lt;= (PVOID)MM_HIGHEST_USER_ADDRESS) || \</span>
02813 <span class="preprocessor">             ((PVOID)(VA) &gt;= (PVOID)PTE_BASE &amp;&amp; (PVOID)(VA) &lt;= (PVOID)HYPER_SPACE_END))</span>
02814 <span class="preprocessor"></span>
02815 
02816 <span class="comment">//++</span>
02817 <span class="comment">//BOOLEAN</span>
02818 <span class="comment">//MI_IS_PTE_PROTOTYPE (</span>
02819 <span class="comment">//    IN PMMPTE PTE</span>
02820 <span class="comment">//    );</span>
02821 <span class="comment">//</span>
02822 <span class="comment">// Routine Description:</span>
02823 <span class="comment">//</span>
02824 <span class="comment">//    This macro takes a PTE address and determines if it is a prototype PTE.</span>
02825 <span class="comment">//</span>
02826 <span class="comment">// Arguments</span>
02827 <span class="comment">//</span>
02828 <span class="comment">//    PTE - Supplies the virtual address of the PTE to check.</span>
02829 <span class="comment">//</span>
02830 <span class="comment">// Return Value:</span>
02831 <span class="comment">//</span>
02832 <span class="comment">//    TRUE if the PTE is in a segment (ie, a prototype PTE), FALSE if not.</span>
02833 <span class="comment">//</span>
02834 <span class="comment">//--</span>
02835 
02836 <span class="preprocessor">#define MI_IS_PTE_PROTOTYPE(PTE)   \</span>
02837 <span class="preprocessor">            ((PTE) &gt; (PMMPTE)PTE_TOP)</span>
02838 <span class="preprocessor"></span>
02839 <span class="comment">//++</span>
02840 <span class="comment">//BOOLEAN</span>
02841 <span class="comment">//MI_IS_SYSTEM_CACHE_ADDRESS (</span>
02842 <span class="comment">//    IN PVOID VA</span>
02843 <span class="comment">//    );</span>
02844 <span class="comment">//</span>
02845 <span class="comment">// Routine Description:</span>
02846 <span class="comment">//</span>
02847 <span class="comment">//    This macro takes a virtual address and determines if</span>
02848 <span class="comment">//    it is a system cache address.</span>
02849 <span class="comment">//</span>
02850 <span class="comment">// Arguments</span>
02851 <span class="comment">//</span>
02852 <span class="comment">//    VA - Supplies a virtual address.</span>
02853 <span class="comment">//</span>
02854 <span class="comment">// Return Value:</span>
02855 <span class="comment">//</span>
02856 <span class="comment">//    TRUE if the address is in the system cache, FALSE if not.</span>
02857 <span class="comment">//</span>
02858 <span class="comment">//--</span>
02859 
02860 <span class="preprocessor">#define MI_IS_SYSTEM_CACHE_ADDRESS(VA)                            \</span>
02861 <span class="preprocessor">         (((PVOID)(VA) &gt;= (PVOID)MmSystemCacheStart &amp;&amp;            \</span>
02862 <span class="preprocessor">                     (PVOID)(VA) &lt;= (PVOID)MmSystemCacheEnd)  ||          \</span>
02863 <span class="preprocessor">          ((PVOID)(VA) &gt;= (PVOID)MiSystemCacheStartExtra &amp;&amp;       \</span>
02864 <span class="preprocessor">                          (PVOID)(VA) &lt;= (PVOID)MiSystemCacheEndExtra))</span>
02865 <span class="preprocessor"></span>
02866 <span class="comment">//++</span>
02867 <span class="comment">//VOID</span>
02868 <span class="comment">//MI_BARRIER_SYNCHRONIZE (</span>
02869 <span class="comment">//    IN ULONG TimeStamp</span>
02870 <span class="comment">//    );</span>
02871 <span class="comment">//</span>
02872 <span class="comment">// Routine Description:</span>
02873 <span class="comment">//</span>
02874 <span class="comment">//    MI_BARRIER_SYNCHRONIZE compares the argument timestamp against the</span>
02875 <span class="comment">//    current IPI barrier sequence stamp.  When equal, all processors will</span>
02876 <span class="comment">//    issue memory barriers to ensure that newly created pages remain coherent.</span>
02877 <span class="comment">//</span>
02878 <span class="comment">//    When a page is put in the zeroed or free page list the current</span>
02879 <span class="comment">//    barrier sequence stamp is read (interlocked - this is necessary</span>
02880 <span class="comment">//    to get the correct value - memory barriers won't do the trick)</span>
02881 <span class="comment">//    and stored in the pfn entry for the page. The current barrier</span>
02882 <span class="comment">//    sequence stamp is maintained by the IPI send logic and is</span>
02883 <span class="comment">//    incremented (interlocked) when the target set of an IPI send</span>
02884 <span class="comment">//    includes all processors, but the one doing the send. When a page</span>
02885 <span class="comment">//    is needed its sequence number is compared against the current</span>
02886 <span class="comment">//    barrier sequence number.  If it is equal, then the contents of</span>
02887 <span class="comment">//    the page may not be coherent on all processors, and an IPI must</span>
02888 <span class="comment">//    be sent to all processors to ensure a memory barrier is</span>
02889 <span class="comment">//    executed (generic call can be used for this). Sending the IPI</span>
02890 <span class="comment">//    automatically updates the barrier sequence number. The compare</span>
02891 <span class="comment">//    is for equality as this is the only value that requires the IPI</span>
02892 <span class="comment">//    (i.e., the sequence number wraps, values in both directions are</span>
02893 <span class="comment">//    older). When a page is removed in this fashion and either found</span>
02894 <span class="comment">//    to be coherent or made coherent, it cannot be modified between</span>
02895 <span class="comment">//    that time and writing the PTE. If the page is modified between</span>
02896 <span class="comment">//    these times, then an IPI must be sent.</span>
02897 <span class="comment">//</span>
02898 <span class="comment">// Arguments</span>
02899 <span class="comment">//</span>
02900 <span class="comment">//    TimeStamp - Supplies the timestamp at the time when the page was zeroed.</span>
02901 <span class="comment">//</span>
02902 <span class="comment">// Return Value:</span>
02903 <span class="comment">//</span>
02904 <span class="comment">//    None.</span>
02905 <span class="comment">//</span>
02906 <span class="comment">//--</span>
02907 
02908 <span class="comment">// does nothing on PAE.</span>
02909 
02910 <span class="preprocessor">#define MI_BARRIER_SYNCHRONIZE(TimeStamp)</span>
02911 <span class="preprocessor"></span>
02912 <span class="comment">//++</span>
02913 <span class="comment">//VOID</span>
02914 <span class="comment">//MI_BARRIER_STAMP_ZEROED_PAGE (</span>
02915 <span class="comment">//    IN PULONG PointerTimeStamp</span>
02916 <span class="comment">//    );</span>
02917 <span class="comment">//</span>
02918 <span class="comment">// Routine Description:</span>
02919 <span class="comment">//</span>
02920 <span class="comment">//    MI_BARRIER_STAMP_ZEROED_PAGE issues an interlocked read to get the</span>
02921 <span class="comment">//    current IPI barrier sequence stamp.  This is called AFTER a page is</span>
02922 <span class="comment">//    zeroed.</span>
02923 <span class="comment">//</span>
02924 <span class="comment">// Arguments</span>
02925 <span class="comment">//</span>
02926 <span class="comment">//    PointerTimeStamp - Supplies a timestamp pointer to fill with the</span>
02927 <span class="comment">//                       current IPI barrier sequence stamp.</span>
02928 <span class="comment">//</span>
02929 <span class="comment">// Return Value:</span>
02930 <span class="comment">//</span>
02931 <span class="comment">//    None.</span>
02932 <span class="comment">//</span>
02933 <span class="comment">//--</span>
02934 
02935 <span class="comment">// does nothing on PAE.</span>
02936 
02937 <span class="preprocessor">#define MI_BARRIER_STAMP_ZEROED_PAGE(PointerTimeStamp)</span>
02938 <span class="preprocessor"></span>
02939 <span class="keyword">typedef</span> <span class="keyword">struct </span>_PAE_PAGEINFO {
02940     LIST_ENTRY ListHead;
02941     PFN_NUMBER PageFrameNumber;
02942     ULONG EntriesInUse;
02943 } PAE_PAGEINFO, *PPAE_PAGEINFO;
02944 
02945 <span class="keyword">typedef</span> <span class="keyword">struct </span>_PAE_ENTRY {
02946     <span class="keyword">union </span>{
02947         <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a> PteEntry[PD_PER_SYSTEM];
02948         PAE_PAGEINFO PaeEntry;
02949     };
02950 } PAE_ENTRY, *PPAE_ENTRY;
02951 
02952 <span class="comment">//++</span>
02953 <span class="comment">//VOID</span>
02954 <span class="comment">//MI_FLUSH_SINGLE_SESSION_TB (</span>
02955 <span class="comment">//    IN PVOID Virtual,</span>
02956 <span class="comment">//    IN ULONG Invalid,</span>
02957 <span class="comment">//    IN LOGICAL AllProcessors,</span>
02958 <span class="comment">//    IN PMMPTE PtePointer,</span>
02959 <span class="comment">//    IN MMPTE PteValue,</span>
02960 <span class="comment">//    IN MMPTE PreviousPte</span>
02961 <span class="comment">//    );</span>
02962 <span class="comment">//</span>
02963 <span class="comment">// Routine Description:</span>
02964 <span class="comment">//</span>
02965 <span class="comment">//    MI_FLUSH_SINGLE_SESSION_TB flushes the requested single address</span>
02966 <span class="comment">//    translation from the TB.  </span>
02967 <span class="comment">//</span>
02968 <span class="comment">//    Since there are no ASNs on the x86, this routine becomes a single</span>
02969 <span class="comment">//    TB invalidate.</span>
02970 <span class="comment">//</span>
02971 <span class="comment">// Arguments</span>
02972 <span class="comment">//</span>
02973 <span class="comment">//    Virtual - Supplies the virtual address to invalidate.</span>
02974 <span class="comment">//</span>
02975 <span class="comment">//    Invalid - TRUE if invalidating.</span>
02976 <span class="comment">//</span>
02977 <span class="comment">//    AllProcessors - TRUE if all processors need to be IPI'd.</span>
02978 <span class="comment">//</span>
02979 <span class="comment">//    PtePointer - Supplies the PTE to invalidate.</span>
02980 <span class="comment">//</span>
02981 <span class="comment">//    PteValue - Supplies the new PTE value.</span>
02982 <span class="comment">//</span>
02983 <span class="comment">//    PreviousPte - The previous PTE value is returned here.</span>
02984 <span class="comment">//</span>
02985 <span class="comment">// Return Value:</span>
02986 <span class="comment">//</span>
02987 <span class="comment">//    None.</span>
02988 <span class="comment">//</span>
02989 <span class="comment">//--</span>
02990 
02991 <span class="preprocessor">#define MI_FLUSH_SINGLE_SESSION_TB(Virtual, Invalid, AllProcessors, PtePointer, PteValue, PreviousPte) \</span>
02992 <span class="preprocessor">    PreviousPte.u.Flush = KeFlushSingleTb (Virtual,      \</span>
02993 <span class="preprocessor">                                           TRUE,         \</span>
02994 <span class="preprocessor">                                           TRUE,         \</span>
02995 <span class="preprocessor">                                           PtePointer,   \</span>
02996 <span class="preprocessor">                                           PteValue);</span>
02997 <span class="preprocessor"></span>
02998 <span class="comment">//++</span>
02999 <span class="comment">//VOID</span>
03000 <span class="comment">//MI_FLUSH_ENTIRE_SESSION_TB (</span>
03001 <span class="comment">//    IN ULONG Invalid,</span>
03002 <span class="comment">//    IN LOGICAL AllProcessors</span>
03003 <span class="comment">//    );</span>
03004 <span class="comment">//</span>
03005 <span class="comment">// Routine Description:</span>
03006 <span class="comment">//</span>
03007 <span class="comment">//    MI_FLUSH_ENTIRE_SESSION_TB flushes the entire TB on processors which</span>
03008 <span class="comment">//    support ASNs.</span>
03009 <span class="comment">//</span>
03010 <span class="comment">//    Since there are no ASNs on the x86, this routine does nothing.</span>
03011 <span class="comment">//</span>
03012 <span class="comment">// Arguments</span>
03013 <span class="comment">//</span>
03014 <span class="comment">//    Invalid - TRUE if invalidating.</span>
03015 <span class="comment">//</span>
03016 <span class="comment">//    AllProcessors - TRUE if all processors need to be IPI'd.</span>
03017 <span class="comment">//</span>
03018 <span class="comment">// Return Value:</span>
03019 <span class="comment">//</span>
03020 <span class="comment">//    None.</span>
03021 <span class="comment">//</span>
03022 
03023 <span class="preprocessor">#define MI_FLUSH_ENTIRE_SESSION_TB(Invalid, AllProcessors) \</span>
03024 <span class="preprocessor">    NOTHING;</span>
03025 <span class="preprocessor"></span>
03026 <span class="preprocessor">#endif</span>
</div></pre><hr size="1"><address style="align: right;"><small>Generated on Sat May 15 19:40:48 2004 for test by
<a href="http://www.doxygen.org/index.html">
<img src="../../doxygen.png" alt="doxygen" align="middle" border=0 ></a> 1.3.7 </small></address>
</body>
</html>
