 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : aes
Version: W-2024.09-SP4-1
Date   : Tue Apr 29 15:07:17 2025
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: round_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mix1/data_o_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes                16000                 saed32rvt_ss0p95v25c
  mixcolum           8000                  saed32rvt_ss0p95v25c
  byte_mixcolum_3    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  round_reg[1]/CLK (DFFARX1_RVT)                          0.00       0.00 r
  round_reg[1]/Q (DFFARX1_RVT)                            0.18       0.18 r
  U2711/Y (AND4X1_RVT)                                    0.21       0.39 r
  U2692/Y (OR2X2_RVT)                                     0.21       0.60 r
  U2788/Y (NAND2X0_RVT)                                   0.27       0.87 f
  U2753/Y (NAND2X0_RVT)                                   0.10       0.97 r
  U2690/Y (INVX0_RVT)                                     0.17       1.14 f
  U1546/Y (INVX0_RVT)                                     0.18       1.32 r
  U1597/Y (NBUFFX2_RVT)                                   0.10       1.42 r
  U1530/Y (NBUFFX2_RVT)                                   0.19       1.61 r
  U2614/Y (NBUFFX2_RVT)                                   2.96       4.57 r
  U2559/Y (AO22X1_RVT)                                    1.77       6.33 r
  mix1/data_i[75] (mixcolum)                              0.00       6.33 r
  mix1/U227/Y (AO22X1_RVT)                                0.07       6.41 r
  mix1/U33/Y (AO221X2_RVT)                                0.12       6.53 r
  mix1/w1/in[11] (word_mixcolum)                          0.00       6.53 r
  mix1/w1/bm1/c[3] (byte_mixcolum_3)                      0.00       6.53 r
  mix1/w1/bm1/U34/Y (XOR3X2_RVT)                          2.14       8.66 f
  mix1/w1/bm1/U18/Y (XOR3X1_RVT)                          0.55       9.22 f
  mix1/w1/bm1/U6/Y (XOR2X2_RVT)                           0.14       9.35 r
  mix1/w1/bm1/outy[3] (byte_mixcolum_3)                   0.00       9.35 r
  mix1/w1/outy[27] (word_mixcolum)                        0.00       9.35 r
  mix1/U336/Y (AO222X1_RVT)                               0.36       9.72 r
  mix1/data_o_reg_reg[27]/D (DFFARX1_RVT)                 0.01       9.73 r
  data arrival time                                                  9.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  mix1/data_o_reg_reg[27]/CLK (DFFARX1_RVT)               0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: round_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mix1/data_reg_reg[46]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes                16000                 saed32rvt_ss0p95v25c
  mixcolum           8000                  saed32rvt_ss0p95v25c
  byte_mixcolum_1    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  round_reg[1]/CLK (DFFARX1_RVT)                          0.00       0.00 r
  round_reg[1]/Q (DFFARX1_RVT)                            0.17       0.17 f
  U2711/Y (AND4X1_RVT)                                    0.20       0.37 f
  U1301/Y (NOR2X1_RVT)                                    0.22       0.59 r
  U1548/Y (INVX0_RVT)                                     0.10       0.69 f
  U1277/Y (IBUFFX2_RVT)                                   0.33       1.02 r
  U1716/Y (AO22X1_RVT)                                    5.17       6.19 r
  mix1/data_i[39] (mixcolum)                              0.00       6.19 r
  mix1/U43/Y (AO221X2_RVT)                                0.15       6.34 r
  mix1/w1/in[7] (word_mixcolum)                           0.00       6.34 r
  mix1/w1/bm3/b[7] (byte_mixcolum_1)                      0.00       6.34 r
  mix1/w1/bm3/U52/Y (NBUFFX2_RVT)                         1.76       8.10 r
  mix1/w1/bm3/U32/Y (XOR2X2_RVT)                          0.21       8.30 f
  mix1/w1/bm3/U63/Y (XNOR2X1_RVT)                         0.38       8.68 r
  mix1/w1/bm3/U60/Y (XOR2X1_RVT)                          0.24       8.92 f
  mix1/w1/bm3/U4/Y (XOR2X1_RVT)                           0.20       9.12 r
  mix1/w1/bm3/U59/Y (XOR3X2_RVT)                          0.18       9.31 f
  mix1/w1/bm3/U35/Y (XOR2X2_RVT)                          0.14       9.44 r
  mix1/w1/bm3/outy[6] (byte_mixcolum_1)                   0.00       9.44 r
  mix1/w1/outy[14] (word_mixcolum)                        0.00       9.44 r
  mix1/U45/Y (NBUFFX2_RVT)                                0.11       9.55 r
  mix1/U361/Y (AO222X1_RVT)                               0.17       9.72 r
  mix1/data_reg_reg[46]/D (DFFARX1_RVT)                   0.01       9.73 r
  data arrival time                                                  9.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  mix1/data_reg_reg[46]/CLK (DFFARX1_RVT)                 0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: round_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mix1/data_reg_reg[110]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes                16000                 saed32rvt_ss0p95v25c
  mixcolum           8000                  saed32rvt_ss0p95v25c
  byte_mixcolum_1    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  round_reg[1]/CLK (DFFARX1_RVT)                          0.00       0.00 r
  round_reg[1]/Q (DFFARX1_RVT)                            0.17       0.17 f
  U2711/Y (AND4X1_RVT)                                    0.20       0.37 f
  U1301/Y (NOR2X1_RVT)                                    0.22       0.59 r
  U1548/Y (INVX0_RVT)                                     0.10       0.69 f
  U1277/Y (IBUFFX2_RVT)                                   0.33       1.02 r
  U1716/Y (AO22X1_RVT)                                    5.17       6.19 r
  mix1/data_i[39] (mixcolum)                              0.00       6.19 r
  mix1/U43/Y (AO221X2_RVT)                                0.15       6.34 r
  mix1/w1/in[7] (word_mixcolum)                           0.00       6.34 r
  mix1/w1/bm3/b[7] (byte_mixcolum_1)                      0.00       6.34 r
  mix1/w1/bm3/U52/Y (NBUFFX2_RVT)                         1.76       8.10 r
  mix1/w1/bm3/U32/Y (XOR2X2_RVT)                          0.21       8.30 f
  mix1/w1/bm3/U63/Y (XNOR2X1_RVT)                         0.38       8.68 r
  mix1/w1/bm3/U60/Y (XOR2X1_RVT)                          0.24       8.92 f
  mix1/w1/bm3/U4/Y (XOR2X1_RVT)                           0.20       9.12 r
  mix1/w1/bm3/U59/Y (XOR3X2_RVT)                          0.18       9.31 f
  mix1/w1/bm3/U35/Y (XOR2X2_RVT)                          0.14       9.44 r
  mix1/w1/bm3/outy[6] (byte_mixcolum_1)                   0.00       9.44 r
  mix1/w1/outy[14] (word_mixcolum)                        0.00       9.44 r
  mix1/U45/Y (NBUFFX2_RVT)                                0.11       9.55 r
  mix1/U362/Y (AO222X1_RVT)                               0.17       9.72 r
  mix1/data_reg_reg[110]/D (DFFARX1_RVT)                  0.01       9.73 r
  data arrival time                                                  9.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  mix1/data_reg_reg[110]/CLK (DFFARX1_RVT)                0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: round_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mix1/data_reg_reg[44]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes                16000                 saed32rvt_ss0p95v25c
  mixcolum           8000                  saed32rvt_ss0p95v25c
  byte_mixcolum_1    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  round_reg[1]/CLK (DFFARX1_RVT)                          0.00       0.00 r
  round_reg[1]/Q (DFFARX1_RVT)                            0.17       0.17 f
  U2711/Y (AND4X1_RVT)                                    0.20       0.37 f
  U1301/Y (NOR2X1_RVT)                                    0.22       0.59 r
  U1548/Y (INVX0_RVT)                                     0.10       0.69 f
  U1277/Y (IBUFFX2_RVT)                                   0.33       1.02 r
  U1716/Y (AO22X1_RVT)                                    5.17       6.19 r
  mix1/data_i[39] (mixcolum)                              0.00       6.19 r
  mix1/U43/Y (AO221X2_RVT)                                0.15       6.34 r
  mix1/w1/in[7] (word_mixcolum)                           0.00       6.34 r
  mix1/w1/bm3/b[7] (byte_mixcolum_1)                      0.00       6.34 r
  mix1/w1/bm3/U52/Y (NBUFFX2_RVT)                         1.76       8.10 r
  mix1/w1/bm3/U32/Y (XOR2X2_RVT)                          0.21       8.30 f
  mix1/w1/bm3/U63/Y (XNOR2X1_RVT)                         0.38       8.68 r
  mix1/w1/bm3/U60/Y (XOR2X1_RVT)                          0.24       8.92 f
  mix1/w1/bm3/U4/Y (XOR2X1_RVT)                           0.20       9.12 r
  mix1/w1/bm3/U31/Y (XOR3X2_RVT)                          0.18       9.31 f
  mix1/w1/bm3/U30/Y (XOR2X2_RVT)                          0.14       9.44 r
  mix1/w1/bm3/outy[4] (byte_mixcolum_1)                   0.00       9.44 r
  mix1/w1/outy[12] (word_mixcolum)                        0.00       9.44 r
  mix1/U358/Y (NBUFFX2_RVT)                               0.11       9.55 r
  mix1/U359/Y (AO222X1_RVT)                               0.17       9.72 r
  mix1/data_reg_reg[44]/D (DFFARX1_RVT)                   0.01       9.73 r
  data arrival time                                                  9.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  mix1/data_reg_reg[44]/CLK (DFFARX1_RVT)                 0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: round_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mix1/data_reg_reg[76]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes                16000                 saed32rvt_ss0p95v25c
  mixcolum           8000                  saed32rvt_ss0p95v25c
  byte_mixcolum_1    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  round_reg[1]/CLK (DFFARX1_RVT)                          0.00       0.00 r
  round_reg[1]/Q (DFFARX1_RVT)                            0.17       0.17 f
  U2711/Y (AND4X1_RVT)                                    0.20       0.37 f
  U1301/Y (NOR2X1_RVT)                                    0.22       0.59 r
  U1548/Y (INVX0_RVT)                                     0.10       0.69 f
  U1277/Y (IBUFFX2_RVT)                                   0.33       1.02 r
  U1716/Y (AO22X1_RVT)                                    5.17       6.19 r
  mix1/data_i[39] (mixcolum)                              0.00       6.19 r
  mix1/U43/Y (AO221X2_RVT)                                0.15       6.34 r
  mix1/w1/in[7] (word_mixcolum)                           0.00       6.34 r
  mix1/w1/bm3/b[7] (byte_mixcolum_1)                      0.00       6.34 r
  mix1/w1/bm3/U52/Y (NBUFFX2_RVT)                         1.76       8.10 r
  mix1/w1/bm3/U32/Y (XOR2X2_RVT)                          0.21       8.30 f
  mix1/w1/bm3/U63/Y (XNOR2X1_RVT)                         0.38       8.68 r
  mix1/w1/bm3/U60/Y (XOR2X1_RVT)                          0.24       8.92 f
  mix1/w1/bm3/U4/Y (XOR2X1_RVT)                           0.20       9.12 r
  mix1/w1/bm3/U31/Y (XOR3X2_RVT)                          0.18       9.31 f
  mix1/w1/bm3/U30/Y (XOR2X2_RVT)                          0.14       9.44 r
  mix1/w1/bm3/outy[4] (byte_mixcolum_1)                   0.00       9.44 r
  mix1/w1/outy[12] (word_mixcolum)                        0.00       9.44 r
  mix1/U358/Y (NBUFFX2_RVT)                               0.11       9.55 r
  mix1/U374/Y (AO222X1_RVT)                               0.17       9.72 r
  mix1/data_reg_reg[76]/D (DFFARX1_RVT)                   0.01       9.73 r
  data arrival time                                                  9.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  mix1/data_reg_reg[76]/CLK (DFFARX1_RVT)                 0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: round_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mix1/data_o_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes                16000                 saed32rvt_ss0p95v25c
  mixcolum           8000                  saed32rvt_ss0p95v25c
  byte_mixcolum_1    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  round_reg[1]/CLK (DFFARX1_RVT)                          0.00       0.00 r
  round_reg[1]/Q (DFFARX1_RVT)                            0.17       0.17 f
  U2711/Y (AND4X1_RVT)                                    0.20       0.37 f
  U1301/Y (NOR2X1_RVT)                                    0.22       0.59 r
  U1548/Y (INVX0_RVT)                                     0.10       0.69 f
  U1277/Y (IBUFFX2_RVT)                                   0.33       1.02 r
  U1716/Y (AO22X1_RVT)                                    5.17       6.19 r
  mix1/data_i[39] (mixcolum)                              0.00       6.19 r
  mix1/U43/Y (AO221X2_RVT)                                0.15       6.34 r
  mix1/w1/in[7] (word_mixcolum)                           0.00       6.34 r
  mix1/w1/bm3/b[7] (byte_mixcolum_1)                      0.00       6.34 r
  mix1/w1/bm3/U52/Y (NBUFFX2_RVT)                         1.76       8.10 r
  mix1/w1/bm3/U32/Y (XOR2X2_RVT)                          0.21       8.30 f
  mix1/w1/bm3/U63/Y (XNOR2X1_RVT)                         0.38       8.68 r
  mix1/w1/bm3/U60/Y (XOR2X1_RVT)                          0.24       8.92 f
  mix1/w1/bm3/U4/Y (XOR2X1_RVT)                           0.20       9.12 r
  mix1/w1/bm3/U31/Y (XOR3X2_RVT)                          0.18       9.31 f
  mix1/w1/bm3/U30/Y (XOR2X2_RVT)                          0.14       9.44 r
  mix1/w1/bm3/outy[4] (byte_mixcolum_1)                   0.00       9.44 r
  mix1/w1/outy[12] (word_mixcolum)                        0.00       9.44 r
  mix1/U48/Y (NBUFFX2_RVT)                                0.11       9.55 r
  mix1/U368/Y (AO222X1_RVT)                               0.17       9.72 r
  mix1/data_o_reg_reg[12]/D (DFFARX1_RVT)                 0.01       9.73 r
  data arrival time                                                  9.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  mix1/data_o_reg_reg[12]/CLK (DFFARX1_RVT)               0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: round_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mix1/data_reg_reg[108]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes                16000                 saed32rvt_ss0p95v25c
  mixcolum           8000                  saed32rvt_ss0p95v25c
  byte_mixcolum_1    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  round_reg[1]/CLK (DFFARX1_RVT)                          0.00       0.00 r
  round_reg[1]/Q (DFFARX1_RVT)                            0.17       0.17 f
  U2711/Y (AND4X1_RVT)                                    0.20       0.37 f
  U1301/Y (NOR2X1_RVT)                                    0.22       0.59 r
  U1548/Y (INVX0_RVT)                                     0.10       0.69 f
  U1277/Y (IBUFFX2_RVT)                                   0.33       1.02 r
  U1716/Y (AO22X1_RVT)                                    5.17       6.19 r
  mix1/data_i[39] (mixcolum)                              0.00       6.19 r
  mix1/U43/Y (AO221X2_RVT)                                0.15       6.34 r
  mix1/w1/in[7] (word_mixcolum)                           0.00       6.34 r
  mix1/w1/bm3/b[7] (byte_mixcolum_1)                      0.00       6.34 r
  mix1/w1/bm3/U52/Y (NBUFFX2_RVT)                         1.76       8.10 r
  mix1/w1/bm3/U32/Y (XOR2X2_RVT)                          0.21       8.30 f
  mix1/w1/bm3/U63/Y (XNOR2X1_RVT)                         0.38       8.68 r
  mix1/w1/bm3/U60/Y (XOR2X1_RVT)                          0.24       8.92 f
  mix1/w1/bm3/U4/Y (XOR2X1_RVT)                           0.20       9.12 r
  mix1/w1/bm3/U31/Y (XOR3X2_RVT)                          0.18       9.31 f
  mix1/w1/bm3/U30/Y (XOR2X2_RVT)                          0.14       9.44 r
  mix1/w1/bm3/outy[4] (byte_mixcolum_1)                   0.00       9.44 r
  mix1/w1/outy[12] (word_mixcolum)                        0.00       9.44 r
  mix1/U48/Y (NBUFFX2_RVT)                                0.11       9.55 r
  mix1/U360/Y (AO222X1_RVT)                               0.17       9.72 r
  mix1/data_reg_reg[108]/D (DFFARX1_RVT)                  0.01       9.73 r
  data arrival time                                                  9.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  mix1/data_reg_reg[108]/CLK (DFFARX1_RVT)                0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: round_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sbox1/to_invert_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes                16000                 saed32rvt_ss0p95v25c
  subbytes           8000                  saed32rvt_ss0p95v25c
  sbox               8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  round_reg[1]/CLK (DFFARX1_RVT)                          0.00       0.00 r
  round_reg[1]/Q (DFFARX1_RVT)                            0.18       0.18 r
  U2711/Y (AND4X1_RVT)                                    0.21       0.39 r
  U2692/Y (OR2X2_RVT)                                     0.21       0.60 r
  U2788/Y (NAND2X0_RVT)                                   0.27       0.87 f
  U2753/Y (NAND2X0_RVT)                                   0.10       0.97 r
  U1575/Y (NBUFFX2_RVT)                                   0.19       1.16 r
  U2691/Y (INVX0_RVT)                                     0.08       1.24 f
  U1567/Y (INVX0_RVT)                                     0.17       1.41 r
  U2678/Y (NBUFFX2_RVT)                                   0.47       1.89 r
  U1285/Y (AO22X1_RVT)                                    4.65       6.54 r
  sub1/data_i[65] (subbytes)                              0.00       6.54 r
  sub1/U334/Y (AO22X1_RVT)                                0.09       6.62 r
  sub1/U335/Y (AO221X1_RVT)                               0.09       6.71 r
  sub1/U338/Y (AO22X1_RVT)                                0.09       6.80 r
  sub1/U339/Y (AO221X1_RVT)                               0.09       6.89 r
  sub1/U96/Y (AO22X1_RVT)                                 0.09       6.98 r
  sub1/sbox_data_o[1] (subbytes)                          0.00       6.98 r
  U2785/Y (AO22X1_RVT)                                    0.10       7.08 r
  sbox1/data_i[1] (sbox)                                  0.00       7.08 r
  sbox1/U152/Y (XOR2X1_RVT)                               0.55       7.63 f
  sbox1/U172/Y (AO22X1_RVT)                               0.08       7.70 f
  sbox1/U147/Y (INVX0_RVT)                                0.12       7.82 r
  sbox1/U168/Y (XOR2X1_RVT)                               0.40       8.22 f
  sbox1/U156/Y (XOR2X1_RVT)                               0.41       8.63 r
  sbox1/U26/Y (NAND2X0_RVT)                               0.68       9.31 f
  sbox1/U14/Y (XOR3X2_RVT)                                0.28       9.59 f
  sbox1/U16/Y (XNOR3X1_RVT)                               0.12       9.71 r
  sbox1/to_invert_reg[2]/D (DFFARX1_RVT)                  0.01       9.72 r
  data arrival time                                                  9.72

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  sbox1/to_invert_reg[2]/CLK (DFFARX1_RVT)                0.00       9.80 r
  library setup time                                     -0.08       9.72
  data required time                                                 9.72
  --------------------------------------------------------------------------
  data required time                                                 9.72
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: round_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mix1/data_reg_reg[68]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes                16000                 saed32rvt_ss0p95v25c
  mixcolum           8000                  saed32rvt_ss0p95v25c
  byte_mixcolum_0    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  round_reg[1]/CLK (DFFARX1_RVT)                          0.00       0.00 r
  round_reg[1]/Q (DFFARX1_RVT)                            0.18       0.18 r
  U2711/Y (AND4X1_RVT)                                    0.21       0.39 r
  U2692/Y (OR2X2_RVT)                                     0.21       0.60 r
  U2788/Y (NAND2X0_RVT)                                   0.27       0.87 f
  U2753/Y (NAND2X0_RVT)                                   0.10       0.97 r
  U2690/Y (INVX0_RVT)                                     0.17       1.14 f
  U1515/Y (INVX1_RVT)                                     0.18       1.32 r
  U2675/Y (NBUFFX2_RVT)                                   0.19       1.51 r
  U1721/Y (AO22X1_RVT)                                    4.66       6.18 r
  mix1/data_i[63] (mixcolum)                              0.00       6.18 r
  mix1/U335/Y (AO221X1_RVT)                               0.15       6.33 r
  mix1/w1/in[31] (word_mixcolum)                          0.00       6.33 r
  mix1/w1/bm4/b[7] (byte_mixcolum_0)                      0.00       6.33 r
  mix1/w1/bm4/U56/Y (NBUFFX2_RVT)                         1.86       8.18 r
  mix1/w1/bm4/U34/Y (XNOR2X1_RVT)                         0.24       8.42 r
  mix1/w1/bm4/U64/Y (XNOR2X1_RVT)                         0.22       8.64 r
  mix1/w1/bm4/U8/Y (XOR2X1_RVT)                           0.24       8.88 f
  mix1/w1/bm4/U9/Y (XOR2X1_RVT)                           0.21       9.08 r
  mix1/w1/bm4/U30/Y (XNOR3X1_RVT)                         0.20       9.28 f
  mix1/w1/bm4/U2/Y (XOR2X1_RVT)                           0.15       9.44 r
  mix1/w1/bm4/outy[4] (byte_mixcolum_0)                   0.00       9.44 r
  mix1/w1/outy[4] (word_mixcolum)                         0.00       9.44 r
  mix1/U385/Y (NBUFFX2_RVT)                               0.11       9.54 r
  mix1/U400/Y (AO222X1_RVT)                               0.17       9.71 r
  mix1/data_reg_reg[68]/D (DFFARX1_RVT)                   0.01       9.73 r
  data arrival time                                                  9.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  mix1/data_reg_reg[68]/CLK (DFFARX1_RVT)                 0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: round_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mix1/data_reg_reg[36]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes                16000                 saed32rvt_ss0p95v25c
  mixcolum           8000                  saed32rvt_ss0p95v25c
  byte_mixcolum_0    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  round_reg[1]/CLK (DFFARX1_RVT)                          0.00       0.00 r
  round_reg[1]/Q (DFFARX1_RVT)                            0.18       0.18 r
  U2711/Y (AND4X1_RVT)                                    0.21       0.39 r
  U2692/Y (OR2X2_RVT)                                     0.21       0.60 r
  U2788/Y (NAND2X0_RVT)                                   0.27       0.87 f
  U2753/Y (NAND2X0_RVT)                                   0.10       0.97 r
  U2690/Y (INVX0_RVT)                                     0.17       1.14 f
  U1515/Y (INVX1_RVT)                                     0.18       1.32 r
  U2675/Y (NBUFFX2_RVT)                                   0.19       1.51 r
  U1721/Y (AO22X1_RVT)                                    4.66       6.18 r
  mix1/data_i[63] (mixcolum)                              0.00       6.18 r
  mix1/U335/Y (AO221X1_RVT)                               0.15       6.33 r
  mix1/w1/in[31] (word_mixcolum)                          0.00       6.33 r
  mix1/w1/bm4/b[7] (byte_mixcolum_0)                      0.00       6.33 r
  mix1/w1/bm4/U56/Y (NBUFFX2_RVT)                         1.86       8.18 r
  mix1/w1/bm4/U34/Y (XNOR2X1_RVT)                         0.24       8.42 r
  mix1/w1/bm4/U64/Y (XNOR2X1_RVT)                         0.22       8.64 r
  mix1/w1/bm4/U8/Y (XOR2X1_RVT)                           0.24       8.88 f
  mix1/w1/bm4/U9/Y (XOR2X1_RVT)                           0.21       9.08 r
  mix1/w1/bm4/U30/Y (XNOR3X1_RVT)                         0.20       9.28 f
  mix1/w1/bm4/U2/Y (XOR2X1_RVT)                           0.15       9.44 r
  mix1/w1/bm4/outy[4] (byte_mixcolum_0)                   0.00       9.44 r
  mix1/w1/outy[4] (word_mixcolum)                         0.00       9.44 r
  mix1/U390/Y (NBUFFX2_RVT)                               0.11       9.54 r
  mix1/U401/Y (AO222X1_RVT)                               0.17       9.71 r
  mix1/data_reg_reg[36]/D (DFFARX1_RVT)                   0.01       9.73 r
  data arrival time                                                  9.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  mix1/data_reg_reg[36]/CLK (DFFARX1_RVT)                 0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
