Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a53b39e8d0f64e22adfc1d18b1a9c7a2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_buffer_out_behav xil_defaultlib.tb_buffer_out xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.buffer_64_to_8
Compiling module xil_defaultlib.tb_buffer_out
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_buffer_out_behav
