m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dD:/RTL_FPGA/VERILOG/aula28_BrentKung/sim_brent_kung
T_opt
!s110 1747352611
VT11eVOGB7<I3a_H;Eb3Wm2
04 16 4 work BrentKung_par_tb fast 0
=2-ac675dfda9e9-68267c23-123-6d74
R1
!s12f OEM25U2 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vBrentKung_par
2D:/RTL_FPGA/VERILOG/aula28_BrentKung/brent_param.v
Z4 !s110 1747352603
!i10b 1
!s100 R<S541bkF6=FP39_`okYS0
IooFBdDhIezl`eHoNV?ngZ2
R2
w1747352498
8D:/RTL_FPGA/VERILOG/aula28_BrentKung/brent_param.v
FD:/RTL_FPGA/VERILOG/aula28_BrentKung/brent_param.v
!i122 2
L0 4 46
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2024.2;79
r1
!s85 0
31
Z7 !s108 1747352603.000000
!s107 D:/RTL_FPGA/VERILOG/aula28_BrentKung/brent_param.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/VERILOG/aula28_BrentKung/brent_param.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
n@brent@kung_par
vBrentKung_par_tb
2D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKung_par_tf.v
R4
!i10b 1
!s100 lW=;D>mG:9S5>hzd>o3Kk3
IXRQ01Y4<]=z8AIcMh6nC?0
R2
w1747352503
8D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKung_par_tf.v
FD:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKung_par_tf.v
!i122 3
L0 2 32
R5
R6
r1
!s85 0
31
R7
!s107 D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKung_par_tf.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKung_par_tf.v|
!i113 0
R8
R3
n@brent@kung_par_tb
