<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>UoN RT Dumb Dashboard Firmware: src/packs/ATSAMC21E18A_DFP/component/oscctrl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="c68fa51f-81e7-4d0a-9007-2ee4ec5d6faa"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">UoN RT Dumb Dashboard Firmware
   </div>
   <div id="projectbrief">MPLAB Firmware for Dumb Dashboard</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('component_2oscctrl_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">oscctrl.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Component description for OSCCTRL</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2022 Microchip Technology Inc. and its subsidiaries.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Subject to your compliance with these terms, you may use Microchip software and any derivatives</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * exclusively with Microchip products. It is your responsibility to comply with third party license</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * terms applicable to your use of third party software (including open source software) that may</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * accompany Microchip software.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * THIS SOFTWARE IS SUPPLIED BY MICROCHIP &quot;AS IS&quot;. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * ALLOWED BY LAW, MICROCHIP&#39;S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* file generated from device description version 2022-03-14T06:33:44Z */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifndef _SAMC21_OSCCTRL_COMPONENT_H_</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define _SAMC21_OSCCTRL_COMPONENT_H_</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/*   SOFTWARE API DEFINITION FOR OSCCTRL                                      */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* -------- OSCCTRL_INTENCLR : (OSCCTRL Offset: 0x00) (R/W 32) Interrupt Enable Clear -------- */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_RESETVALUE           _UINT32_(0x00)                                       </span><span class="comment">/*  (OSCCTRL_INTENCLR) Interrupt Enable Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_XOSCRDY_Pos          _UINT32_(0)                                          </span><span class="comment">/* (OSCCTRL_INTENCLR) XOSC Ready Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_XOSCRDY_Msk          (_UINT32_(0x1) &lt;&lt; OSCCTRL_INTENCLR_XOSCRDY_Pos)      </span><span class="comment">/* (OSCCTRL_INTENCLR) XOSC Ready Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_XOSCRDY(value)       (OSCCTRL_INTENCLR_XOSCRDY_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_INTENCLR_XOSCRDY_Pos)) </span><span class="comment">/* Assigment of value for XOSCRDY in the OSCCTRL_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_XOSCFAIL_Pos         _UINT32_(1)                                          </span><span class="comment">/* (OSCCTRL_INTENCLR) XOSC Clock Failure Detector Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_XOSCFAIL_Msk         (_UINT32_(0x1) &lt;&lt; OSCCTRL_INTENCLR_XOSCFAIL_Pos)     </span><span class="comment">/* (OSCCTRL_INTENCLR) XOSC Clock Failure Detector Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_XOSCFAIL(value)      (OSCCTRL_INTENCLR_XOSCFAIL_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_INTENCLR_XOSCFAIL_Pos)) </span><span class="comment">/* Assigment of value for XOSCFAIL in the OSCCTRL_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_OSC48MRDY_Pos        _UINT32_(4)                                          </span><span class="comment">/* (OSCCTRL_INTENCLR) OSC48M Ready Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_OSC48MRDY_Msk        (_UINT32_(0x1) &lt;&lt; OSCCTRL_INTENCLR_OSC48MRDY_Pos)    </span><span class="comment">/* (OSCCTRL_INTENCLR) OSC48M Ready Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_OSC48MRDY(value)     (OSCCTRL_INTENCLR_OSC48MRDY_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_INTENCLR_OSC48MRDY_Pos)) </span><span class="comment">/* Assigment of value for OSC48MRDY in the OSCCTRL_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_DPLLLCKR_Pos         _UINT32_(8)                                          </span><span class="comment">/* (OSCCTRL_INTENCLR) DPLL Lock Rise Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_DPLLLCKR_Msk         (_UINT32_(0x1) &lt;&lt; OSCCTRL_INTENCLR_DPLLLCKR_Pos)     </span><span class="comment">/* (OSCCTRL_INTENCLR) DPLL Lock Rise Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_DPLLLCKR(value)      (OSCCTRL_INTENCLR_DPLLLCKR_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_INTENCLR_DPLLLCKR_Pos)) </span><span class="comment">/* Assigment of value for DPLLLCKR in the OSCCTRL_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_DPLLLCKF_Pos         _UINT32_(9)                                          </span><span class="comment">/* (OSCCTRL_INTENCLR) DPLL Lock Fall Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_DPLLLCKF_Msk         (_UINT32_(0x1) &lt;&lt; OSCCTRL_INTENCLR_DPLLLCKF_Pos)     </span><span class="comment">/* (OSCCTRL_INTENCLR) DPLL Lock Fall Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_DPLLLCKF(value)      (OSCCTRL_INTENCLR_DPLLLCKF_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_INTENCLR_DPLLLCKF_Pos)) </span><span class="comment">/* Assigment of value for DPLLLCKF in the OSCCTRL_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_DPLLLTO_Pos          _UINT32_(10)                                         </span><span class="comment">/* (OSCCTRL_INTENCLR) DPLL Time Out Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_DPLLLTO_Msk          (_UINT32_(0x1) &lt;&lt; OSCCTRL_INTENCLR_DPLLLTO_Pos)      </span><span class="comment">/* (OSCCTRL_INTENCLR) DPLL Time Out Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_DPLLLTO(value)       (OSCCTRL_INTENCLR_DPLLLTO_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_INTENCLR_DPLLLTO_Pos)) </span><span class="comment">/* Assigment of value for DPLLLTO in the OSCCTRL_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_DPLLLDRTO_Pos        _UINT32_(11)                                         </span><span class="comment">/* (OSCCTRL_INTENCLR) DPLL Ratio Ready Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_DPLLLDRTO_Msk        (_UINT32_(0x1) &lt;&lt; OSCCTRL_INTENCLR_DPLLLDRTO_Pos)    </span><span class="comment">/* (OSCCTRL_INTENCLR) DPLL Ratio Ready Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_DPLLLDRTO(value)     (OSCCTRL_INTENCLR_DPLLLDRTO_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_INTENCLR_DPLLLDRTO_Pos)) </span><span class="comment">/* Assigment of value for DPLLLDRTO in the OSCCTRL_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_Msk                  _UINT32_(0x00000F13)                                 </span><span class="comment">/* (OSCCTRL_INTENCLR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* -------- OSCCTRL_INTENSET : (OSCCTRL Offset: 0x04) (R/W 32) Interrupt Enable Set -------- */</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_RESETVALUE           _UINT32_(0x00)                                       </span><span class="comment">/*  (OSCCTRL_INTENSET) Interrupt Enable Set  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_XOSCRDY_Pos          _UINT32_(0)                                          </span><span class="comment">/* (OSCCTRL_INTENSET) XOSC Ready Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_XOSCRDY_Msk          (_UINT32_(0x1) &lt;&lt; OSCCTRL_INTENSET_XOSCRDY_Pos)      </span><span class="comment">/* (OSCCTRL_INTENSET) XOSC Ready Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_XOSCRDY(value)       (OSCCTRL_INTENSET_XOSCRDY_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_INTENSET_XOSCRDY_Pos)) </span><span class="comment">/* Assigment of value for XOSCRDY in the OSCCTRL_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_XOSCFAIL_Pos         _UINT32_(1)                                          </span><span class="comment">/* (OSCCTRL_INTENSET) XOSC Clock Failure Detector Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_XOSCFAIL_Msk         (_UINT32_(0x1) &lt;&lt; OSCCTRL_INTENSET_XOSCFAIL_Pos)     </span><span class="comment">/* (OSCCTRL_INTENSET) XOSC Clock Failure Detector Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_XOSCFAIL(value)      (OSCCTRL_INTENSET_XOSCFAIL_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_INTENSET_XOSCFAIL_Pos)) </span><span class="comment">/* Assigment of value for XOSCFAIL in the OSCCTRL_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_OSC48MRDY_Pos        _UINT32_(4)                                          </span><span class="comment">/* (OSCCTRL_INTENSET) OSC48M Ready Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_OSC48MRDY_Msk        (_UINT32_(0x1) &lt;&lt; OSCCTRL_INTENSET_OSC48MRDY_Pos)    </span><span class="comment">/* (OSCCTRL_INTENSET) OSC48M Ready Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_OSC48MRDY(value)     (OSCCTRL_INTENSET_OSC48MRDY_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_INTENSET_OSC48MRDY_Pos)) </span><span class="comment">/* Assigment of value for OSC48MRDY in the OSCCTRL_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_DPLLLCKR_Pos         _UINT32_(8)                                          </span><span class="comment">/* (OSCCTRL_INTENSET) DPLL Lock Rise Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_DPLLLCKR_Msk         (_UINT32_(0x1) &lt;&lt; OSCCTRL_INTENSET_DPLLLCKR_Pos)     </span><span class="comment">/* (OSCCTRL_INTENSET) DPLL Lock Rise Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_DPLLLCKR(value)      (OSCCTRL_INTENSET_DPLLLCKR_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_INTENSET_DPLLLCKR_Pos)) </span><span class="comment">/* Assigment of value for DPLLLCKR in the OSCCTRL_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_DPLLLCKF_Pos         _UINT32_(9)                                          </span><span class="comment">/* (OSCCTRL_INTENSET) DPLL Lock Fall Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_DPLLLCKF_Msk         (_UINT32_(0x1) &lt;&lt; OSCCTRL_INTENSET_DPLLLCKF_Pos)     </span><span class="comment">/* (OSCCTRL_INTENSET) DPLL Lock Fall Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_DPLLLCKF(value)      (OSCCTRL_INTENSET_DPLLLCKF_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_INTENSET_DPLLLCKF_Pos)) </span><span class="comment">/* Assigment of value for DPLLLCKF in the OSCCTRL_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_DPLLLTO_Pos          _UINT32_(10)                                         </span><span class="comment">/* (OSCCTRL_INTENSET) DPLL Time Out Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_DPLLLTO_Msk          (_UINT32_(0x1) &lt;&lt; OSCCTRL_INTENSET_DPLLLTO_Pos)      </span><span class="comment">/* (OSCCTRL_INTENSET) DPLL Time Out Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_DPLLLTO(value)       (OSCCTRL_INTENSET_DPLLLTO_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_INTENSET_DPLLLTO_Pos)) </span><span class="comment">/* Assigment of value for DPLLLTO in the OSCCTRL_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_DPLLLDRTO_Pos        _UINT32_(11)                                         </span><span class="comment">/* (OSCCTRL_INTENSET) DPLL Ratio Ready Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_DPLLLDRTO_Msk        (_UINT32_(0x1) &lt;&lt; OSCCTRL_INTENSET_DPLLLDRTO_Pos)    </span><span class="comment">/* (OSCCTRL_INTENSET) DPLL Ratio Ready Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_DPLLLDRTO(value)     (OSCCTRL_INTENSET_DPLLLDRTO_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_INTENSET_DPLLLDRTO_Pos)) </span><span class="comment">/* Assigment of value for DPLLLDRTO in the OSCCTRL_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_Msk                  _UINT32_(0x00000F13)                                 </span><span class="comment">/* (OSCCTRL_INTENSET) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160; </div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/* -------- OSCCTRL_INTFLAG : (OSCCTRL Offset: 0x08) (R/W 32) Interrupt Flag Status and Clear -------- */</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_RESETVALUE            _UINT32_(0x00)                                       </span><span class="comment">/*  (OSCCTRL_INTFLAG) Interrupt Flag Status and Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_XOSCRDY_Pos           _UINT32_(0)                                          </span><span class="comment">/* (OSCCTRL_INTFLAG) XOSC Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_XOSCRDY_Msk           (_UINT32_(0x1) &lt;&lt; OSCCTRL_INTFLAG_XOSCRDY_Pos)       </span><span class="comment">/* (OSCCTRL_INTFLAG) XOSC Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_XOSCRDY(value)        (OSCCTRL_INTFLAG_XOSCRDY_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_INTFLAG_XOSCRDY_Pos)) </span><span class="comment">/* Assigment of value for XOSCRDY in the OSCCTRL_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_XOSCFAIL_Pos          _UINT32_(1)                                          </span><span class="comment">/* (OSCCTRL_INTFLAG) XOSC Clock Failure Detector Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_XOSCFAIL_Msk          (_UINT32_(0x1) &lt;&lt; OSCCTRL_INTFLAG_XOSCFAIL_Pos)      </span><span class="comment">/* (OSCCTRL_INTFLAG) XOSC Clock Failure Detector Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_XOSCFAIL(value)       (OSCCTRL_INTFLAG_XOSCFAIL_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_INTFLAG_XOSCFAIL_Pos)) </span><span class="comment">/* Assigment of value for XOSCFAIL in the OSCCTRL_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_OSC48MRDY_Pos         _UINT32_(4)                                          </span><span class="comment">/* (OSCCTRL_INTFLAG) OSC48M Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_OSC48MRDY_Msk         (_UINT32_(0x1) &lt;&lt; OSCCTRL_INTFLAG_OSC48MRDY_Pos)     </span><span class="comment">/* (OSCCTRL_INTFLAG) OSC48M Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_OSC48MRDY(value)      (OSCCTRL_INTFLAG_OSC48MRDY_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_INTFLAG_OSC48MRDY_Pos)) </span><span class="comment">/* Assigment of value for OSC48MRDY in the OSCCTRL_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_DPLLLCKR_Pos          _UINT32_(8)                                          </span><span class="comment">/* (OSCCTRL_INTFLAG) DPLL Lock Rise Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_DPLLLCKR_Msk          (_UINT32_(0x1) &lt;&lt; OSCCTRL_INTFLAG_DPLLLCKR_Pos)      </span><span class="comment">/* (OSCCTRL_INTFLAG) DPLL Lock Rise Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_DPLLLCKR(value)       (OSCCTRL_INTFLAG_DPLLLCKR_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_INTFLAG_DPLLLCKR_Pos)) </span><span class="comment">/* Assigment of value for DPLLLCKR in the OSCCTRL_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_DPLLLCKF_Pos          _UINT32_(9)                                          </span><span class="comment">/* (OSCCTRL_INTFLAG) DPLL Lock Fall Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_DPLLLCKF_Msk          (_UINT32_(0x1) &lt;&lt; OSCCTRL_INTFLAG_DPLLLCKF_Pos)      </span><span class="comment">/* (OSCCTRL_INTFLAG) DPLL Lock Fall Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_DPLLLCKF(value)       (OSCCTRL_INTFLAG_DPLLLCKF_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_INTFLAG_DPLLLCKF_Pos)) </span><span class="comment">/* Assigment of value for DPLLLCKF in the OSCCTRL_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_DPLLLTO_Pos           _UINT32_(10)                                         </span><span class="comment">/* (OSCCTRL_INTFLAG) DPLL Timeout Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_DPLLLTO_Msk           (_UINT32_(0x1) &lt;&lt; OSCCTRL_INTFLAG_DPLLLTO_Pos)       </span><span class="comment">/* (OSCCTRL_INTFLAG) DPLL Timeout Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_DPLLLTO(value)        (OSCCTRL_INTFLAG_DPLLLTO_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_INTFLAG_DPLLLTO_Pos)) </span><span class="comment">/* Assigment of value for DPLLLTO in the OSCCTRL_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_DPLLLDRTO_Pos         _UINT32_(11)                                         </span><span class="comment">/* (OSCCTRL_INTFLAG) DPLL Ratio Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_DPLLLDRTO_Msk         (_UINT32_(0x1) &lt;&lt; OSCCTRL_INTFLAG_DPLLLDRTO_Pos)     </span><span class="comment">/* (OSCCTRL_INTFLAG) DPLL Ratio Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_DPLLLDRTO(value)      (OSCCTRL_INTFLAG_DPLLLDRTO_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_INTFLAG_DPLLLDRTO_Pos)) </span><span class="comment">/* Assigment of value for DPLLLDRTO in the OSCCTRL_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_Msk                   _UINT32_(0x00000F13)                                 </span><span class="comment">/* (OSCCTRL_INTFLAG) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/* -------- OSCCTRL_STATUS : (OSCCTRL Offset: 0x0C) ( R/ 32) Power and Clocks Status -------- */</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_RESETVALUE             _UINT32_(0x00)                                       </span><span class="comment">/*  (OSCCTRL_STATUS) Power and Clocks Status  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_XOSCRDY_Pos            _UINT32_(0)                                          </span><span class="comment">/* (OSCCTRL_STATUS) XOSC Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_XOSCRDY_Msk            (_UINT32_(0x1) &lt;&lt; OSCCTRL_STATUS_XOSCRDY_Pos)        </span><span class="comment">/* (OSCCTRL_STATUS) XOSC Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_XOSCRDY(value)         (OSCCTRL_STATUS_XOSCRDY_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_STATUS_XOSCRDY_Pos)) </span><span class="comment">/* Assigment of value for XOSCRDY in the OSCCTRL_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_XOSCFAIL_Pos           _UINT32_(1)                                          </span><span class="comment">/* (OSCCTRL_STATUS) XOSC Clock Failure Detector Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_XOSCFAIL_Msk           (_UINT32_(0x1) &lt;&lt; OSCCTRL_STATUS_XOSCFAIL_Pos)       </span><span class="comment">/* (OSCCTRL_STATUS) XOSC Clock Failure Detector Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_XOSCFAIL(value)        (OSCCTRL_STATUS_XOSCFAIL_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_STATUS_XOSCFAIL_Pos)) </span><span class="comment">/* Assigment of value for XOSCFAIL in the OSCCTRL_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_XOSCCKSW_Pos           _UINT32_(2)                                          </span><span class="comment">/* (OSCCTRL_STATUS) XOSC Clock Switch Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_XOSCCKSW_Msk           (_UINT32_(0x1) &lt;&lt; OSCCTRL_STATUS_XOSCCKSW_Pos)       </span><span class="comment">/* (OSCCTRL_STATUS) XOSC Clock Switch Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_XOSCCKSW(value)        (OSCCTRL_STATUS_XOSCCKSW_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_STATUS_XOSCCKSW_Pos)) </span><span class="comment">/* Assigment of value for XOSCCKSW in the OSCCTRL_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_OSC48MRDY_Pos          _UINT32_(4)                                          </span><span class="comment">/* (OSCCTRL_STATUS) OSC48M Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_OSC48MRDY_Msk          (_UINT32_(0x1) &lt;&lt; OSCCTRL_STATUS_OSC48MRDY_Pos)      </span><span class="comment">/* (OSCCTRL_STATUS) OSC48M Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_OSC48MRDY(value)       (OSCCTRL_STATUS_OSC48MRDY_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_STATUS_OSC48MRDY_Pos)) </span><span class="comment">/* Assigment of value for OSC48MRDY in the OSCCTRL_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_DPLLLCKR_Pos           _UINT32_(8)                                          </span><span class="comment">/* (OSCCTRL_STATUS) DPLL Lock Rise Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_DPLLLCKR_Msk           (_UINT32_(0x1) &lt;&lt; OSCCTRL_STATUS_DPLLLCKR_Pos)       </span><span class="comment">/* (OSCCTRL_STATUS) DPLL Lock Rise Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_DPLLLCKR(value)        (OSCCTRL_STATUS_DPLLLCKR_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_STATUS_DPLLLCKR_Pos)) </span><span class="comment">/* Assigment of value for DPLLLCKR in the OSCCTRL_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_DPLLLCKF_Pos           _UINT32_(9)                                          </span><span class="comment">/* (OSCCTRL_STATUS) DPLL Lock Fall Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_DPLLLCKF_Msk           (_UINT32_(0x1) &lt;&lt; OSCCTRL_STATUS_DPLLLCKF_Pos)       </span><span class="comment">/* (OSCCTRL_STATUS) DPLL Lock Fall Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_DPLLLCKF(value)        (OSCCTRL_STATUS_DPLLLCKF_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_STATUS_DPLLLCKF_Pos)) </span><span class="comment">/* Assigment of value for DPLLLCKF in the OSCCTRL_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_DPLLTO_Pos             _UINT32_(10)                                         </span><span class="comment">/* (OSCCTRL_STATUS) DPLL Timeout Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_DPLLTO_Msk             (_UINT32_(0x1) &lt;&lt; OSCCTRL_STATUS_DPLLTO_Pos)         </span><span class="comment">/* (OSCCTRL_STATUS) DPLL Timeout Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_DPLLTO(value)          (OSCCTRL_STATUS_DPLLTO_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_STATUS_DPLLTO_Pos)) </span><span class="comment">/* Assigment of value for DPLLTO in the OSCCTRL_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_DPLLLDRTO_Pos          _UINT32_(11)                                         </span><span class="comment">/* (OSCCTRL_STATUS) DPLL Ratio Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_DPLLLDRTO_Msk          (_UINT32_(0x1) &lt;&lt; OSCCTRL_STATUS_DPLLLDRTO_Pos)      </span><span class="comment">/* (OSCCTRL_STATUS) DPLL Ratio Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_DPLLLDRTO(value)       (OSCCTRL_STATUS_DPLLLDRTO_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_STATUS_DPLLLDRTO_Pos)) </span><span class="comment">/* Assigment of value for DPLLLDRTO in the OSCCTRL_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_Msk                    _UINT32_(0x00000F17)                                 </span><span class="comment">/* (OSCCTRL_STATUS) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/* -------- OSCCTRL_XOSCCTRL : (OSCCTRL Offset: 0x10) (R/W 16) External Multipurpose Crystal Oscillator (XOSC) Control -------- */</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_RESETVALUE           _UINT16_(0x80)                                       </span><span class="comment">/*  (OSCCTRL_XOSCCTRL) External Multipurpose Crystal Oscillator (XOSC) Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_ENABLE_Pos           _UINT16_(1)                                          </span><span class="comment">/* (OSCCTRL_XOSCCTRL) Oscillator Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_ENABLE_Msk           (_UINT16_(0x1) &lt;&lt; OSCCTRL_XOSCCTRL_ENABLE_Pos)       </span><span class="comment">/* (OSCCTRL_XOSCCTRL) Oscillator Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_ENABLE(value)        (OSCCTRL_XOSCCTRL_ENABLE_Msk &amp; (_UINT16_(value) &lt;&lt; OSCCTRL_XOSCCTRL_ENABLE_Pos)) </span><span class="comment">/* Assigment of value for ENABLE in the OSCCTRL_XOSCCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_XTALEN_Pos           _UINT16_(2)                                          </span><span class="comment">/* (OSCCTRL_XOSCCTRL) Crystal Oscillator Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_XTALEN_Msk           (_UINT16_(0x1) &lt;&lt; OSCCTRL_XOSCCTRL_XTALEN_Pos)       </span><span class="comment">/* (OSCCTRL_XOSCCTRL) Crystal Oscillator Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_XTALEN(value)        (OSCCTRL_XOSCCTRL_XTALEN_Msk &amp; (_UINT16_(value) &lt;&lt; OSCCTRL_XOSCCTRL_XTALEN_Pos)) </span><span class="comment">/* Assigment of value for XTALEN in the OSCCTRL_XOSCCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_CFDEN_Pos            _UINT16_(3)                                          </span><span class="comment">/* (OSCCTRL_XOSCCTRL) Xosc Clock Failure Detector Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_CFDEN_Msk            (_UINT16_(0x1) &lt;&lt; OSCCTRL_XOSCCTRL_CFDEN_Pos)        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) Xosc Clock Failure Detector Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_CFDEN(value)         (OSCCTRL_XOSCCTRL_CFDEN_Msk &amp; (_UINT16_(value) &lt;&lt; OSCCTRL_XOSCCTRL_CFDEN_Pos)) </span><span class="comment">/* Assigment of value for CFDEN in the OSCCTRL_XOSCCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_SWBEN_Pos            _UINT16_(4)                                          </span><span class="comment">/* (OSCCTRL_XOSCCTRL) Xosc Clock Switch Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_SWBEN_Msk            (_UINT16_(0x1) &lt;&lt; OSCCTRL_XOSCCTRL_SWBEN_Pos)        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) Xosc Clock Switch Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_SWBEN(value)         (OSCCTRL_XOSCCTRL_SWBEN_Msk &amp; (_UINT16_(value) &lt;&lt; OSCCTRL_XOSCCTRL_SWBEN_Pos)) </span><span class="comment">/* Assigment of value for SWBEN in the OSCCTRL_XOSCCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_RUNSTDBY_Pos         _UINT16_(6)                                          </span><span class="comment">/* (OSCCTRL_XOSCCTRL) Run in Standby Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_RUNSTDBY_Msk         (_UINT16_(0x1) &lt;&lt; OSCCTRL_XOSCCTRL_RUNSTDBY_Pos)     </span><span class="comment">/* (OSCCTRL_XOSCCTRL) Run in Standby Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_RUNSTDBY(value)      (OSCCTRL_XOSCCTRL_RUNSTDBY_Msk &amp; (_UINT16_(value) &lt;&lt; OSCCTRL_XOSCCTRL_RUNSTDBY_Pos)) </span><span class="comment">/* Assigment of value for RUNSTDBY in the OSCCTRL_XOSCCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_ONDEMAND_Pos         _UINT16_(7)                                          </span><span class="comment">/* (OSCCTRL_XOSCCTRL) On Demand Control Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_ONDEMAND_Msk         (_UINT16_(0x1) &lt;&lt; OSCCTRL_XOSCCTRL_ONDEMAND_Pos)     </span><span class="comment">/* (OSCCTRL_XOSCCTRL) On Demand Control Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_ONDEMAND(value)      (OSCCTRL_XOSCCTRL_ONDEMAND_Msk &amp; (_UINT16_(value) &lt;&lt; OSCCTRL_XOSCCTRL_ONDEMAND_Pos)) </span><span class="comment">/* Assigment of value for ONDEMAND in the OSCCTRL_XOSCCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_GAIN_Pos             _UINT16_(8)                                          </span><span class="comment">/* (OSCCTRL_XOSCCTRL) Oscillator Gain Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_GAIN_Msk             (_UINT16_(0x7) &lt;&lt; OSCCTRL_XOSCCTRL_GAIN_Pos)         </span><span class="comment">/* (OSCCTRL_XOSCCTRL) Oscillator Gain Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_GAIN(value)          (OSCCTRL_XOSCCTRL_GAIN_Msk &amp; (_UINT16_(value) &lt;&lt; OSCCTRL_XOSCCTRL_GAIN_Pos)) </span><span class="comment">/* Assigment of value for GAIN in the OSCCTRL_XOSCCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define   OSCCTRL_XOSCCTRL_GAIN_GAIN2_Val     _UINT16_(0x0)                                        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 2 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define   OSCCTRL_XOSCCTRL_GAIN_GAIN4_Val     _UINT16_(0x1)                                        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 4 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define   OSCCTRL_XOSCCTRL_GAIN_GAIN8_Val     _UINT16_(0x2)                                        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 8 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define   OSCCTRL_XOSCCTRL_GAIN_GAIN16_Val    _UINT16_(0x3)                                        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 16 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define   OSCCTRL_XOSCCTRL_GAIN_GAIN30_Val    _UINT16_(0x4)                                        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 30 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_GAIN_GAIN2           (OSCCTRL_XOSCCTRL_GAIN_GAIN2_Val &lt;&lt; OSCCTRL_XOSCCTRL_GAIN_Pos) </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 2 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_GAIN_GAIN4           (OSCCTRL_XOSCCTRL_GAIN_GAIN4_Val &lt;&lt; OSCCTRL_XOSCCTRL_GAIN_Pos) </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 4 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_GAIN_GAIN8           (OSCCTRL_XOSCCTRL_GAIN_GAIN8_Val &lt;&lt; OSCCTRL_XOSCCTRL_GAIN_Pos) </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 8 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_GAIN_GAIN16          (OSCCTRL_XOSCCTRL_GAIN_GAIN16_Val &lt;&lt; OSCCTRL_XOSCCTRL_GAIN_Pos) </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 16 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_GAIN_GAIN30          (OSCCTRL_XOSCCTRL_GAIN_GAIN30_Val &lt;&lt; OSCCTRL_XOSCCTRL_GAIN_Pos) </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 30 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_AMPGC_Pos            _UINT16_(11)                                         </span><span class="comment">/* (OSCCTRL_XOSCCTRL) Automatic Amplitude Gain Control Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_AMPGC_Msk            (_UINT16_(0x1) &lt;&lt; OSCCTRL_XOSCCTRL_AMPGC_Pos)        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) Automatic Amplitude Gain Control Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_AMPGC(value)         (OSCCTRL_XOSCCTRL_AMPGC_Msk &amp; (_UINT16_(value) &lt;&lt; OSCCTRL_XOSCCTRL_AMPGC_Pos)) </span><span class="comment">/* Assigment of value for AMPGC in the OSCCTRL_XOSCCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_STARTUP_Pos          _UINT16_(12)                                         </span><span class="comment">/* (OSCCTRL_XOSCCTRL) Start-Up Time Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_STARTUP_Msk          (_UINT16_(0xF) &lt;&lt; OSCCTRL_XOSCCTRL_STARTUP_Pos)      </span><span class="comment">/* (OSCCTRL_XOSCCTRL) Start-Up Time Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_STARTUP(value)       (OSCCTRL_XOSCCTRL_STARTUP_Msk &amp; (_UINT16_(value) &lt;&lt; OSCCTRL_XOSCCTRL_STARTUP_Pos)) </span><span class="comment">/* Assigment of value for STARTUP in the OSCCTRL_XOSCCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define   OSCCTRL_XOSCCTRL_STARTUP_CYCLE1_Val _UINT16_(0x0)                                        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 31 us  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define   OSCCTRL_XOSCCTRL_STARTUP_CYCLE2_Val _UINT16_(0x1)                                        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 61 us  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define   OSCCTRL_XOSCCTRL_STARTUP_CYCLE4_Val _UINT16_(0x2)                                        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 122 us  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define   OSCCTRL_XOSCCTRL_STARTUP_CYCLE8_Val _UINT16_(0x3)                                        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 244 us  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define   OSCCTRL_XOSCCTRL_STARTUP_CYCLE16_Val _UINT16_(0x4)                                        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 488 us  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define   OSCCTRL_XOSCCTRL_STARTUP_CYCLE32_Val _UINT16_(0x5)                                        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 977 us  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define   OSCCTRL_XOSCCTRL_STARTUP_CYCLE64_Val _UINT16_(0x6)                                        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 1953 us  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define   OSCCTRL_XOSCCTRL_STARTUP_CYCLE128_Val _UINT16_(0x7)                                        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 3906 us  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define   OSCCTRL_XOSCCTRL_STARTUP_CYCLE256_Val _UINT16_(0x8)                                        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 7813 us  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define   OSCCTRL_XOSCCTRL_STARTUP_CYCLE512_Val _UINT16_(0x9)                                        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 15625 us  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define   OSCCTRL_XOSCCTRL_STARTUP_CYCLE1024_Val _UINT16_(0xA)                                        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 31250 us  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define   OSCCTRL_XOSCCTRL_STARTUP_CYCLE2048_Val _UINT16_(0xB)                                        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 62500 us  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define   OSCCTRL_XOSCCTRL_STARTUP_CYCLE4096_Val _UINT16_(0xC)                                        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 125000 us  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define   OSCCTRL_XOSCCTRL_STARTUP_CYCLE8192_Val _UINT16_(0xD)                                        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 250000 us  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define   OSCCTRL_XOSCCTRL_STARTUP_CYCLE16384_Val _UINT16_(0xE)                                        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 500000 us  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define   OSCCTRL_XOSCCTRL_STARTUP_CYCLE32768_Val _UINT16_(0xF)                                        </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 1000000 us  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_STARTUP_CYCLE1       (OSCCTRL_XOSCCTRL_STARTUP_CYCLE1_Val &lt;&lt; OSCCTRL_XOSCCTRL_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 31 us Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_STARTUP_CYCLE2       (OSCCTRL_XOSCCTRL_STARTUP_CYCLE2_Val &lt;&lt; OSCCTRL_XOSCCTRL_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 61 us Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_STARTUP_CYCLE4       (OSCCTRL_XOSCCTRL_STARTUP_CYCLE4_Val &lt;&lt; OSCCTRL_XOSCCTRL_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 122 us Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_STARTUP_CYCLE8       (OSCCTRL_XOSCCTRL_STARTUP_CYCLE8_Val &lt;&lt; OSCCTRL_XOSCCTRL_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 244 us Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_STARTUP_CYCLE16      (OSCCTRL_XOSCCTRL_STARTUP_CYCLE16_Val &lt;&lt; OSCCTRL_XOSCCTRL_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 488 us Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_STARTUP_CYCLE32      (OSCCTRL_XOSCCTRL_STARTUP_CYCLE32_Val &lt;&lt; OSCCTRL_XOSCCTRL_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 977 us Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_STARTUP_CYCLE64      (OSCCTRL_XOSCCTRL_STARTUP_CYCLE64_Val &lt;&lt; OSCCTRL_XOSCCTRL_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 1953 us Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_STARTUP_CYCLE128     (OSCCTRL_XOSCCTRL_STARTUP_CYCLE128_Val &lt;&lt; OSCCTRL_XOSCCTRL_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 3906 us Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_STARTUP_CYCLE256     (OSCCTRL_XOSCCTRL_STARTUP_CYCLE256_Val &lt;&lt; OSCCTRL_XOSCCTRL_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 7813 us Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_STARTUP_CYCLE512     (OSCCTRL_XOSCCTRL_STARTUP_CYCLE512_Val &lt;&lt; OSCCTRL_XOSCCTRL_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 15625 us Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_STARTUP_CYCLE1024    (OSCCTRL_XOSCCTRL_STARTUP_CYCLE1024_Val &lt;&lt; OSCCTRL_XOSCCTRL_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 31250 us Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_STARTUP_CYCLE2048    (OSCCTRL_XOSCCTRL_STARTUP_CYCLE2048_Val &lt;&lt; OSCCTRL_XOSCCTRL_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 62500 us Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_STARTUP_CYCLE4096    (OSCCTRL_XOSCCTRL_STARTUP_CYCLE4096_Val &lt;&lt; OSCCTRL_XOSCCTRL_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 125000 us Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_STARTUP_CYCLE8192    (OSCCTRL_XOSCCTRL_STARTUP_CYCLE8192_Val &lt;&lt; OSCCTRL_XOSCCTRL_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 250000 us Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_STARTUP_CYCLE16384   (OSCCTRL_XOSCCTRL_STARTUP_CYCLE16384_Val &lt;&lt; OSCCTRL_XOSCCTRL_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 500000 us Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_STARTUP_CYCLE32768   (OSCCTRL_XOSCCTRL_STARTUP_CYCLE32768_Val &lt;&lt; OSCCTRL_XOSCCTRL_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_XOSCCTRL) 1000000 us Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_Msk                  _UINT16_(0xFFDE)                                     </span><span class="comment">/* (OSCCTRL_XOSCCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160; </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/* -------- OSCCTRL_CFDPRESC : (OSCCTRL Offset: 0x12) (R/W 8) Clock Failure Detector Prescaler -------- */</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define OSCCTRL_CFDPRESC_RESETVALUE           _UINT8_(0x00)                                        </span><span class="comment">/*  (OSCCTRL_CFDPRESC) Clock Failure Detector Prescaler  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160; </div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define OSCCTRL_CFDPRESC_CFDPRESC_Pos         _UINT8_(0)                                           </span><span class="comment">/* (OSCCTRL_CFDPRESC) Clock Failure Detector Prescaler Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define OSCCTRL_CFDPRESC_CFDPRESC_Msk         (_UINT8_(0x7) &lt;&lt; OSCCTRL_CFDPRESC_CFDPRESC_Pos)      </span><span class="comment">/* (OSCCTRL_CFDPRESC) Clock Failure Detector Prescaler Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define OSCCTRL_CFDPRESC_CFDPRESC(value)      (OSCCTRL_CFDPRESC_CFDPRESC_Msk &amp; (_UINT8_(value) &lt;&lt; OSCCTRL_CFDPRESC_CFDPRESC_Pos)) </span><span class="comment">/* Assigment of value for CFDPRESC in the OSCCTRL_CFDPRESC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define   OSCCTRL_CFDPRESC_CFDPRESC_DIV1_Val  _UINT8_(0x0)                                         </span><span class="comment">/* (OSCCTRL_CFDPRESC) 48 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define   OSCCTRL_CFDPRESC_CFDPRESC_DIV2_Val  _UINT8_(0x1)                                         </span><span class="comment">/* (OSCCTRL_CFDPRESC) 24 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define   OSCCTRL_CFDPRESC_CFDPRESC_DIV4_Val  _UINT8_(0x2)                                         </span><span class="comment">/* (OSCCTRL_CFDPRESC) 12 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define   OSCCTRL_CFDPRESC_CFDPRESC_DIV8_Val  _UINT8_(0x3)                                         </span><span class="comment">/* (OSCCTRL_CFDPRESC) 6 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define   OSCCTRL_CFDPRESC_CFDPRESC_DIV16_Val _UINT8_(0x4)                                         </span><span class="comment">/* (OSCCTRL_CFDPRESC) 3 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define   OSCCTRL_CFDPRESC_CFDPRESC_DIV32_Val _UINT8_(0x5)                                         </span><span class="comment">/* (OSCCTRL_CFDPRESC) 1.5 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define   OSCCTRL_CFDPRESC_CFDPRESC_DIV64_Val _UINT8_(0x6)                                         </span><span class="comment">/* (OSCCTRL_CFDPRESC) 0.75 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define   OSCCTRL_CFDPRESC_CFDPRESC_DIV128_Val _UINT8_(0x7)                                         </span><span class="comment">/* (OSCCTRL_CFDPRESC) 0.3125 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define OSCCTRL_CFDPRESC_CFDPRESC_DIV1        (OSCCTRL_CFDPRESC_CFDPRESC_DIV1_Val &lt;&lt; OSCCTRL_CFDPRESC_CFDPRESC_Pos) </span><span class="comment">/* (OSCCTRL_CFDPRESC) 48 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define OSCCTRL_CFDPRESC_CFDPRESC_DIV2        (OSCCTRL_CFDPRESC_CFDPRESC_DIV2_Val &lt;&lt; OSCCTRL_CFDPRESC_CFDPRESC_Pos) </span><span class="comment">/* (OSCCTRL_CFDPRESC) 24 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define OSCCTRL_CFDPRESC_CFDPRESC_DIV4        (OSCCTRL_CFDPRESC_CFDPRESC_DIV4_Val &lt;&lt; OSCCTRL_CFDPRESC_CFDPRESC_Pos) </span><span class="comment">/* (OSCCTRL_CFDPRESC) 12 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define OSCCTRL_CFDPRESC_CFDPRESC_DIV8        (OSCCTRL_CFDPRESC_CFDPRESC_DIV8_Val &lt;&lt; OSCCTRL_CFDPRESC_CFDPRESC_Pos) </span><span class="comment">/* (OSCCTRL_CFDPRESC) 6 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define OSCCTRL_CFDPRESC_CFDPRESC_DIV16       (OSCCTRL_CFDPRESC_CFDPRESC_DIV16_Val &lt;&lt; OSCCTRL_CFDPRESC_CFDPRESC_Pos) </span><span class="comment">/* (OSCCTRL_CFDPRESC) 3 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define OSCCTRL_CFDPRESC_CFDPRESC_DIV32       (OSCCTRL_CFDPRESC_CFDPRESC_DIV32_Val &lt;&lt; OSCCTRL_CFDPRESC_CFDPRESC_Pos) </span><span class="comment">/* (OSCCTRL_CFDPRESC) 1.5 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define OSCCTRL_CFDPRESC_CFDPRESC_DIV64       (OSCCTRL_CFDPRESC_CFDPRESC_DIV64_Val &lt;&lt; OSCCTRL_CFDPRESC_CFDPRESC_Pos) </span><span class="comment">/* (OSCCTRL_CFDPRESC) 0.75 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define OSCCTRL_CFDPRESC_CFDPRESC_DIV128      (OSCCTRL_CFDPRESC_CFDPRESC_DIV128_Val &lt;&lt; OSCCTRL_CFDPRESC_CFDPRESC_Pos) </span><span class="comment">/* (OSCCTRL_CFDPRESC) 0.3125 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define OSCCTRL_CFDPRESC_Msk                  _UINT8_(0x07)                                        </span><span class="comment">/* (OSCCTRL_CFDPRESC) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160; </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160; </div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">/* -------- OSCCTRL_EVCTRL : (OSCCTRL Offset: 0x13) (R/W 8) Event Control -------- */</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define OSCCTRL_EVCTRL_RESETVALUE             _UINT8_(0x00)                                        </span><span class="comment">/*  (OSCCTRL_EVCTRL) Event Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160; </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define OSCCTRL_EVCTRL_CFDEO_Pos              _UINT8_(0)                                           </span><span class="comment">/* (OSCCTRL_EVCTRL) Clock Failure Detector Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define OSCCTRL_EVCTRL_CFDEO_Msk              (_UINT8_(0x1) &lt;&lt; OSCCTRL_EVCTRL_CFDEO_Pos)           </span><span class="comment">/* (OSCCTRL_EVCTRL) Clock Failure Detector Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define OSCCTRL_EVCTRL_CFDEO(value)           (OSCCTRL_EVCTRL_CFDEO_Msk &amp; (_UINT8_(value) &lt;&lt; OSCCTRL_EVCTRL_CFDEO_Pos)) </span><span class="comment">/* Assigment of value for CFDEO in the OSCCTRL_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define OSCCTRL_EVCTRL_Msk                    _UINT8_(0x01)                                        </span><span class="comment">/* (OSCCTRL_EVCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160; </div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160; </div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/* -------- OSCCTRL_OSC48MCTRL : (OSCCTRL Offset: 0x14) (R/W 8) 48MHz Internal Oscillator (OSC48M) Control -------- */</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MCTRL_RESETVALUE         _UINT8_(0x82)                                        </span><span class="comment">/*  (OSCCTRL_OSC48MCTRL) 48MHz Internal Oscillator (OSC48M) Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160; </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MCTRL_ENABLE_Pos         _UINT8_(1)                                           </span><span class="comment">/* (OSCCTRL_OSC48MCTRL) Oscillator Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MCTRL_ENABLE_Msk         (_UINT8_(0x1) &lt;&lt; OSCCTRL_OSC48MCTRL_ENABLE_Pos)      </span><span class="comment">/* (OSCCTRL_OSC48MCTRL) Oscillator Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MCTRL_ENABLE(value)      (OSCCTRL_OSC48MCTRL_ENABLE_Msk &amp; (_UINT8_(value) &lt;&lt; OSCCTRL_OSC48MCTRL_ENABLE_Pos)) </span><span class="comment">/* Assigment of value for ENABLE in the OSCCTRL_OSC48MCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MCTRL_RUNSTDBY_Pos       _UINT8_(6)                                           </span><span class="comment">/* (OSCCTRL_OSC48MCTRL) Run in Standby Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MCTRL_RUNSTDBY_Msk       (_UINT8_(0x1) &lt;&lt; OSCCTRL_OSC48MCTRL_RUNSTDBY_Pos)    </span><span class="comment">/* (OSCCTRL_OSC48MCTRL) Run in Standby Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MCTRL_RUNSTDBY(value)    (OSCCTRL_OSC48MCTRL_RUNSTDBY_Msk &amp; (_UINT8_(value) &lt;&lt; OSCCTRL_OSC48MCTRL_RUNSTDBY_Pos)) </span><span class="comment">/* Assigment of value for RUNSTDBY in the OSCCTRL_OSC48MCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MCTRL_ONDEMAND_Pos       _UINT8_(7)                                           </span><span class="comment">/* (OSCCTRL_OSC48MCTRL) On Demand Control Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MCTRL_ONDEMAND_Msk       (_UINT8_(0x1) &lt;&lt; OSCCTRL_OSC48MCTRL_ONDEMAND_Pos)    </span><span class="comment">/* (OSCCTRL_OSC48MCTRL) On Demand Control Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MCTRL_ONDEMAND(value)    (OSCCTRL_OSC48MCTRL_ONDEMAND_Msk &amp; (_UINT8_(value) &lt;&lt; OSCCTRL_OSC48MCTRL_ONDEMAND_Pos)) </span><span class="comment">/* Assigment of value for ONDEMAND in the OSCCTRL_OSC48MCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MCTRL_Msk                _UINT8_(0xC2)                                        </span><span class="comment">/* (OSCCTRL_OSC48MCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160; </div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">/* -------- OSCCTRL_OSC48MDIV : (OSCCTRL Offset: 0x15) (R/W 8) OSC48M Divider -------- */</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MDIV_RESETVALUE          _UINT8_(0x0B)                                        </span><span class="comment">/*  (OSCCTRL_OSC48MDIV) OSC48M Divider  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160; </div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MDIV_DIV_Pos             _UINT8_(0)                                           </span><span class="comment">/* (OSCCTRL_OSC48MDIV) OSC48M Division Factor Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MDIV_DIV_Msk             (_UINT8_(0xF) &lt;&lt; OSCCTRL_OSC48MDIV_DIV_Pos)          </span><span class="comment">/* (OSCCTRL_OSC48MDIV) OSC48M Division Factor Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MDIV_DIV(value)          (OSCCTRL_OSC48MDIV_DIV_Msk &amp; (_UINT8_(value) &lt;&lt; OSCCTRL_OSC48MDIV_DIV_Pos)) </span><span class="comment">/* Assigment of value for DIV in the OSCCTRL_OSC48MDIV register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MDIV_DIV_DIV1_Val      _UINT8_(0x0)                                         </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 48 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MDIV_DIV_DIV2_Val      _UINT8_(0x1)                                         </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 24 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MDIV_DIV_DIV3_Val      _UINT8_(0x2)                                         </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 16 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MDIV_DIV_DIV4_Val      _UINT8_(0x3)                                         </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 12 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MDIV_DIV_DIV5_Val      _UINT8_(0x4)                                         </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 9.6 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MDIV_DIV_DIV6_Val      _UINT8_(0x5)                                         </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 8 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MDIV_DIV_DIV7_Val      _UINT8_(0x6)                                         </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 6.86 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MDIV_DIV_DIV8_Val      _UINT8_(0x7)                                         </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 6 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MDIV_DIV_DIV9_Val      _UINT8_(0x8)                                         </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 5.33 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MDIV_DIV_DIV10_Val     _UINT8_(0x9)                                         </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 4.8 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MDIV_DIV_DIV11_Val     _UINT8_(0xA)                                         </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 4.36 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MDIV_DIV_DIV12_Val     _UINT8_(0xB)                                         </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 4 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MDIV_DIV_DIV13_Val     _UINT8_(0xC)                                         </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 3.69 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MDIV_DIV_DIV14_Val     _UINT8_(0xD)                                         </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 3.43 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MDIV_DIV_DIV15_Val     _UINT8_(0xE)                                         </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 3.2 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MDIV_DIV_DIV16_Val     _UINT8_(0xF)                                         </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 3 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MDIV_DIV_DIV1            (OSCCTRL_OSC48MDIV_DIV_DIV1_Val &lt;&lt; OSCCTRL_OSC48MDIV_DIV_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 48 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MDIV_DIV_DIV2            (OSCCTRL_OSC48MDIV_DIV_DIV2_Val &lt;&lt; OSCCTRL_OSC48MDIV_DIV_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 24 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MDIV_DIV_DIV3            (OSCCTRL_OSC48MDIV_DIV_DIV3_Val &lt;&lt; OSCCTRL_OSC48MDIV_DIV_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 16 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MDIV_DIV_DIV4            (OSCCTRL_OSC48MDIV_DIV_DIV4_Val &lt;&lt; OSCCTRL_OSC48MDIV_DIV_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 12 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MDIV_DIV_DIV5            (OSCCTRL_OSC48MDIV_DIV_DIV5_Val &lt;&lt; OSCCTRL_OSC48MDIV_DIV_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 9.6 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MDIV_DIV_DIV6            (OSCCTRL_OSC48MDIV_DIV_DIV6_Val &lt;&lt; OSCCTRL_OSC48MDIV_DIV_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 8 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MDIV_DIV_DIV7            (OSCCTRL_OSC48MDIV_DIV_DIV7_Val &lt;&lt; OSCCTRL_OSC48MDIV_DIV_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 6.86 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MDIV_DIV_DIV8            (OSCCTRL_OSC48MDIV_DIV_DIV8_Val &lt;&lt; OSCCTRL_OSC48MDIV_DIV_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 6 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MDIV_DIV_DIV9            (OSCCTRL_OSC48MDIV_DIV_DIV9_Val &lt;&lt; OSCCTRL_OSC48MDIV_DIV_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 5.33 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MDIV_DIV_DIV10           (OSCCTRL_OSC48MDIV_DIV_DIV10_Val &lt;&lt; OSCCTRL_OSC48MDIV_DIV_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 4.8 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MDIV_DIV_DIV11           (OSCCTRL_OSC48MDIV_DIV_DIV11_Val &lt;&lt; OSCCTRL_OSC48MDIV_DIV_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 4.36 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MDIV_DIV_DIV12           (OSCCTRL_OSC48MDIV_DIV_DIV12_Val &lt;&lt; OSCCTRL_OSC48MDIV_DIV_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 4 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MDIV_DIV_DIV13           (OSCCTRL_OSC48MDIV_DIV_DIV13_Val &lt;&lt; OSCCTRL_OSC48MDIV_DIV_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 3.69 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MDIV_DIV_DIV14           (OSCCTRL_OSC48MDIV_DIV_DIV14_Val &lt;&lt; OSCCTRL_OSC48MDIV_DIV_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 3.43 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MDIV_DIV_DIV15           (OSCCTRL_OSC48MDIV_DIV_DIV15_Val &lt;&lt; OSCCTRL_OSC48MDIV_DIV_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 3.2 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MDIV_DIV_DIV16           (OSCCTRL_OSC48MDIV_DIV_DIV16_Val &lt;&lt; OSCCTRL_OSC48MDIV_DIV_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MDIV) 3 MHz Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MDIV_Msk                 _UINT8_(0x0F)                                        </span><span class="comment">/* (OSCCTRL_OSC48MDIV) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160; </div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160; </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/* -------- OSCCTRL_OSC48MSTUP : (OSCCTRL Offset: 0x16) (R/W 8) OSC48M Startup Time -------- */</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MSTUP_RESETVALUE         _UINT8_(0x07)                                        </span><span class="comment">/*  (OSCCTRL_OSC48MSTUP) OSC48M Startup Time  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160; </div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MSTUP_STARTUP_Pos        _UINT8_(0)                                           </span><span class="comment">/* (OSCCTRL_OSC48MSTUP) Startup Time Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MSTUP_STARTUP_Msk        (_UINT8_(0x7) &lt;&lt; OSCCTRL_OSC48MSTUP_STARTUP_Pos)     </span><span class="comment">/* (OSCCTRL_OSC48MSTUP) Startup Time Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MSTUP_STARTUP(value)     (OSCCTRL_OSC48MSTUP_STARTUP_Msk &amp; (_UINT8_(value) &lt;&lt; OSCCTRL_OSC48MSTUP_STARTUP_Pos)) </span><span class="comment">/* Assigment of value for STARTUP in the OSCCTRL_OSC48MSTUP register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MSTUP_STARTUP_CYCLE8_Val _UINT8_(0x0)                                         </span><span class="comment">/* (OSCCTRL_OSC48MSTUP) 166 ns  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MSTUP_STARTUP_CYCLE16_Val _UINT8_(0x1)                                         </span><span class="comment">/* (OSCCTRL_OSC48MSTUP) 333 ns  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MSTUP_STARTUP_CYCLE32_Val _UINT8_(0x2)                                         </span><span class="comment">/* (OSCCTRL_OSC48MSTUP) 667 ns  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MSTUP_STARTUP_CYCLE64_Val _UINT8_(0x3)                                         </span><span class="comment">/* (OSCCTRL_OSC48MSTUP) 1.333 us  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MSTUP_STARTUP_CYCLE128_Val _UINT8_(0x4)                                         </span><span class="comment">/* (OSCCTRL_OSC48MSTUP) 2.667 us  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MSTUP_STARTUP_CYCLE256_Val _UINT8_(0x5)                                         </span><span class="comment">/* (OSCCTRL_OSC48MSTUP) 5.333 us  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MSTUP_STARTUP_CYCLE512_Val _UINT8_(0x6)                                         </span><span class="comment">/* (OSCCTRL_OSC48MSTUP) 10.667 us  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define   OSCCTRL_OSC48MSTUP_STARTUP_CYCLE1024_Val _UINT8_(0x7)                                         </span><span class="comment">/* (OSCCTRL_OSC48MSTUP) 21.333 us  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MSTUP_STARTUP_CYCLE8     (OSCCTRL_OSC48MSTUP_STARTUP_CYCLE8_Val &lt;&lt; OSCCTRL_OSC48MSTUP_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MSTUP) 166 ns Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MSTUP_STARTUP_CYCLE16    (OSCCTRL_OSC48MSTUP_STARTUP_CYCLE16_Val &lt;&lt; OSCCTRL_OSC48MSTUP_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MSTUP) 333 ns Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MSTUP_STARTUP_CYCLE32    (OSCCTRL_OSC48MSTUP_STARTUP_CYCLE32_Val &lt;&lt; OSCCTRL_OSC48MSTUP_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MSTUP) 667 ns Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MSTUP_STARTUP_CYCLE64    (OSCCTRL_OSC48MSTUP_STARTUP_CYCLE64_Val &lt;&lt; OSCCTRL_OSC48MSTUP_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MSTUP) 1.333 us Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MSTUP_STARTUP_CYCLE128   (OSCCTRL_OSC48MSTUP_STARTUP_CYCLE128_Val &lt;&lt; OSCCTRL_OSC48MSTUP_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MSTUP) 2.667 us Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MSTUP_STARTUP_CYCLE256   (OSCCTRL_OSC48MSTUP_STARTUP_CYCLE256_Val &lt;&lt; OSCCTRL_OSC48MSTUP_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MSTUP) 5.333 us Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MSTUP_STARTUP_CYCLE512   (OSCCTRL_OSC48MSTUP_STARTUP_CYCLE512_Val &lt;&lt; OSCCTRL_OSC48MSTUP_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MSTUP) 10.667 us Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MSTUP_STARTUP_CYCLE1024  (OSCCTRL_OSC48MSTUP_STARTUP_CYCLE1024_Val &lt;&lt; OSCCTRL_OSC48MSTUP_STARTUP_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MSTUP) 21.333 us Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MSTUP_Msk                _UINT8_(0x07)                                        </span><span class="comment">/* (OSCCTRL_OSC48MSTUP) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160; </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/* -------- OSCCTRL_OSC48MSYNCBUSY : (OSCCTRL Offset: 0x18) ( R/ 32) OSC48M Synchronization Busy -------- */</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MSYNCBUSY_RESETVALUE     _UINT32_(0x00)                                       </span><span class="comment">/*  (OSCCTRL_OSC48MSYNCBUSY) OSC48M Synchronization Busy  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160; </div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MSYNCBUSY_OSC48MDIV_Pos  _UINT32_(2)                                          </span><span class="comment">/* (OSCCTRL_OSC48MSYNCBUSY) OSC48MDIV Synchronization Status Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MSYNCBUSY_OSC48MDIV_Msk  (_UINT32_(0x1) &lt;&lt; OSCCTRL_OSC48MSYNCBUSY_OSC48MDIV_Pos) </span><span class="comment">/* (OSCCTRL_OSC48MSYNCBUSY) OSC48MDIV Synchronization Status Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MSYNCBUSY_OSC48MDIV(value) (OSCCTRL_OSC48MSYNCBUSY_OSC48MDIV_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_OSC48MSYNCBUSY_OSC48MDIV_Pos)) </span><span class="comment">/* Assigment of value for OSC48MDIV in the OSCCTRL_OSC48MSYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MSYNCBUSY_Msk            _UINT32_(0x00000004)                                 </span><span class="comment">/* (OSCCTRL_OSC48MSYNCBUSY) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160; </div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160; </div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/* -------- OSCCTRL_DPLLCTRLA : (OSCCTRL Offset: 0x1C) (R/W 8) DPLL Control -------- */</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLA_RESETVALUE          _UINT8_(0x80)                                        </span><span class="comment">/*  (OSCCTRL_DPLLCTRLA) DPLL Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160; </div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLA_ENABLE_Pos          _UINT8_(1)                                           </span><span class="comment">/* (OSCCTRL_DPLLCTRLA) Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLA_ENABLE_Msk          (_UINT8_(0x1) &lt;&lt; OSCCTRL_DPLLCTRLA_ENABLE_Pos)       </span><span class="comment">/* (OSCCTRL_DPLLCTRLA) Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLA_ENABLE(value)       (OSCCTRL_DPLLCTRLA_ENABLE_Msk &amp; (_UINT8_(value) &lt;&lt; OSCCTRL_DPLLCTRLA_ENABLE_Pos)) </span><span class="comment">/* Assigment of value for ENABLE in the OSCCTRL_DPLLCTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos        _UINT8_(6)                                           </span><span class="comment">/* (OSCCTRL_DPLLCTRLA) Run in Standby Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLA_RUNSTDBY_Msk        (_UINT8_(0x1) &lt;&lt; OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)     </span><span class="comment">/* (OSCCTRL_DPLLCTRLA) Run in Standby Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLA_RUNSTDBY(value)     (OSCCTRL_DPLLCTRLA_RUNSTDBY_Msk &amp; (_UINT8_(value) &lt;&lt; OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)) </span><span class="comment">/* Assigment of value for RUNSTDBY in the OSCCTRL_DPLLCTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLA_ONDEMAND_Pos        _UINT8_(7)                                           </span><span class="comment">/* (OSCCTRL_DPLLCTRLA) On Demand Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLA_ONDEMAND_Msk        (_UINT8_(0x1) &lt;&lt; OSCCTRL_DPLLCTRLA_ONDEMAND_Pos)     </span><span class="comment">/* (OSCCTRL_DPLLCTRLA) On Demand Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLA_ONDEMAND(value)     (OSCCTRL_DPLLCTRLA_ONDEMAND_Msk &amp; (_UINT8_(value) &lt;&lt; OSCCTRL_DPLLCTRLA_ONDEMAND_Pos)) </span><span class="comment">/* Assigment of value for ONDEMAND in the OSCCTRL_DPLLCTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLA_Msk                 _UINT8_(0xC2)                                        </span><span class="comment">/* (OSCCTRL_DPLLCTRLA) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160; </div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160; </div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">/* -------- OSCCTRL_DPLLRATIO : (OSCCTRL Offset: 0x20) (R/W 32) DPLL Ratio Control -------- */</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLRATIO_RESETVALUE          _UINT32_(0x00)                                       </span><span class="comment">/*  (OSCCTRL_DPLLRATIO) DPLL Ratio Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160; </div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLRATIO_LDR_Pos             _UINT32_(0)                                          </span><span class="comment">/* (OSCCTRL_DPLLRATIO) Loop Divider Ratio Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLRATIO_LDR_Msk             (_UINT32_(0xFFF) &lt;&lt; OSCCTRL_DPLLRATIO_LDR_Pos)       </span><span class="comment">/* (OSCCTRL_DPLLRATIO) Loop Divider Ratio Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLRATIO_LDR(value)          (OSCCTRL_DPLLRATIO_LDR_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_DPLLRATIO_LDR_Pos)) </span><span class="comment">/* Assigment of value for LDR in the OSCCTRL_DPLLRATIO register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLRATIO_LDRFRAC_Pos         _UINT32_(16)                                         </span><span class="comment">/* (OSCCTRL_DPLLRATIO) Loop Divider Ratio Fractional Part Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLRATIO_LDRFRAC_Msk         (_UINT32_(0xF) &lt;&lt; OSCCTRL_DPLLRATIO_LDRFRAC_Pos)     </span><span class="comment">/* (OSCCTRL_DPLLRATIO) Loop Divider Ratio Fractional Part Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLRATIO_LDRFRAC(value)      (OSCCTRL_DPLLRATIO_LDRFRAC_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_DPLLRATIO_LDRFRAC_Pos)) </span><span class="comment">/* Assigment of value for LDRFRAC in the OSCCTRL_DPLLRATIO register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLRATIO_Msk                 _UINT32_(0x000F0FFF)                                 </span><span class="comment">/* (OSCCTRL_DPLLRATIO) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160; </div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160; </div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/* -------- OSCCTRL_DPLLCTRLB : (OSCCTRL Offset: 0x24) (R/W 32) Digital Core Configuration -------- */</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_RESETVALUE          _UINT32_(0x00)                                       </span><span class="comment">/*  (OSCCTRL_DPLLCTRLB) Digital Core Configuration  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160; </div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_FILTER_Pos          _UINT32_(0)                                          </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Proportional Integral Filter Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_FILTER_Msk          (_UINT32_(0x3) &lt;&lt; OSCCTRL_DPLLCTRLB_FILTER_Pos)      </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Proportional Integral Filter Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_FILTER(value)       (OSCCTRL_DPLLCTRLB_FILTER_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_DPLLCTRLB_FILTER_Pos)) </span><span class="comment">/* Assigment of value for FILTER in the OSCCTRL_DPLLCTRLB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define   OSCCTRL_DPLLCTRLB_FILTER_DEFAULT_Val _UINT32_(0x0)                                        </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Default filter mode  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define   OSCCTRL_DPLLCTRLB_FILTER_LBFILT_Val _UINT32_(0x1)                                        </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Low bandwidth filter  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define   OSCCTRL_DPLLCTRLB_FILTER_HBFILT_Val _UINT32_(0x2)                                        </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) High bandwidth filter  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define   OSCCTRL_DPLLCTRLB_FILTER_HDFILT_Val _UINT32_(0x3)                                        </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) High damping filter  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_FILTER_DEFAULT      (OSCCTRL_DPLLCTRLB_FILTER_DEFAULT_Val &lt;&lt; OSCCTRL_DPLLCTRLB_FILTER_Pos) </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Default filter mode Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_FILTER_LBFILT       (OSCCTRL_DPLLCTRLB_FILTER_LBFILT_Val &lt;&lt; OSCCTRL_DPLLCTRLB_FILTER_Pos) </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Low bandwidth filter Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_FILTER_HBFILT       (OSCCTRL_DPLLCTRLB_FILTER_HBFILT_Val &lt;&lt; OSCCTRL_DPLLCTRLB_FILTER_Pos) </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) High bandwidth filter Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_FILTER_HDFILT       (OSCCTRL_DPLLCTRLB_FILTER_HDFILT_Val &lt;&lt; OSCCTRL_DPLLCTRLB_FILTER_Pos) </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) High damping filter Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_LPEN_Pos            _UINT32_(2)                                          </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Low-Power Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_LPEN_Msk            (_UINT32_(0x1) &lt;&lt; OSCCTRL_DPLLCTRLB_LPEN_Pos)        </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Low-Power Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_LPEN(value)         (OSCCTRL_DPLLCTRLB_LPEN_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_DPLLCTRLB_LPEN_Pos)) </span><span class="comment">/* Assigment of value for LPEN in the OSCCTRL_DPLLCTRLB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_WUF_Pos             _UINT32_(3)                                          </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Wake Up Fast Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_WUF_Msk             (_UINT32_(0x1) &lt;&lt; OSCCTRL_DPLLCTRLB_WUF_Pos)         </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Wake Up Fast Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_WUF(value)          (OSCCTRL_DPLLCTRLB_WUF_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_DPLLCTRLB_WUF_Pos)) </span><span class="comment">/* Assigment of value for WUF in the OSCCTRL_DPLLCTRLB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_REFCLK_Pos          _UINT32_(4)                                          </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Reference Clock Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_REFCLK_Msk          (_UINT32_(0x3) &lt;&lt; OSCCTRL_DPLLCTRLB_REFCLK_Pos)      </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Reference Clock Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_REFCLK(value)       (OSCCTRL_DPLLCTRLB_REFCLK_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_DPLLCTRLB_REFCLK_Pos)) </span><span class="comment">/* Assigment of value for REFCLK in the OSCCTRL_DPLLCTRLB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define   OSCCTRL_DPLLCTRLB_REFCLK_XOSC32K_Val _UINT32_(0x0)                                        </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) XOSC32K clock reference  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define   OSCCTRL_DPLLCTRLB_REFCLK_XOSC_Val   _UINT32_(0x1)                                        </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) XOSC clock reference  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define   OSCCTRL_DPLLCTRLB_REFCLK_GCLK_Val   _UINT32_(0x2)                                        </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) GCLK clock reference  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_REFCLK_XOSC32K      (OSCCTRL_DPLLCTRLB_REFCLK_XOSC32K_Val &lt;&lt; OSCCTRL_DPLLCTRLB_REFCLK_Pos) </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) XOSC32K clock reference Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_REFCLK_XOSC         (OSCCTRL_DPLLCTRLB_REFCLK_XOSC_Val &lt;&lt; OSCCTRL_DPLLCTRLB_REFCLK_Pos) </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) XOSC clock reference Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_REFCLK_GCLK         (OSCCTRL_DPLLCTRLB_REFCLK_GCLK_Val &lt;&lt; OSCCTRL_DPLLCTRLB_REFCLK_Pos) </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) GCLK clock reference Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_LTIME_Pos           _UINT32_(8)                                          </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Lock Time Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_LTIME_Msk           (_UINT32_(0x7) &lt;&lt; OSCCTRL_DPLLCTRLB_LTIME_Pos)       </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Lock Time Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_LTIME(value)        (OSCCTRL_DPLLCTRLB_LTIME_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_DPLLCTRLB_LTIME_Pos)) </span><span class="comment">/* Assigment of value for LTIME in the OSCCTRL_DPLLCTRLB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define   OSCCTRL_DPLLCTRLB_LTIME_DEFAULT_Val _UINT32_(0x0)                                        </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) No time-out. Automatic lock.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define   OSCCTRL_DPLLCTRLB_LTIME_8MS_Val     _UINT32_(0x4)                                        </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Time-out if no lock within 8ms  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define   OSCCTRL_DPLLCTRLB_LTIME_9MS_Val     _UINT32_(0x5)                                        </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Time-out if no lock within 9ms  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define   OSCCTRL_DPLLCTRLB_LTIME_10MS_Val    _UINT32_(0x6)                                        </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Time-out if no lock within 10ms  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define   OSCCTRL_DPLLCTRLB_LTIME_11MS_Val    _UINT32_(0x7)                                        </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Time-out if no lock within 11ms  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_LTIME_DEFAULT       (OSCCTRL_DPLLCTRLB_LTIME_DEFAULT_Val &lt;&lt; OSCCTRL_DPLLCTRLB_LTIME_Pos) </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) No time-out. Automatic lock. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_LTIME_8MS           (OSCCTRL_DPLLCTRLB_LTIME_8MS_Val &lt;&lt; OSCCTRL_DPLLCTRLB_LTIME_Pos) </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Time-out if no lock within 8ms Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_LTIME_9MS           (OSCCTRL_DPLLCTRLB_LTIME_9MS_Val &lt;&lt; OSCCTRL_DPLLCTRLB_LTIME_Pos) </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Time-out if no lock within 9ms Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_LTIME_10MS          (OSCCTRL_DPLLCTRLB_LTIME_10MS_Val &lt;&lt; OSCCTRL_DPLLCTRLB_LTIME_Pos) </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Time-out if no lock within 10ms Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_LTIME_11MS          (OSCCTRL_DPLLCTRLB_LTIME_11MS_Val &lt;&lt; OSCCTRL_DPLLCTRLB_LTIME_Pos) </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Time-out if no lock within 11ms Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_LBYPASS_Pos         _UINT32_(12)                                         </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Lock Bypass Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_LBYPASS_Msk         (_UINT32_(0x1) &lt;&lt; OSCCTRL_DPLLCTRLB_LBYPASS_Pos)     </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Lock Bypass Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_LBYPASS(value)      (OSCCTRL_DPLLCTRLB_LBYPASS_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_DPLLCTRLB_LBYPASS_Pos)) </span><span class="comment">/* Assigment of value for LBYPASS in the OSCCTRL_DPLLCTRLB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_DIV_Pos             _UINT32_(16)                                         </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Clock Divider Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_DIV_Msk             (_UINT32_(0x7FF) &lt;&lt; OSCCTRL_DPLLCTRLB_DIV_Pos)       </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Clock Divider Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_DIV(value)          (OSCCTRL_DPLLCTRLB_DIV_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_DPLLCTRLB_DIV_Pos)) </span><span class="comment">/* Assigment of value for DIV in the OSCCTRL_DPLLCTRLB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_Msk                 _UINT32_(0x07FF173F)                                 </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160; </div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160; </div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">/* -------- OSCCTRL_DPLLPRESC : (OSCCTRL Offset: 0x28) (R/W 8) DPLL Prescaler -------- */</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLPRESC_RESETVALUE          _UINT8_(0x00)                                        </span><span class="comment">/*  (OSCCTRL_DPLLPRESC) DPLL Prescaler  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160; </div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLPRESC_PRESC_Pos           _UINT8_(0)                                           </span><span class="comment">/* (OSCCTRL_DPLLPRESC) Output Clock Prescaler Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLPRESC_PRESC_Msk           (_UINT8_(0x3) &lt;&lt; OSCCTRL_DPLLPRESC_PRESC_Pos)        </span><span class="comment">/* (OSCCTRL_DPLLPRESC) Output Clock Prescaler Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLPRESC_PRESC(value)        (OSCCTRL_DPLLPRESC_PRESC_Msk &amp; (_UINT8_(value) &lt;&lt; OSCCTRL_DPLLPRESC_PRESC_Pos)) </span><span class="comment">/* Assigment of value for PRESC in the OSCCTRL_DPLLPRESC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define   OSCCTRL_DPLLPRESC_PRESC_DIV1_Val    _UINT8_(0x0)                                         </span><span class="comment">/* (OSCCTRL_DPLLPRESC) DPLL output is divided by 1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define   OSCCTRL_DPLLPRESC_PRESC_DIV2_Val    _UINT8_(0x1)                                         </span><span class="comment">/* (OSCCTRL_DPLLPRESC) DPLL output is divided by 2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define   OSCCTRL_DPLLPRESC_PRESC_DIV4_Val    _UINT8_(0x2)                                         </span><span class="comment">/* (OSCCTRL_DPLLPRESC) DPLL output is divided by 4  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLPRESC_PRESC_DIV1          (OSCCTRL_DPLLPRESC_PRESC_DIV1_Val &lt;&lt; OSCCTRL_DPLLPRESC_PRESC_Pos) </span><span class="comment">/* (OSCCTRL_DPLLPRESC) DPLL output is divided by 1 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLPRESC_PRESC_DIV2          (OSCCTRL_DPLLPRESC_PRESC_DIV2_Val &lt;&lt; OSCCTRL_DPLLPRESC_PRESC_Pos) </span><span class="comment">/* (OSCCTRL_DPLLPRESC) DPLL output is divided by 2 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLPRESC_PRESC_DIV4          (OSCCTRL_DPLLPRESC_PRESC_DIV4_Val &lt;&lt; OSCCTRL_DPLLPRESC_PRESC_Pos) </span><span class="comment">/* (OSCCTRL_DPLLPRESC) DPLL output is divided by 4 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLPRESC_Msk                 _UINT8_(0x03)                                        </span><span class="comment">/* (OSCCTRL_DPLLPRESC) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160; </div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160; </div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/* -------- OSCCTRL_DPLLSYNCBUSY : (OSCCTRL Offset: 0x2C) ( R/ 8) DPLL Synchronization Busy -------- */</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLSYNCBUSY_RESETVALUE       _UINT8_(0x00)                                        </span><span class="comment">/*  (OSCCTRL_DPLLSYNCBUSY) DPLL Synchronization Busy  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160; </div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLSYNCBUSY_ENABLE_Pos       _UINT8_(1)                                           </span><span class="comment">/* (OSCCTRL_DPLLSYNCBUSY) DPLL Enable Synchronization Status Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLSYNCBUSY_ENABLE_Msk       (_UINT8_(0x1) &lt;&lt; OSCCTRL_DPLLSYNCBUSY_ENABLE_Pos)    </span><span class="comment">/* (OSCCTRL_DPLLSYNCBUSY) DPLL Enable Synchronization Status Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLSYNCBUSY_ENABLE(value)    (OSCCTRL_DPLLSYNCBUSY_ENABLE_Msk &amp; (_UINT8_(value) &lt;&lt; OSCCTRL_DPLLSYNCBUSY_ENABLE_Pos)) </span><span class="comment">/* Assigment of value for ENABLE in the OSCCTRL_DPLLSYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLSYNCBUSY_DPLLRATIO_Pos    _UINT8_(2)                                           </span><span class="comment">/* (OSCCTRL_DPLLSYNCBUSY) DPLL Ratio Synchronization Status Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLSYNCBUSY_DPLLRATIO_Msk    (_UINT8_(0x1) &lt;&lt; OSCCTRL_DPLLSYNCBUSY_DPLLRATIO_Pos) </span><span class="comment">/* (OSCCTRL_DPLLSYNCBUSY) DPLL Ratio Synchronization Status Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLSYNCBUSY_DPLLRATIO(value) (OSCCTRL_DPLLSYNCBUSY_DPLLRATIO_Msk &amp; (_UINT8_(value) &lt;&lt; OSCCTRL_DPLLSYNCBUSY_DPLLRATIO_Pos)) </span><span class="comment">/* Assigment of value for DPLLRATIO in the OSCCTRL_DPLLSYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLSYNCBUSY_DPLLPRESC_Pos    _UINT8_(3)                                           </span><span class="comment">/* (OSCCTRL_DPLLSYNCBUSY) DPLL Prescaler Synchronization Status Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLSYNCBUSY_DPLLPRESC_Msk    (_UINT8_(0x1) &lt;&lt; OSCCTRL_DPLLSYNCBUSY_DPLLPRESC_Pos) </span><span class="comment">/* (OSCCTRL_DPLLSYNCBUSY) DPLL Prescaler Synchronization Status Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLSYNCBUSY_DPLLPRESC(value) (OSCCTRL_DPLLSYNCBUSY_DPLLPRESC_Msk &amp; (_UINT8_(value) &lt;&lt; OSCCTRL_DPLLSYNCBUSY_DPLLPRESC_Pos)) </span><span class="comment">/* Assigment of value for DPLLPRESC in the OSCCTRL_DPLLSYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLSYNCBUSY_Msk              _UINT8_(0x0E)                                        </span><span class="comment">/* (OSCCTRL_DPLLSYNCBUSY) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160; </div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160; </div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/* -------- OSCCTRL_DPLLSTATUS : (OSCCTRL Offset: 0x30) ( R/ 8) DPLL Status -------- */</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLSTATUS_RESETVALUE         _UINT8_(0x00)                                        </span><span class="comment">/*  (OSCCTRL_DPLLSTATUS) DPLL Status  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160; </div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLSTATUS_LOCK_Pos           _UINT8_(0)                                           </span><span class="comment">/* (OSCCTRL_DPLLSTATUS) DPLL Lock Status Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLSTATUS_LOCK_Msk           (_UINT8_(0x1) &lt;&lt; OSCCTRL_DPLLSTATUS_LOCK_Pos)        </span><span class="comment">/* (OSCCTRL_DPLLSTATUS) DPLL Lock Status Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLSTATUS_LOCK(value)        (OSCCTRL_DPLLSTATUS_LOCK_Msk &amp; (_UINT8_(value) &lt;&lt; OSCCTRL_DPLLSTATUS_LOCK_Pos)) </span><span class="comment">/* Assigment of value for LOCK in the OSCCTRL_DPLLSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLSTATUS_CLKRDY_Pos         _UINT8_(1)                                           </span><span class="comment">/* (OSCCTRL_DPLLSTATUS) DPLL Clock Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLSTATUS_CLKRDY_Msk         (_UINT8_(0x1) &lt;&lt; OSCCTRL_DPLLSTATUS_CLKRDY_Pos)      </span><span class="comment">/* (OSCCTRL_DPLLSTATUS) DPLL Clock Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLSTATUS_CLKRDY(value)      (OSCCTRL_DPLLSTATUS_CLKRDY_Msk &amp; (_UINT8_(value) &lt;&lt; OSCCTRL_DPLLSTATUS_CLKRDY_Pos)) </span><span class="comment">/* Assigment of value for CLKRDY in the OSCCTRL_DPLLSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLSTATUS_Msk                _UINT8_(0x03)                                        </span><span class="comment">/* (OSCCTRL_DPLLSTATUS) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160; </div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160; </div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">/* -------- OSCCTRL_CAL48M : (OSCCTRL Offset: 0x38) (R/W 32) 48MHz Oscillator Calibration -------- */</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define OSCCTRL_CAL48M_RESETVALUE             _UINT32_(0x00)                                       </span><span class="comment">/*  (OSCCTRL_CAL48M) 48MHz Oscillator Calibration  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160; </div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define OSCCTRL_CAL48M_FCAL_Pos               _UINT32_(0)                                          </span><span class="comment">/* (OSCCTRL_CAL48M) Frequency Calibration (48MHz) Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define OSCCTRL_CAL48M_FCAL_Msk               (_UINT32_(0x3F) &lt;&lt; OSCCTRL_CAL48M_FCAL_Pos)          </span><span class="comment">/* (OSCCTRL_CAL48M) Frequency Calibration (48MHz) Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define OSCCTRL_CAL48M_FCAL(value)            (OSCCTRL_CAL48M_FCAL_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_CAL48M_FCAL_Pos)) </span><span class="comment">/* Assigment of value for FCAL in the OSCCTRL_CAL48M register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define OSCCTRL_CAL48M_FRANGE_Pos             _UINT32_(8)                                          </span><span class="comment">/* (OSCCTRL_CAL48M) Frequency Range (48MHz) Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define OSCCTRL_CAL48M_FRANGE_Msk             (_UINT32_(0x3) &lt;&lt; OSCCTRL_CAL48M_FRANGE_Pos)         </span><span class="comment">/* (OSCCTRL_CAL48M) Frequency Range (48MHz) Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define OSCCTRL_CAL48M_FRANGE(value)          (OSCCTRL_CAL48M_FRANGE_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_CAL48M_FRANGE_Pos)) </span><span class="comment">/* Assigment of value for FRANGE in the OSCCTRL_CAL48M register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define OSCCTRL_CAL48M_TCAL_Pos               _UINT32_(16)                                         </span><span class="comment">/* (OSCCTRL_CAL48M) Temperature Calibration (48MHz) Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define OSCCTRL_CAL48M_TCAL_Msk               (_UINT32_(0x3F) &lt;&lt; OSCCTRL_CAL48M_TCAL_Pos)          </span><span class="comment">/* (OSCCTRL_CAL48M) Temperature Calibration (48MHz) Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define OSCCTRL_CAL48M_TCAL(value)            (OSCCTRL_CAL48M_TCAL_Msk &amp; (_UINT32_(value) &lt;&lt; OSCCTRL_CAL48M_TCAL_Pos)) </span><span class="comment">/* Assigment of value for TCAL in the OSCCTRL_CAL48M register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define OSCCTRL_CAL48M_Msk                    _UINT32_(0x003F033F)                                 </span><span class="comment">/* (OSCCTRL_CAL48M) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160; </div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160; </div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENCLR_REG_OFST      _UINT32_(0x00)      </span><span class="comment">/* (OSCCTRL_INTENCLR) Interrupt Enable Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define OSCCTRL_INTENSET_REG_OFST      _UINT32_(0x04)      </span><span class="comment">/* (OSCCTRL_INTENSET) Interrupt Enable Set Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define OSCCTRL_INTFLAG_REG_OFST       _UINT32_(0x08)      </span><span class="comment">/* (OSCCTRL_INTFLAG) Interrupt Flag Status and Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define OSCCTRL_STATUS_REG_OFST        _UINT32_(0x0C)      </span><span class="comment">/* (OSCCTRL_STATUS) Power and Clocks Status Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define OSCCTRL_XOSCCTRL_REG_OFST      _UINT32_(0x10)      </span><span class="comment">/* (OSCCTRL_XOSCCTRL) External Multipurpose Crystal Oscillator (XOSC) Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define OSCCTRL_CFDPRESC_REG_OFST      _UINT32_(0x12)      </span><span class="comment">/* (OSCCTRL_CFDPRESC) Clock Failure Detector Prescaler Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define OSCCTRL_EVCTRL_REG_OFST        _UINT32_(0x13)      </span><span class="comment">/* (OSCCTRL_EVCTRL) Event Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MCTRL_REG_OFST    _UINT32_(0x14)      </span><span class="comment">/* (OSCCTRL_OSC48MCTRL) 48MHz Internal Oscillator (OSC48M) Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MDIV_REG_OFST     _UINT32_(0x15)      </span><span class="comment">/* (OSCCTRL_OSC48MDIV) OSC48M Divider Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MSTUP_REG_OFST    _UINT32_(0x16)      </span><span class="comment">/* (OSCCTRL_OSC48MSTUP) OSC48M Startup Time Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define OSCCTRL_OSC48MSYNCBUSY_REG_OFST _UINT32_(0x18)      </span><span class="comment">/* (OSCCTRL_OSC48MSYNCBUSY) OSC48M Synchronization Busy Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLA_REG_OFST     _UINT32_(0x1C)      </span><span class="comment">/* (OSCCTRL_DPLLCTRLA) DPLL Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLRATIO_REG_OFST     _UINT32_(0x20)      </span><span class="comment">/* (OSCCTRL_DPLLRATIO) DPLL Ratio Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLCTRLB_REG_OFST     _UINT32_(0x24)      </span><span class="comment">/* (OSCCTRL_DPLLCTRLB) Digital Core Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLPRESC_REG_OFST     _UINT32_(0x28)      </span><span class="comment">/* (OSCCTRL_DPLLPRESC) DPLL Prescaler Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLSYNCBUSY_REG_OFST  _UINT32_(0x2C)      </span><span class="comment">/* (OSCCTRL_DPLLSYNCBUSY) DPLL Synchronization Busy Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define OSCCTRL_DPLLSTATUS_REG_OFST    _UINT32_(0x30)      </span><span class="comment">/* (OSCCTRL_DPLLSTATUS) DPLL Status Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define OSCCTRL_CAL48M_REG_OFST        _UINT32_(0x38)      </span><span class="comment">/* (OSCCTRL_CAL48M) 48MHz Oscillator Calibration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160; </div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="structoscctrl__registers__t.html">  498</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;{  <span class="comment">/* Oscillators Control */</span></div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="structoscctrl__registers__t.html#a9f32628162cb88726342c3fec69fe1ad">  500</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structoscctrl__registers__t.html#a9f32628162cb88726342c3fec69fe1ad">OSCCTRL_INTENCLR</a>;   </div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="structoscctrl__registers__t.html#a0f2d79c1b85bab00c738a612cbcd12fb">  501</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structoscctrl__registers__t.html#a0f2d79c1b85bab00c738a612cbcd12fb">OSCCTRL_INTENSET</a>;   </div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="structoscctrl__registers__t.html#a9e77e0b4234e3dc8588af4039e25e1e0">  502</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structoscctrl__registers__t.html#a9e77e0b4234e3dc8588af4039e25e1e0">OSCCTRL_INTFLAG</a>;    </div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="structoscctrl__registers__t.html#ab56da1957a6952e6f23aa40e14d4221d">  503</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structoscctrl__registers__t.html#ab56da1957a6952e6f23aa40e14d4221d">OSCCTRL_STATUS</a>;     </div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="structoscctrl__registers__t.html#ae56a55bdef760e41dd418bf5f0dada70">  504</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structoscctrl__registers__t.html#ae56a55bdef760e41dd418bf5f0dada70">OSCCTRL_XOSCCTRL</a>;   </div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="structoscctrl__registers__t.html#af9adcd446a69e5dcea25aed551d7213b">  505</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structoscctrl__registers__t.html#af9adcd446a69e5dcea25aed551d7213b">OSCCTRL_CFDPRESC</a>;   </div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="structoscctrl__registers__t.html#a15d59bec59a18eb93dfb2660721c0c31">  506</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structoscctrl__registers__t.html#a15d59bec59a18eb93dfb2660721c0c31">OSCCTRL_EVCTRL</a>;     </div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="structoscctrl__registers__t.html#af02762e03d77bbd7cdb985172599cab9">  507</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structoscctrl__registers__t.html#af02762e03d77bbd7cdb985172599cab9">OSCCTRL_OSC48MCTRL</a>; </div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="structoscctrl__registers__t.html#a844df31b73989a0400f06122ead0e8b1">  508</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structoscctrl__registers__t.html#a844df31b73989a0400f06122ead0e8b1">OSCCTRL_OSC48MDIV</a>;  </div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="structoscctrl__registers__t.html#a252c7828fe55b8053ce8f60ae2a14fc3">  509</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structoscctrl__registers__t.html#a252c7828fe55b8053ce8f60ae2a14fc3">OSCCTRL_OSC48MSTUP</a>; </div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved1[0x01];</div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="structoscctrl__registers__t.html#a3b94e39308f054101e8dae9d0ce37480">  511</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structoscctrl__registers__t.html#a3b94e39308f054101e8dae9d0ce37480">OSCCTRL_OSC48MSYNCBUSY</a>; </div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="structoscctrl__registers__t.html#ac255ddf523c225d3c0f2ed4261e85e1c">  512</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structoscctrl__registers__t.html#ac255ddf523c225d3c0f2ed4261e85e1c">OSCCTRL_DPLLCTRLA</a>;  </div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved2[0x03];</div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="structoscctrl__registers__t.html#a008e07713606707a3eb9f786aac41c12">  514</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structoscctrl__registers__t.html#a008e07713606707a3eb9f786aac41c12">OSCCTRL_DPLLRATIO</a>;  </div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="structoscctrl__registers__t.html#af20d8eb2aea951e14886a9e53d2a67f5">  515</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structoscctrl__registers__t.html#af20d8eb2aea951e14886a9e53d2a67f5">OSCCTRL_DPLLCTRLB</a>;  </div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="structoscctrl__registers__t.html#a546e57a6a425e10936f9d4c899887bd3">  516</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structoscctrl__registers__t.html#a546e57a6a425e10936f9d4c899887bd3">OSCCTRL_DPLLPRESC</a>;  </div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved3[0x03];</div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="structoscctrl__registers__t.html#ab5db6a628423748df086dec993cb802b">  518</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        <a class="code" href="structoscctrl__registers__t.html#ab5db6a628423748df086dec993cb802b">OSCCTRL_DPLLSYNCBUSY</a>; </div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved4[0x03];</div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="structoscctrl__registers__t.html#ae8965ba5baf0e345da4b800dd2997fd6">  520</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        <a class="code" href="structoscctrl__registers__t.html#ae8965ba5baf0e345da4b800dd2997fd6">OSCCTRL_DPLLSTATUS</a>; </div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved5[0x07];</div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="structoscctrl__registers__t.html#aff7163596871bf12a0a88b170b976179">  522</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structoscctrl__registers__t.html#aff7163596871bf12a0a88b170b976179">OSCCTRL_CAL48M</a>;     </div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;} <a class="code" href="structoscctrl__registers__t.html">oscctrl_registers_t</a>;</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160; </div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160; </div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMC21_OSCCTRL_COMPONENT_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acore__cm0plus_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:175</div></div>
<div class="ttc" id="acore__cm0plus_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:172</div></div>
<div class="ttc" id="astructoscctrl__registers__t_html"><div class="ttname"><a href="structoscctrl__registers__t.html">oscctrl_registers_t</a></div><div class="ttdoc">OSCCTRL register API structure.</div><div class="ttdef"><b>Definition:</b> oscctrl.h:499</div></div>
<div class="ttc" id="astructoscctrl__registers__t_html_a008e07713606707a3eb9f786aac41c12"><div class="ttname"><a href="structoscctrl__registers__t.html#a008e07713606707a3eb9f786aac41c12">oscctrl_registers_t::OSCCTRL_DPLLRATIO</a></div><div class="ttdeci">__IO uint32_t OSCCTRL_DPLLRATIO</div><div class="ttdef"><b>Definition:</b> oscctrl.h:514</div></div>
<div class="ttc" id="astructoscctrl__registers__t_html_a0f2d79c1b85bab00c738a612cbcd12fb"><div class="ttname"><a href="structoscctrl__registers__t.html#a0f2d79c1b85bab00c738a612cbcd12fb">oscctrl_registers_t::OSCCTRL_INTENSET</a></div><div class="ttdeci">__IO uint32_t OSCCTRL_INTENSET</div><div class="ttdef"><b>Definition:</b> oscctrl.h:501</div></div>
<div class="ttc" id="astructoscctrl__registers__t_html_a15d59bec59a18eb93dfb2660721c0c31"><div class="ttname"><a href="structoscctrl__registers__t.html#a15d59bec59a18eb93dfb2660721c0c31">oscctrl_registers_t::OSCCTRL_EVCTRL</a></div><div class="ttdeci">__IO uint8_t OSCCTRL_EVCTRL</div><div class="ttdef"><b>Definition:</b> oscctrl.h:506</div></div>
<div class="ttc" id="astructoscctrl__registers__t_html_a252c7828fe55b8053ce8f60ae2a14fc3"><div class="ttname"><a href="structoscctrl__registers__t.html#a252c7828fe55b8053ce8f60ae2a14fc3">oscctrl_registers_t::OSCCTRL_OSC48MSTUP</a></div><div class="ttdeci">__IO uint8_t OSCCTRL_OSC48MSTUP</div><div class="ttdef"><b>Definition:</b> oscctrl.h:509</div></div>
<div class="ttc" id="astructoscctrl__registers__t_html_a3b94e39308f054101e8dae9d0ce37480"><div class="ttname"><a href="structoscctrl__registers__t.html#a3b94e39308f054101e8dae9d0ce37480">oscctrl_registers_t::OSCCTRL_OSC48MSYNCBUSY</a></div><div class="ttdeci">__I uint32_t OSCCTRL_OSC48MSYNCBUSY</div><div class="ttdef"><b>Definition:</b> oscctrl.h:511</div></div>
<div class="ttc" id="astructoscctrl__registers__t_html_a546e57a6a425e10936f9d4c899887bd3"><div class="ttname"><a href="structoscctrl__registers__t.html#a546e57a6a425e10936f9d4c899887bd3">oscctrl_registers_t::OSCCTRL_DPLLPRESC</a></div><div class="ttdeci">__IO uint8_t OSCCTRL_DPLLPRESC</div><div class="ttdef"><b>Definition:</b> oscctrl.h:516</div></div>
<div class="ttc" id="astructoscctrl__registers__t_html_a844df31b73989a0400f06122ead0e8b1"><div class="ttname"><a href="structoscctrl__registers__t.html#a844df31b73989a0400f06122ead0e8b1">oscctrl_registers_t::OSCCTRL_OSC48MDIV</a></div><div class="ttdeci">__IO uint8_t OSCCTRL_OSC48MDIV</div><div class="ttdef"><b>Definition:</b> oscctrl.h:508</div></div>
<div class="ttc" id="astructoscctrl__registers__t_html_a9e77e0b4234e3dc8588af4039e25e1e0"><div class="ttname"><a href="structoscctrl__registers__t.html#a9e77e0b4234e3dc8588af4039e25e1e0">oscctrl_registers_t::OSCCTRL_INTFLAG</a></div><div class="ttdeci">__IO uint32_t OSCCTRL_INTFLAG</div><div class="ttdef"><b>Definition:</b> oscctrl.h:502</div></div>
<div class="ttc" id="astructoscctrl__registers__t_html_a9f32628162cb88726342c3fec69fe1ad"><div class="ttname"><a href="structoscctrl__registers__t.html#a9f32628162cb88726342c3fec69fe1ad">oscctrl_registers_t::OSCCTRL_INTENCLR</a></div><div class="ttdeci">__IO uint32_t OSCCTRL_INTENCLR</div><div class="ttdef"><b>Definition:</b> oscctrl.h:500</div></div>
<div class="ttc" id="astructoscctrl__registers__t_html_ab56da1957a6952e6f23aa40e14d4221d"><div class="ttname"><a href="structoscctrl__registers__t.html#ab56da1957a6952e6f23aa40e14d4221d">oscctrl_registers_t::OSCCTRL_STATUS</a></div><div class="ttdeci">__I uint32_t OSCCTRL_STATUS</div><div class="ttdef"><b>Definition:</b> oscctrl.h:503</div></div>
<div class="ttc" id="astructoscctrl__registers__t_html_ab5db6a628423748df086dec993cb802b"><div class="ttname"><a href="structoscctrl__registers__t.html#ab5db6a628423748df086dec993cb802b">oscctrl_registers_t::OSCCTRL_DPLLSYNCBUSY</a></div><div class="ttdeci">__I uint8_t OSCCTRL_DPLLSYNCBUSY</div><div class="ttdef"><b>Definition:</b> oscctrl.h:518</div></div>
<div class="ttc" id="astructoscctrl__registers__t_html_ac255ddf523c225d3c0f2ed4261e85e1c"><div class="ttname"><a href="structoscctrl__registers__t.html#ac255ddf523c225d3c0f2ed4261e85e1c">oscctrl_registers_t::OSCCTRL_DPLLCTRLA</a></div><div class="ttdeci">__IO uint8_t OSCCTRL_DPLLCTRLA</div><div class="ttdef"><b>Definition:</b> oscctrl.h:512</div></div>
<div class="ttc" id="astructoscctrl__registers__t_html_ae56a55bdef760e41dd418bf5f0dada70"><div class="ttname"><a href="structoscctrl__registers__t.html#ae56a55bdef760e41dd418bf5f0dada70">oscctrl_registers_t::OSCCTRL_XOSCCTRL</a></div><div class="ttdeci">__IO uint16_t OSCCTRL_XOSCCTRL</div><div class="ttdef"><b>Definition:</b> oscctrl.h:504</div></div>
<div class="ttc" id="astructoscctrl__registers__t_html_ae8965ba5baf0e345da4b800dd2997fd6"><div class="ttname"><a href="structoscctrl__registers__t.html#ae8965ba5baf0e345da4b800dd2997fd6">oscctrl_registers_t::OSCCTRL_DPLLSTATUS</a></div><div class="ttdeci">__I uint8_t OSCCTRL_DPLLSTATUS</div><div class="ttdef"><b>Definition:</b> oscctrl.h:520</div></div>
<div class="ttc" id="astructoscctrl__registers__t_html_af02762e03d77bbd7cdb985172599cab9"><div class="ttname"><a href="structoscctrl__registers__t.html#af02762e03d77bbd7cdb985172599cab9">oscctrl_registers_t::OSCCTRL_OSC48MCTRL</a></div><div class="ttdeci">__IO uint8_t OSCCTRL_OSC48MCTRL</div><div class="ttdef"><b>Definition:</b> oscctrl.h:507</div></div>
<div class="ttc" id="astructoscctrl__registers__t_html_af20d8eb2aea951e14886a9e53d2a67f5"><div class="ttname"><a href="structoscctrl__registers__t.html#af20d8eb2aea951e14886a9e53d2a67f5">oscctrl_registers_t::OSCCTRL_DPLLCTRLB</a></div><div class="ttdeci">__IO uint32_t OSCCTRL_DPLLCTRLB</div><div class="ttdef"><b>Definition:</b> oscctrl.h:515</div></div>
<div class="ttc" id="astructoscctrl__registers__t_html_af9adcd446a69e5dcea25aed551d7213b"><div class="ttname"><a href="structoscctrl__registers__t.html#af9adcd446a69e5dcea25aed551d7213b">oscctrl_registers_t::OSCCTRL_CFDPRESC</a></div><div class="ttdeci">__IO uint8_t OSCCTRL_CFDPRESC</div><div class="ttdef"><b>Definition:</b> oscctrl.h:505</div></div>
<div class="ttc" id="astructoscctrl__registers__t_html_aff7163596871bf12a0a88b170b976179"><div class="ttname"><a href="structoscctrl__registers__t.html#aff7163596871bf12a0a88b170b976179">oscctrl_registers_t::OSCCTRL_CAL48M</a></div><div class="ttdeci">__IO uint32_t OSCCTRL_CAL48M</div><div class="ttdef"><b>Definition:</b> oscctrl.h:522</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_156e80aab6f4c598dd14647258892930.html">packs</a></li><li class="navelem"><a class="el" href="dir_4228c269820d3636e69201738cdec5d5.html">ATSAMC21E18A_DFP</a></li><li class="navelem"><a class="el" href="dir_3d449e6cf3d4a036fbc60e8a3f61eb0f.html">component</a></li><li class="navelem"><b>oscctrl.h</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
