

================================================================
== Synthesis Summary Report of 'matrix_mult'
================================================================
+ General Information: 
    * Date:           Wed Nov 12 14:50:38 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        reshape
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: aartix7
    * Target device:  xa7a15t-cpg236-2I
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------+------+------+---------+--------+----------+---------+------+----------+------+----------+----------+----------+-----+
    |           Modules           | Issue|      |      Latency     | Iteration|         | Trip |          |      |          |          |          |     |
    |           & Loops           | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |    FF    |    LUT   | URAM|
    +-----------------------------+------+------+---------+--------+----------+---------+------+----------+------+----------+----------+----------+-----+
    |+ matrix_mult                |     -|  0.42|        8|  80.000|         -|        9|     -|        no|     -|  12 (26%)|  398 (1%)|  259 (2%)|    -|
    | + matrix_mult_Pipeline_row  |     -|  0.42|        6|  60.000|         -|        2|     -|    rewind|     -|  12 (26%)|  266 (1%)|  242 (2%)|    -|
    |  o row                      |     -|  7.30|        4|  40.000|         4|        1|     2|       yes|     -|         -|         -|         -|    -|
    +-----------------------------+------+------+---------+--------+----------+---------+------+----------+------+----------+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------+-----------+----------+
| Port        | Direction | Bitwidth |
+-------------+-----------+----------+
| AB_address0 | out       | 2        |
| AB_address1 | out       | 2        |
| AB_d0       | out       | 32       |
| AB_d1       | out       | 32       |
| A_address0  | out       | 1        |
| A_q0        | in        | 64       |
| B_address0  | out       | 1        |
| B_address1  | out       | 1        |
| B_q0        | in        | 64       |
| B_q1        | in        | 64       |
+-------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | int*     |
| B        | in        | int*     |
| AB       | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_q0         | port    |          |
| B        | B_address1   | port    | offset   |
| B        | B_ce1        | port    |          |
| B        | B_q1         | port    |          |
| AB       | AB_address0  | port    | offset   |
| AB       | AB_ce0       | port    |          |
| AB       | AB_we0       | port    |          |
| AB       | AB_d0        | port    |          |
| AB       | AB_address1  | port    | offset   |
| AB       | AB_ce1       | port    |          |
| AB       | AB_we1       | port    |          |
| AB       | AB_d1        | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------+-----+--------+------------+-----+--------+---------+
| Name                        | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-----------------------------+-----+--------+------------+-----+--------+---------+
| + matrix_mult               | 12  |        |            |     |        |         |
|  + matrix_mult_Pipeline_row | 12  |        |            |     |        |         |
|    mul_32s_32s_32_1_1_U1    | 3   |        | mul_ln15   | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U2    | 3   |        | mul_ln15_1 | mul | auto   | 0       |
|    ABij_fu_184_p2           |     |        | ABij       | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U3    | 3   |        | mul_ln15_2 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U4    | 3   |        | mul_ln15_3 | mul | auto   | 0       |
|    ABij_1_fu_189_p2         |     |        | ABij_1     | add | fabric | 0       |
|    i_fu_140_p2              |     |        | i          | xor | auto   | 0       |
+-----------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+---------------+--------------------------------+-------------------------------------+
| Type          | Options                        | Location                            |
+---------------+--------------------------------+-------------------------------------+
| ARRAY_RESHAPE | variable=A dim=2 type=complete | matrix_mult.cpp:6 in matrix_mult, A |
| ARRAY_RESHAPE | variable=B dim=1 type=complete | matrix_mult.cpp:7 in matrix_mult, B |
+---------------+--------------------------------+-------------------------------------+


