// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition"

// DATE "02/24/2015 15:11:06"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module SLC3 (
	Clk,
	Reset,
	Run,
	\Continue ,
	S,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	A,
	Bus,
	OE_out,
	WE_out,
	CE_out,
	UB_out,
	LB_out);
input 	reg Clk ;
input 	reg Reset ;
input 	reg Run ;
input 	reg \Continue  ;
input 	logic [15:0] S ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [19:0] A ;
inout 	logic [15:0] Bus ;
output 	logic OE_out ;
output 	logic WE_out ;
output 	logic CE_out ;
output 	logic UB_out ;
output 	logic LB_out ;

// Design Ports Information
// S[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OE_out	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE_out	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CE_out	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UB_out	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LB_out	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ECE385Lab6_v.sdo");
// synopsys translate_on

wire \S[0]~input_o ;
wire \S[1]~input_o ;
wire \S[2]~input_o ;
wire \S[3]~input_o ;
wire \S[4]~input_o ;
wire \S[5]~input_o ;
wire \S[6]~input_o ;
wire \S[7]~input_o ;
wire \S[8]~input_o ;
wire \S[9]~input_o ;
wire \S[10]~input_o ;
wire \S[11]~input_o ;
wire \S[12]~input_o ;
wire \S[13]~input_o ;
wire \S[14]~input_o ;
wire \S[15]~input_o ;
wire \Bus[0]~output_o ;
wire \Bus[1]~output_o ;
wire \Bus[2]~output_o ;
wire \Bus[3]~output_o ;
wire \Bus[4]~output_o ;
wire \Bus[5]~output_o ;
wire \Bus[6]~output_o ;
wire \Bus[7]~output_o ;
wire \Bus[8]~output_o ;
wire \Bus[9]~output_o ;
wire \Bus[10]~output_o ;
wire \Bus[11]~output_o ;
wire \Bus[12]~output_o ;
wire \Bus[13]~output_o ;
wire \Bus[14]~output_o ;
wire \Bus[15]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \A[0]~output_o ;
wire \A[1]~output_o ;
wire \A[2]~output_o ;
wire \A[3]~output_o ;
wire \A[4]~output_o ;
wire \A[5]~output_o ;
wire \A[6]~output_o ;
wire \A[7]~output_o ;
wire \A[8]~output_o ;
wire \A[9]~output_o ;
wire \A[10]~output_o ;
wire \A[11]~output_o ;
wire \A[12]~output_o ;
wire \A[13]~output_o ;
wire \A[14]~output_o ;
wire \A[15]~output_o ;
wire \A[16]~output_o ;
wire \A[17]~output_o ;
wire \A[18]~output_o ;
wire \A[19]~output_o ;
wire \OE_out~output_o ;
wire \WE_out~output_o ;
wire \CE_out~output_o ;
wire \UB_out~output_o ;
wire \LB_out~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Reset~input_o ;
wire \Bus[0]~input_o ;
wire \CPU|IR|R~0_combout ;
wire \Continue~input_o ;
wire \Run~input_o ;
wire \CPU|control|State.Halted~0_combout ;
wire \CPU|control|State.Halted~q ;
wire \CPU|control|State.S_33_1~q ;
wire \CPU|control|State.S_33_2~q ;
wire \CPU|control|State.S_35~q ;
wire \CPU|control|Selector0~0_combout ;
wire \CPU|control|State.PauseIR1~q ;
wire \CPU|control|Selector1~0_combout ;
wire \CPU|control|State.PauseIR2~q ;
wire \CPU|control|Selector2~0_combout ;
wire \CPU|control|State.S_18~q ;
wire \CPU|MAR|R[3]~0_combout ;
wire \Bus[2]~input_o ;
wire \CPU|IR|R~3_combout ;
wire \Bus[3]~input_o ;
wire \CPU|IR|R~4_combout ;
wire \Bus[1]~input_o ;
wire \CPU|IR|R~2_combout ;
wire \CPU|MAR|R[1]~feeder_combout ;
wire \MEMTEST|Mux15~0_combout ;
wire \CPU|control|Mem_OE~0_combout ;
wire \Bus[4]~input_o ;
wire \CPU|IR|R~5_combout ;
wire \Bus[5]~input_o ;
wire \CPU|IR|R~6_combout ;
wire \MEMTEST|Mux8~0_combout ;
wire \CPU|MDR|R~0_combout ;
wire \CPU|PC|R[0]~16_combout ;
wire \CPU|pc_gate|Out[0]~16_combout ;
wire \CPU|pc_gate|Out[0]~17_combout ;
wire \CPU|pc_gate|Out[0]~18_combout ;
wire \CPU|MDR|R~1_combout ;
wire \CPU|PC|R[0]~17 ;
wire \CPU|PC|R[1]~18_combout ;
wire \CPU|pc_gate|Out[1]~19_combout ;
wire \MEMTEST|Mux14~0_combout ;
wire \CPU|pc_gate|Out[1]~20_combout ;
wire \CPU|PC|R[1]~19 ;
wire \CPU|PC|R[2]~20_combout ;
wire \CPU|MDR|R~2_combout ;
wire \CPU|pc_gate|Out[2]~21_combout ;
wire \CPU|pc_gate|Out[2]~22_combout ;
wire \CPU|PC|R[2]~21 ;
wire \CPU|PC|R[3]~22_combout ;
wire \CPU|MDR|R~3_combout ;
wire \CPU|pc_gate|Out[3]~23_combout ;
wire \CPU|pc_gate|Out[3]~24_combout ;
wire \CPU|MDR|R~4_combout ;
wire \CPU|PC|R[3]~23 ;
wire \CPU|PC|R[4]~24_combout ;
wire \CPU|pc_gate|Out[4]~25_combout ;
wire \CPU|pc_gate|Out[4]~26_combout ;
wire \CPU|PC|R[4]~25 ;
wire \CPU|PC|R[5]~26_combout ;
wire \CPU|MDR|R~5_combout ;
wire \CPU|pc_gate|Out[5]~27_combout ;
wire \MEMTEST|Mux10~0_combout ;
wire \CPU|pc_gate|Out[5]~28_combout ;
wire \MEMTEST|Mux9~0_combout ;
wire \Bus[6]~input_o ;
wire \CPU|MDR|R~6_combout ;
wire \CPU|PC|R[5]~27 ;
wire \CPU|PC|R[6]~28_combout ;
wire \CPU|pc_gate|Out[6]~29_combout ;
wire \CPU|pc_gate|Out[6]~30_combout ;
wire \MEMTEST|Mux8~1_combout ;
wire \MEMTEST|I_O_wire[7]~0_combout ;
wire \CPU|PC|R[6]~29 ;
wire \CPU|PC|R[7]~30_combout ;
wire \Bus[7]~input_o ;
wire \CPU|MDR|R~7_combout ;
wire \CPU|pc_gate|Out[7]~31_combout ;
wire \CPU|pc_gate|Out[7]~32_combout ;
wire \Bus[8]~input_o ;
wire \CPU|MDR|R~8_combout ;
wire \CPU|PC|R[7]~31 ;
wire \CPU|PC|R[8]~32_combout ;
wire \CPU|pc_gate|Out[8]~33_combout ;
wire \CPU|pc_gate|Out[8]~34_combout ;
wire \Bus[9]~input_o ;
wire \CPU|MDR|R~9_combout ;
wire \CPU|PC|R[8]~33 ;
wire \CPU|PC|R[9]~34_combout ;
wire \CPU|pc_gate|Out[9]~35_combout ;
wire \CPU|pc_gate|Out[9]~36_combout ;
wire \Bus[10]~input_o ;
wire \CPU|MDR|R~10_combout ;
wire \CPU|PC|R[9]~35 ;
wire \CPU|PC|R[10]~36_combout ;
wire \CPU|pc_gate|Out[10]~37_combout ;
wire \CPU|pc_gate|Out[10]~38_combout ;
wire \Bus[11]~input_o ;
wire \CPU|MDR|R~11_combout ;
wire \CPU|PC|R[10]~37 ;
wire \CPU|PC|R[11]~38_combout ;
wire \CPU|pc_gate|Out[11]~39_combout ;
wire \CPU|pc_gate|Out[11]~40_combout ;
wire \Bus[12]~input_o ;
wire \CPU|MDR|R~12_combout ;
wire \CPU|PC|R[11]~39 ;
wire \CPU|PC|R[12]~40_combout ;
wire \CPU|pc_gate|Out[12]~41_combout ;
wire \CPU|pc_gate|Out[12]~42_combout ;
wire \Bus[13]~input_o ;
wire \CPU|MDR|R~13_combout ;
wire \CPU|PC|R[12]~41 ;
wire \CPU|PC|R[13]~42_combout ;
wire \CPU|pc_gate|Out[13]~43_combout ;
wire \CPU|pc_gate|Out[13]~44_combout ;
wire \MEMTEST|Mux1~0_combout ;
wire \Bus[14]~input_o ;
wire \CPU|MDR|R~14_combout ;
wire \CPU|PC|R[13]~43 ;
wire \CPU|PC|R[14]~44_combout ;
wire \CPU|pc_gate|Out[14]~45_combout ;
wire \CPU|pc_gate|Out[14]~46_combout ;
wire \MEMTEST|Mux0~0_combout ;
wire \CPU|PC|R[14]~45 ;
wire \CPU|PC|R[15]~46_combout ;
wire \Bus[15]~input_o ;
wire \CPU|MDR|R~15_combout ;
wire \CPU|pc_gate|Out[15]~47_combout ;
wire \MEMTEST|Mux0~1_combout ;
wire \CPU|pc_gate|Out[15]~48_combout ;
wire \CPU|IR|R[2]~feeder_combout ;
wire \CPU|IR|R[3]~1_combout ;
wire \CPU|IR|R[0]~feeder_combout ;
wire \out0|WideOr6~0_combout ;
wire \out0|WideOr5~0_combout ;
wire \out0|WideOr4~0_combout ;
wire \out0|WideOr3~0_combout ;
wire \out0|WideOr2~0_combout ;
wire \out0|WideOr1~0_combout ;
wire \out0|WideOr0~0_combout ;
wire \CPU|IR|R[4]~feeder_combout ;
wire \CPU|IR|R~7_combout ;
wire \CPU|IR|R[5]~feeder_combout ;
wire \CPU|IR|R~8_combout ;
wire \out1|WideOr6~0_combout ;
wire \out1|WideOr5~0_combout ;
wire \out1|WideOr4~0_combout ;
wire \out1|WideOr3~0_combout ;
wire \out1|WideOr2~0_combout ;
wire \out1|WideOr1~0_combout ;
wire \out1|WideOr0~0_combout ;
wire \CPU|IR|R~12_combout ;
wire \CPU|IR|R~11_combout ;
wire \CPU|IR|R[10]~feeder_combout ;
wire \CPU|IR|R~10_combout ;
wire \CPU|IR|R[9]~feeder_combout ;
wire \CPU|IR|R~9_combout ;
wire \CPU|IR|R[8]~feeder_combout ;
wire \out2|WideOr6~0_combout ;
wire \out2|WideOr5~0_combout ;
wire \out2|WideOr4~0_combout ;
wire \out2|WideOr3~0_combout ;
wire \out2|WideOr2~0_combout ;
wire \out2|WideOr1~0_combout ;
wire \out2|WideOr0~0_combout ;
wire \CPU|IR|R~14_combout ;
wire \CPU|IR|R~13_combout ;
wire \CPU|IR|R[12]~feeder_combout ;
wire \CPU|IR|R~16_combout ;
wire \CPU|IR|R~15_combout ;
wire \CPU|IR|R[14]~feeder_combout ;
wire \out3|WideOr6~0_combout ;
wire \out3|WideOr5~0_combout ;
wire \out3|WideOr4~0_combout ;
wire \out3|WideOr3~0_combout ;
wire \out3|WideOr2~0_combout ;
wire \out3|WideOr1~0_combout ;
wire \out3|WideOr0~0_combout ;
wire \CPU|MAR|R[7]~feeder_combout ;
wire \CPU|MAR|R[8]~feeder_combout ;
wire \CPU|MAR|R[11]~feeder_combout ;
wire [15:0] \CPU|PC|R ;
wire [15:0] \CPU|MDR|R ;
wire [15:0] \CPU|IR|R ;
wire [15:0] \CPU|MAR|R ;


// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \Bus[0]~output (
	.i(\CPU|pc_gate|Out[0]~17_combout ),
	.oe(\CPU|pc_gate|Out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[0]~output .bus_hold = "false";
defparam \Bus[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \Bus[1]~output (
	.i(\CPU|pc_gate|Out[1]~20_combout ),
	.oe(\CPU|pc_gate|Out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[1]~output .bus_hold = "false";
defparam \Bus[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \Bus[2]~output (
	.i(\CPU|pc_gate|Out[2]~22_combout ),
	.oe(\CPU|pc_gate|Out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[2]~output .bus_hold = "false";
defparam \Bus[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \Bus[3]~output (
	.i(\CPU|pc_gate|Out[3]~24_combout ),
	.oe(\CPU|pc_gate|Out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[3]~output .bus_hold = "false";
defparam \Bus[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \Bus[4]~output (
	.i(\CPU|pc_gate|Out[4]~26_combout ),
	.oe(\CPU|pc_gate|Out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[4]~output .bus_hold = "false";
defparam \Bus[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \Bus[5]~output (
	.i(\CPU|pc_gate|Out[5]~28_combout ),
	.oe(\CPU|pc_gate|Out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[5]~output .bus_hold = "false";
defparam \Bus[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \Bus[6]~output (
	.i(\CPU|pc_gate|Out[6]~30_combout ),
	.oe(\CPU|pc_gate|Out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[6]~output .bus_hold = "false";
defparam \Bus[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \Bus[7]~output (
	.i(\CPU|pc_gate|Out[7]~32_combout ),
	.oe(\CPU|pc_gate|Out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[7]~output .bus_hold = "false";
defparam \Bus[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \Bus[8]~output (
	.i(\CPU|pc_gate|Out[8]~34_combout ),
	.oe(\CPU|pc_gate|Out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[8]~output .bus_hold = "false";
defparam \Bus[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \Bus[9]~output (
	.i(\CPU|pc_gate|Out[9]~36_combout ),
	.oe(\CPU|pc_gate|Out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[9]~output .bus_hold = "false";
defparam \Bus[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \Bus[10]~output (
	.i(\CPU|pc_gate|Out[10]~38_combout ),
	.oe(\CPU|pc_gate|Out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[10]~output .bus_hold = "false";
defparam \Bus[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \Bus[11]~output (
	.i(\CPU|pc_gate|Out[11]~40_combout ),
	.oe(\CPU|pc_gate|Out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[11]~output .bus_hold = "false";
defparam \Bus[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \Bus[12]~output (
	.i(\CPU|pc_gate|Out[12]~42_combout ),
	.oe(\CPU|pc_gate|Out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[12]~output .bus_hold = "false";
defparam \Bus[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \Bus[13]~output (
	.i(\CPU|pc_gate|Out[13]~44_combout ),
	.oe(\CPU|pc_gate|Out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[13]~output .bus_hold = "false";
defparam \Bus[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \Bus[14]~output (
	.i(\CPU|pc_gate|Out[14]~46_combout ),
	.oe(\CPU|pc_gate|Out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[14]~output .bus_hold = "false";
defparam \Bus[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \Bus[15]~output (
	.i(\CPU|pc_gate|Out[15]~48_combout ),
	.oe(\CPU|pc_gate|Out[0]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[15]~output .bus_hold = "false";
defparam \Bus[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\out0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\out0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\out0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\out0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\out0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\out0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\out0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\out1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\out1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\out1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\out1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\out1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\out1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\out1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\out2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\out2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\out2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\out2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\out2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\out2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\out2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\out3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\out3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\out3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\out3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\out3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\out3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\out3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \A[0]~output (
	.i(\CPU|MAR|R [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[0]~output .bus_hold = "false";
defparam \A[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \A[1]~output (
	.i(\CPU|MAR|R [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[1]~output .bus_hold = "false";
defparam \A[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \A[2]~output (
	.i(\CPU|MAR|R [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[2]~output .bus_hold = "false";
defparam \A[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \A[3]~output (
	.i(\CPU|MAR|R [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[3]~output .bus_hold = "false";
defparam \A[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \A[4]~output (
	.i(\CPU|MAR|R [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[4]~output .bus_hold = "false";
defparam \A[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \A[5]~output (
	.i(\CPU|MAR|R [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[5]~output .bus_hold = "false";
defparam \A[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \A[6]~output (
	.i(\CPU|MAR|R [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[6]~output .bus_hold = "false";
defparam \A[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \A[7]~output (
	.i(\CPU|MAR|R [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[7]~output .bus_hold = "false";
defparam \A[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \A[8]~output (
	.i(\CPU|MAR|R [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[8]~output .bus_hold = "false";
defparam \A[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \A[9]~output (
	.i(\CPU|MAR|R [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[9]~output .bus_hold = "false";
defparam \A[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \A[10]~output (
	.i(\CPU|MAR|R [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[10]~output .bus_hold = "false";
defparam \A[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \A[11]~output (
	.i(\CPU|MAR|R [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[11]~output .bus_hold = "false";
defparam \A[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \A[12]~output (
	.i(\CPU|MAR|R [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[12]~output .bus_hold = "false";
defparam \A[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \A[13]~output (
	.i(\CPU|MAR|R [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[13]~output .bus_hold = "false";
defparam \A[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \A[14]~output (
	.i(\CPU|MAR|R [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[14]~output .bus_hold = "false";
defparam \A[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \A[15]~output (
	.i(\CPU|MAR|R [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[15]~output .bus_hold = "false";
defparam \A[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \A[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[16]~output .bus_hold = "false";
defparam \A[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \A[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[17]~output .bus_hold = "false";
defparam \A[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \A[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[18]~output .bus_hold = "false";
defparam \A[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \A[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[19]~output .bus_hold = "false";
defparam \A[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \OE_out~output (
	.i(!\CPU|control|Mem_OE~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OE_out~output_o ),
	.obar());
// synopsys translate_off
defparam \OE_out~output .bus_hold = "false";
defparam \OE_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \WE_out~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WE_out~output_o ),
	.obar());
// synopsys translate_off
defparam \WE_out~output .bus_hold = "false";
defparam \WE_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \CE_out~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CE_out~output_o ),
	.obar());
// synopsys translate_off
defparam \CE_out~output .bus_hold = "false";
defparam \CE_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \UB_out~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UB_out~output_o ),
	.obar());
// synopsys translate_off
defparam \UB_out~output .bus_hold = "false";
defparam \UB_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \LB_out~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LB_out~output_o ),
	.obar());
// synopsys translate_off
defparam \LB_out~output .bus_hold = "false";
defparam \LB_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \Bus[0]~input (
	.i(Bus[0]),
	.ibar(gnd),
	.o(\Bus[0]~input_o ));
// synopsys translate_off
defparam \Bus[0]~input .bus_hold = "false";
defparam \Bus[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N6
cycloneive_lcell_comb \CPU|IR|R~0 (
// Equation(s):
// \CPU|IR|R~0_combout  = (\Reset~input_o  & \Bus[0]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\Bus[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|IR|R~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R~0 .lut_mask = 16'hC0C0;
defparam \CPU|IR|R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N30
cycloneive_lcell_comb \CPU|control|State.Halted~0 (
// Equation(s):
// \CPU|control|State.Halted~0_combout  = (\CPU|control|State.Halted~q ) # (!\Run~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|control|State.Halted~q ),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\CPU|control|State.Halted~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|State.Halted~0 .lut_mask = 16'hF0FF;
defparam \CPU|control|State.Halted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N31
dffeas \CPU|control|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|control|State.Halted~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.Halted .is_wysiwyg = "true";
defparam \CPU|control|State.Halted .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N27
dffeas \CPU|control|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|control|State.S_18~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.S_33_1 .is_wysiwyg = "true";
defparam \CPU|control|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N23
dffeas \CPU|control|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|control|State.S_33_1~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.S_33_2 .is_wysiwyg = "true";
defparam \CPU|control|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N3
dffeas \CPU|control|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|control|State.S_33_2~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.S_35 .is_wysiwyg = "true";
defparam \CPU|control|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N26
cycloneive_lcell_comb \CPU|control|Selector0~0 (
// Equation(s):
// \CPU|control|Selector0~0_combout  = (\CPU|control|State.S_35~q ) # ((\CPU|control|State.PauseIR1~q  & !\Continue~input_o ))

	.dataa(gnd),
	.datab(\CPU|control|State.S_35~q ),
	.datac(\CPU|control|State.PauseIR1~q ),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\CPU|control|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|Selector0~0 .lut_mask = 16'hCCFC;
defparam \CPU|control|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N27
dffeas \CPU|control|State.PauseIR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|control|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.PauseIR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.PauseIR1 .is_wysiwyg = "true";
defparam \CPU|control|State.PauseIR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N28
cycloneive_lcell_comb \CPU|control|Selector1~0 (
// Equation(s):
// \CPU|control|Selector1~0_combout  = (\Continue~input_o  & ((\CPU|control|State.PauseIR1~q ) # (\CPU|control|State.PauseIR2~q )))

	.dataa(\CPU|control|State.PauseIR1~q ),
	.datab(gnd),
	.datac(\CPU|control|State.PauseIR2~q ),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\CPU|control|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|Selector1~0 .lut_mask = 16'hFA00;
defparam \CPU|control|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N29
dffeas \CPU|control|State.PauseIR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|control|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.PauseIR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.PauseIR2 .is_wysiwyg = "true";
defparam \CPU|control|State.PauseIR2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N8
cycloneive_lcell_comb \CPU|control|Selector2~0 (
// Equation(s):
// \CPU|control|Selector2~0_combout  = (\Continue~input_o  & (!\Run~input_o  & (!\CPU|control|State.Halted~q ))) # (!\Continue~input_o  & ((\CPU|control|State.PauseIR2~q ) # ((!\Run~input_o  & !\CPU|control|State.Halted~q ))))

	.dataa(\Continue~input_o ),
	.datab(\Run~input_o ),
	.datac(\CPU|control|State.Halted~q ),
	.datad(\CPU|control|State.PauseIR2~q ),
	.cin(gnd),
	.combout(\CPU|control|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|Selector2~0 .lut_mask = 16'h5703;
defparam \CPU|control|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N15
dffeas \CPU|control|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|control|Selector2~0_combout ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.S_18 .is_wysiwyg = "true";
defparam \CPU|control|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N16
cycloneive_lcell_comb \CPU|MAR|R[3]~0 (
// Equation(s):
// \CPU|MAR|R[3]~0_combout  = (\CPU|control|State.S_18~q ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\CPU|control|State.S_18~q ),
	.cin(gnd),
	.combout(\CPU|MAR|R[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R[3]~0 .lut_mask = 16'hFF33;
defparam \CPU|MAR|R[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N7
dffeas \CPU|MAR|R[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|IR|R~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MAR|R[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[0] .is_wysiwyg = "true";
defparam \CPU|MAR|R[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \Bus[2]~input (
	.i(Bus[2]),
	.ibar(gnd),
	.o(\Bus[2]~input_o ));
// synopsys translate_off
defparam \Bus[2]~input .bus_hold = "false";
defparam \Bus[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N2
cycloneive_lcell_comb \CPU|IR|R~3 (
// Equation(s):
// \CPU|IR|R~3_combout  = (\Bus[2]~input_o  & \Reset~input_o )

	.dataa(gnd),
	.datab(\Bus[2]~input_o ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|IR|R~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R~3 .lut_mask = 16'hC0C0;
defparam \CPU|IR|R~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N3
dffeas \CPU|MAR|R[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|IR|R~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MAR|R[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[2] .is_wysiwyg = "true";
defparam \CPU|MAR|R[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \Bus[3]~input (
	.i(Bus[3]),
	.ibar(gnd),
	.o(\Bus[3]~input_o ));
// synopsys translate_off
defparam \Bus[3]~input .bus_hold = "false";
defparam \Bus[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N4
cycloneive_lcell_comb \CPU|IR|R~4 (
// Equation(s):
// \CPU|IR|R~4_combout  = (\Bus[3]~input_o  & \Reset~input_o )

	.dataa(gnd),
	.datab(\Bus[3]~input_o ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|IR|R~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R~4 .lut_mask = 16'hC0C0;
defparam \CPU|IR|R~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N5
dffeas \CPU|MAR|R[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|IR|R~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MAR|R[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[3] .is_wysiwyg = "true";
defparam \CPU|MAR|R[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \Bus[1]~input (
	.i(Bus[1]),
	.ibar(gnd),
	.o(\Bus[1]~input_o ));
// synopsys translate_off
defparam \Bus[1]~input .bus_hold = "false";
defparam \Bus[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N14
cycloneive_lcell_comb \CPU|IR|R~2 (
// Equation(s):
// \CPU|IR|R~2_combout  = (\Bus[1]~input_o  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bus[1]~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CPU|IR|R~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R~2 .lut_mask = 16'hF000;
defparam \CPU|IR|R~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N20
cycloneive_lcell_comb \CPU|MAR|R[1]~feeder (
// Equation(s):
// \CPU|MAR|R[1]~feeder_combout  = \CPU|IR|R~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|IR|R~2_combout ),
	.cin(gnd),
	.combout(\CPU|MAR|R[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU|MAR|R[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N21
dffeas \CPU|MAR|R[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MAR|R[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MAR|R[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[1] .is_wysiwyg = "true";
defparam \CPU|MAR|R[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N4
cycloneive_lcell_comb \MEMTEST|Mux15~0 (
// Equation(s):
// \MEMTEST|Mux15~0_combout  = (!\CPU|MAR|R [3] & ((\CPU|MAR|R [2] & ((!\CPU|MAR|R [1]))) # (!\CPU|MAR|R [2] & (\CPU|MAR|R [0]))))

	.dataa(\CPU|MAR|R [0]),
	.datab(\CPU|MAR|R [2]),
	.datac(\CPU|MAR|R [3]),
	.datad(\CPU|MAR|R [1]),
	.cin(gnd),
	.combout(\MEMTEST|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEMTEST|Mux15~0 .lut_mask = 16'h020E;
defparam \MEMTEST|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N2
cycloneive_lcell_comb \CPU|control|Mem_OE~0 (
// Equation(s):
// \CPU|control|Mem_OE~0_combout  = (\CPU|control|State.S_33_1~q ) # (\CPU|control|State.S_33_2~q )

	.dataa(\CPU|control|State.S_33_1~q ),
	.datab(gnd),
	.datac(\CPU|control|State.S_33_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|control|Mem_OE~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|Mem_OE~0 .lut_mask = 16'hFAFA;
defparam \CPU|control|Mem_OE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \Bus[4]~input (
	.i(Bus[4]),
	.ibar(gnd),
	.o(\Bus[4]~input_o ));
// synopsys translate_off
defparam \Bus[4]~input .bus_hold = "false";
defparam \Bus[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N14
cycloneive_lcell_comb \CPU|IR|R~5 (
// Equation(s):
// \CPU|IR|R~5_combout  = (\Reset~input_o  & \Bus[4]~input_o )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\Bus[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|IR|R~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R~5 .lut_mask = 16'hA0A0;
defparam \CPU|IR|R~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N15
dffeas \CPU|MAR|R[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|IR|R~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MAR|R[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[4] .is_wysiwyg = "true";
defparam \CPU|MAR|R[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \Bus[5]~input (
	.i(Bus[5]),
	.ibar(gnd),
	.o(\Bus[5]~input_o ));
// synopsys translate_off
defparam \Bus[5]~input .bus_hold = "false";
defparam \Bus[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N14
cycloneive_lcell_comb \CPU|IR|R~6 (
// Equation(s):
// \CPU|IR|R~6_combout  = (\Reset~input_o  & \Bus[5]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\Bus[5]~input_o ),
	.cin(gnd),
	.combout(\CPU|IR|R~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R~6 .lut_mask = 16'hF000;
defparam \CPU|IR|R~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N15
dffeas \CPU|MAR|R[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|IR|R~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MAR|R[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[5] .is_wysiwyg = "true";
defparam \CPU|MAR|R[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N30
cycloneive_lcell_comb \MEMTEST|Mux8~0 (
// Equation(s):
// \MEMTEST|Mux8~0_combout  = (!\CPU|MAR|R [4] & !\CPU|MAR|R [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|MAR|R [4]),
	.datad(\CPU|MAR|R [5]),
	.cin(gnd),
	.combout(\MEMTEST|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEMTEST|Mux8~0 .lut_mask = 16'h000F;
defparam \MEMTEST|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N20
cycloneive_lcell_comb \CPU|MDR|R~0 (
// Equation(s):
// \CPU|MDR|R~0_combout  = (\CPU|control|State.S_33_2~q  & (\Bus[0]~input_o )) # (!\CPU|control|State.S_33_2~q  & ((\CPU|MDR|R [0])))

	.dataa(\Bus[0]~input_o ),
	.datab(gnd),
	.datac(\CPU|MDR|R [0]),
	.datad(\CPU|control|State.S_33_2~q ),
	.cin(gnd),
	.combout(\CPU|MDR|R~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MDR|R~0 .lut_mask = 16'hAAF0;
defparam \CPU|MDR|R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N21
dffeas \CPU|MDR|R[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MDR|R~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[0] .is_wysiwyg = "true";
defparam \CPU|MDR|R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N0
cycloneive_lcell_comb \CPU|PC|R[0]~16 (
// Equation(s):
// \CPU|PC|R[0]~16_combout  = (\CPU|control|State.S_18~q  & (\CPU|PC|R [0] $ (VCC))) # (!\CPU|control|State.S_18~q  & (\CPU|PC|R [0] & VCC))
// \CPU|PC|R[0]~17  = CARRY((\CPU|control|State.S_18~q  & \CPU|PC|R [0]))

	.dataa(\CPU|control|State.S_18~q ),
	.datab(\CPU|PC|R [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|PC|R[0]~16_combout ),
	.cout(\CPU|PC|R[0]~17 ));
// synopsys translate_off
defparam \CPU|PC|R[0]~16 .lut_mask = 16'h6688;
defparam \CPU|PC|R[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N1
dffeas \CPU|PC|R[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[0] .is_wysiwyg = "true";
defparam \CPU|PC|R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N10
cycloneive_lcell_comb \CPU|pc_gate|Out[0]~16 (
// Equation(s):
// \CPU|pc_gate|Out[0]~16_combout  = (\CPU|MDR|R [0] & ((\CPU|PC|R [0]) # ((!\CPU|control|State.S_18~q )))) # (!\CPU|MDR|R [0] & (!\CPU|control|State.S_35~q  & ((\CPU|PC|R [0]) # (!\CPU|control|State.S_18~q ))))

	.dataa(\CPU|MDR|R [0]),
	.datab(\CPU|PC|R [0]),
	.datac(\CPU|control|State.S_18~q ),
	.datad(\CPU|control|State.S_35~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[0]~16 .lut_mask = 16'h8ACF;
defparam \CPU|pc_gate|Out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N20
cycloneive_lcell_comb \CPU|pc_gate|Out[0]~17 (
// Equation(s):
// \CPU|pc_gate|Out[0]~17_combout  = (\CPU|pc_gate|Out[0]~16_combout  & (((\MEMTEST|Mux15~0_combout  & \MEMTEST|Mux8~0_combout )) # (!\CPU|control|Mem_OE~0_combout )))

	.dataa(\MEMTEST|Mux15~0_combout ),
	.datab(\CPU|control|Mem_OE~0_combout ),
	.datac(\MEMTEST|Mux8~0_combout ),
	.datad(\CPU|pc_gate|Out[0]~16_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[0]~17 .lut_mask = 16'hB300;
defparam \CPU|pc_gate|Out[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N22
cycloneive_lcell_comb \CPU|pc_gate|Out[0]~18 (
// Equation(s):
// \CPU|pc_gate|Out[0]~18_combout  = (\CPU|control|State.S_33_1~q ) # ((\CPU|control|State.S_35~q ) # ((\CPU|control|State.S_33_2~q ) # (\CPU|control|State.S_18~q )))

	.dataa(\CPU|control|State.S_33_1~q ),
	.datab(\CPU|control|State.S_35~q ),
	.datac(\CPU|control|State.S_33_2~q ),
	.datad(\CPU|control|State.S_18~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[0]~18 .lut_mask = 16'hFFFE;
defparam \CPU|pc_gate|Out[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N6
cycloneive_lcell_comb \CPU|MDR|R~1 (
// Equation(s):
// \CPU|MDR|R~1_combout  = (\CPU|control|State.S_33_2~q  & (\Bus[1]~input_o )) # (!\CPU|control|State.S_33_2~q  & ((\CPU|MDR|R [1])))

	.dataa(gnd),
	.datab(\Bus[1]~input_o ),
	.datac(\CPU|MDR|R [1]),
	.datad(\CPU|control|State.S_33_2~q ),
	.cin(gnd),
	.combout(\CPU|MDR|R~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MDR|R~1 .lut_mask = 16'hCCF0;
defparam \CPU|MDR|R~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N7
dffeas \CPU|MDR|R[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MDR|R~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[1] .is_wysiwyg = "true";
defparam \CPU|MDR|R[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N2
cycloneive_lcell_comb \CPU|PC|R[1]~18 (
// Equation(s):
// \CPU|PC|R[1]~18_combout  = (\CPU|PC|R [1] & (!\CPU|PC|R[0]~17 )) # (!\CPU|PC|R [1] & ((\CPU|PC|R[0]~17 ) # (GND)))
// \CPU|PC|R[1]~19  = CARRY((!\CPU|PC|R[0]~17 ) # (!\CPU|PC|R [1]))

	.dataa(gnd),
	.datab(\CPU|PC|R [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC|R[0]~17 ),
	.combout(\CPU|PC|R[1]~18_combout ),
	.cout(\CPU|PC|R[1]~19 ));
// synopsys translate_off
defparam \CPU|PC|R[1]~18 .lut_mask = 16'h3C3F;
defparam \CPU|PC|R[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N3
dffeas \CPU|PC|R[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[1] .is_wysiwyg = "true";
defparam \CPU|PC|R[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N26
cycloneive_lcell_comb \CPU|pc_gate|Out[1]~19 (
// Equation(s):
// \CPU|pc_gate|Out[1]~19_combout  = (\CPU|MDR|R [1] & ((\CPU|PC|R [1]) # ((!\CPU|control|State.S_18~q )))) # (!\CPU|MDR|R [1] & (!\CPU|control|State.S_35~q  & ((\CPU|PC|R [1]) # (!\CPU|control|State.S_18~q ))))

	.dataa(\CPU|MDR|R [1]),
	.datab(\CPU|PC|R [1]),
	.datac(\CPU|control|State.S_18~q ),
	.datad(\CPU|control|State.S_35~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[1]~19 .lut_mask = 16'h8ACF;
defparam \CPU|pc_gate|Out[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N24
cycloneive_lcell_comb \MEMTEST|Mux14~0 (
// Equation(s):
// \MEMTEST|Mux14~0_combout  = (!\CPU|MAR|R [3] & ((\CPU|MAR|R [0] & (!\CPU|MAR|R [2])) # (!\CPU|MAR|R [0] & (\CPU|MAR|R [2] & !\CPU|MAR|R [1]))))

	.dataa(\CPU|MAR|R [0]),
	.datab(\CPU|MAR|R [2]),
	.datac(\CPU|MAR|R [3]),
	.datad(\CPU|MAR|R [1]),
	.cin(gnd),
	.combout(\MEMTEST|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEMTEST|Mux14~0 .lut_mask = 16'h0206;
defparam \MEMTEST|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N4
cycloneive_lcell_comb \CPU|pc_gate|Out[1]~20 (
// Equation(s):
// \CPU|pc_gate|Out[1]~20_combout  = (\CPU|pc_gate|Out[1]~19_combout  & (((\MEMTEST|Mux8~0_combout  & \MEMTEST|Mux14~0_combout )) # (!\CPU|control|Mem_OE~0_combout )))

	.dataa(\MEMTEST|Mux8~0_combout ),
	.datab(\CPU|pc_gate|Out[1]~19_combout ),
	.datac(\CPU|control|Mem_OE~0_combout ),
	.datad(\MEMTEST|Mux14~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[1]~20 .lut_mask = 16'h8C0C;
defparam \CPU|pc_gate|Out[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N4
cycloneive_lcell_comb \CPU|PC|R[2]~20 (
// Equation(s):
// \CPU|PC|R[2]~20_combout  = (\CPU|PC|R [2] & (\CPU|PC|R[1]~19  $ (GND))) # (!\CPU|PC|R [2] & (!\CPU|PC|R[1]~19  & VCC))
// \CPU|PC|R[2]~21  = CARRY((\CPU|PC|R [2] & !\CPU|PC|R[1]~19 ))

	.dataa(gnd),
	.datab(\CPU|PC|R [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC|R[1]~19 ),
	.combout(\CPU|PC|R[2]~20_combout ),
	.cout(\CPU|PC|R[2]~21 ));
// synopsys translate_off
defparam \CPU|PC|R[2]~20 .lut_mask = 16'hC30C;
defparam \CPU|PC|R[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N5
dffeas \CPU|PC|R[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[2] .is_wysiwyg = "true";
defparam \CPU|PC|R[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N12
cycloneive_lcell_comb \CPU|MDR|R~2 (
// Equation(s):
// \CPU|MDR|R~2_combout  = (\CPU|control|State.S_33_2~q  & (\Bus[2]~input_o )) # (!\CPU|control|State.S_33_2~q  & ((\CPU|MDR|R [2])))

	.dataa(gnd),
	.datab(\Bus[2]~input_o ),
	.datac(\CPU|MDR|R [2]),
	.datad(\CPU|control|State.S_33_2~q ),
	.cin(gnd),
	.combout(\CPU|MDR|R~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MDR|R~2 .lut_mask = 16'hCCF0;
defparam \CPU|MDR|R~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N13
dffeas \CPU|MDR|R[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MDR|R~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[2] .is_wysiwyg = "true";
defparam \CPU|MDR|R[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N10
cycloneive_lcell_comb \CPU|pc_gate|Out[2]~21 (
// Equation(s):
// \CPU|pc_gate|Out[2]~21_combout  = (\CPU|PC|R [2] & (((\CPU|MDR|R [2]) # (!\CPU|control|State.S_35~q )))) # (!\CPU|PC|R [2] & (!\CPU|control|State.S_18~q  & ((\CPU|MDR|R [2]) # (!\CPU|control|State.S_35~q ))))

	.dataa(\CPU|PC|R [2]),
	.datab(\CPU|control|State.S_18~q ),
	.datac(\CPU|control|State.S_35~q ),
	.datad(\CPU|MDR|R [2]),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[2]~21 .lut_mask = 16'hBB0B;
defparam \CPU|pc_gate|Out[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N14
cycloneive_lcell_comb \CPU|pc_gate|Out[2]~22 (
// Equation(s):
// \CPU|pc_gate|Out[2]~22_combout  = (\CPU|pc_gate|Out[2]~21_combout  & (((\MEMTEST|Mux8~0_combout  & \MEMTEST|Mux15~0_combout )) # (!\CPU|control|Mem_OE~0_combout )))

	.dataa(\MEMTEST|Mux8~0_combout ),
	.datab(\CPU|control|Mem_OE~0_combout ),
	.datac(\MEMTEST|Mux15~0_combout ),
	.datad(\CPU|pc_gate|Out[2]~21_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[2]~22 .lut_mask = 16'hB300;
defparam \CPU|pc_gate|Out[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N6
cycloneive_lcell_comb \CPU|PC|R[3]~22 (
// Equation(s):
// \CPU|PC|R[3]~22_combout  = (\CPU|PC|R [3] & (!\CPU|PC|R[2]~21 )) # (!\CPU|PC|R [3] & ((\CPU|PC|R[2]~21 ) # (GND)))
// \CPU|PC|R[3]~23  = CARRY((!\CPU|PC|R[2]~21 ) # (!\CPU|PC|R [3]))

	.dataa(\CPU|PC|R [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC|R[2]~21 ),
	.combout(\CPU|PC|R[3]~22_combout ),
	.cout(\CPU|PC|R[3]~23 ));
// synopsys translate_off
defparam \CPU|PC|R[3]~22 .lut_mask = 16'h5A5F;
defparam \CPU|PC|R[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N7
dffeas \CPU|PC|R[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[3] .is_wysiwyg = "true";
defparam \CPU|PC|R[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N18
cycloneive_lcell_comb \CPU|MDR|R~3 (
// Equation(s):
// \CPU|MDR|R~3_combout  = (\CPU|control|State.S_33_2~q  & (\Bus[3]~input_o )) # (!\CPU|control|State.S_33_2~q  & ((\CPU|MDR|R [3])))

	.dataa(gnd),
	.datab(\Bus[3]~input_o ),
	.datac(\CPU|MDR|R [3]),
	.datad(\CPU|control|State.S_33_2~q ),
	.cin(gnd),
	.combout(\CPU|MDR|R~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MDR|R~3 .lut_mask = 16'hCCF0;
defparam \CPU|MDR|R~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N19
dffeas \CPU|MDR|R[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MDR|R~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[3] .is_wysiwyg = "true";
defparam \CPU|MDR|R[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N14
cycloneive_lcell_comb \CPU|pc_gate|Out[3]~23 (
// Equation(s):
// \CPU|pc_gate|Out[3]~23_combout  = (\CPU|PC|R [3] & (((\CPU|MDR|R [3])) # (!\CPU|control|State.S_35~q ))) # (!\CPU|PC|R [3] & (!\CPU|control|State.S_18~q  & ((\CPU|MDR|R [3]) # (!\CPU|control|State.S_35~q ))))

	.dataa(\CPU|PC|R [3]),
	.datab(\CPU|control|State.S_35~q ),
	.datac(\CPU|control|State.S_18~q ),
	.datad(\CPU|MDR|R [3]),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[3]~23 .lut_mask = 16'hAF23;
defparam \CPU|pc_gate|Out[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N28
cycloneive_lcell_comb \CPU|pc_gate|Out[3]~24 (
// Equation(s):
// \CPU|pc_gate|Out[3]~24_combout  = (\CPU|pc_gate|Out[3]~23_combout  & (((\MEMTEST|Mux8~0_combout  & \MEMTEST|Mux15~0_combout )) # (!\CPU|control|Mem_OE~0_combout )))

	.dataa(\MEMTEST|Mux8~0_combout ),
	.datab(\CPU|control|Mem_OE~0_combout ),
	.datac(\CPU|pc_gate|Out[3]~23_combout ),
	.datad(\MEMTEST|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[3]~24 .lut_mask = 16'hB030;
defparam \CPU|pc_gate|Out[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N28
cycloneive_lcell_comb \CPU|MDR|R~4 (
// Equation(s):
// \CPU|MDR|R~4_combout  = (\CPU|control|State.S_33_2~q  & (\Bus[4]~input_o )) # (!\CPU|control|State.S_33_2~q  & ((\CPU|MDR|R [4])))

	.dataa(\Bus[4]~input_o ),
	.datab(gnd),
	.datac(\CPU|MDR|R [4]),
	.datad(\CPU|control|State.S_33_2~q ),
	.cin(gnd),
	.combout(\CPU|MDR|R~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MDR|R~4 .lut_mask = 16'hAAF0;
defparam \CPU|MDR|R~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N29
dffeas \CPU|MDR|R[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MDR|R~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[4] .is_wysiwyg = "true";
defparam \CPU|MDR|R[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N8
cycloneive_lcell_comb \CPU|PC|R[4]~24 (
// Equation(s):
// \CPU|PC|R[4]~24_combout  = (\CPU|PC|R [4] & (\CPU|PC|R[3]~23  $ (GND))) # (!\CPU|PC|R [4] & (!\CPU|PC|R[3]~23  & VCC))
// \CPU|PC|R[4]~25  = CARRY((\CPU|PC|R [4] & !\CPU|PC|R[3]~23 ))

	.dataa(gnd),
	.datab(\CPU|PC|R [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC|R[3]~23 ),
	.combout(\CPU|PC|R[4]~24_combout ),
	.cout(\CPU|PC|R[4]~25 ));
// synopsys translate_off
defparam \CPU|PC|R[4]~24 .lut_mask = 16'hC30C;
defparam \CPU|PC|R[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N9
dffeas \CPU|PC|R[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[4] .is_wysiwyg = "true";
defparam \CPU|PC|R[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N8
cycloneive_lcell_comb \CPU|pc_gate|Out[4]~25 (
// Equation(s):
// \CPU|pc_gate|Out[4]~25_combout  = (\CPU|control|State.S_18~q  & (\CPU|PC|R [4] & ((\CPU|MDR|R [4]) # (!\CPU|control|State.S_35~q )))) # (!\CPU|control|State.S_18~q  & ((\CPU|MDR|R [4]) # ((!\CPU|control|State.S_35~q ))))

	.dataa(\CPU|control|State.S_18~q ),
	.datab(\CPU|MDR|R [4]),
	.datac(\CPU|PC|R [4]),
	.datad(\CPU|control|State.S_35~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[4]~25 .lut_mask = 16'hC4F5;
defparam \CPU|pc_gate|Out[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N24
cycloneive_lcell_comb \CPU|pc_gate|Out[4]~26 (
// Equation(s):
// \CPU|pc_gate|Out[4]~26_combout  = (\CPU|pc_gate|Out[4]~25_combout  & (((\MEMTEST|Mux8~0_combout  & \MEMTEST|Mux15~0_combout )) # (!\CPU|control|Mem_OE~0_combout )))

	.dataa(\MEMTEST|Mux8~0_combout ),
	.datab(\CPU|control|Mem_OE~0_combout ),
	.datac(\CPU|pc_gate|Out[4]~25_combout ),
	.datad(\MEMTEST|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[4]~26 .lut_mask = 16'hB030;
defparam \CPU|pc_gate|Out[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N10
cycloneive_lcell_comb \CPU|PC|R[5]~26 (
// Equation(s):
// \CPU|PC|R[5]~26_combout  = (\CPU|PC|R [5] & (!\CPU|PC|R[4]~25 )) # (!\CPU|PC|R [5] & ((\CPU|PC|R[4]~25 ) # (GND)))
// \CPU|PC|R[5]~27  = CARRY((!\CPU|PC|R[4]~25 ) # (!\CPU|PC|R [5]))

	.dataa(\CPU|PC|R [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC|R[4]~25 ),
	.combout(\CPU|PC|R[5]~26_combout ),
	.cout(\CPU|PC|R[5]~27 ));
// synopsys translate_off
defparam \CPU|PC|R[5]~26 .lut_mask = 16'h5A5F;
defparam \CPU|PC|R[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N11
dffeas \CPU|PC|R[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[5] .is_wysiwyg = "true";
defparam \CPU|PC|R[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N0
cycloneive_lcell_comb \CPU|MDR|R~5 (
// Equation(s):
// \CPU|MDR|R~5_combout  = (\CPU|control|State.S_33_2~q  & (\Bus[5]~input_o )) # (!\CPU|control|State.S_33_2~q  & ((\CPU|MDR|R [5])))

	.dataa(gnd),
	.datab(\Bus[5]~input_o ),
	.datac(\CPU|MDR|R [5]),
	.datad(\CPU|control|State.S_33_2~q ),
	.cin(gnd),
	.combout(\CPU|MDR|R~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MDR|R~5 .lut_mask = 16'hCCF0;
defparam \CPU|MDR|R~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N1
dffeas \CPU|MDR|R[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MDR|R~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[5] .is_wysiwyg = "true";
defparam \CPU|MDR|R[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N24
cycloneive_lcell_comb \CPU|pc_gate|Out[5]~27 (
// Equation(s):
// \CPU|pc_gate|Out[5]~27_combout  = (\CPU|PC|R [5] & (((\CPU|MDR|R [5]) # (!\CPU|control|State.S_35~q )))) # (!\CPU|PC|R [5] & (!\CPU|control|State.S_18~q  & ((\CPU|MDR|R [5]) # (!\CPU|control|State.S_35~q ))))

	.dataa(\CPU|PC|R [5]),
	.datab(\CPU|control|State.S_18~q ),
	.datac(\CPU|control|State.S_35~q ),
	.datad(\CPU|MDR|R [5]),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[5]~27 .lut_mask = 16'hBB0B;
defparam \CPU|pc_gate|Out[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N20
cycloneive_lcell_comb \MEMTEST|Mux10~0 (
// Equation(s):
// \MEMTEST|Mux10~0_combout  = (\CPU|MAR|R [3]) # ((\CPU|MAR|R [1] & ((\CPU|MAR|R [2]) # (!\CPU|MAR|R [0]))))

	.dataa(\CPU|MAR|R [0]),
	.datab(\CPU|MAR|R [2]),
	.datac(\CPU|MAR|R [3]),
	.datad(\CPU|MAR|R [1]),
	.cin(gnd),
	.combout(\MEMTEST|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEMTEST|Mux10~0 .lut_mask = 16'hFDF0;
defparam \MEMTEST|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N6
cycloneive_lcell_comb \CPU|pc_gate|Out[5]~28 (
// Equation(s):
// \CPU|pc_gate|Out[5]~28_combout  = (\CPU|pc_gate|Out[5]~27_combout  & (((!\MEMTEST|Mux10~0_combout  & \MEMTEST|Mux8~0_combout )) # (!\CPU|control|Mem_OE~0_combout )))

	.dataa(\CPU|pc_gate|Out[5]~27_combout ),
	.datab(\MEMTEST|Mux10~0_combout ),
	.datac(\MEMTEST|Mux8~0_combout ),
	.datad(\CPU|control|Mem_OE~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[5]~28 .lut_mask = 16'h20AA;
defparam \CPU|pc_gate|Out[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N12
cycloneive_lcell_comb \MEMTEST|Mux9~0 (
// Equation(s):
// \MEMTEST|Mux9~0_combout  = (!\CPU|MAR|R [3] & ((\CPU|MAR|R [0] & (\CPU|MAR|R [2] & !\CPU|MAR|R [1])) # (!\CPU|MAR|R [0] & (!\CPU|MAR|R [2] & \CPU|MAR|R [1]))))

	.dataa(\CPU|MAR|R [0]),
	.datab(\CPU|MAR|R [2]),
	.datac(\CPU|MAR|R [3]),
	.datad(\CPU|MAR|R [1]),
	.cin(gnd),
	.combout(\MEMTEST|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEMTEST|Mux9~0 .lut_mask = 16'h0108;
defparam \MEMTEST|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \Bus[6]~input (
	.i(Bus[6]),
	.ibar(gnd),
	.o(\Bus[6]~input_o ));
// synopsys translate_off
defparam \Bus[6]~input .bus_hold = "false";
defparam \Bus[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N22
cycloneive_lcell_comb \CPU|MDR|R~6 (
// Equation(s):
// \CPU|MDR|R~6_combout  = (\CPU|control|State.S_33_2~q  & (\Bus[6]~input_o )) # (!\CPU|control|State.S_33_2~q  & ((\CPU|MDR|R [6])))

	.dataa(gnd),
	.datab(\Bus[6]~input_o ),
	.datac(\CPU|MDR|R [6]),
	.datad(\CPU|control|State.S_33_2~q ),
	.cin(gnd),
	.combout(\CPU|MDR|R~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MDR|R~6 .lut_mask = 16'hCCF0;
defparam \CPU|MDR|R~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N23
dffeas \CPU|MDR|R[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MDR|R~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[6] .is_wysiwyg = "true";
defparam \CPU|MDR|R[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N12
cycloneive_lcell_comb \CPU|PC|R[6]~28 (
// Equation(s):
// \CPU|PC|R[6]~28_combout  = (\CPU|PC|R [6] & (\CPU|PC|R[5]~27  $ (GND))) # (!\CPU|PC|R [6] & (!\CPU|PC|R[5]~27  & VCC))
// \CPU|PC|R[6]~29  = CARRY((\CPU|PC|R [6] & !\CPU|PC|R[5]~27 ))

	.dataa(\CPU|PC|R [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC|R[5]~27 ),
	.combout(\CPU|PC|R[6]~28_combout ),
	.cout(\CPU|PC|R[6]~29 ));
// synopsys translate_off
defparam \CPU|PC|R[6]~28 .lut_mask = 16'hA50A;
defparam \CPU|PC|R[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N13
dffeas \CPU|PC|R[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[6] .is_wysiwyg = "true";
defparam \CPU|PC|R[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N6
cycloneive_lcell_comb \CPU|pc_gate|Out[6]~29 (
// Equation(s):
// \CPU|pc_gate|Out[6]~29_combout  = (\CPU|MDR|R [6] & (((\CPU|PC|R [6])) # (!\CPU|control|State.S_18~q ))) # (!\CPU|MDR|R [6] & (!\CPU|control|State.S_35~q  & ((\CPU|PC|R [6]) # (!\CPU|control|State.S_18~q ))))

	.dataa(\CPU|MDR|R [6]),
	.datab(\CPU|control|State.S_18~q ),
	.datac(\CPU|control|State.S_35~q ),
	.datad(\CPU|PC|R [6]),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[6]~29 .lut_mask = 16'hAF23;
defparam \CPU|pc_gate|Out[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N22
cycloneive_lcell_comb \CPU|pc_gate|Out[6]~30 (
// Equation(s):
// \CPU|pc_gate|Out[6]~30_combout  = (\CPU|pc_gate|Out[6]~29_combout  & (((\MEMTEST|Mux9~0_combout  & \MEMTEST|Mux8~0_combout )) # (!\CPU|control|Mem_OE~0_combout )))

	.dataa(\MEMTEST|Mux9~0_combout ),
	.datab(\CPU|control|Mem_OE~0_combout ),
	.datac(\MEMTEST|Mux8~0_combout ),
	.datad(\CPU|pc_gate|Out[6]~29_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[6]~30 .lut_mask = 16'hB300;
defparam \CPU|pc_gate|Out[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N16
cycloneive_lcell_comb \MEMTEST|Mux8~1 (
// Equation(s):
// \MEMTEST|Mux8~1_combout  = (!\CPU|MAR|R [4] & (!\CPU|MAR|R [5] & (!\CPU|MAR|R [3] & !\CPU|MAR|R [1])))

	.dataa(\CPU|MAR|R [4]),
	.datab(\CPU|MAR|R [5]),
	.datac(\CPU|MAR|R [3]),
	.datad(\CPU|MAR|R [1]),
	.cin(gnd),
	.combout(\MEMTEST|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEMTEST|Mux8~1 .lut_mask = 16'h0001;
defparam \MEMTEST|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N26
cycloneive_lcell_comb \MEMTEST|I_O_wire[7]~0 (
// Equation(s):
// \MEMTEST|I_O_wire[7]~0_combout  = ((\CPU|MAR|R [0] & (\MEMTEST|Mux8~1_combout  & \CPU|MAR|R [2]))) # (!\CPU|control|Mem_OE~0_combout )

	.dataa(\CPU|MAR|R [0]),
	.datab(\MEMTEST|Mux8~1_combout ),
	.datac(\CPU|MAR|R [2]),
	.datad(\CPU|control|Mem_OE~0_combout ),
	.cin(gnd),
	.combout(\MEMTEST|I_O_wire[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEMTEST|I_O_wire[7]~0 .lut_mask = 16'h80FF;
defparam \MEMTEST|I_O_wire[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N14
cycloneive_lcell_comb \CPU|PC|R[7]~30 (
// Equation(s):
// \CPU|PC|R[7]~30_combout  = (\CPU|PC|R [7] & (!\CPU|PC|R[6]~29 )) # (!\CPU|PC|R [7] & ((\CPU|PC|R[6]~29 ) # (GND)))
// \CPU|PC|R[7]~31  = CARRY((!\CPU|PC|R[6]~29 ) # (!\CPU|PC|R [7]))

	.dataa(gnd),
	.datab(\CPU|PC|R [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC|R[6]~29 ),
	.combout(\CPU|PC|R[7]~30_combout ),
	.cout(\CPU|PC|R[7]~31 ));
// synopsys translate_off
defparam \CPU|PC|R[7]~30 .lut_mask = 16'h3C3F;
defparam \CPU|PC|R[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N15
dffeas \CPU|PC|R[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[7] .is_wysiwyg = "true";
defparam \CPU|PC|R[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \Bus[7]~input (
	.i(Bus[7]),
	.ibar(gnd),
	.o(\Bus[7]~input_o ));
// synopsys translate_off
defparam \Bus[7]~input .bus_hold = "false";
defparam \Bus[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N20
cycloneive_lcell_comb \CPU|MDR|R~7 (
// Equation(s):
// \CPU|MDR|R~7_combout  = (\CPU|control|State.S_33_2~q  & (\Bus[7]~input_o )) # (!\CPU|control|State.S_33_2~q  & ((\CPU|MDR|R [7])))

	.dataa(\Bus[7]~input_o ),
	.datab(gnd),
	.datac(\CPU|MDR|R [7]),
	.datad(\CPU|control|State.S_33_2~q ),
	.cin(gnd),
	.combout(\CPU|MDR|R~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MDR|R~7 .lut_mask = 16'hAAF0;
defparam \CPU|MDR|R~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N21
dffeas \CPU|MDR|R[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MDR|R~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[7] .is_wysiwyg = "true";
defparam \CPU|MDR|R[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N16
cycloneive_lcell_comb \CPU|pc_gate|Out[7]~31 (
// Equation(s):
// \CPU|pc_gate|Out[7]~31_combout  = (\CPU|PC|R [7] & (((\CPU|MDR|R [7]) # (!\CPU|control|State.S_35~q )))) # (!\CPU|PC|R [7] & (!\CPU|control|State.S_18~q  & ((\CPU|MDR|R [7]) # (!\CPU|control|State.S_35~q ))))

	.dataa(\CPU|PC|R [7]),
	.datab(\CPU|control|State.S_18~q ),
	.datac(\CPU|control|State.S_35~q ),
	.datad(\CPU|MDR|R [7]),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[7]~31 .lut_mask = 16'hBB0B;
defparam \CPU|pc_gate|Out[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N8
cycloneive_lcell_comb \CPU|pc_gate|Out[7]~32 (
// Equation(s):
// \CPU|pc_gate|Out[7]~32_combout  = (\MEMTEST|I_O_wire[7]~0_combout  & \CPU|pc_gate|Out[7]~31_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEMTEST|I_O_wire[7]~0_combout ),
	.datad(\CPU|pc_gate|Out[7]~31_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[7]~32 .lut_mask = 16'hF000;
defparam \CPU|pc_gate|Out[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \Bus[8]~input (
	.i(Bus[8]),
	.ibar(gnd),
	.o(\Bus[8]~input_o ));
// synopsys translate_off
defparam \Bus[8]~input .bus_hold = "false";
defparam \Bus[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N28
cycloneive_lcell_comb \CPU|MDR|R~8 (
// Equation(s):
// \CPU|MDR|R~8_combout  = (\CPU|control|State.S_33_2~q  & (\Bus[8]~input_o )) # (!\CPU|control|State.S_33_2~q  & ((\CPU|MDR|R [8])))

	.dataa(\Bus[8]~input_o ),
	.datab(gnd),
	.datac(\CPU|MDR|R [8]),
	.datad(\CPU|control|State.S_33_2~q ),
	.cin(gnd),
	.combout(\CPU|MDR|R~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MDR|R~8 .lut_mask = 16'hAAF0;
defparam \CPU|MDR|R~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N29
dffeas \CPU|MDR|R[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MDR|R~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[8] .is_wysiwyg = "true";
defparam \CPU|MDR|R[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N16
cycloneive_lcell_comb \CPU|PC|R[8]~32 (
// Equation(s):
// \CPU|PC|R[8]~32_combout  = (\CPU|PC|R [8] & (\CPU|PC|R[7]~31  $ (GND))) # (!\CPU|PC|R [8] & (!\CPU|PC|R[7]~31  & VCC))
// \CPU|PC|R[8]~33  = CARRY((\CPU|PC|R [8] & !\CPU|PC|R[7]~31 ))

	.dataa(gnd),
	.datab(\CPU|PC|R [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC|R[7]~31 ),
	.combout(\CPU|PC|R[8]~32_combout ),
	.cout(\CPU|PC|R[8]~33 ));
// synopsys translate_off
defparam \CPU|PC|R[8]~32 .lut_mask = 16'hC30C;
defparam \CPU|PC|R[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N17
dffeas \CPU|PC|R[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[8] .is_wysiwyg = "true";
defparam \CPU|PC|R[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N26
cycloneive_lcell_comb \CPU|pc_gate|Out[8]~33 (
// Equation(s):
// \CPU|pc_gate|Out[8]~33_combout  = (\CPU|control|State.S_35~q  & (\CPU|MDR|R [8] & ((\CPU|PC|R [8]) # (!\CPU|control|State.S_18~q )))) # (!\CPU|control|State.S_35~q  & (((\CPU|PC|R [8]) # (!\CPU|control|State.S_18~q ))))

	.dataa(\CPU|control|State.S_35~q ),
	.datab(\CPU|MDR|R [8]),
	.datac(\CPU|PC|R [8]),
	.datad(\CPU|control|State.S_18~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[8]~33 .lut_mask = 16'hD0DD;
defparam \CPU|pc_gate|Out[8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N16
cycloneive_lcell_comb \CPU|pc_gate|Out[8]~34 (
// Equation(s):
// \CPU|pc_gate|Out[8]~34_combout  = (\CPU|pc_gate|Out[8]~33_combout  & \MEMTEST|I_O_wire[7]~0_combout )

	.dataa(gnd),
	.datab(\CPU|pc_gate|Out[8]~33_combout ),
	.datac(gnd),
	.datad(\MEMTEST|I_O_wire[7]~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[8]~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[8]~34 .lut_mask = 16'hCC00;
defparam \CPU|pc_gate|Out[8]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \Bus[9]~input (
	.i(Bus[9]),
	.ibar(gnd),
	.o(\Bus[9]~input_o ));
// synopsys translate_off
defparam \Bus[9]~input .bus_hold = "false";
defparam \Bus[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N22
cycloneive_lcell_comb \CPU|MDR|R~9 (
// Equation(s):
// \CPU|MDR|R~9_combout  = (\CPU|control|State.S_33_2~q  & (\Bus[9]~input_o )) # (!\CPU|control|State.S_33_2~q  & ((\CPU|MDR|R [9])))

	.dataa(gnd),
	.datab(\Bus[9]~input_o ),
	.datac(\CPU|MDR|R [9]),
	.datad(\CPU|control|State.S_33_2~q ),
	.cin(gnd),
	.combout(\CPU|MDR|R~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MDR|R~9 .lut_mask = 16'hCCF0;
defparam \CPU|MDR|R~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N23
dffeas \CPU|MDR|R[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MDR|R~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[9] .is_wysiwyg = "true";
defparam \CPU|MDR|R[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N18
cycloneive_lcell_comb \CPU|PC|R[9]~34 (
// Equation(s):
// \CPU|PC|R[9]~34_combout  = (\CPU|PC|R [9] & (!\CPU|PC|R[8]~33 )) # (!\CPU|PC|R [9] & ((\CPU|PC|R[8]~33 ) # (GND)))
// \CPU|PC|R[9]~35  = CARRY((!\CPU|PC|R[8]~33 ) # (!\CPU|PC|R [9]))

	.dataa(gnd),
	.datab(\CPU|PC|R [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC|R[8]~33 ),
	.combout(\CPU|PC|R[9]~34_combout ),
	.cout(\CPU|PC|R[9]~35 ));
// synopsys translate_off
defparam \CPU|PC|R[9]~34 .lut_mask = 16'h3C3F;
defparam \CPU|PC|R[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N19
dffeas \CPU|PC|R[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[9] .is_wysiwyg = "true";
defparam \CPU|PC|R[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N18
cycloneive_lcell_comb \CPU|pc_gate|Out[9]~35 (
// Equation(s):
// \CPU|pc_gate|Out[9]~35_combout  = (\CPU|MDR|R [9] & (((\CPU|PC|R [9]) # (!\CPU|control|State.S_18~q )))) # (!\CPU|MDR|R [9] & (!\CPU|control|State.S_35~q  & ((\CPU|PC|R [9]) # (!\CPU|control|State.S_18~q ))))

	.dataa(\CPU|MDR|R [9]),
	.datab(\CPU|control|State.S_35~q ),
	.datac(\CPU|control|State.S_18~q ),
	.datad(\CPU|PC|R [9]),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[9]~35 .lut_mask = 16'hBB0B;
defparam \CPU|pc_gate|Out[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N6
cycloneive_lcell_comb \CPU|pc_gate|Out[9]~36 (
// Equation(s):
// \CPU|pc_gate|Out[9]~36_combout  = (\CPU|pc_gate|Out[9]~35_combout  & (((\MEMTEST|Mux15~0_combout  & \MEMTEST|Mux8~0_combout )) # (!\CPU|control|Mem_OE~0_combout )))

	.dataa(\MEMTEST|Mux15~0_combout ),
	.datab(\CPU|control|Mem_OE~0_combout ),
	.datac(\MEMTEST|Mux8~0_combout ),
	.datad(\CPU|pc_gate|Out[9]~35_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[9]~36 .lut_mask = 16'hB300;
defparam \CPU|pc_gate|Out[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \Bus[10]~input (
	.i(Bus[10]),
	.ibar(gnd),
	.o(\Bus[10]~input_o ));
// synopsys translate_off
defparam \Bus[10]~input .bus_hold = "false";
defparam \Bus[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N24
cycloneive_lcell_comb \CPU|MDR|R~10 (
// Equation(s):
// \CPU|MDR|R~10_combout  = (\CPU|control|State.S_33_2~q  & (\Bus[10]~input_o )) # (!\CPU|control|State.S_33_2~q  & ((\CPU|MDR|R [10])))

	.dataa(gnd),
	.datab(\Bus[10]~input_o ),
	.datac(\CPU|MDR|R [10]),
	.datad(\CPU|control|State.S_33_2~q ),
	.cin(gnd),
	.combout(\CPU|MDR|R~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MDR|R~10 .lut_mask = 16'hCCF0;
defparam \CPU|MDR|R~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N25
dffeas \CPU|MDR|R[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MDR|R~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[10] .is_wysiwyg = "true";
defparam \CPU|MDR|R[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N20
cycloneive_lcell_comb \CPU|PC|R[10]~36 (
// Equation(s):
// \CPU|PC|R[10]~36_combout  = (\CPU|PC|R [10] & (\CPU|PC|R[9]~35  $ (GND))) # (!\CPU|PC|R [10] & (!\CPU|PC|R[9]~35  & VCC))
// \CPU|PC|R[10]~37  = CARRY((\CPU|PC|R [10] & !\CPU|PC|R[9]~35 ))

	.dataa(gnd),
	.datab(\CPU|PC|R [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC|R[9]~35 ),
	.combout(\CPU|PC|R[10]~36_combout ),
	.cout(\CPU|PC|R[10]~37 ));
// synopsys translate_off
defparam \CPU|PC|R[10]~36 .lut_mask = 16'hC30C;
defparam \CPU|PC|R[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N21
dffeas \CPU|PC|R[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[10] .is_wysiwyg = "true";
defparam \CPU|PC|R[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N0
cycloneive_lcell_comb \CPU|pc_gate|Out[10]~37 (
// Equation(s):
// \CPU|pc_gate|Out[10]~37_combout  = (\CPU|control|State.S_18~q  & (\CPU|PC|R [10] & ((\CPU|MDR|R [10]) # (!\CPU|control|State.S_35~q )))) # (!\CPU|control|State.S_18~q  & ((\CPU|MDR|R [10]) # ((!\CPU|control|State.S_35~q ))))

	.dataa(\CPU|control|State.S_18~q ),
	.datab(\CPU|MDR|R [10]),
	.datac(\CPU|PC|R [10]),
	.datad(\CPU|control|State.S_35~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[10]~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[10]~37 .lut_mask = 16'hC4F5;
defparam \CPU|pc_gate|Out[10]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N2
cycloneive_lcell_comb \CPU|pc_gate|Out[10]~38 (
// Equation(s):
// \CPU|pc_gate|Out[10]~38_combout  = (\CPU|pc_gate|Out[10]~37_combout  & \MEMTEST|I_O_wire[7]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|pc_gate|Out[10]~37_combout ),
	.datad(\MEMTEST|I_O_wire[7]~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[10]~38 .lut_mask = 16'hF000;
defparam \CPU|pc_gate|Out[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \Bus[11]~input (
	.i(Bus[11]),
	.ibar(gnd),
	.o(\Bus[11]~input_o ));
// synopsys translate_off
defparam \Bus[11]~input .bus_hold = "false";
defparam \Bus[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N10
cycloneive_lcell_comb \CPU|MDR|R~11 (
// Equation(s):
// \CPU|MDR|R~11_combout  = (\CPU|control|State.S_33_2~q  & (\Bus[11]~input_o )) # (!\CPU|control|State.S_33_2~q  & ((\CPU|MDR|R [11])))

	.dataa(gnd),
	.datab(\Bus[11]~input_o ),
	.datac(\CPU|MDR|R [11]),
	.datad(\CPU|control|State.S_33_2~q ),
	.cin(gnd),
	.combout(\CPU|MDR|R~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MDR|R~11 .lut_mask = 16'hCCF0;
defparam \CPU|MDR|R~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N11
dffeas \CPU|MDR|R[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MDR|R~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[11] .is_wysiwyg = "true";
defparam \CPU|MDR|R[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N22
cycloneive_lcell_comb \CPU|PC|R[11]~38 (
// Equation(s):
// \CPU|PC|R[11]~38_combout  = (\CPU|PC|R [11] & (!\CPU|PC|R[10]~37 )) # (!\CPU|PC|R [11] & ((\CPU|PC|R[10]~37 ) # (GND)))
// \CPU|PC|R[11]~39  = CARRY((!\CPU|PC|R[10]~37 ) # (!\CPU|PC|R [11]))

	.dataa(\CPU|PC|R [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC|R[10]~37 ),
	.combout(\CPU|PC|R[11]~38_combout ),
	.cout(\CPU|PC|R[11]~39 ));
// synopsys translate_off
defparam \CPU|PC|R[11]~38 .lut_mask = 16'h5A5F;
defparam \CPU|PC|R[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N23
dffeas \CPU|PC|R[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[11] .is_wysiwyg = "true";
defparam \CPU|PC|R[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N22
cycloneive_lcell_comb \CPU|pc_gate|Out[11]~39 (
// Equation(s):
// \CPU|pc_gate|Out[11]~39_combout  = (\CPU|control|State.S_18~q  & (\CPU|PC|R [11] & ((\CPU|MDR|R [11]) # (!\CPU|control|State.S_35~q )))) # (!\CPU|control|State.S_18~q  & ((\CPU|MDR|R [11]) # ((!\CPU|control|State.S_35~q ))))

	.dataa(\CPU|control|State.S_18~q ),
	.datab(\CPU|MDR|R [11]),
	.datac(\CPU|PC|R [11]),
	.datad(\CPU|control|State.S_35~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[11]~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[11]~39 .lut_mask = 16'hC4F5;
defparam \CPU|pc_gate|Out[11]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N0
cycloneive_lcell_comb \CPU|pc_gate|Out[11]~40 (
// Equation(s):
// \CPU|pc_gate|Out[11]~40_combout  = (\CPU|pc_gate|Out[11]~39_combout  & \MEMTEST|I_O_wire[7]~0_combout )

	.dataa(gnd),
	.datab(\CPU|pc_gate|Out[11]~39_combout ),
	.datac(gnd),
	.datad(\MEMTEST|I_O_wire[7]~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[11]~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[11]~40 .lut_mask = 16'hCC00;
defparam \CPU|pc_gate|Out[11]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \Bus[12]~input (
	.i(Bus[12]),
	.ibar(gnd),
	.o(\Bus[12]~input_o ));
// synopsys translate_off
defparam \Bus[12]~input .bus_hold = "false";
defparam \Bus[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N26
cycloneive_lcell_comb \CPU|MDR|R~12 (
// Equation(s):
// \CPU|MDR|R~12_combout  = (\CPU|control|State.S_33_2~q  & (\Bus[12]~input_o )) # (!\CPU|control|State.S_33_2~q  & ((\CPU|MDR|R [12])))

	.dataa(gnd),
	.datab(\Bus[12]~input_o ),
	.datac(\CPU|MDR|R [12]),
	.datad(\CPU|control|State.S_33_2~q ),
	.cin(gnd),
	.combout(\CPU|MDR|R~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MDR|R~12 .lut_mask = 16'hCCF0;
defparam \CPU|MDR|R~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N27
dffeas \CPU|MDR|R[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MDR|R~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[12] .is_wysiwyg = "true";
defparam \CPU|MDR|R[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N24
cycloneive_lcell_comb \CPU|PC|R[12]~40 (
// Equation(s):
// \CPU|PC|R[12]~40_combout  = (\CPU|PC|R [12] & (\CPU|PC|R[11]~39  $ (GND))) # (!\CPU|PC|R [12] & (!\CPU|PC|R[11]~39  & VCC))
// \CPU|PC|R[12]~41  = CARRY((\CPU|PC|R [12] & !\CPU|PC|R[11]~39 ))

	.dataa(gnd),
	.datab(\CPU|PC|R [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC|R[11]~39 ),
	.combout(\CPU|PC|R[12]~40_combout ),
	.cout(\CPU|PC|R[12]~41 ));
// synopsys translate_off
defparam \CPU|PC|R[12]~40 .lut_mask = 16'hC30C;
defparam \CPU|PC|R[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N25
dffeas \CPU|PC|R[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[12] .is_wysiwyg = "true";
defparam \CPU|PC|R[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N4
cycloneive_lcell_comb \CPU|pc_gate|Out[12]~41 (
// Equation(s):
// \CPU|pc_gate|Out[12]~41_combout  = (\CPU|MDR|R [12] & (((\CPU|PC|R [12]) # (!\CPU|control|State.S_18~q )))) # (!\CPU|MDR|R [12] & (!\CPU|control|State.S_35~q  & ((\CPU|PC|R [12]) # (!\CPU|control|State.S_18~q ))))

	.dataa(\CPU|MDR|R [12]),
	.datab(\CPU|control|State.S_35~q ),
	.datac(\CPU|control|State.S_18~q ),
	.datad(\CPU|PC|R [12]),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[12]~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[12]~41 .lut_mask = 16'hBB0B;
defparam \CPU|pc_gate|Out[12]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N2
cycloneive_lcell_comb \CPU|pc_gate|Out[12]~42 (
// Equation(s):
// \CPU|pc_gate|Out[12]~42_combout  = (\CPU|pc_gate|Out[12]~41_combout  & (((!\CPU|MAR|R [0] & \MEMTEST|Mux8~1_combout )) # (!\CPU|control|Mem_OE~0_combout )))

	.dataa(\CPU|pc_gate|Out[12]~41_combout ),
	.datab(\CPU|control|Mem_OE~0_combout ),
	.datac(\CPU|MAR|R [0]),
	.datad(\MEMTEST|Mux8~1_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[12]~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[12]~42 .lut_mask = 16'h2A22;
defparam \CPU|pc_gate|Out[12]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \Bus[13]~input (
	.i(Bus[13]),
	.ibar(gnd),
	.o(\Bus[13]~input_o ));
// synopsys translate_off
defparam \Bus[13]~input .bus_hold = "false";
defparam \Bus[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N12
cycloneive_lcell_comb \CPU|MDR|R~13 (
// Equation(s):
// \CPU|MDR|R~13_combout  = (\CPU|control|State.S_33_2~q  & (\Bus[13]~input_o )) # (!\CPU|control|State.S_33_2~q  & ((\CPU|MDR|R [13])))

	.dataa(gnd),
	.datab(\Bus[13]~input_o ),
	.datac(\CPU|MDR|R [13]),
	.datad(\CPU|control|State.S_33_2~q ),
	.cin(gnd),
	.combout(\CPU|MDR|R~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MDR|R~13 .lut_mask = 16'hCCF0;
defparam \CPU|MDR|R~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N13
dffeas \CPU|MDR|R[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MDR|R~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[13] .is_wysiwyg = "true";
defparam \CPU|MDR|R[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N26
cycloneive_lcell_comb \CPU|PC|R[13]~42 (
// Equation(s):
// \CPU|PC|R[13]~42_combout  = (\CPU|PC|R [13] & (!\CPU|PC|R[12]~41 )) # (!\CPU|PC|R [13] & ((\CPU|PC|R[12]~41 ) # (GND)))
// \CPU|PC|R[13]~43  = CARRY((!\CPU|PC|R[12]~41 ) # (!\CPU|PC|R [13]))

	.dataa(\CPU|PC|R [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC|R[12]~41 ),
	.combout(\CPU|PC|R[13]~42_combout ),
	.cout(\CPU|PC|R[13]~43 ));
// synopsys translate_off
defparam \CPU|PC|R[13]~42 .lut_mask = 16'h5A5F;
defparam \CPU|PC|R[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N27
dffeas \CPU|PC|R[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[13] .is_wysiwyg = "true";
defparam \CPU|PC|R[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N12
cycloneive_lcell_comb \CPU|pc_gate|Out[13]~43 (
// Equation(s):
// \CPU|pc_gate|Out[13]~43_combout  = (\CPU|MDR|R [13] & (((\CPU|PC|R [13]) # (!\CPU|control|State.S_18~q )))) # (!\CPU|MDR|R [13] & (!\CPU|control|State.S_35~q  & ((\CPU|PC|R [13]) # (!\CPU|control|State.S_18~q ))))

	.dataa(\CPU|MDR|R [13]),
	.datab(\CPU|control|State.S_35~q ),
	.datac(\CPU|control|State.S_18~q ),
	.datad(\CPU|PC|R [13]),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[13]~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[13]~43 .lut_mask = 16'hBB0B;
defparam \CPU|pc_gate|Out[13]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N26
cycloneive_lcell_comb \CPU|pc_gate|Out[13]~44 (
// Equation(s):
// \CPU|pc_gate|Out[13]~44_combout  = (\CPU|pc_gate|Out[13]~43_combout  & (((\MEMTEST|Mux14~0_combout  & \MEMTEST|Mux8~0_combout )) # (!\CPU|control|Mem_OE~0_combout )))

	.dataa(\CPU|control|Mem_OE~0_combout ),
	.datab(\MEMTEST|Mux14~0_combout ),
	.datac(\MEMTEST|Mux8~0_combout ),
	.datad(\CPU|pc_gate|Out[13]~43_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[13]~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[13]~44 .lut_mask = 16'hD500;
defparam \CPU|pc_gate|Out[13]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N28
cycloneive_lcell_comb \MEMTEST|Mux1~0 (
// Equation(s):
// \MEMTEST|Mux1~0_combout  = (\CPU|MAR|R [3]) # ((\CPU|MAR|R [2] & ((\CPU|MAR|R [0]) # (\CPU|MAR|R [1]))))

	.dataa(\CPU|MAR|R [0]),
	.datab(\CPU|MAR|R [2]),
	.datac(\CPU|MAR|R [3]),
	.datad(\CPU|MAR|R [1]),
	.cin(gnd),
	.combout(\MEMTEST|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEMTEST|Mux1~0 .lut_mask = 16'hFCF8;
defparam \MEMTEST|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \Bus[14]~input (
	.i(Bus[14]),
	.ibar(gnd),
	.o(\Bus[14]~input_o ));
// synopsys translate_off
defparam \Bus[14]~input .bus_hold = "false";
defparam \Bus[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N2
cycloneive_lcell_comb \CPU|MDR|R~14 (
// Equation(s):
// \CPU|MDR|R~14_combout  = (\CPU|control|State.S_33_2~q  & (\Bus[14]~input_o )) # (!\CPU|control|State.S_33_2~q  & ((\CPU|MDR|R [14])))

	.dataa(\Bus[14]~input_o ),
	.datab(gnd),
	.datac(\CPU|MDR|R [14]),
	.datad(\CPU|control|State.S_33_2~q ),
	.cin(gnd),
	.combout(\CPU|MDR|R~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MDR|R~14 .lut_mask = 16'hAAF0;
defparam \CPU|MDR|R~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N3
dffeas \CPU|MDR|R[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MDR|R~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[14] .is_wysiwyg = "true";
defparam \CPU|MDR|R[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N28
cycloneive_lcell_comb \CPU|PC|R[14]~44 (
// Equation(s):
// \CPU|PC|R[14]~44_combout  = (\CPU|PC|R [14] & (\CPU|PC|R[13]~43  $ (GND))) # (!\CPU|PC|R [14] & (!\CPU|PC|R[13]~43  & VCC))
// \CPU|PC|R[14]~45  = CARRY((\CPU|PC|R [14] & !\CPU|PC|R[13]~43 ))

	.dataa(gnd),
	.datab(\CPU|PC|R [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC|R[13]~43 ),
	.combout(\CPU|PC|R[14]~44_combout ),
	.cout(\CPU|PC|R[14]~45 ));
// synopsys translate_off
defparam \CPU|PC|R[14]~44 .lut_mask = 16'hC30C;
defparam \CPU|PC|R[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N29
dffeas \CPU|PC|R[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[14] .is_wysiwyg = "true";
defparam \CPU|PC|R[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N16
cycloneive_lcell_comb \CPU|pc_gate|Out[14]~45 (
// Equation(s):
// \CPU|pc_gate|Out[14]~45_combout  = (\CPU|MDR|R [14] & (((\CPU|PC|R [14]) # (!\CPU|control|State.S_18~q )))) # (!\CPU|MDR|R [14] & (!\CPU|control|State.S_35~q  & ((\CPU|PC|R [14]) # (!\CPU|control|State.S_18~q ))))

	.dataa(\CPU|MDR|R [14]),
	.datab(\CPU|control|State.S_35~q ),
	.datac(\CPU|control|State.S_18~q ),
	.datad(\CPU|PC|R [14]),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[14]~45 .lut_mask = 16'hBB0B;
defparam \CPU|pc_gate|Out[14]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N24
cycloneive_lcell_comb \CPU|pc_gate|Out[14]~46 (
// Equation(s):
// \CPU|pc_gate|Out[14]~46_combout  = (\CPU|pc_gate|Out[14]~45_combout  & (((!\MEMTEST|Mux1~0_combout  & \MEMTEST|Mux8~0_combout )) # (!\CPU|control|Mem_OE~0_combout )))

	.dataa(\CPU|control|Mem_OE~0_combout ),
	.datab(\MEMTEST|Mux1~0_combout ),
	.datac(\MEMTEST|Mux8~0_combout ),
	.datad(\CPU|pc_gate|Out[14]~45_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[14]~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[14]~46 .lut_mask = 16'h7500;
defparam \CPU|pc_gate|Out[14]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N10
cycloneive_lcell_comb \MEMTEST|Mux0~0 (
// Equation(s):
// \MEMTEST|Mux0~0_combout  = (!\CPU|MAR|R [3] & (!\CPU|MAR|R [2] & (!\CPU|MAR|R [4] & !\CPU|MAR|R [5])))

	.dataa(\CPU|MAR|R [3]),
	.datab(\CPU|MAR|R [2]),
	.datac(\CPU|MAR|R [4]),
	.datad(\CPU|MAR|R [5]),
	.cin(gnd),
	.combout(\MEMTEST|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEMTEST|Mux0~0 .lut_mask = 16'h0001;
defparam \MEMTEST|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N30
cycloneive_lcell_comb \CPU|PC|R[15]~46 (
// Equation(s):
// \CPU|PC|R[15]~46_combout  = \CPU|PC|R [15] $ (\CPU|PC|R[14]~45 )

	.dataa(\CPU|PC|R [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|PC|R[14]~45 ),
	.combout(\CPU|PC|R[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R[15]~46 .lut_mask = 16'h5A5A;
defparam \CPU|PC|R[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N31
dffeas \CPU|PC|R[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[15] .is_wysiwyg = "true";
defparam \CPU|PC|R[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \Bus[15]~input (
	.i(Bus[15]),
	.ibar(gnd),
	.o(\Bus[15]~input_o ));
// synopsys translate_off
defparam \Bus[15]~input .bus_hold = "false";
defparam \Bus[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N8
cycloneive_lcell_comb \CPU|MDR|R~15 (
// Equation(s):
// \CPU|MDR|R~15_combout  = (\CPU|control|State.S_33_2~q  & (\Bus[15]~input_o )) # (!\CPU|control|State.S_33_2~q  & ((\CPU|MDR|R [15])))

	.dataa(\Bus[15]~input_o ),
	.datab(gnd),
	.datac(\CPU|MDR|R [15]),
	.datad(\CPU|control|State.S_33_2~q ),
	.cin(gnd),
	.combout(\CPU|MDR|R~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MDR|R~15 .lut_mask = 16'hAAF0;
defparam \CPU|MDR|R~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N9
dffeas \CPU|MDR|R[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MDR|R~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[15] .is_wysiwyg = "true";
defparam \CPU|MDR|R[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N16
cycloneive_lcell_comb \CPU|pc_gate|Out[15]~47 (
// Equation(s):
// \CPU|pc_gate|Out[15]~47_combout  = (\CPU|control|State.S_35~q  & (\CPU|MDR|R [15] & ((\CPU|PC|R [15]) # (!\CPU|control|State.S_18~q )))) # (!\CPU|control|State.S_35~q  & ((\CPU|PC|R [15]) # ((!\CPU|control|State.S_18~q ))))

	.dataa(\CPU|control|State.S_35~q ),
	.datab(\CPU|PC|R [15]),
	.datac(\CPU|MDR|R [15]),
	.datad(\CPU|control|State.S_18~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[15]~47 .lut_mask = 16'hC4F5;
defparam \CPU|pc_gate|Out[15]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N0
cycloneive_lcell_comb \MEMTEST|Mux0~1 (
// Equation(s):
// \MEMTEST|Mux0~1_combout  = (!\CPU|MAR|R [0] & \CPU|MAR|R [1])

	.dataa(\CPU|MAR|R [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|MAR|R [1]),
	.cin(gnd),
	.combout(\MEMTEST|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEMTEST|Mux0~1 .lut_mask = 16'h5500;
defparam \MEMTEST|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N18
cycloneive_lcell_comb \CPU|pc_gate|Out[15]~48 (
// Equation(s):
// \CPU|pc_gate|Out[15]~48_combout  = (\CPU|pc_gate|Out[15]~47_combout  & (((\MEMTEST|Mux0~0_combout  & \MEMTEST|Mux0~1_combout )) # (!\CPU|control|Mem_OE~0_combout )))

	.dataa(\MEMTEST|Mux0~0_combout ),
	.datab(\CPU|control|Mem_OE~0_combout ),
	.datac(\CPU|pc_gate|Out[15]~47_combout ),
	.datad(\MEMTEST|Mux0~1_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[15]~48 .lut_mask = 16'hB030;
defparam \CPU|pc_gate|Out[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N6
cycloneive_lcell_comb \CPU|IR|R[2]~feeder (
// Equation(s):
// \CPU|IR|R[2]~feeder_combout  = \CPU|IR|R~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|IR|R~3_combout ),
	.cin(gnd),
	.combout(\CPU|IR|R[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU|IR|R[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N30
cycloneive_lcell_comb \CPU|IR|R[3]~1 (
// Equation(s):
// \CPU|IR|R[3]~1_combout  = (\CPU|control|State.S_35~q ) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|control|State.S_35~q ),
	.cin(gnd),
	.combout(\CPU|IR|R[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R[3]~1 .lut_mask = 16'hFF55;
defparam \CPU|IR|R[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N7
dffeas \CPU|IR|R[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|IR|R[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|IR|R[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[2] .is_wysiwyg = "true";
defparam \CPU|IR|R[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N5
dffeas \CPU|IR|R[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|IR|R~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR|R[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[3] .is_wysiwyg = "true";
defparam \CPU|IR|R[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N0
cycloneive_lcell_comb \CPU|IR|R[0]~feeder (
// Equation(s):
// \CPU|IR|R[0]~feeder_combout  = \CPU|IR|R~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|IR|R~0_combout ),
	.cin(gnd),
	.combout(\CPU|IR|R[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU|IR|R[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N1
dffeas \CPU|IR|R[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|IR|R[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|IR|R[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[0] .is_wysiwyg = "true";
defparam \CPU|IR|R[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N5
dffeas \CPU|IR|R[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|IR|R~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR|R[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[1] .is_wysiwyg = "true";
defparam \CPU|IR|R[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y12_N12
cycloneive_lcell_comb \out0|WideOr6~0 (
// Equation(s):
// \out0|WideOr6~0_combout  = (\CPU|IR|R [2] & (!\CPU|IR|R [1] & (\CPU|IR|R [3] $ (!\CPU|IR|R [0])))) # (!\CPU|IR|R [2] & (\CPU|IR|R [0] & (\CPU|IR|R [3] $ (!\CPU|IR|R [1]))))

	.dataa(\CPU|IR|R [2]),
	.datab(\CPU|IR|R [3]),
	.datac(\CPU|IR|R [0]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\out0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \out0|WideOr6~0 .lut_mask = 16'h4092;
defparam \out0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y12_N26
cycloneive_lcell_comb \out0|WideOr5~0 (
// Equation(s):
// \out0|WideOr5~0_combout  = (\CPU|IR|R [3] & ((\CPU|IR|R [0] & ((\CPU|IR|R [1]))) # (!\CPU|IR|R [0] & (\CPU|IR|R [2])))) # (!\CPU|IR|R [3] & (\CPU|IR|R [2] & (\CPU|IR|R [0] $ (\CPU|IR|R [1]))))

	.dataa(\CPU|IR|R [2]),
	.datab(\CPU|IR|R [3]),
	.datac(\CPU|IR|R [0]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\out0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \out0|WideOr5~0 .lut_mask = 16'hCA28;
defparam \out0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y12_N0
cycloneive_lcell_comb \out0|WideOr4~0 (
// Equation(s):
// \out0|WideOr4~0_combout  = (\CPU|IR|R [2] & (\CPU|IR|R [3] & ((\CPU|IR|R [1]) # (!\CPU|IR|R [0])))) # (!\CPU|IR|R [2] & (!\CPU|IR|R [3] & (!\CPU|IR|R [0] & \CPU|IR|R [1])))

	.dataa(\CPU|IR|R [2]),
	.datab(\CPU|IR|R [3]),
	.datac(\CPU|IR|R [0]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\out0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \out0|WideOr4~0 .lut_mask = 16'h8908;
defparam \out0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N28
cycloneive_lcell_comb \out0|WideOr3~0 (
// Equation(s):
// \out0|WideOr3~0_combout  = (\CPU|IR|R [1] & ((\CPU|IR|R [2] & ((\CPU|IR|R [0]))) # (!\CPU|IR|R [2] & (\CPU|IR|R [3] & !\CPU|IR|R [0])))) # (!\CPU|IR|R [1] & (!\CPU|IR|R [3] & (\CPU|IR|R [2] $ (\CPU|IR|R [0]))))

	.dataa(\CPU|IR|R [2]),
	.datab(\CPU|IR|R [3]),
	.datac(\CPU|IR|R [0]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\out0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \out0|WideOr3~0 .lut_mask = 16'hA412;
defparam \out0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y12_N2
cycloneive_lcell_comb \out0|WideOr2~0 (
// Equation(s):
// \out0|WideOr2~0_combout  = (\CPU|IR|R [1] & (((!\CPU|IR|R [3] & \CPU|IR|R [0])))) # (!\CPU|IR|R [1] & ((\CPU|IR|R [2] & (!\CPU|IR|R [3])) # (!\CPU|IR|R [2] & ((\CPU|IR|R [0])))))

	.dataa(\CPU|IR|R [2]),
	.datab(\CPU|IR|R [3]),
	.datac(\CPU|IR|R [0]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\out0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \out0|WideOr2~0 .lut_mask = 16'h3072;
defparam \out0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y12_N28
cycloneive_lcell_comb \out0|WideOr1~0 (
// Equation(s):
// \out0|WideOr1~0_combout  = (\CPU|IR|R [2] & (\CPU|IR|R [0] & (\CPU|IR|R [3] $ (\CPU|IR|R [1])))) # (!\CPU|IR|R [2] & (!\CPU|IR|R [3] & ((\CPU|IR|R [0]) # (\CPU|IR|R [1]))))

	.dataa(\CPU|IR|R [2]),
	.datab(\CPU|IR|R [3]),
	.datac(\CPU|IR|R [0]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\out0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \out0|WideOr1~0 .lut_mask = 16'h3190;
defparam \out0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N14
cycloneive_lcell_comb \out0|WideOr0~0 (
// Equation(s):
// \out0|WideOr0~0_combout  = (\CPU|IR|R [0] & ((\CPU|IR|R [3]) # (\CPU|IR|R [2] $ (\CPU|IR|R [1])))) # (!\CPU|IR|R [0] & ((\CPU|IR|R [1]) # (\CPU|IR|R [2] $ (\CPU|IR|R [3]))))

	.dataa(\CPU|IR|R [2]),
	.datab(\CPU|IR|R [3]),
	.datac(\CPU|IR|R [0]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\out0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \out0|WideOr0~0 .lut_mask = 16'hDFE6;
defparam \out0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N18
cycloneive_lcell_comb \CPU|IR|R[4]~feeder (
// Equation(s):
// \CPU|IR|R[4]~feeder_combout  = \CPU|IR|R~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|IR|R~5_combout ),
	.cin(gnd),
	.combout(\CPU|IR|R[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R[4]~feeder .lut_mask = 16'hFF00;
defparam \CPU|IR|R[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N19
dffeas \CPU|IR|R[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|IR|R[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|IR|R[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[4] .is_wysiwyg = "true";
defparam \CPU|IR|R[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N0
cycloneive_lcell_comb \CPU|IR|R~7 (
// Equation(s):
// \CPU|IR|R~7_combout  = (\Reset~input_o  & \Bus[6]~input_o )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\Bus[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|IR|R~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R~7 .lut_mask = 16'hA0A0;
defparam \CPU|IR|R~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N1
dffeas \CPU|IR|R[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|IR|R~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|IR|R[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[6] .is_wysiwyg = "true";
defparam \CPU|IR|R[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N14
cycloneive_lcell_comb \CPU|IR|R[5]~feeder (
// Equation(s):
// \CPU|IR|R[5]~feeder_combout  = \CPU|IR|R~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|IR|R~6_combout ),
	.cin(gnd),
	.combout(\CPU|IR|R[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R[5]~feeder .lut_mask = 16'hFF00;
defparam \CPU|IR|R[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N15
dffeas \CPU|IR|R[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|IR|R[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|IR|R[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[5] .is_wysiwyg = "true";
defparam \CPU|IR|R[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N12
cycloneive_lcell_comb \CPU|IR|R~8 (
// Equation(s):
// \CPU|IR|R~8_combout  = (\Reset~input_o  & \Bus[7]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\Bus[7]~input_o ),
	.cin(gnd),
	.combout(\CPU|IR|R~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R~8 .lut_mask = 16'hCC00;
defparam \CPU|IR|R~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N13
dffeas \CPU|IR|R[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|IR|R~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|IR|R[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[7] .is_wysiwyg = "true";
defparam \CPU|IR|R[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N4
cycloneive_lcell_comb \out1|WideOr6~0 (
// Equation(s):
// \out1|WideOr6~0_combout  = (\CPU|IR|R [6] & (!\CPU|IR|R [5] & (\CPU|IR|R [4] $ (!\CPU|IR|R [7])))) # (!\CPU|IR|R [6] & (\CPU|IR|R [4] & (\CPU|IR|R [5] $ (!\CPU|IR|R [7]))))

	.dataa(\CPU|IR|R [4]),
	.datab(\CPU|IR|R [6]),
	.datac(\CPU|IR|R [5]),
	.datad(\CPU|IR|R [7]),
	.cin(gnd),
	.combout(\out1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \out1|WideOr6~0 .lut_mask = 16'h2806;
defparam \out1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N2
cycloneive_lcell_comb \out1|WideOr5~0 (
// Equation(s):
// \out1|WideOr5~0_combout  = (\CPU|IR|R [5] & ((\CPU|IR|R [4] & ((\CPU|IR|R [7]))) # (!\CPU|IR|R [4] & (\CPU|IR|R [6])))) # (!\CPU|IR|R [5] & (\CPU|IR|R [6] & (\CPU|IR|R [4] $ (\CPU|IR|R [7]))))

	.dataa(\CPU|IR|R [4]),
	.datab(\CPU|IR|R [6]),
	.datac(\CPU|IR|R [5]),
	.datad(\CPU|IR|R [7]),
	.cin(gnd),
	.combout(\out1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \out1|WideOr5~0 .lut_mask = 16'hE448;
defparam \out1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N0
cycloneive_lcell_comb \out1|WideOr4~0 (
// Equation(s):
// \out1|WideOr4~0_combout  = (\CPU|IR|R [6] & (\CPU|IR|R [7] & ((\CPU|IR|R [5]) # (!\CPU|IR|R [4])))) # (!\CPU|IR|R [6] & (!\CPU|IR|R [4] & (\CPU|IR|R [5] & !\CPU|IR|R [7])))

	.dataa(\CPU|IR|R [4]),
	.datab(\CPU|IR|R [6]),
	.datac(\CPU|IR|R [5]),
	.datad(\CPU|IR|R [7]),
	.cin(gnd),
	.combout(\out1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \out1|WideOr4~0 .lut_mask = 16'hC410;
defparam \out1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N6
cycloneive_lcell_comb \out1|WideOr3~0 (
// Equation(s):
// \out1|WideOr3~0_combout  = (\CPU|IR|R [5] & ((\CPU|IR|R [4] & (\CPU|IR|R [6])) # (!\CPU|IR|R [4] & (!\CPU|IR|R [6] & \CPU|IR|R [7])))) # (!\CPU|IR|R [5] & (!\CPU|IR|R [7] & (\CPU|IR|R [4] $ (\CPU|IR|R [6]))))

	.dataa(\CPU|IR|R [4]),
	.datab(\CPU|IR|R [6]),
	.datac(\CPU|IR|R [5]),
	.datad(\CPU|IR|R [7]),
	.cin(gnd),
	.combout(\out1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \out1|WideOr3~0 .lut_mask = 16'h9086;
defparam \out1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N24
cycloneive_lcell_comb \out1|WideOr2~0 (
// Equation(s):
// \out1|WideOr2~0_combout  = (\CPU|IR|R [5] & (\CPU|IR|R [4] & ((!\CPU|IR|R [7])))) # (!\CPU|IR|R [5] & ((\CPU|IR|R [6] & ((!\CPU|IR|R [7]))) # (!\CPU|IR|R [6] & (\CPU|IR|R [4]))))

	.dataa(\CPU|IR|R [4]),
	.datab(\CPU|IR|R [6]),
	.datac(\CPU|IR|R [5]),
	.datad(\CPU|IR|R [7]),
	.cin(gnd),
	.combout(\out1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \out1|WideOr2~0 .lut_mask = 16'h02AE;
defparam \out1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N18
cycloneive_lcell_comb \out1|WideOr1~0 (
// Equation(s):
// \out1|WideOr1~0_combout  = (\CPU|IR|R [4] & (\CPU|IR|R [7] $ (((\CPU|IR|R [5]) # (!\CPU|IR|R [6]))))) # (!\CPU|IR|R [4] & (!\CPU|IR|R [6] & (\CPU|IR|R [5] & !\CPU|IR|R [7])))

	.dataa(\CPU|IR|R [4]),
	.datab(\CPU|IR|R [6]),
	.datac(\CPU|IR|R [5]),
	.datad(\CPU|IR|R [7]),
	.cin(gnd),
	.combout(\out1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \out1|WideOr1~0 .lut_mask = 16'h08B2;
defparam \out1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N16
cycloneive_lcell_comb \out1|WideOr0~0 (
// Equation(s):
// \out1|WideOr0~0_combout  = (\CPU|IR|R [4] & ((\CPU|IR|R [7]) # (\CPU|IR|R [6] $ (\CPU|IR|R [5])))) # (!\CPU|IR|R [4] & ((\CPU|IR|R [5]) # (\CPU|IR|R [6] $ (\CPU|IR|R [7]))))

	.dataa(\CPU|IR|R [4]),
	.datab(\CPU|IR|R [6]),
	.datac(\CPU|IR|R [5]),
	.datad(\CPU|IR|R [7]),
	.cin(gnd),
	.combout(\out1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \out1|WideOr0~0 .lut_mask = 16'hFB7C;
defparam \out1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N18
cycloneive_lcell_comb \CPU|IR|R~12 (
// Equation(s):
// \CPU|IR|R~12_combout  = (\Bus[11]~input_o  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bus[11]~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CPU|IR|R~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R~12 .lut_mask = 16'hF000;
defparam \CPU|IR|R~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N31
dffeas \CPU|IR|R[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|IR|R~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR|R[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[11] .is_wysiwyg = "true";
defparam \CPU|IR|R[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N18
cycloneive_lcell_comb \CPU|IR|R~11 (
// Equation(s):
// \CPU|IR|R~11_combout  = (\Reset~input_o  & \Bus[10]~input_o )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\Bus[10]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|IR|R~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R~11 .lut_mask = 16'hA0A0;
defparam \CPU|IR|R~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N10
cycloneive_lcell_comb \CPU|IR|R[10]~feeder (
// Equation(s):
// \CPU|IR|R[10]~feeder_combout  = \CPU|IR|R~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|IR|R~11_combout ),
	.cin(gnd),
	.combout(\CPU|IR|R[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R[10]~feeder .lut_mask = 16'hFF00;
defparam \CPU|IR|R[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N11
dffeas \CPU|IR|R[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|IR|R[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|IR|R[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[10] .is_wysiwyg = "true";
defparam \CPU|IR|R[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N16
cycloneive_lcell_comb \CPU|IR|R~10 (
// Equation(s):
// \CPU|IR|R~10_combout  = (\Reset~input_o  & \Bus[9]~input_o )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\Bus[9]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|IR|R~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R~10 .lut_mask = 16'hA0A0;
defparam \CPU|IR|R~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N26
cycloneive_lcell_comb \CPU|IR|R[9]~feeder (
// Equation(s):
// \CPU|IR|R[9]~feeder_combout  = \CPU|IR|R~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|IR|R~10_combout ),
	.cin(gnd),
	.combout(\CPU|IR|R[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R[9]~feeder .lut_mask = 16'hFF00;
defparam \CPU|IR|R[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N27
dffeas \CPU|IR|R[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|IR|R[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|IR|R[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[9] .is_wysiwyg = "true";
defparam \CPU|IR|R[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N24
cycloneive_lcell_comb \CPU|IR|R~9 (
// Equation(s):
// \CPU|IR|R~9_combout  = (\Bus[8]~input_o  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bus[8]~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CPU|IR|R~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R~9 .lut_mask = 16'hF000;
defparam \CPU|IR|R~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N12
cycloneive_lcell_comb \CPU|IR|R[8]~feeder (
// Equation(s):
// \CPU|IR|R[8]~feeder_combout  = \CPU|IR|R~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|IR|R~9_combout ),
	.cin(gnd),
	.combout(\CPU|IR|R[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R[8]~feeder .lut_mask = 16'hFF00;
defparam \CPU|IR|R[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N13
dffeas \CPU|IR|R[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|IR|R[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|IR|R[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[8] .is_wysiwyg = "true";
defparam \CPU|IR|R[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N30
cycloneive_lcell_comb \out2|WideOr6~0 (
// Equation(s):
// \out2|WideOr6~0_combout  = (\CPU|IR|R [11] & (\CPU|IR|R [8] & (\CPU|IR|R [10] $ (\CPU|IR|R [9])))) # (!\CPU|IR|R [11] & (!\CPU|IR|R [9] & (\CPU|IR|R [10] $ (\CPU|IR|R [8]))))

	.dataa(\CPU|IR|R [11]),
	.datab(\CPU|IR|R [10]),
	.datac(\CPU|IR|R [9]),
	.datad(\CPU|IR|R [8]),
	.cin(gnd),
	.combout(\out2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \out2|WideOr6~0 .lut_mask = 16'h2904;
defparam \out2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N20
cycloneive_lcell_comb \out2|WideOr5~0 (
// Equation(s):
// \out2|WideOr5~0_combout  = (\CPU|IR|R [11] & ((\CPU|IR|R [8] & ((\CPU|IR|R [9]))) # (!\CPU|IR|R [8] & (\CPU|IR|R [10])))) # (!\CPU|IR|R [11] & (\CPU|IR|R [10] & (\CPU|IR|R [9] $ (\CPU|IR|R [8]))))

	.dataa(\CPU|IR|R [11]),
	.datab(\CPU|IR|R [10]),
	.datac(\CPU|IR|R [9]),
	.datad(\CPU|IR|R [8]),
	.cin(gnd),
	.combout(\out2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \out2|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \out2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N26
cycloneive_lcell_comb \out2|WideOr4~0 (
// Equation(s):
// \out2|WideOr4~0_combout  = (\CPU|IR|R [11] & (\CPU|IR|R [10] & ((\CPU|IR|R [9]) # (!\CPU|IR|R [8])))) # (!\CPU|IR|R [11] & (!\CPU|IR|R [10] & (\CPU|IR|R [9] & !\CPU|IR|R [8])))

	.dataa(\CPU|IR|R [11]),
	.datab(\CPU|IR|R [10]),
	.datac(\CPU|IR|R [9]),
	.datad(\CPU|IR|R [8]),
	.cin(gnd),
	.combout(\out2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \out2|WideOr4~0 .lut_mask = 16'h8098;
defparam \out2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N8
cycloneive_lcell_comb \out2|WideOr3~0 (
// Equation(s):
// \out2|WideOr3~0_combout  = (\CPU|IR|R [9] & ((\CPU|IR|R [10] & ((\CPU|IR|R [8]))) # (!\CPU|IR|R [10] & (\CPU|IR|R [11] & !\CPU|IR|R [8])))) # (!\CPU|IR|R [9] & (!\CPU|IR|R [11] & (\CPU|IR|R [10] $ (\CPU|IR|R [8]))))

	.dataa(\CPU|IR|R [11]),
	.datab(\CPU|IR|R [10]),
	.datac(\CPU|IR|R [9]),
	.datad(\CPU|IR|R [8]),
	.cin(gnd),
	.combout(\out2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \out2|WideOr3~0 .lut_mask = 16'hC124;
defparam \out2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N10
cycloneive_lcell_comb \out2|WideOr2~0 (
// Equation(s):
// \out2|WideOr2~0_combout  = (\CPU|IR|R [9] & (!\CPU|IR|R [11] & ((\CPU|IR|R [8])))) # (!\CPU|IR|R [9] & ((\CPU|IR|R [10] & (!\CPU|IR|R [11])) # (!\CPU|IR|R [10] & ((\CPU|IR|R [8])))))

	.dataa(\CPU|IR|R [11]),
	.datab(\CPU|IR|R [10]),
	.datac(\CPU|IR|R [9]),
	.datad(\CPU|IR|R [8]),
	.cin(gnd),
	.combout(\out2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \out2|WideOr2~0 .lut_mask = 16'h5704;
defparam \out2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N12
cycloneive_lcell_comb \out2|WideOr1~0 (
// Equation(s):
// \out2|WideOr1~0_combout  = (\CPU|IR|R [10] & (\CPU|IR|R [8] & (\CPU|IR|R [11] $ (\CPU|IR|R [9])))) # (!\CPU|IR|R [10] & (!\CPU|IR|R [11] & ((\CPU|IR|R [9]) # (\CPU|IR|R [8]))))

	.dataa(\CPU|IR|R [11]),
	.datab(\CPU|IR|R [10]),
	.datac(\CPU|IR|R [9]),
	.datad(\CPU|IR|R [8]),
	.cin(gnd),
	.combout(\out2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \out2|WideOr1~0 .lut_mask = 16'h5910;
defparam \out2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N22
cycloneive_lcell_comb \out2|WideOr0~0 (
// Equation(s):
// \out2|WideOr0~0_combout  = (\CPU|IR|R [8] & ((\CPU|IR|R [11]) # (\CPU|IR|R [10] $ (\CPU|IR|R [9])))) # (!\CPU|IR|R [8] & ((\CPU|IR|R [9]) # (\CPU|IR|R [11] $ (\CPU|IR|R [10]))))

	.dataa(\CPU|IR|R [11]),
	.datab(\CPU|IR|R [10]),
	.datac(\CPU|IR|R [9]),
	.datad(\CPU|IR|R [8]),
	.cin(gnd),
	.combout(\out2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \out2|WideOr0~0 .lut_mask = 16'hBEF6;
defparam \out2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N0
cycloneive_lcell_comb \CPU|IR|R~14 (
// Equation(s):
// \CPU|IR|R~14_combout  = (\Reset~input_o  & \Bus[13]~input_o )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\Bus[13]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|IR|R~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R~14 .lut_mask = 16'hA0A0;
defparam \CPU|IR|R~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N23
dffeas \CPU|IR|R[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|IR|R~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR|R[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[13] .is_wysiwyg = "true";
defparam \CPU|IR|R[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N10
cycloneive_lcell_comb \CPU|IR|R~13 (
// Equation(s):
// \CPU|IR|R~13_combout  = (\Reset~input_o  & \Bus[12]~input_o )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\Bus[12]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|IR|R~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R~13 .lut_mask = 16'hA0A0;
defparam \CPU|IR|R~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N8
cycloneive_lcell_comb \CPU|IR|R[12]~feeder (
// Equation(s):
// \CPU|IR|R[12]~feeder_combout  = \CPU|IR|R~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|IR|R~13_combout ),
	.cin(gnd),
	.combout(\CPU|IR|R[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R[12]~feeder .lut_mask = 16'hFF00;
defparam \CPU|IR|R[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N9
dffeas \CPU|IR|R[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|IR|R[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|IR|R[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[12] .is_wysiwyg = "true";
defparam \CPU|IR|R[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N4
cycloneive_lcell_comb \CPU|IR|R~16 (
// Equation(s):
// \CPU|IR|R~16_combout  = (\Bus[15]~input_o  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bus[15]~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CPU|IR|R~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R~16 .lut_mask = 16'hF000;
defparam \CPU|IR|R~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N27
dffeas \CPU|IR|R[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|IR|R~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR|R[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[15] .is_wysiwyg = "true";
defparam \CPU|IR|R[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N30
cycloneive_lcell_comb \CPU|IR|R~15 (
// Equation(s):
// \CPU|IR|R~15_combout  = (\Reset~input_o  & \Bus[14]~input_o )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\Bus[14]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|IR|R~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R~15 .lut_mask = 16'hA0A0;
defparam \CPU|IR|R~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N20
cycloneive_lcell_comb \CPU|IR|R[14]~feeder (
// Equation(s):
// \CPU|IR|R[14]~feeder_combout  = \CPU|IR|R~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|IR|R~15_combout ),
	.cin(gnd),
	.combout(\CPU|IR|R[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R[14]~feeder .lut_mask = 16'hFF00;
defparam \CPU|IR|R[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N21
dffeas \CPU|IR|R[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|IR|R[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|IR|R[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[14] .is_wysiwyg = "true";
defparam \CPU|IR|R[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N0
cycloneive_lcell_comb \out3|WideOr6~0 (
// Equation(s):
// \out3|WideOr6~0_combout  = (\CPU|IR|R [15] & (\CPU|IR|R [12] & (\CPU|IR|R [13] $ (\CPU|IR|R [14])))) # (!\CPU|IR|R [15] & (!\CPU|IR|R [13] & (\CPU|IR|R [12] $ (\CPU|IR|R [14]))))

	.dataa(\CPU|IR|R [13]),
	.datab(\CPU|IR|R [12]),
	.datac(\CPU|IR|R [15]),
	.datad(\CPU|IR|R [14]),
	.cin(gnd),
	.combout(\out3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \out3|WideOr6~0 .lut_mask = 16'h4184;
defparam \out3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N14
cycloneive_lcell_comb \out3|WideOr5~0 (
// Equation(s):
// \out3|WideOr5~0_combout  = (\CPU|IR|R [13] & ((\CPU|IR|R [12] & (\CPU|IR|R [15])) # (!\CPU|IR|R [12] & ((\CPU|IR|R [14]))))) # (!\CPU|IR|R [13] & (\CPU|IR|R [14] & (\CPU|IR|R [12] $ (\CPU|IR|R [15]))))

	.dataa(\CPU|IR|R [13]),
	.datab(\CPU|IR|R [12]),
	.datac(\CPU|IR|R [15]),
	.datad(\CPU|IR|R [14]),
	.cin(gnd),
	.combout(\out3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \out3|WideOr5~0 .lut_mask = 16'hB680;
defparam \out3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N24
cycloneive_lcell_comb \out3|WideOr4~0 (
// Equation(s):
// \out3|WideOr4~0_combout  = (\CPU|IR|R [15] & (\CPU|IR|R [14] & ((\CPU|IR|R [13]) # (!\CPU|IR|R [12])))) # (!\CPU|IR|R [15] & (\CPU|IR|R [13] & (!\CPU|IR|R [12] & !\CPU|IR|R [14])))

	.dataa(\CPU|IR|R [13]),
	.datab(\CPU|IR|R [12]),
	.datac(\CPU|IR|R [15]),
	.datad(\CPU|IR|R [14]),
	.cin(gnd),
	.combout(\out3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \out3|WideOr4~0 .lut_mask = 16'hB002;
defparam \out3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N30
cycloneive_lcell_comb \out3|WideOr3~0 (
// Equation(s):
// \out3|WideOr3~0_combout  = (\CPU|IR|R [13] & ((\CPU|IR|R [12] & ((\CPU|IR|R [14]))) # (!\CPU|IR|R [12] & (\CPU|IR|R [15] & !\CPU|IR|R [14])))) # (!\CPU|IR|R [13] & (!\CPU|IR|R [15] & (\CPU|IR|R [12] $ (\CPU|IR|R [14]))))

	.dataa(\CPU|IR|R [13]),
	.datab(\CPU|IR|R [12]),
	.datac(\CPU|IR|R [15]),
	.datad(\CPU|IR|R [14]),
	.cin(gnd),
	.combout(\out3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \out3|WideOr3~0 .lut_mask = 16'h8924;
defparam \out3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N28
cycloneive_lcell_comb \out3|WideOr2~0 (
// Equation(s):
// \out3|WideOr2~0_combout  = (\CPU|IR|R [13] & (\CPU|IR|R [12] & (!\CPU|IR|R [15]))) # (!\CPU|IR|R [13] & ((\CPU|IR|R [14] & ((!\CPU|IR|R [15]))) # (!\CPU|IR|R [14] & (\CPU|IR|R [12]))))

	.dataa(\CPU|IR|R [13]),
	.datab(\CPU|IR|R [12]),
	.datac(\CPU|IR|R [15]),
	.datad(\CPU|IR|R [14]),
	.cin(gnd),
	.combout(\out3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \out3|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \out3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N22
cycloneive_lcell_comb \out3|WideOr1~0 (
// Equation(s):
// \out3|WideOr1~0_combout  = (\CPU|IR|R [12] & (\CPU|IR|R [15] $ (((\CPU|IR|R [13]) # (!\CPU|IR|R [14]))))) # (!\CPU|IR|R [12] & (!\CPU|IR|R [15] & (\CPU|IR|R [13] & !\CPU|IR|R [14])))

	.dataa(\CPU|IR|R [15]),
	.datab(\CPU|IR|R [12]),
	.datac(\CPU|IR|R [13]),
	.datad(\CPU|IR|R [14]),
	.cin(gnd),
	.combout(\out3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \out3|WideOr1~0 .lut_mask = 16'h4854;
defparam \out3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N26
cycloneive_lcell_comb \out3|WideOr0~0 (
// Equation(s):
// \out3|WideOr0~0_combout  = (\CPU|IR|R [12] & ((\CPU|IR|R [15]) # (\CPU|IR|R [13] $ (\CPU|IR|R [14])))) # (!\CPU|IR|R [12] & ((\CPU|IR|R [13]) # (\CPU|IR|R [15] $ (\CPU|IR|R [14]))))

	.dataa(\CPU|IR|R [13]),
	.datab(\CPU|IR|R [12]),
	.datac(\CPU|IR|R [15]),
	.datad(\CPU|IR|R [14]),
	.cin(gnd),
	.combout(\out3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \out3|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \out3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N17
dffeas \CPU|MAR|R[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|IR|R~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MAR|R[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[6] .is_wysiwyg = "true";
defparam \CPU|MAR|R[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N4
cycloneive_lcell_comb \CPU|MAR|R[7]~feeder (
// Equation(s):
// \CPU|MAR|R[7]~feeder_combout  = \CPU|IR|R~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR|R~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|MAR|R[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R[7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU|MAR|R[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N5
dffeas \CPU|MAR|R[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MAR|R[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MAR|R[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[7] .is_wysiwyg = "true";
defparam \CPU|MAR|R[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N6
cycloneive_lcell_comb \CPU|MAR|R[8]~feeder (
// Equation(s):
// \CPU|MAR|R[8]~feeder_combout  = \CPU|IR|R~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|IR|R~9_combout ),
	.cin(gnd),
	.combout(\CPU|MAR|R[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R[8]~feeder .lut_mask = 16'hFF00;
defparam \CPU|MAR|R[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N7
dffeas \CPU|MAR|R[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MAR|R[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MAR|R[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[8] .is_wysiwyg = "true";
defparam \CPU|MAR|R[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N17
dffeas \CPU|MAR|R[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|IR|R~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MAR|R[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[9] .is_wysiwyg = "true";
defparam \CPU|MAR|R[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N19
dffeas \CPU|MAR|R[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|IR|R~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MAR|R[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[10] .is_wysiwyg = "true";
defparam \CPU|MAR|R[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N8
cycloneive_lcell_comb \CPU|MAR|R[11]~feeder (
// Equation(s):
// \CPU|MAR|R[11]~feeder_combout  = \CPU|IR|R~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|IR|R~12_combout ),
	.cin(gnd),
	.combout(\CPU|MAR|R[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R[11]~feeder .lut_mask = 16'hFF00;
defparam \CPU|MAR|R[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N9
dffeas \CPU|MAR|R[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MAR|R[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MAR|R[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[11] .is_wysiwyg = "true";
defparam \CPU|MAR|R[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N11
dffeas \CPU|MAR|R[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|IR|R~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MAR|R[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[12] .is_wysiwyg = "true";
defparam \CPU|MAR|R[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N1
dffeas \CPU|MAR|R[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|IR|R~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MAR|R[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[13] .is_wysiwyg = "true";
defparam \CPU|MAR|R[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N31
dffeas \CPU|MAR|R[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|IR|R~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MAR|R[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[14] .is_wysiwyg = "true";
defparam \CPU|MAR|R[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N3
dffeas \CPU|MAR|R[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|IR|R~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MAR|R[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[15] .is_wysiwyg = "true";
defparam \CPU|MAR|R[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N1
cycloneive_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \S[8]~input (
	.i(S[8]),
	.ibar(gnd),
	.o(\S[8]~input_o ));
// synopsys translate_off
defparam \S[8]~input .bus_hold = "false";
defparam \S[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \S[9]~input (
	.i(S[9]),
	.ibar(gnd),
	.o(\S[9]~input_o ));
// synopsys translate_off
defparam \S[9]~input .bus_hold = "false";
defparam \S[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \S[10]~input (
	.i(S[10]),
	.ibar(gnd),
	.o(\S[10]~input_o ));
// synopsys translate_off
defparam \S[10]~input .bus_hold = "false";
defparam \S[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \S[11]~input (
	.i(S[11]),
	.ibar(gnd),
	.o(\S[11]~input_o ));
// synopsys translate_off
defparam \S[11]~input .bus_hold = "false";
defparam \S[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \S[12]~input (
	.i(S[12]),
	.ibar(gnd),
	.o(\S[12]~input_o ));
// synopsys translate_off
defparam \S[12]~input .bus_hold = "false";
defparam \S[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \S[13]~input (
	.i(S[13]),
	.ibar(gnd),
	.o(\S[13]~input_o ));
// synopsys translate_off
defparam \S[13]~input .bus_hold = "false";
defparam \S[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \S[14]~input (
	.i(S[14]),
	.ibar(gnd),
	.o(\S[14]~input_o ));
// synopsys translate_off
defparam \S[14]~input .bus_hold = "false";
defparam \S[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \S[15]~input (
	.i(S[15]),
	.ibar(gnd),
	.o(\S[15]~input_o ));
// synopsys translate_off
defparam \S[15]~input .bus_hold = "false";
defparam \S[15]~input .simulate_z_as = "z";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign A[0] = \A[0]~output_o ;

assign A[1] = \A[1]~output_o ;

assign A[2] = \A[2]~output_o ;

assign A[3] = \A[3]~output_o ;

assign A[4] = \A[4]~output_o ;

assign A[5] = \A[5]~output_o ;

assign A[6] = \A[6]~output_o ;

assign A[7] = \A[7]~output_o ;

assign A[8] = \A[8]~output_o ;

assign A[9] = \A[9]~output_o ;

assign A[10] = \A[10]~output_o ;

assign A[11] = \A[11]~output_o ;

assign A[12] = \A[12]~output_o ;

assign A[13] = \A[13]~output_o ;

assign A[14] = \A[14]~output_o ;

assign A[15] = \A[15]~output_o ;

assign A[16] = \A[16]~output_o ;

assign A[17] = \A[17]~output_o ;

assign A[18] = \A[18]~output_o ;

assign A[19] = \A[19]~output_o ;

assign OE_out = \OE_out~output_o ;

assign WE_out = \WE_out~output_o ;

assign CE_out = \CE_out~output_o ;

assign UB_out = \UB_out~output_o ;

assign LB_out = \LB_out~output_o ;

assign Bus[0] = \Bus[0]~output_o ;

assign Bus[1] = \Bus[1]~output_o ;

assign Bus[2] = \Bus[2]~output_o ;

assign Bus[3] = \Bus[3]~output_o ;

assign Bus[4] = \Bus[4]~output_o ;

assign Bus[5] = \Bus[5]~output_o ;

assign Bus[6] = \Bus[6]~output_o ;

assign Bus[7] = \Bus[7]~output_o ;

assign Bus[8] = \Bus[8]~output_o ;

assign Bus[9] = \Bus[9]~output_o ;

assign Bus[10] = \Bus[10]~output_o ;

assign Bus[11] = \Bus[11]~output_o ;

assign Bus[12] = \Bus[12]~output_o ;

assign Bus[13] = \Bus[13]~output_o ;

assign Bus[14] = \Bus[14]~output_o ;

assign Bus[15] = \Bus[15]~output_o ;

endmodule
