{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 20 23:35:22 2015 " "Info: Processing started: Mon Apr 20 23:35:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock50 " "Info: Assuming node \"clock50\" is an undefined clock" {  } { { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clock25 " "Info: Assuming node \"clock25\" is an undefined clock" {  } { { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock25" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock50 register memory test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|y_current test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[3\] 195.01 MHz Internal " "Info: Clock \"clock50\" Internal fmax is restricted to 195.01 MHz between source register \"test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|y_current\" and destination memory \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[3\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.564 ns 2.564 ns 5.128 ns " "Info: fmax restricted to Clock High delay (2.564 ns) plus Clock Low delay (2.564 ns) : restricted to 5.128 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.022 ns + Longest register memory " "Info: + Longest register to memory delay is 4.022 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|y_current 1 REG LCFF_X40_Y23_N25 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y23_N25; Fanout = 27; REG Node = 'test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|y_current'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|y_current } "NODE_NAME" } } { "fwdoutputcntrlr.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/fwdoutputcntrlr.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.178 ns) 1.969 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|valid_rdreq 2 COMB LCCOMB_X19_Y22_N22 23 " "Info: 2: + IC(1.791 ns) + CELL(0.178 ns) = 1.969 ns; Loc. = LCCOMB_X19_Y22_N22; Fanout = 23; COMB Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|valid_rdreq'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|y_current test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq } "NODE_NAME" } } { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.684 ns) 4.022 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[3\] 3 MEM M4K_X17_Y25 1 " "Info: 3: + IC(1.369 ns) + CELL(0.684 ns) = 4.022 ns; Loc. = M4K_X17_Y25; Fanout = 1; MEM Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3] } "NODE_NAME" } } { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.862 ns ( 21.43 % ) " "Info: Total cell delay = 0.862 ns ( 21.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.160 ns ( 78.57 % ) " "Info: Total interconnect delay = 3.160 ns ( 78.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.022 ns" { test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|y_current test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.022 ns" { test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|y_current {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3] {} } { 0.000ns 1.791ns 1.369ns } { 0.000ns 0.178ns 0.684ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.060 ns - Smallest " "Info: - Smallest clock skew is 0.060 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock50 destination 2.890 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock50\" to destination memory is 2.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clock50 1 CLK PIN_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'clock50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock50 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.238 ns clock50~clkctrl 2 COMB CLKCTRL_G1 152 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 152; COMB Node = 'clock50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock50 clock50~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.724 ns) 2.890 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[3\] 3 MEM M4K_X17_Y25 1 " "Info: 3: + IC(0.928 ns) + CELL(0.724 ns) = 2.890 ns; Loc. = M4K_X17_Y25; Fanout = 1; MEM Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3] } "NODE_NAME" } } { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.730 ns ( 59.86 % ) " "Info: Total cell delay = 1.730 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 40.14 % ) " "Info: Total interconnect delay = 1.160 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3] {} } { 0.000ns 0.000ns 0.232ns 0.928ns } { 0.000ns 1.006ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock50 source 2.830 ns - Longest register " "Info: - Longest clock path from clock \"clock50\" to source register is 2.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clock50 1 CLK PIN_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'clock50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock50 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.238 ns clock50~clkctrl 2 COMB CLKCTRL_G1 152 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 152; COMB Node = 'clock50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock50 clock50~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.830 ns test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|y_current 3 REG LCFF_X40_Y23_N25 27 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.830 ns; Loc. = LCFF_X40_Y23_N25; Fanout = 27; REG Node = 'test_bench1:test_bench_inst\|FwdOutputCntrlr:FwdOutputCntrlr_inst\|y_current'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clock50~clkctrl test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|y_current } "NODE_NAME" } } { "fwdoutputcntrlr.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/fwdoutputcntrlr.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.82 % ) " "Info: Total cell delay = 1.608 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.222 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|y_current } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|y_current {} } { 0.000ns 0.000ns 0.232ns 0.990ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3] {} } { 0.000ns 0.000ns 0.232ns 0.928ns } { 0.000ns 1.006ns 0.000ns 0.724ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|y_current } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|y_current {} } { 0.000ns 0.000ns 0.232ns 0.990ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "fwdoutputcntrlr.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/fwdoutputcntrlr.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.022 ns" { test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|y_current test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.022 ns" { test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|y_current {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3] {} } { 0.000ns 1.791ns 1.369ns } { 0.000ns 0.178ns 0.684ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3] {} } { 0.000ns 0.000ns 0.232ns 0.928ns } { 0.000ns 1.006ns 0.000ns 0.724ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|y_current } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|y_current {} } { 0.000ns 0.000ns 0.232ns 0.990ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3] {} } { 0.000ns } { 0.098ns } "" } } { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 39 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock25 register memory test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|a_graycounter_3fc:wrptr_gp\|counter13a\[3\] test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|ram_block14a0~porta_we_reg 195.01 MHz Internal " "Info: Clock \"clock25\" Internal fmax is restricted to 195.01 MHz between source register \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|a_graycounter_3fc:wrptr_gp\|counter13a\[3\]\" and destination memory \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|ram_block14a0~porta_we_reg\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.564 ns 2.564 ns 5.128 ns " "Info: fmax restricted to Clock High delay (2.564 ns) plus Clock Low delay (2.564 ns) : restricted to 5.128 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.454 ns + Longest register memory " "Info: + Longest register to memory delay is 3.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|a_graycounter_3fc:wrptr_gp\|counter13a\[3\] 1 REG LCFF_X42_Y24_N13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y24_N13; Fanout = 7; REG Node = 'test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|a_graycounter_3fc:wrptr_gp\|counter13a\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3] } "NODE_NAME" } } { "db/a_graycounter_3fc.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/a_graycounter_3fc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.544 ns) 0.954 ns test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|cmpr_q16:wrfull_eq_comp\|aneb_result_wire\[0\]~1 2 COMB LCCOMB_X42_Y24_N14 1 " "Info: 2: + IC(0.410 ns) + CELL(0.544 ns) = 0.954 ns; Loc. = LCCOMB_X42_Y24_N14; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|cmpr_q16:wrfull_eq_comp\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3] test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|cmpr_q16:wrfull_eq_comp|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_q16.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cmpr_q16.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.521 ns) 1.783 ns test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|valid_wrreq~0 3 COMB LCCOMB_X42_Y24_N24 26 " "Info: 3: + IC(0.308 ns) + CELL(0.521 ns) = 1.783 ns; Loc. = LCCOMB_X42_Y24_N24; Fanout = 26; COMB Node = 'test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|valid_wrreq~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|cmpr_q16:wrfull_eq_comp|aneb_result_wire[0]~1 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|valid_wrreq~0 } "NODE_NAME" } } { "db/dcfifo_ksh1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_ksh1.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.707 ns) 3.454 ns test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|ram_block14a0~porta_we_reg 4 MEM M4K_X41_Y24 0 " "Info: 4: + IC(0.964 ns) + CELL(0.707 ns) = 3.454 ns; Loc. = M4K_X41_Y24; Fanout = 0; MEM Node = 'test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|ram_block14a0~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|valid_wrreq~0 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_ro61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_ro61.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.772 ns ( 51.30 % ) " "Info: Total cell delay = 1.772 ns ( 51.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.682 ns ( 48.70 % ) " "Info: Total interconnect delay = 1.682 ns ( 48.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3] test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|cmpr_q16:wrfull_eq_comp|aneb_result_wire[0]~1 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|valid_wrreq~0 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.454 ns" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3] {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|cmpr_q16:wrfull_eq_comp|aneb_result_wire[0]~1 {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|valid_wrreq~0 {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_we_reg {} } { 0.000ns 0.410ns 0.308ns 0.964ns } { 0.000ns 0.544ns 0.521ns 0.707ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.077 ns - Smallest " "Info: - Smallest clock skew is 0.077 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 destination 2.911 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock25\" to destination memory is 2.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock25~clkctrl 2 COMB CLKCTRL_G3 233 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 233; COMB Node = 'clock25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock25 clock25~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.747 ns) 2.911 ns test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|ram_block14a0~porta_we_reg 3 MEM M4K_X41_Y24 0 " "Info: 3: + IC(0.930 ns) + CELL(0.747 ns) = 2.911 ns; Loc. = M4K_X41_Y24; Fanout = 0; MEM Node = 'test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|ram_block14a0~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { clock25~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_ro61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_ro61.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.743 ns ( 59.88 % ) " "Info: Total cell delay = 1.743 ns ( 59.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.168 ns ( 40.12 % ) " "Info: Total interconnect delay = 1.168 ns ( 40.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.911 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.911 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_we_reg {} } { 0.000ns 0.000ns 0.238ns 0.930ns } { 0.000ns 0.996ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 source 2.834 ns - Longest register " "Info: - Longest clock path from clock \"clock25\" to source register is 2.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock25~clkctrl 2 COMB CLKCTRL_G3 233 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 233; COMB Node = 'clock25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock25 clock25~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.834 ns test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|a_graycounter_3fc:wrptr_gp\|counter13a\[3\] 3 REG LCFF_X42_Y24_N13 7 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.834 ns; Loc. = LCFF_X42_Y24_N13; Fanout = 7; REG Node = 'test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|a_graycounter_3fc:wrptr_gp\|counter13a\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clock25~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3] } "NODE_NAME" } } { "db/a_graycounter_3fc.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/a_graycounter_3fc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.39 % ) " "Info: Total cell delay = 1.598 ns ( 56.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.61 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.911 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.911 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_we_reg {} } { 0.000ns 0.000ns 0.238ns 0.930ns } { 0.000ns 0.996ns 0.000ns 0.747ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/a_graycounter_3fc.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/a_graycounter_3fc.tdf" 32 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_ro61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_ro61.tdf" 41 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3] test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|cmpr_q16:wrfull_eq_comp|aneb_result_wire[0]~1 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|valid_wrreq~0 test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.454 ns" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3] {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|cmpr_q16:wrfull_eq_comp|aneb_result_wire[0]~1 {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|valid_wrreq~0 {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_we_reg {} } { 0.000ns 0.410ns 0.308ns 0.964ns } { 0.000ns 0.544ns 0.521ns 0.707ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.911 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.911 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_we_reg {} } { 0.000ns 0.000ns 0.238ns 0.930ns } { 0.000ns 0.996ns 0.000ns 0.747ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~porta_we_reg {} } {  } {  } "" } } { "db/altsyncram_ro61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_ro61.tdf" 41 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock25 frame_to_monitoring\[8\] test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|Frame\[8\] 10.714 ns register " "Info: tco from clock \"clock25\" to destination pin \"frame_to_monitoring\[8\]\" through register \"test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|Frame\[8\]\" is 10.714 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 source 2.839 ns + Longest register " "Info: + Longest clock path from clock \"clock25\" to source register is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock25~clkctrl 2 COMB CLKCTRL_G3 233 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 233; COMB Node = 'clock25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock25 clock25~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.602 ns) 2.839 ns test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|Frame\[8\] 3 REG LCFF_X8_Y26_N11 1 " "Info: 3: + IC(1.003 ns) + CELL(0.602 ns) = 2.839 ns; Loc. = LCFF_X8_Y26_N11; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|Frame\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { clock25~clkctrl test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|Frame[8] } "NODE_NAME" } } { "SequenceNumberCounter.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SequenceNumberCounter.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.29 % ) " "Info: Total cell delay = 1.598 ns ( 56.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.241 ns ( 43.71 % ) " "Info: Total interconnect delay = 1.241 ns ( 43.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|Frame[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|Frame[8] {} } { 0.000ns 0.000ns 0.238ns 1.003ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "SequenceNumberCounter.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SequenceNumberCounter.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.598 ns + Longest register pin " "Info: + Longest register to pin delay is 7.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|Frame\[8\] 1 REG LCFF_X8_Y26_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y26_N11; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|SequenceNumberCounter:seq_counter_inst\|Frame\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|Frame[8] } "NODE_NAME" } } { "SequenceNumberCounter.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/SequenceNumberCounter.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.602 ns) + CELL(2.996 ns) 7.598 ns frame_to_monitoring\[8\] 2 PIN PIN_R11 0 " "Info: 2: + IC(4.602 ns) + CELL(2.996 ns) = 7.598 ns; Loc. = PIN_R11; Fanout = 0; PIN Node = 'frame_to_monitoring\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.598 ns" { test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|Frame[8] frame_to_monitoring[8] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.996 ns ( 39.43 % ) " "Info: Total cell delay = 2.996 ns ( 39.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.602 ns ( 60.57 % ) " "Info: Total interconnect delay = 4.602 ns ( 60.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.598 ns" { test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|Frame[8] frame_to_monitoring[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.598 ns" { test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|Frame[8] {} frame_to_monitoring[8] {} } { 0.000ns 4.602ns } { 0.000ns 2.996ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|Frame[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|Frame[8] {} } { 0.000ns 0.000ns 0.238ns 1.003ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.598 ns" { test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|Frame[8] frame_to_monitoring[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.598 ns" { test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|Frame[8] {} frame_to_monitoring[8] {} } { 0.000ns 4.602ns } { 0.000ns 2.996ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 20 23:35:23 2015 " "Info: Processing ended: Mon Apr 20 23:35:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
