$date
	Sun Oct 23 00:25:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#933571
b10101 !
1"
#933574
b10101 &
b10101 %
1$
#933575
0"
#933578
b1000000 &
b1000000 %
#933582
b100000 &
b100000 %
#933586
b10000 &
b10000 %
#933590
b1000 &
b1000 %
#933594
b100 &
b100 %
#933598
b10 &
b10 %
#933602
b1 &
b1 %
1#
#933606
b0 &
0#
b0 %
0$
#1932816
b1 !
1"
#1932818
b1 &
b1 %
1$
#1932819
0"
#1932822
1#
#1932826
b0 &
b0 %
0#
0$
#3018120
b11101 !
1"
#3018122
b11101 &
b11101 %
1$
#3018123
0"
#3018126
b1011000 &
b1011000 %
#3018130
b101100 &
b101100 %
#3018134
b10110 &
b10110 %
#3018138
b1011 &
b1011 %
#3018142
b100010 &
b100010 %
#3018146
b10001 &
b10001 %
#3018150
b110100 &
b110100 %
#3018154
b11010 &
b11010 %
#3018158
b1101 &
b1101 %
#3018162
b101000 &
b101000 %
#3018166
b10100 &
b10100 %
#3018170
b1010 &
b1010 %
#3018174
b101 &
b101 %
#3018178
b10000 &
b10000 %
#3018182
b1000 &
b1000 %
#3018186
b100 &
b100 %
#3018190
b10 &
b10 %
#3018194
b1 &
b1 %
1#
#3018198
b0 &
0#
b0 %
0$
#4500012
