Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: encoder_verilog.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "encoder_verilog.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "encoder_verilog"
Output Format                      : NGC
Target Device                      : xc3s250e-5-cp132

---- Source Options
Top Module Name                    : encoder_verilog
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "main_v2.v" in library work
Module <encoder_verilog> compiled
No errors in compilation
Analysis of file <"encoder_verilog.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <encoder_verilog> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <encoder_verilog>.
Module <encoder_verilog> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <flag> in unit <encoder_verilog> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <encoder_verilog>.
    Related source file is "main_v2.v".
    Found 16-bit register for signal <rpm>.
    Found 18-bit up counter for signal <c>.
    Found 1-bit register for signal <flag>.
    Found 18-bit comparator greater for signal <flag$cmp_gt0000> created at line 43.
    Found 16x6-bit multiplier for signal <rpm$mult0000> created at line 45.
    Found 16-bit up counter for signal <x>.
    Summary:
	inferred   2 Counter(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
Unit <encoder_verilog> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x6-bit multiplier                                   : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 18-bit up counter                                     : 1
# Registers                                            : 2
 1-bit register                                        : 1
 16-bit register                                       : 1
# Comparators                                          : 1
 18-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch flag hinder the constant cleaning in the block encoder_verilog.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <rpm_14> (without init value) has a constant value of 0 in block <encoder_verilog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rpm_15> (without init value) has a constant value of 0 in block <encoder_verilog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <rpm<15:14>> (without init value) have a constant value of 0 in block <encoder_verilog>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x6-bit multiplier                                   : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 18-bit up counter                                     : 1
# Registers                                            : 15
 Flip-Flops                                            : 15
# Comparators                                          : 1
 18-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch flag hinder the constant cleaning in the block encoder_verilog.
   You should achieve better results by setting this init to 1.

ERROR:Xst:528 - Multi-source in Unit <encoder_verilog> on signal <flag>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <flag>
   Signal <flag> in Unit <encoder_verilog> is assigned to GND


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.20 secs
 
--> 

Total memory usage is 286256 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    1 (   0 filtered)

