ISim log file
Running: ./isim.exe -tclbatch isim.tcl 
ISim P.20160913 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# run all
Simulator is doing circuit initialization process.
================= START SIMULATION ==============
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module tb_openMSP430_fpga.dut.pmem_galinha.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module tb_openMSP430_fpga.dut.dmem.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
================== END SIMULATION ===============
Stopped at time : 3275 ns : File "/home/ise/TCC/SMART/sim/rtl_sim/run/stimulus.v" Line 9
