<profile>

<section name = "Vivado HLS Report for 'mul'" level="0">
<item name = "Date">Fri Oct  9 00:09:03 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">matrix_mul</item>
<item name = "Solution">mul</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100t-csg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.470, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1051, 1, 1051, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row">15, 1050, 15 ~ 105, -, -, 1 ~ 10, no</column>
<column name=" + Col">12, 102, 13, 10, 1, 1 ~ 10, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 3, 0, 867, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">6, -, 284, 266, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 263, -</column>
<column name="Register">-, -, 584, -, -</column>
<specialColumn name="Available">270, 240, 126800, 63400, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 1, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="mul_AXILiteS_s_axi_U">mul_AXILiteS_s_axi, 6, 0, 284, 266, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_fu_374_p2">*, 3, 0, 21, 32, 32</column>
<column name="add_ln62_10_fu_679_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln62_11_fu_654_p2">+, 0, 0, 15, 5, 5</column>
<column name="add_ln62_12_fu_694_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln62_13_fu_668_p2">+, 0, 0, 15, 6, 5</column>
<column name="add_ln62_14_fu_717_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln62_15_fu_684_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln62_16_fu_741_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln62_17_fu_699_p2">+, 0, 0, 15, 5, 5</column>
<column name="add_ln62_18_fu_756_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln62_19_fu_722_p2">+, 0, 0, 15, 7, 6</column>
<column name="add_ln62_1_fu_643_p2">+, 0, 0, 15, 5, 4</column>
<column name="add_ln62_20_fu_765_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln62_21_fu_746_p2">+, 0, 0, 15, 7, 7</column>
<column name="add_ln62_22_fu_780_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln62_23_fu_785_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln62_24_fu_770_p2">+, 0, 0, 15, 7, 7</column>
<column name="add_ln62_25_fu_790_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln62_2_fu_525_p2">+, 0, 0, 15, 7, 2</column>
<column name="add_ln62_3_fu_536_p2">+, 0, 0, 15, 7, 2</column>
<column name="add_ln62_4_fu_547_p2">+, 0, 0, 15, 7, 3</column>
<column name="add_ln62_5_fu_558_p2">+, 0, 0, 15, 7, 3</column>
<column name="add_ln62_6_fu_569_p2">+, 0, 0, 15, 7, 3</column>
<column name="add_ln62_7_fu_580_p2">+, 0, 0, 15, 7, 3</column>
<column name="add_ln62_8_fu_591_p2">+, 0, 0, 15, 7, 4</column>
<column name="add_ln62_9_fu_602_p2">+, 0, 0, 15, 7, 4</column>
<column name="add_ln62_fu_503_p2">+, 0, 0, 15, 7, 7</column>
<column name="add_ln65_fu_796_p2">+, 0, 0, 15, 7, 7</column>
<column name="i_fu_468_p2">+, 0, 0, 13, 4, 1</column>
<column name="j_fu_619_p2">+, 0, 0, 13, 4, 1</column>
<column name="ap_condition_1002">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1007">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1011">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1015">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1019">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1023">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1027">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln53_1_fu_390_p2">icmp, 0, 0, 11, 8, 4</column>
<column name="icmp_ln53_fu_384_p2">icmp, 0, 0, 11, 8, 3</column>
<column name="icmp_ln54_fu_462_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln55_fu_478_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln56_fu_613_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln58_fu_629_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln61_1_fu_408_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln61_2_fu_414_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln61_3_fu_420_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln61_4_fu_426_p2">icmp, 0, 0, 11, 8, 3</column>
<column name="icmp_ln61_5_fu_432_p2">icmp, 0, 0, 11, 8, 3</column>
<column name="icmp_ln61_6_fu_438_p2">icmp, 0, 0, 11, 8, 3</column>
<column name="icmp_ln61_7_fu_444_p2">icmp, 0, 0, 11, 8, 3</column>
<column name="icmp_ln61_8_fu_450_p2">icmp, 0, 0, 11, 8, 4</column>
<column name="icmp_ln61_9_fu_456_p2">icmp, 0, 0, 11, 8, 4</column>
<column name="icmp_ln61_fu_402_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="ap_predicate_tran3to16_state3">or, 0, 0, 2, 1, 1</column>
<column name="or_ln53_fu_396_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln62_fu_514_p2">or, 0, 0, 7, 1, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_address0">50, 11, 7, 77</column>
<column name="ap_NS_fsm">59, 14, 1, 14</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_j_0_phi_fu_328_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_tmp_0_lcssa_phi_fu_340_p22">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter0_tmp_0_lcssa_reg_336">38, 7, 32, 224</column>
<column name="ap_phi_reg_pp0_iter1_tmp_0_lcssa_reg_336">21, 4, 32, 128</column>
<column name="b_address0">50, 11, 7, 77</column>
<column name="i_0_reg_313">9, 2, 4, 8</column>
<column name="j_0_reg_324">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_addr_1_reg_878">6, 0, 7, 1</column>
<column name="a_addr_2_reg_883">6, 0, 7, 1</column>
<column name="a_addr_3_reg_888">6, 0, 7, 1</column>
<column name="a_addr_4_reg_893">6, 0, 7, 1</column>
<column name="a_addr_5_reg_898">6, 0, 7, 1</column>
<column name="a_addr_6_reg_903">6, 0, 7, 1</column>
<column name="a_addr_7_reg_908">6, 0, 7, 1</column>
<column name="a_addr_8_reg_913">6, 0, 7, 1</column>
<column name="a_addr_9_reg_918">6, 0, 7, 1</column>
<column name="a_addr_reg_873">6, 0, 7, 1</column>
<column name="add_ln62_10_reg_973">32, 0, 32, 0</column>
<column name="add_ln62_12_reg_984">32, 0, 32, 0</column>
<column name="add_ln62_14_reg_1002">32, 0, 32, 0</column>
<column name="add_ln62_16_reg_1018">32, 0, 32, 0</column>
<column name="add_ln62_18_reg_1029">32, 0, 32, 0</column>
<column name="add_ln62_20_reg_1040">32, 0, 32, 0</column>
<column name="add_ln62_22_reg_1051">32, 0, 32, 0</column>
<column name="add_ln62_23_reg_1057">32, 0, 32, 0</column>
<column name="add_ln62_reg_868">6, 0, 7, 1</column>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_tmp_0_lcssa_reg_336">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_0_lcssa_reg_336">32, 0, 32, 0</column>
<column name="i_0_reg_313">4, 0, 4, 0</column>
<column name="i_reg_859">4, 0, 4, 0</column>
<column name="icmp_ln56_reg_923">1, 0, 1, 0</column>
<column name="icmp_ln56_reg_923_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln58_reg_932">1, 0, 1, 0</column>
<column name="icmp_ln58_reg_932_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln61_1_reg_819">1, 0, 1, 0</column>
<column name="icmp_ln61_2_reg_823">1, 0, 1, 0</column>
<column name="icmp_ln61_3_reg_827">1, 0, 1, 0</column>
<column name="icmp_ln61_4_reg_831">1, 0, 1, 0</column>
<column name="icmp_ln61_5_reg_835">1, 0, 1, 0</column>
<column name="icmp_ln61_6_reg_839">1, 0, 1, 0</column>
<column name="icmp_ln61_7_reg_843">1, 0, 1, 0</column>
<column name="icmp_ln61_8_reg_847">1, 0, 1, 0</column>
<column name="icmp_ln61_9_reg_851">1, 0, 1, 0</column>
<column name="icmp_ln61_reg_815">1, 0, 1, 0</column>
<column name="j_0_reg_324">4, 0, 4, 0</column>
<column name="j_reg_927">4, 0, 4, 0</column>
<column name="mul_ln62_reg_952">32, 0, 32, 0</column>
<column name="n_read_reg_805">8, 0, 8, 0</column>
<column name="or_ln53_reg_811">1, 0, 1, 0</column>
<column name="or_ln62_1_reg_1013">4, 0, 7, 3</column>
<column name="reg_366">32, 0, 32, 0</column>
<column name="reg_370">32, 0, 32, 0</column>
<column name="reg_380">32, 0, 32, 0</column>
<column name="zext_ln61_1_reg_963">4, 0, 6, 2</column>
<column name="zext_ln61_2_reg_941">4, 0, 5, 1</column>
<column name="zext_ln61_reg_995">4, 0, 7, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 12, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 12, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, mul, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, mul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mul, return value</column>
</table>
</item>
</section>
</profile>
