{
    "type": "Root",
    "cxx_class": "Root",
    "name": null,
    "path": "root",
    "eventq_index": 0,
    "full_system": false,
    "sim_quantum": 0,
    "time_sync_enable": false,
    "time_sync_period": 100000000000,
    "time_sync_spin_threshold": 100000000,
    "system": {
        "type": "System",
        "cxx_class": "System",
        "name": "system",
        "path": "system",
        "cache_line_size": 64,
        "eventq_index": 0,
        "exit_on_work_items": false,
        "init_param": 0,
        "m5ops_base": 0,
        "mem_mode": "timing",
        "mem_ranges": [
            "0:8589934592"
        ],
        "memories": [
            "system.mem_ctrl"
        ],
        "mmap_using_noreserve": false,
        "multi_thread": false,
        "num_work_ids": 16,
        "readfile": "",
        "redirect_paths": [],
        "symbolfile": "",
        "thermal_components": [],
        "thermal_model": null,
        "work_begin_ckpt_count": 0,
        "work_begin_cpu_id_exit": -1,
        "work_begin_exit_count": 0,
        "work_cpus_ckpt_count": 0,
        "work_end_ckpt_count": 0,
        "work_end_exit_count": 0,
        "work_item_id": -1,
        "workload": null,
        "clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "SrcClockDomain",
            "name": "clk_domain",
            "path": "system.clk_domain",
            "clock": [
                500
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": {
                "type": "VoltageDomain",
                "cxx_class": "VoltageDomain",
                "name": "voltage_domain",
                "path": "system.clk_domain.voltage_domain",
                "eventq_index": 0,
                "voltage": [
                    1.0
                ]
            }
        },
        "cpu": {
            "type": "MinorCPU",
            "cxx_class": "MinorCPU",
            "name": "cpu",
            "path": "system.cpu",
            "branchPred": {
                "type": "TournamentBP",
                "cxx_class": "TournamentBP",
                "name": "branchPred",
                "path": "system.cpu.branchPred",
                "BTBEntries": 4096,
                "BTBTagSize": 16,
                "RASSize": 16,
                "choiceCtrBits": 2,
                "choicePredictorSize": 8192,
                "eventq_index": 0,
                "globalCtrBits": 2,
                "globalPredictorSize": 8192,
                "indirectBranchPred": {
                    "type": "SimpleIndirectPredictor",
                    "cxx_class": "SimpleIndirectPredictor",
                    "name": "indirectBranchPred",
                    "path": "system.cpu.branchPred.indirectBranchPred",
                    "eventq_index": 0,
                    "indirectGHRBits": 13,
                    "indirectHashGHR": true,
                    "indirectHashTargets": true,
                    "indirectPathLength": 3,
                    "indirectSets": 256,
                    "indirectTagSize": 16,
                    "indirectWays": 2,
                    "instShiftAmt": 2,
                    "numThreads": 1
                },
                "instShiftAmt": 2,
                "localCtrBits": 2,
                "localHistoryTableSize": 2048,
                "localPredictorSize": 2048,
                "numThreads": 1
            },
            "checker": null,
            "clk_domain": "system.clk_domain",
            "cpu_id": -1,
            "decodeCycleInput": true,
            "decodeInputBufferSize": 3,
            "decodeInputWidth": 2,
            "decodeToExecuteForwardDelay": 1,
            "do_checkpoint_insts": true,
            "do_statistics_insts": true,
            "dtb": {
                "type": "RiscvTLB",
                "cxx_class": "RiscvISA::TLB",
                "name": "dtb",
                "path": "system.cpu.dtb",
                "eventq_index": 0,
                "size": 64,
                "walker": {
                    "type": "RiscvPagetableWalker",
                    "cxx_class": "RiscvISA::Walker",
                    "name": "walker",
                    "path": "system.cpu.dtb.walker",
                    "clk_domain": "system.clk_domain",
                    "eventq_index": 0,
                    "num_squash_per_cycle": 4,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu.dtb.walker.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "system"
                }
            },
            "enableIdling": true,
            "eventq_index": 0,
            "executeAllowEarlyMemoryIssue": true,
            "executeBranchDelay": 1,
            "executeCommitLimit": 2,
            "executeCycleInput": true,
            "executeFuncUnits": {
                "type": "MinorFUPool",
                "cxx_class": "MinorFUPool",
                "name": "executeFuncUnits",
                "path": "system.cpu.executeFuncUnits",
                "eventq_index": 0,
                "funcUnits": [
                    {
                        "type": "MinorFU",
                        "cxx_class": "MinorFU",
                        "name": "funcUnits0",
                        "path": "system.cpu.executeFuncUnits.funcUnits0",
                        "cantForwardFromFUIndices": [],
                        "eventq_index": 0,
                        "issueLat": 1,
                        "opClasses": {
                            "type": "MinorOpClassSet",
                            "cxx_class": "MinorOpClassSet",
                            "name": "opClasses",
                            "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses",
                            "eventq_index": 0,
                            "opClasses": [
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses",
                                    "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses",
                                    "eventq_index": 0,
                                    "opClass": "IntAlu"
                                }
                            ]
                        },
                        "opLat": 3,
                        "timings": [
                            {
                                "type": "MinorFUTiming",
                                "cxx_class": "MinorFUTiming",
                                "name": "timings",
                                "path": "system.cpu.executeFuncUnits.funcUnits0.timings",
                                "description": "Int",
                                "eventq_index": 0,
                                "extraAssumedLat": 0,
                                "extraCommitLat": 0,
                                "extraCommitLatExpr": null,
                                "mask": 0,
                                "match": 0,
                                "opClasses": {
                                    "type": "MinorOpClassSet",
                                    "cxx_class": "MinorOpClassSet",
                                    "name": "opClasses",
                                    "path": "system.cpu.executeFuncUnits.funcUnits0.timings.opClasses",
                                    "eventq_index": 0,
                                    "opClasses": []
                                },
                                "srcRegsRelativeLats": [
                                    2
                                ],
                                "suppress": false
                            }
                        ]
                    },
                    {
                        "type": "MinorFU",
                        "cxx_class": "MinorFU",
                        "name": "funcUnits1",
                        "path": "system.cpu.executeFuncUnits.funcUnits1",
                        "cantForwardFromFUIndices": [],
                        "eventq_index": 0,
                        "issueLat": 1,
                        "opClasses": {
                            "type": "MinorOpClassSet",
                            "cxx_class": "MinorOpClassSet",
                            "name": "opClasses",
                            "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses",
                            "eventq_index": 0,
                            "opClasses": [
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses",
                                    "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses",
                                    "eventq_index": 0,
                                    "opClass": "IntAlu"
                                }
                            ]
                        },
                        "opLat": 3,
                        "timings": [
                            {
                                "type": "MinorFUTiming",
                                "cxx_class": "MinorFUTiming",
                                "name": "timings",
                                "path": "system.cpu.executeFuncUnits.funcUnits1.timings",
                                "description": "Int",
                                "eventq_index": 0,
                                "extraAssumedLat": 0,
                                "extraCommitLat": 0,
                                "extraCommitLatExpr": null,
                                "mask": 0,
                                "match": 0,
                                "opClasses": {
                                    "type": "MinorOpClassSet",
                                    "cxx_class": "MinorOpClassSet",
                                    "name": "opClasses",
                                    "path": "system.cpu.executeFuncUnits.funcUnits1.timings.opClasses",
                                    "eventq_index": 0,
                                    "opClasses": []
                                },
                                "srcRegsRelativeLats": [
                                    2
                                ],
                                "suppress": false
                            }
                        ]
                    },
                    {
                        "type": "MinorFU",
                        "cxx_class": "MinorFU",
                        "name": "funcUnits2",
                        "path": "system.cpu.executeFuncUnits.funcUnits2",
                        "cantForwardFromFUIndices": [],
                        "eventq_index": 0,
                        "issueLat": 1,
                        "opClasses": {
                            "type": "MinorOpClassSet",
                            "cxx_class": "MinorOpClassSet",
                            "name": "opClasses",
                            "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses",
                            "eventq_index": 0,
                            "opClasses": [
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses",
                                    "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses",
                                    "eventq_index": 0,
                                    "opClass": "IntMult"
                                }
                            ]
                        },
                        "opLat": 3,
                        "timings": [
                            {
                                "type": "MinorFUTiming",
                                "cxx_class": "MinorFUTiming",
                                "name": "timings",
                                "path": "system.cpu.executeFuncUnits.funcUnits2.timings",
                                "description": "Mul",
                                "eventq_index": 0,
                                "extraAssumedLat": 0,
                                "extraCommitLat": 0,
                                "extraCommitLatExpr": null,
                                "mask": 0,
                                "match": 0,
                                "opClasses": {
                                    "type": "MinorOpClassSet",
                                    "cxx_class": "MinorOpClassSet",
                                    "name": "opClasses",
                                    "path": "system.cpu.executeFuncUnits.funcUnits2.timings.opClasses",
                                    "eventq_index": 0,
                                    "opClasses": []
                                },
                                "srcRegsRelativeLats": [
                                    0
                                ],
                                "suppress": false
                            }
                        ]
                    },
                    {
                        "type": "MinorFU",
                        "cxx_class": "MinorFU",
                        "name": "funcUnits3",
                        "path": "system.cpu.executeFuncUnits.funcUnits3",
                        "cantForwardFromFUIndices": [],
                        "eventq_index": 0,
                        "issueLat": 9,
                        "opClasses": {
                            "type": "MinorOpClassSet",
                            "cxx_class": "MinorOpClassSet",
                            "name": "opClasses",
                            "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses",
                            "eventq_index": 0,
                            "opClasses": [
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses",
                                    "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses",
                                    "eventq_index": 0,
                                    "opClass": "IntDiv"
                                }
                            ]
                        },
                        "opLat": 9,
                        "timings": []
                    },
                    {
                        "type": "MinorFU",
                        "cxx_class": "MinorFU",
                        "name": "funcUnits4",
                        "path": "system.cpu.executeFuncUnits.funcUnits4",
                        "cantForwardFromFUIndices": [],
                        "eventq_index": 0,
                        "issueLat": 1,
                        "opClasses": {
                            "type": "MinorOpClassSet",
                            "cxx_class": "MinorOpClassSet",
                            "name": "opClasses",
                            "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses",
                            "eventq_index": 0,
                            "opClasses": [
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses00",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00",
                                    "eventq_index": 0,
                                    "opClass": "FloatAdd"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses01",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01",
                                    "eventq_index": 0,
                                    "opClass": "FloatCmp"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses02",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02",
                                    "eventq_index": 0,
                                    "opClass": "FloatCvt"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses03",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03",
                                    "eventq_index": 0,
                                    "opClass": "FloatMisc"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses04",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04",
                                    "eventq_index": 0,
                                    "opClass": "FloatMult"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses05",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05",
                                    "eventq_index": 0,
                                    "opClass": "FloatMultAcc"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses06",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06",
                                    "eventq_index": 0,
                                    "opClass": "FloatDiv"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses07",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07",
                                    "eventq_index": 0,
                                    "opClass": "FloatSqrt"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses08",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08",
                                    "eventq_index": 0,
                                    "opClass": "SimdAdd"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses09",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09",
                                    "eventq_index": 0,
                                    "opClass": "SimdAddAcc"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses10",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10",
                                    "eventq_index": 0,
                                    "opClass": "SimdAlu"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses11",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11",
                                    "eventq_index": 0,
                                    "opClass": "SimdCmp"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses12",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12",
                                    "eventq_index": 0,
                                    "opClass": "SimdCvt"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses13",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13",
                                    "eventq_index": 0,
                                    "opClass": "SimdMisc"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses14",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14",
                                    "eventq_index": 0,
                                    "opClass": "SimdMult"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses15",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15",
                                    "eventq_index": 0,
                                    "opClass": "SimdMultAcc"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses16",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16",
                                    "eventq_index": 0,
                                    "opClass": "SimdShift"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses17",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17",
                                    "eventq_index": 0,
                                    "opClass": "SimdShiftAcc"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses18",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18",
                                    "eventq_index": 0,
                                    "opClass": "SimdDiv"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses19",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19",
                                    "eventq_index": 0,
                                    "opClass": "SimdSqrt"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses20",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatAdd"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses21",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatAlu"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses22",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatCmp"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses23",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatCvt"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses24",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatDiv"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses25",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMisc"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses26",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMult"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses27",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMultAcc"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses28",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatSqrt"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses29",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29",
                                    "eventq_index": 0,
                                    "opClass": "SimdReduceAdd"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses30",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30",
                                    "eventq_index": 0,
                                    "opClass": "SimdReduceAlu"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses31",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31",
                                    "eventq_index": 0,
                                    "opClass": "SimdReduceCmp"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses32",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatReduceAdd"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses33",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatReduceCmp"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses34",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34",
                                    "eventq_index": 0,
                                    "opClass": "SimdAes"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses35",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35",
                                    "eventq_index": 0,
                                    "opClass": "SimdAesMix"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses36",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36",
                                    "eventq_index": 0,
                                    "opClass": "SimdSha1Hash"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses37",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37",
                                    "eventq_index": 0,
                                    "opClass": "SimdSha1Hash2"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses38",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38",
                                    "eventq_index": 0,
                                    "opClass": "SimdSha256Hash"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses39",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39",
                                    "eventq_index": 0,
                                    "opClass": "SimdSha256Hash2"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses40",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40",
                                    "eventq_index": 0,
                                    "opClass": "SimdShaSigma2"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses41",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41",
                                    "eventq_index": 0,
                                    "opClass": "SimdShaSigma3"
                                }
                            ]
                        },
                        "opLat": 6,
                        "timings": [
                            {
                                "type": "MinorFUTiming",
                                "cxx_class": "MinorFUTiming",
                                "name": "timings",
                                "path": "system.cpu.executeFuncUnits.funcUnits4.timings",
                                "description": "FloatSimd",
                                "eventq_index": 0,
                                "extraAssumedLat": 0,
                                "extraCommitLat": 0,
                                "extraCommitLatExpr": null,
                                "mask": 0,
                                "match": 0,
                                "opClasses": {
                                    "type": "MinorOpClassSet",
                                    "cxx_class": "MinorOpClassSet",
                                    "name": "opClasses",
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.timings.opClasses",
                                    "eventq_index": 0,
                                    "opClasses": []
                                },
                                "srcRegsRelativeLats": [
                                    2
                                ],
                                "suppress": false
                            }
                        ]
                    },
                    {
                        "type": "MinorFU",
                        "cxx_class": "MinorFU",
                        "name": "funcUnits5",
                        "path": "system.cpu.executeFuncUnits.funcUnits5",
                        "cantForwardFromFUIndices": [],
                        "eventq_index": 0,
                        "issueLat": 1,
                        "opClasses": {
                            "type": "MinorOpClassSet",
                            "cxx_class": "MinorOpClassSet",
                            "name": "opClasses",
                            "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses",
                            "eventq_index": 0,
                            "opClasses": [
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses",
                                    "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses",
                                    "eventq_index": 0,
                                    "opClass": "SimdPredAlu"
                                }
                            ]
                        },
                        "opLat": 3,
                        "timings": [
                            {
                                "type": "MinorFUTiming",
                                "cxx_class": "MinorFUTiming",
                                "name": "timings",
                                "path": "system.cpu.executeFuncUnits.funcUnits5.timings",
                                "description": "Pred",
                                "eventq_index": 0,
                                "extraAssumedLat": 0,
                                "extraCommitLat": 0,
                                "extraCommitLatExpr": null,
                                "mask": 0,
                                "match": 0,
                                "opClasses": {
                                    "type": "MinorOpClassSet",
                                    "cxx_class": "MinorOpClassSet",
                                    "name": "opClasses",
                                    "path": "system.cpu.executeFuncUnits.funcUnits5.timings.opClasses",
                                    "eventq_index": 0,
                                    "opClasses": []
                                },
                                "srcRegsRelativeLats": [
                                    2
                                ],
                                "suppress": false
                            }
                        ]
                    },
                    {
                        "type": "MinorFU",
                        "cxx_class": "MinorFU",
                        "name": "funcUnits6",
                        "path": "system.cpu.executeFuncUnits.funcUnits6",
                        "cantForwardFromFUIndices": [],
                        "eventq_index": 0,
                        "issueLat": 1,
                        "opClasses": {
                            "type": "MinorOpClassSet",
                            "cxx_class": "MinorOpClassSet",
                            "name": "opClasses",
                            "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses",
                            "eventq_index": 0,
                            "opClasses": [
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses0",
                                    "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0",
                                    "eventq_index": 0,
                                    "opClass": "MemRead"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses1",
                                    "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1",
                                    "eventq_index": 0,
                                    "opClass": "MemWrite"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses2",
                                    "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses2",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemRead"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses3",
                                    "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses3",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemWrite"
                                }
                            ]
                        },
                        "opLat": 1,
                        "timings": [
                            {
                                "type": "MinorFUTiming",
                                "cxx_class": "MinorFUTiming",
                                "name": "timings",
                                "path": "system.cpu.executeFuncUnits.funcUnits6.timings",
                                "description": "Mem",
                                "eventq_index": 0,
                                "extraAssumedLat": 2,
                                "extraCommitLat": 0,
                                "extraCommitLatExpr": null,
                                "mask": 0,
                                "match": 0,
                                "opClasses": {
                                    "type": "MinorOpClassSet",
                                    "cxx_class": "MinorOpClassSet",
                                    "name": "opClasses",
                                    "path": "system.cpu.executeFuncUnits.funcUnits6.timings.opClasses",
                                    "eventq_index": 0,
                                    "opClasses": []
                                },
                                "srcRegsRelativeLats": [
                                    1
                                ],
                                "suppress": false
                            }
                        ]
                    },
                    {
                        "type": "MinorFU",
                        "cxx_class": "MinorFU",
                        "name": "funcUnits7",
                        "path": "system.cpu.executeFuncUnits.funcUnits7",
                        "cantForwardFromFUIndices": [],
                        "eventq_index": 0,
                        "issueLat": 1,
                        "opClasses": {
                            "type": "MinorOpClassSet",
                            "cxx_class": "MinorOpClassSet",
                            "name": "opClasses",
                            "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses",
                            "eventq_index": 0,
                            "opClasses": [
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses0",
                                    "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses0",
                                    "eventq_index": 0,
                                    "opClass": "IprAccess"
                                },
                                {
                                    "type": "MinorOpClass",
                                    "cxx_class": "MinorOpClass",
                                    "name": "opClasses1",
                                    "path": "system.cpu.executeFuncUnits.funcUnits7.opClasses.opClasses1",
                                    "eventq_index": 0,
                                    "opClass": "InstPrefetch"
                                }
                            ]
                        },
                        "opLat": 1,
                        "timings": []
                    }
                ]
            },
            "executeInputBufferSize": 7,
            "executeInputWidth": 2,
            "executeIssueLimit": 2,
            "executeLSQMaxStoreBufferStoresPerCycle": 2,
            "executeLSQRequestsQueueSize": 1,
            "executeLSQStoreBufferSize": 5,
            "executeLSQTransfersQueueSize": 2,
            "executeMaxAccessesInMemory": 2,
            "executeMemoryCommitLimit": 1,
            "executeMemoryIssueLimit": 1,
            "executeMemoryWidth": 0,
            "executeSetTraceTimeOnCommit": true,
            "executeSetTraceTimeOnIssue": false,
            "fetch1FetchLimit": 1,
            "fetch1LineSnapWidth": 0,
            "fetch1LineWidth": 0,
            "fetch1ToFetch2BackwardDelay": 1,
            "fetch1ToFetch2ForwardDelay": 1,
            "fetch2CycleInput": true,
            "fetch2InputBufferSize": 2,
            "fetch2ToDecodeForwardDelay": 1,
            "function_trace": false,
            "function_trace_start": 0,
            "interrupts": [
                {
                    "type": "RiscvInterrupts",
                    "cxx_class": "RiscvISA::Interrupts",
                    "name": "interrupts",
                    "path": "system.cpu.interrupts",
                    "eventq_index": 0
                }
            ],
            "isa": [
                {
                    "type": "RiscvISA",
                    "cxx_class": "RiscvISA::ISA",
                    "name": "isa",
                    "path": "system.cpu.isa",
                    "eventq_index": 0
                }
            ],
            "itb": {
                "type": "RiscvTLB",
                "cxx_class": "RiscvISA::TLB",
                "name": "itb",
                "path": "system.cpu.itb",
                "eventq_index": 0,
                "size": 64,
                "walker": {
                    "type": "RiscvPagetableWalker",
                    "cxx_class": "RiscvISA::Walker",
                    "name": "walker",
                    "path": "system.cpu.itb.walker",
                    "clk_domain": "system.clk_domain",
                    "eventq_index": 0,
                    "num_squash_per_cycle": 4,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu.itb.walker.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "system"
                }
            },
            "max_insts_all_threads": 0,
            "max_insts_any_thread": 0,
            "numThreads": 1,
            "power_gating_on_idle": false,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "PowerState",
                "name": "power_state",
                "path": "system.cpu.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": [
                    "ON",
                    "CLK_GATED",
                    "OFF"
                ]
            },
            "profile": 0,
            "progress_interval": 0,
            "pwr_gating_latency": 300,
            "simpoint_start_insts": [],
            "socket_id": 0,
            "switched_out": false,
            "syscallRetryLatency": 10000,
            "system": "system",
            "threadPolicy": "RoundRobin",
            "tracer": {
                "type": "ExeTracer",
                "cxx_class": "Trace::ExeTracer",
                "name": "tracer",
                "path": "system.cpu.tracer",
                "eventq_index": 0
            },
            "ve_interface": {
                "type": "VectorEngineInterface",
                "cxx_class": "VectorEngineInterface",
                "name": "ve_interface",
                "path": "system.cpu.ve_interface",
                "eventq_index": 0,
                "vector_engine": {
                    "type": "VectorEngine",
                    "cxx_class": "VectorEngine",
                    "name": "vector_engine",
                    "path": "system.cpu.ve_interface.vector_engine",
                    "eventq_index": 0,
                    "num_clusters": 1,
                    "num_lanes": 4,
                    "system": "system",
                    "vector_config": {
                        "type": "VectorConfig",
                        "cxx_class": "VectorConfig",
                        "name": "vector_config",
                        "path": "system.cpu.ve_interface.vector_engine.vector_config",
                        "eventq_index": 0,
                        "max_vl": 1024
                    },
                    "vector_inst_queue": {
                        "type": "InstQueue",
                        "cxx_class": "InstQueue",
                        "name": "vector_inst_queue",
                        "path": "system.cpu.ve_interface.vector_engine.vector_inst_queue",
                        "OoO_queues": false,
                        "clk_domain": "system.clk_domain",
                        "eventq_index": 0,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu.ve_interface.vector_engine.vector_inst_queue.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "vector_arith_queue_size": 32,
                        "vector_mem_queue_size": 32
                    },
                    "vector_lane": [
                        {
                            "type": "VectorLane",
                            "cxx_class": "VectorLane",
                            "name": "vector_lane",
                            "path": "system.cpu.ve_interface.vector_engine.vector_lane",
                            "dataPath": {
                                "type": "Datapath",
                                "cxx_class": "Datapath",
                                "name": "dataPath",
                                "path": "system.cpu.ve_interface.vector_engine.vector_lane.dataPath",
                                "VectorLanes": 4,
                                "clk_domain": {
                                    "type": "SrcClockDomain",
                                    "cxx_class": "SrcClockDomain",
                                    "name": "clk_domain",
                                    "path": "system.cpu.ve_interface.vector_engine.vector_lane.dataPath.clk_domain",
                                    "clock": [
                                        1000
                                    ],
                                    "domain_id": -1,
                                    "eventq_index": 0,
                                    "init_perf_level": 0,
                                    "voltage_domain": {
                                        "type": "VoltageDomain",
                                        "cxx_class": "VoltageDomain",
                                        "name": "voltage_domain",
                                        "path": "system.cpu.ve_interface.vector_engine.vector_lane.dataPath.clk_domain.voltage_domain",
                                        "eventq_index": 0,
                                        "voltage": [
                                            1.0
                                        ]
                                    }
                                },
                                "eventq_index": 0,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "PowerState",
                                    "name": "power_state",
                                    "path": "system.cpu.ve_interface.vector_engine.vector_lane.dataPath.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                }
                            },
                            "dstReader": {
                                "type": "MemUnitReadTiming",
                                "cxx_class": "MemUnitReadTiming",
                                "name": "dstReader",
                                "path": "system.cpu.ve_interface.vector_engine.vector_lane.dstReader",
                                "VRF_LineSize": 32,
                                "cacheLineSize": 64,
                                "channel": 3,
                                "clk_domain": "system.clk_domain",
                                "eventq_index": 0,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "PowerState",
                                    "name": "power_state",
                                    "path": "system.cpu.ve_interface.vector_engine.vector_lane.dstReader.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                }
                            },
                            "dstWriter": {
                                "type": "MemUnitWriteTiming",
                                "cxx_class": "MemUnitWriteTiming",
                                "name": "dstWriter",
                                "path": "system.cpu.ve_interface.vector_engine.vector_lane.dstWriter",
                                "VRF_LineSize": 32,
                                "cacheLineSize": 64,
                                "channel": 4,
                                "clk_domain": "system.clk_domain",
                                "eventq_index": 0,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "PowerState",
                                    "name": "power_state",
                                    "path": "system.cpu.ve_interface.vector_engine.vector_lane.dstWriter.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                }
                            },
                            "eventq_index": 0,
                            "lane_id": 0,
                            "srcAReader": {
                                "type": "MemUnitReadTiming",
                                "cxx_class": "MemUnitReadTiming",
                                "name": "srcAReader",
                                "path": "system.cpu.ve_interface.vector_engine.vector_lane.srcAReader",
                                "VRF_LineSize": 32,
                                "cacheLineSize": 64,
                                "channel": 0,
                                "clk_domain": "system.clk_domain",
                                "eventq_index": 0,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "PowerState",
                                    "name": "power_state",
                                    "path": "system.cpu.ve_interface.vector_engine.vector_lane.srcAReader.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                }
                            },
                            "srcBReader": {
                                "type": "MemUnitReadTiming",
                                "cxx_class": "MemUnitReadTiming",
                                "name": "srcBReader",
                                "path": "system.cpu.ve_interface.vector_engine.vector_lane.srcBReader",
                                "VRF_LineSize": 32,
                                "cacheLineSize": 64,
                                "channel": 1,
                                "clk_domain": "system.clk_domain",
                                "eventq_index": 0,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "PowerState",
                                    "name": "power_state",
                                    "path": "system.cpu.ve_interface.vector_engine.vector_lane.srcBReader.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                }
                            },
                            "srcMReader": {
                                "type": "MemUnitReadTiming",
                                "cxx_class": "MemUnitReadTiming",
                                "name": "srcMReader",
                                "path": "system.cpu.ve_interface.vector_engine.vector_lane.srcMReader",
                                "VRF_LineSize": 32,
                                "cacheLineSize": 64,
                                "channel": 2,
                                "clk_domain": "system.clk_domain",
                                "eventq_index": 0,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "PowerState",
                                    "name": "power_state",
                                    "path": "system.cpu.ve_interface.vector_engine.vector_lane.srcMReader.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                }
                            }
                        }
                    ],
                    "vector_memory_unit": {
                        "type": "VectorMemUnit",
                        "cxx_class": "VectorMemUnit",
                        "name": "vector_memory_unit",
                        "path": "system.cpu.ve_interface.vector_engine.vector_memory_unit",
                        "eventq_index": 0,
                        "memReader": {
                            "type": "MemUnitReadTiming",
                            "cxx_class": "MemUnitReadTiming",
                            "name": "memReader",
                            "path": "system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader",
                            "VRF_LineSize": 32,
                            "cacheLineSize": 64,
                            "channel": 5,
                            "clk_domain": "system.clk_domain",
                            "eventq_index": 0,
                            "power_model": [],
                            "power_state": {
                                "type": "PowerState",
                                "cxx_class": "PowerState",
                                "name": "power_state",
                                "path": "system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader.power_state",
                                "clk_gate_bins": 20,
                                "clk_gate_max": 1000000000000,
                                "clk_gate_min": 1000,
                                "default_state": "UNDEFINED",
                                "eventq_index": 0,
                                "leaders": [],
                                "possible_states": []
                            }
                        },
                        "memReader_addr": {
                            "type": "MemUnitReadTiming",
                            "cxx_class": "MemUnitReadTiming",
                            "name": "memReader_addr",
                            "path": "system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader_addr",
                            "VRF_LineSize": 32,
                            "cacheLineSize": 64,
                            "channel": 7,
                            "clk_domain": "system.clk_domain",
                            "eventq_index": 0,
                            "power_model": [],
                            "power_state": {
                                "type": "PowerState",
                                "cxx_class": "PowerState",
                                "name": "power_state",
                                "path": "system.cpu.ve_interface.vector_engine.vector_memory_unit.memReader_addr.power_state",
                                "clk_gate_bins": 20,
                                "clk_gate_max": 1000000000000,
                                "clk_gate_min": 1000,
                                "default_state": "UNDEFINED",
                                "eventq_index": 0,
                                "leaders": [],
                                "possible_states": []
                            }
                        },
                        "memWriter": {
                            "type": "MemUnitWriteTiming",
                            "cxx_class": "MemUnitWriteTiming",
                            "name": "memWriter",
                            "path": "system.cpu.ve_interface.vector_engine.vector_memory_unit.memWriter",
                            "VRF_LineSize": 32,
                            "cacheLineSize": 64,
                            "channel": 6,
                            "clk_domain": "system.clk_domain",
                            "eventq_index": 0,
                            "power_model": [],
                            "power_state": {
                                "type": "PowerState",
                                "cxx_class": "PowerState",
                                "name": "power_state",
                                "path": "system.cpu.ve_interface.vector_engine.vector_memory_unit.memWriter.power_state",
                                "clk_gate_bins": 20,
                                "clk_gate_max": 1000000000000,
                                "clk_gate_min": 1000,
                                "default_state": "UNDEFINED",
                                "eventq_index": 0,
                                "leaders": [],
                                "possible_states": []
                            }
                        }
                    },
                    "vector_reg": {
                        "type": "VectorRegister",
                        "cxx_class": "VectorRegister",
                        "name": "vector_reg",
                        "path": "system.cpu.ve_interface.vector_engine.vector_reg",
                        "accessLatency": 1,
                        "clk_domain": "system.clk_domain",
                        "eventq_index": 0,
                        "lineSize": 32,
                        "mvl": 1024,
                        "numPorts": 8,
                        "num_lanes": 4,
                        "num_regs": 40,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu.ve_interface.vector_engine.vector_reg.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "size": 5120,
                        "port": {
                            "role": "GEM5 RESPONDER",
                            "peer": [
                                "system.cpu.ve_interface.vector_engine.vector_reg_port[0]",
                                "system.cpu.ve_interface.vector_engine.vector_reg_port[1]",
                                "system.cpu.ve_interface.vector_engine.vector_reg_port[2]",
                                "system.cpu.ve_interface.vector_engine.vector_reg_port[3]",
                                "system.cpu.ve_interface.vector_engine.vector_reg_port[4]",
                                "system.cpu.ve_interface.vector_engine.vector_reg_port[5]",
                                "system.cpu.ve_interface.vector_engine.vector_reg_port[6]",
                                "system.cpu.ve_interface.vector_engine.vector_reg_port[7]"
                            ],
                            "is_source": "False"
                        }
                    },
                    "vector_reg_validbit": {
                        "type": "VectorValidBit",
                        "cxx_class": "VectorValidBit",
                        "name": "vector_reg_validbit",
                        "path": "system.cpu.ve_interface.vector_engine.vector_reg_validbit",
                        "PhysicalRegs": 40,
                        "eventq_index": 0
                    },
                    "vector_rename": {
                        "type": "VectorRename",
                        "cxx_class": "VectorRename",
                        "name": "vector_rename",
                        "path": "system.cpu.ve_interface.vector_engine.vector_rename",
                        "PhysicalRegs": 40,
                        "eventq_index": 0
                    },
                    "vector_rf_ports": 8,
                    "vector_rob": {
                        "type": "ReorderBuffer",
                        "cxx_class": "ReorderBuffer",
                        "name": "vector_rob",
                        "path": "system.cpu.ve_interface.vector_engine.vector_rob",
                        "ROB_Size": 64,
                        "clk_domain": "system.clk_domain",
                        "eventq_index": 0,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu.ve_interface.vector_engine.vector_rob.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        }
                    },
                    "vector_mem_port": {
                        "role": "GEM5 REQUESTER",
                        "peer": "system.l1bus.slave[1]",
                        "is_source": "True"
                    },
                    "vector_reg_port": {
                        "role": "GEM5 REQUESTER",
                        "peer": [
                            "system.cpu.ve_interface.vector_engine.vector_reg.port[0]",
                            "system.cpu.ve_interface.vector_engine.vector_reg.port[1]",
                            "system.cpu.ve_interface.vector_engine.vector_reg.port[2]",
                            "system.cpu.ve_interface.vector_engine.vector_reg.port[3]",
                            "system.cpu.ve_interface.vector_engine.vector_reg.port[4]",
                            "system.cpu.ve_interface.vector_engine.vector_reg.port[5]",
                            "system.cpu.ve_interface.vector_engine.vector_reg.port[6]",
                            "system.cpu.ve_interface.vector_engine.vector_reg.port[7]"
                        ],
                        "is_source": "True"
                    }
                }
            },
            "wait_for_remote_gdb": false,
            "workload": [
                {
                    "type": "Process",
                    "cxx_class": "Process",
                    "name": "workload",
                    "path": "system.cpu.workload",
                    "cmd": [
                        "/workspaces/plct-gem5/riscv-vectorized-benchmark-suite/_chaintest/bin/chaintest"
                    ],
                    "cwd": "/workspaces/plct-gem5/riscv-vectorized-benchmark-suite/_chaintest",
                    "drivers": [],
                    "egid": 100,
                    "env": [],
                    "errout": "cerr",
                    "euid": 100,
                    "eventq_index": 0,
                    "executable": "/workspaces/plct-gem5/riscv-vectorized-benchmark-suite/_chaintest/bin/chaintest",
                    "gid": 100,
                    "input": "cin",
                    "kvmInSE": false,
                    "maxStackSize": 67108864,
                    "output": "cout",
                    "pgid": 100,
                    "pid": 100,
                    "ppid": 0,
                    "release": "5.1.0",
                    "simpoint": 0,
                    "system": "system",
                    "uid": 100,
                    "useArchPT": false
                }
            ],
            "dcache": {
                "type": "Cache",
                "cxx_class": "Cache",
                "name": "dcache",
                "path": "system.cpu.dcache",
                "addr_ranges": [
                    "0:18446744073709551615"
                ],
                "assoc": 4,
                "clk_domain": "system.clk_domain",
                "clusivity": "mostly_incl",
                "compressor": null,
                "data_latency": 0,
                "demand_mshr_reserve": 1,
                "eventq_index": 0,
                "is_read_only": false,
                "max_miss_count": 0,
                "mshrs": 4,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "PowerState",
                    "name": "power_state",
                    "path": "system.cpu.dcache.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "prefetch_on_access": false,
                "prefetcher": null,
                "replacement_policy": {
                    "type": "LRURP",
                    "cxx_class": "LRURP",
                    "name": "replacement_policy",
                    "path": "system.cpu.dcache.replacement_policy",
                    "eventq_index": 0
                },
                "response_latency": 0,
                "sequential_access": false,
                "size": 16777216,
                "system": "system",
                "tag_latency": 0,
                "tags": {
                    "type": "BaseSetAssoc",
                    "cxx_class": "BaseSetAssoc",
                    "name": "tags",
                    "path": "system.cpu.dcache.tags",
                    "assoc": 4,
                    "block_size": 64,
                    "clk_domain": "system.clk_domain",
                    "entry_size": 64,
                    "eventq_index": 0,
                    "indexing_policy": {
                        "type": "SetAssociative",
                        "cxx_class": "SetAssociative",
                        "name": "indexing_policy",
                        "path": "system.cpu.dcache.tags.indexing_policy",
                        "assoc": 4,
                        "entry_size": 64,
                        "eventq_index": 0,
                        "size": 16777216
                    },
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu.dcache.tags.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "replacement_policy": "system.cpu.dcache.replacement_policy",
                    "sequential_access": false,
                    "size": 16777216,
                    "system": "system",
                    "tag_latency": 0,
                    "warmup_percentage": 0
                },
                "tgts_per_mshr": 20,
                "warmup_percentage": 0,
                "write_allocator": null,
                "write_buffers": 8,
                "writeback_clean": false,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.l1bus.master[0]",
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTER",
                    "peer": "system.l2bus.slave[1]",
                    "is_source": "True"
                }
            },
            "icache": {
                "type": "Cache",
                "cxx_class": "Cache",
                "name": "icache",
                "path": "system.cpu.icache",
                "addr_ranges": [
                    "0:18446744073709551615"
                ],
                "assoc": 4,
                "clk_domain": "system.clk_domain",
                "clusivity": "mostly_incl",
                "compressor": null,
                "data_latency": 0,
                "demand_mshr_reserve": 1,
                "eventq_index": 0,
                "is_read_only": false,
                "max_miss_count": 0,
                "mshrs": 4,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "PowerState",
                    "name": "power_state",
                    "path": "system.cpu.icache.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "prefetch_on_access": false,
                "prefetcher": null,
                "replacement_policy": {
                    "type": "LRURP",
                    "cxx_class": "LRURP",
                    "name": "replacement_policy",
                    "path": "system.cpu.icache.replacement_policy",
                    "eventq_index": 0
                },
                "response_latency": 0,
                "sequential_access": false,
                "size": 65536,
                "system": "system",
                "tag_latency": 0,
                "tags": {
                    "type": "BaseSetAssoc",
                    "cxx_class": "BaseSetAssoc",
                    "name": "tags",
                    "path": "system.cpu.icache.tags",
                    "assoc": 4,
                    "block_size": 64,
                    "clk_domain": "system.clk_domain",
                    "entry_size": 64,
                    "eventq_index": 0,
                    "indexing_policy": {
                        "type": "SetAssociative",
                        "cxx_class": "SetAssociative",
                        "name": "indexing_policy",
                        "path": "system.cpu.icache.tags.indexing_policy",
                        "assoc": 4,
                        "entry_size": 64,
                        "eventq_index": 0,
                        "size": 65536
                    },
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu.icache.tags.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "replacement_policy": "system.cpu.icache.replacement_policy",
                    "sequential_access": false,
                    "size": 65536,
                    "system": "system",
                    "tag_latency": 0,
                    "warmup_percentage": 0
                },
                "tgts_per_mshr": 20,
                "warmup_percentage": 0,
                "write_allocator": null,
                "write_buffers": 8,
                "writeback_clean": false,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.cpu.icache_port",
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTER",
                    "peer": "system.l2bus.slave[0]",
                    "is_source": "True"
                }
            },
            "dcache_port": {
                "role": "GEM5 REQUESTER",
                "peer": "system.l1bus.slave[0]",
                "is_source": "True"
            },
            "icache_port": {
                "role": "GEM5 REQUESTER",
                "peer": "system.cpu.icache.cpu_side",
                "is_source": "True"
            }
        },
        "dvfs_handler": {
            "type": "DVFSHandler",
            "cxx_class": "DVFSHandler",
            "name": "dvfs_handler",
            "path": "system.dvfs_handler",
            "domains": [],
            "enable": false,
            "eventq_index": 0,
            "sys_clk_domain": "system.clk_domain",
            "transition_latency": 100000000
        },
        "l1bus": {
            "type": "CoherentXBar",
            "cxx_class": "CoherentXBar",
            "name": "l1bus",
            "path": "system.l1bus",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 0,
            "frontend_latency": 0,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": false,
            "point_of_unification": false,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "PowerState",
                "name": "power_state",
                "path": "system.l1bus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 0,
            "snoop_filter": null,
            "snoop_response_latency": 0,
            "system": "system",
            "use_default_range": false,
            "width": 64,
            "master": {
                "role": "GEM5 REQUESTER",
                "peer": [
                    "system.cpu.dcache.cpu_side"
                ],
                "is_source": "True"
            },
            "slave": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.cpu.dcache_port",
                    "system.cpu.ve_interface.vector_engine.vector_mem_port"
                ],
                "is_source": "False"
            }
        },
        "l2bus": {
            "type": "CoherentXBar",
            "cxx_class": "CoherentXBar",
            "name": "l2bus",
            "path": "system.l2bus",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 0,
            "frontend_latency": 1,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": false,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "PowerState",
                "name": "power_state",
                "path": "system.l2bus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 1,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "SnoopFilter",
                "name": "snoop_filter",
                "path": "system.l2bus.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 0,
                "max_capacity": 8388608,
                "system": "system"
            },
            "snoop_response_latency": 1,
            "system": "system",
            "use_default_range": false,
            "width": 32,
            "master": {
                "role": "GEM5 REQUESTER",
                "peer": [
                    "system.l2cache.cpu_side"
                ],
                "is_source": "True"
            },
            "slave": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.cpu.icache.mem_side",
                    "system.cpu.dcache.mem_side"
                ],
                "is_source": "False"
            }
        },
        "l2cache": {
            "type": "Cache",
            "cxx_class": "Cache",
            "name": "l2cache",
            "path": "system.l2cache",
            "addr_ranges": [
                "0:18446744073709551615"
            ],
            "assoc": 8,
            "clk_domain": "system.clk_domain",
            "clusivity": "mostly_incl",
            "compressor": null,
            "data_latency": 0,
            "demand_mshr_reserve": 1,
            "eventq_index": 0,
            "is_read_only": false,
            "max_miss_count": 0,
            "mshrs": 20,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "PowerState",
                "name": "power_state",
                "path": "system.l2cache.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "prefetch_on_access": false,
            "prefetcher": null,
            "replacement_policy": {
                "type": "LRURP",
                "cxx_class": "LRURP",
                "name": "replacement_policy",
                "path": "system.l2cache.replacement_policy",
                "eventq_index": 0
            },
            "response_latency": 0,
            "sequential_access": false,
            "size": 33554432,
            "system": "system",
            "tag_latency": 0,
            "tags": {
                "type": "BaseSetAssoc",
                "cxx_class": "BaseSetAssoc",
                "name": "tags",
                "path": "system.l2cache.tags",
                "assoc": 8,
                "block_size": 64,
                "clk_domain": "system.clk_domain",
                "entry_size": 64,
                "eventq_index": 0,
                "indexing_policy": {
                    "type": "SetAssociative",
                    "cxx_class": "SetAssociative",
                    "name": "indexing_policy",
                    "path": "system.l2cache.tags.indexing_policy",
                    "assoc": 8,
                    "entry_size": 64,
                    "eventq_index": 0,
                    "size": 33554432
                },
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "PowerState",
                    "name": "power_state",
                    "path": "system.l2cache.tags.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "replacement_policy": "system.l2cache.replacement_policy",
                "sequential_access": false,
                "size": 33554432,
                "system": "system",
                "tag_latency": 0,
                "warmup_percentage": 0
            },
            "tgts_per_mshr": 12,
            "warmup_percentage": 0,
            "write_allocator": null,
            "write_buffers": 8,
            "writeback_clean": false,
            "cpu_side": {
                "role": "GEM5 RESPONDER",
                "peer": "system.l2bus.master[0]",
                "is_source": "False"
            },
            "mem_side": {
                "role": "GEM5 REQUESTER",
                "peer": "system.membus.slave[0]",
                "is_source": "True"
            }
        },
        "mem_ctrl": {
            "type": "SimpleMemory",
            "cxx_class": "SimpleMemory",
            "name": "mem_ctrl",
            "path": "system.mem_ctrl",
            "bandwidth": "78.000000",
            "clk_domain": "system.clk_domain",
            "conf_table_reported": true,
            "eventq_index": 0,
            "image_file": "",
            "in_addr_map": true,
            "kvm_map": true,
            "latency": 0,
            "latency_var": 0,
            "null": false,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "PowerState",
                "name": "power_state",
                "path": "system.mem_ctrl.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "range": "0:8589934592",
            "port": {
                "role": "GEM5 RESPONDER",
                "peer": "system.membus.master[0]",
                "is_source": "False"
            }
        },
        "membus": {
            "type": "CoherentXBar",
            "cxx_class": "CoherentXBar",
            "name": "membus",
            "path": "system.membus",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 4,
            "frontend_latency": 3,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": true,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "PowerState",
                "name": "power_state",
                "path": "system.membus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 2,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "SnoopFilter",
                "name": "snoop_filter",
                "path": "system.membus.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 1,
                "max_capacity": 8388608,
                "system": "system"
            },
            "snoop_response_latency": 4,
            "system": "system",
            "use_default_range": false,
            "width": 16,
            "master": {
                "role": "GEM5 REQUESTER",
                "peer": [
                    "system.mem_ctrl.port"
                ],
                "is_source": "True"
            },
            "slave": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.l2cache.mem_side",
                    "system.system_port"
                ],
                "is_source": "False"
            }
        },
        "system_port": {
            "role": "GEM5 REQUESTER",
            "peer": "system.membus.slave[1]",
            "is_source": "True"
        }
    }
}