Analysis & Synthesis report for UART
Mon Oct 26 14:06:39 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |UART|UART_RX:U3|state
  9. State Machine - |UART|UART_TX:U2|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: UART_TX:U2
 16. Parameter Settings for User Entity Instance: UART_TX:U2|divider:U1
 17. Parameter Settings for User Entity Instance: UART_RX:U3
 18. Parameter Settings for User Entity Instance: UART_RX:U3|divider:U1
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-------------------------------+------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Mon Oct 26 14:06:39 2015    ;
; Quartus II Version            ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name                 ; UART                                     ;
; Top-level Entity Name         ; UART                                     ;
; Family                        ; Stratix II                               ;
; Logic utilization             ; N/A                                      ;
;     Combinational ALUTs       ; 30                                       ;
;     Dedicated logic registers ; 33                                       ;
; Total registers               ; 33                                       ;
; Total pins                    ; 22                                       ;
; Total virtual pins            ; 0                                        ;
; Total block memory bits       ; 0                                        ;
; DSP block 9-bit elements      ; 0                                        ;
; Total PLLs                    ; 0                                        ;
; Total DLLs                    ; 0                                        ;
+-------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; UART               ; UART               ;
; Family name                                                                ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                           ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                       ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------+
; UART.v                           ; yes             ; User Verilog HDL File  ; E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v    ;
; UART_TX.v                        ; yes             ; User Verilog HDL File  ; E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v ;
; divider.v                        ; yes             ; User Verilog HDL File  ; E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v ;
; UART_RX.v                        ; yes             ; User Verilog HDL File  ; E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_RX.v ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                   ;
+-----------------------------------------------+-------------------------------+
; Resource                                      ; Usage                         ;
+-----------------------------------------------+-------------------------------+
; Estimated ALUTs Used                          ; 30                            ;
; Dedicated logic registers                     ; 33                            ;
;                                               ;                               ;
; Estimated ALUTs Unavailable                   ; 1                             ;
;                                               ;                               ;
; Total combinational functions                 ; 30                            ;
; Combinational ALUT usage by number of inputs  ;                               ;
;     -- 7 input functions                      ; 1                             ;
;     -- 6 input functions                      ; 1                             ;
;     -- 5 input functions                      ; 3                             ;
;     -- 4 input functions                      ; 8                             ;
;     -- <=3 input functions                    ; 17                            ;
;                                               ;                               ;
; Combinational ALUTs by mode                   ;                               ;
;     -- normal mode                            ; 24                            ;
;     -- extended LUT mode                      ; 1                             ;
;     -- arithmetic mode                        ; 5                             ;
;     -- shared arithmetic mode                 ; 0                             ;
;                                               ;                               ;
; Estimated ALUT/register pairs used            ; 43                            ;
;                                               ;                               ;
; Total registers                               ; 33                            ;
;     -- Dedicated logic registers              ; 33                            ;
;     -- I/O registers                          ; 0                             ;
;                                               ;                               ;
; Estimated ALMs:  partially or completely used ; 22                            ;
;                                               ;                               ;
; I/O pins                                      ; 22                            ;
; Maximum fan-out node                          ; UART_TX:U2|divider:U1|Clk_out ;
; Maximum fan-out                               ; 29                            ;
; Total fan-out                                 ; 208                           ;
; Average fan-out                               ; 2.45                          ;
+-----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                   ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name         ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------+--------------+
; |UART                      ; 30 (0)            ; 33 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 22   ; 0            ; |UART                       ; work         ;
;    |UART_TX:U2|            ; 30 (18)           ; 33 (27)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |UART|UART_TX:U2            ;              ;
;       |divider:U1|         ; 12 (12)           ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |UART|UART_TX:U2|divider:U1 ; work         ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |UART|UART_RX:U3|state                ;
+--------------+------------+--------------+------------+
; Name         ; state.read ; state.finish ; state.idle ;
+--------------+------------+--------------+------------+
; state.idle   ; 0          ; 0            ; 0          ;
; state.read   ; 1          ; 0            ; 1          ;
; state.finish ; 0          ; 1            ; 1          ;
+--------------+------------+--------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |UART|UART_TX:U2|state                     ;
+----------------+-------------+----------------+------------+
; Name           ; state.ready ; state.transmit ; state.idle ;
+----------------+-------------+----------------+------------+
; state.idle     ; 0           ; 0              ; 0          ;
; state.ready    ; 1           ; 0              ; 1          ;
; state.transmit ; 0           ; 1              ; 1          ;
+----------------+-------------+----------------+------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; UART_RX:U3|error                       ; Stuck at VCC due to stuck port data_in      ;
; UART_RX:U3|rdf                         ; Stuck at GND due to stuck port data_in      ;
; UART_RX:U3|c[0..2]                     ; Lost fanout                                 ;
; UART_RX:U3|state.idle                  ; Lost fanout                                 ;
; UART_RX:U3|state.read                  ; Stuck at GND due to stuck port data_in      ;
; UART_RX:U3|data_buf[0..7]              ; Stuck at GND due to stuck port clock_enable ;
; UART_RX:U3|state.finish                ; Stuck at GND due to stuck port data_in      ;
; UART_RX:U3|t[0..3]                     ; Stuck at GND due to stuck port clock_enable ;
; UART_RX:U3|rdc                         ; Stuck at GND due to stuck port data_in      ;
; UART_RX:U3|divider:U1|Q[0]             ; Stuck at VCC due to stuck port clock_enable ;
; UART_RX:U3|divider:U1|Q[1]             ; Stuck at GND due to stuck port clock_enable ;
; UART_RX:U3|divider:U1|Q[2]             ; Stuck at VCC due to stuck port clock_enable ;
; UART_RX:U3|divider:U1|Q[3..4]          ; Stuck at GND due to stuck port clock_enable ;
; UART_RX:U3|divider:U1|Clk_out          ; Stuck at GND due to stuck port sclear       ;
; Total Number of Removed Registers = 27 ;                                             ;
+----------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                             ;
+-----------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name         ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+-----------------------+---------------------------+-------------------------------------------------------------------------------------+
; UART_RX:U3|state.read ; Stuck at GND              ; UART_RX:U3|data_buf[0], UART_RX:U3|data_buf[1], UART_RX:U3|data_buf[2],             ;
;                       ; due to stuck port data_in ; UART_RX:U3|data_buf[3], UART_RX:U3|data_buf[4], UART_RX:U3|data_buf[5],             ;
;                       ;                           ; UART_RX:U3|data_buf[6], UART_RX:U3|data_buf[7], UART_RX:U3|state.finish,            ;
;                       ;                           ; UART_RX:U3|t[1], UART_RX:U3|t[2], UART_RX:U3|t[3], UART_RX:U3|rdc                   ;
; UART_RX:U3|rdf        ; Stuck at GND              ; UART_RX:U3|divider:U1|Q[0], UART_RX:U3|divider:U1|Q[1], UART_RX:U3|divider:U1|Q[2], ;
;                       ; due to stuck port data_in ; UART_RX:U3|divider:U1|Q[3], UART_RX:U3|divider:U1|Q[4]                              ;
+-----------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 33    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 24    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; UART_TX:U2|divider:U1|Q[2]             ; 2       ;
; UART_TX:U2|divider:U1|Q[0]             ; 2       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 3:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; Yes        ; |UART|UART_TX:U2|divider:U1|Q[1] ;
; 3:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; Yes        ; |UART|UART_RX:U3|divider:U1|Q[4] ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 0 ALUTs              ; 16 ALUTs               ; Yes        ; |UART|UART_TX:U2|shift_reg[8]    ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |UART|UART_TX:U2|divider:U1|Q[0] ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |UART|UART_RX:U3|divider:U1|Q[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TX:U2 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; idle           ; 00    ; Unsigned Binary                ;
; ready          ; 01    ; Unsigned Binary                ;
; transmit       ; 11    ; Unsigned Binary                ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TX:U2|divider:U1 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 6     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_RX:U3 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; idle           ; 00    ; Unsigned Binary                ;
; read           ; 01    ; Unsigned Binary                ;
; finish         ; 11    ; Unsigned Binary                ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_RX:U3|divider:U1 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 6     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Oct 26 14:06:38 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file uart.v
    Info: Found entity 1: UART
Info: Found 1 design units, including 1 entities, in source file uart_tx.v
    Info: Found entity 1: UART_TX
Info: Found 1 design units, including 1 entities, in source file divider.v
    Info: Found entity 1: divider
Info: Found 1 design units, including 1 entities, in source file uart_rx.v
    Info: Found entity 1: UART_RX
Warning (10227): Verilog HDL Port Declaration warning at UART.v(18): data type declaration for "data" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at UART.v(5): see declaration for object "data"
Warning (10227): Verilog HDL Port Declaration warning at UART_TX.v(13): data type declaration for "data" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at UART_TX.v(3): see declaration for object "data"
Warning (10227): Verilog HDL Port Declaration warning at UART_RX.v(11): data type declaration for "data" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at UART_RX.v(3): see declaration for object "data"
Info: Elaborating entity "UART" for the top level hierarchy
Info: Elaborating entity "UART_TX" for hierarchy "UART_TX:U2"
Warning (10230): Verilog HDL assignment warning at UART_TX.v(64): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "divider" for hierarchy "UART_TX:U2|divider:U1"
Warning (10230): Verilog HDL assignment warning at divider.v(8): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at divider.v(26): truncated value with size 32 to match size of target (5)
Info: Elaborating entity "UART_RX" for hierarchy "UART_RX:U3"
Warning (10036): Verilog HDL or VHDL warning at UART_RX.v(16): object "rss" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at UART_RX.v(32): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at UART_RX.v(78): truncated value with size 32 to match size of target (4)
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "clk_rx" is stuck at GND
    Warning (13410): Pin "error" is stuck at VCC
    Warning (13410): Pin "rdc" is stuck at GND
    Warning (13410): Pin "rdf" is stuck at GND
Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below.
    Info: Register "UART_RX:U3|c[0]" lost all its fanouts during netlist optimizations.
    Info: Register "UART_RX:U3|c[1]" lost all its fanouts during netlist optimizations.
    Info: Register "UART_RX:U3|c[2]" lost all its fanouts during netlist optimizations.
    Info: Register "UART_RX:U3|state.idle" lost all its fanouts during netlist optimizations.
Warning: Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rd"
    Warning (15610): No output dependent on input pin "Rxd"
Info: Implemented 68 device resources after synthesis - the final resource count might be different
    Info: Implemented 6 input pins
    Info: Implemented 8 output pins
    Info: Implemented 8 bidirectional pins
    Info: Implemented 46 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 218 megabytes
    Info: Processing ended: Mon Oct 26 14:06:39 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


