#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Nov  7 20:55:55 2024
# Process ID: 368009
# Current directory: /home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/vivado.log
# Journal file: /home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/vivado.jou
# Running On        :eecs-digital-26
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :5100.000 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33325 MB
# Swap memory       :8589 MB
# Total Virtual     :41915 MB
# Available Virtual :40754 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip
blk_mem_gen_0
# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
# synth_ip [get_ips]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/ip/blk_mem_gen_0/blk_mem_gen_0.xci
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 368036
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2172.531 ; gain = 402.656 ; free physical = 25084 ; free virtual = 37467
---------------------------------------------------------------------------------
WARNING: [Synth 8-9661] initial value of parameter 'STAGES' is omitted [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:4]
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/video_sig_gen.sv:18]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/video_sig_gen.sv:19]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'cw_hdmi_clk_wiz' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/cw_hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'cw_hdmi_clk_wiz' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/cw_hdmi_clk_wiz.v:69]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_hdmi_clk_wiz' is unconnected for instance 'wizard_hdmi' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/top_level.sv:48]
WARNING: [Synth 8-7023] instance 'wizard_hdmi' of module 'cw_hdmi_clk_wiz' has 5 connections declared, but only 4 given [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/top_level.sv:48]
INFO: [Synth 8-6157] synthesizing module 'cw_fast_clk_wiz' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/cw_fast_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
INFO: [Synth 8-6155] done synthesizing module 'cw_fast_clk_wiz' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/cw_fast_clk_wiz.v:71]
WARNING: [Synth 8-7071] port 'clk_mig' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/top_level.sv:54]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/top_level.sv:54]
WARNING: [Synth 8-7023] instance 'wizard_migcam' of module 'cw_fast_clk_wiz' has 7 connections declared, but only 5 given [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/top_level.sv:54]
INFO: [Synth 8-6157] synthesizing module 'pixel_reconstruct' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pixel_reconstruct.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'pixel_reconstruct' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pixel_reconstruct.sv:4]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/.Xil/Vivado-368009-eecs-digital-26/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/.Xil/Vivado-368009-eecs-digital-26/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rgb_to_ycrcb' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/rgb_to_ycrcb.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'rgb_to_ycrcb' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/rgb_to_ycrcb.sv:59]
WARNING: [Synth 8-689] width (8) of port connection 'r_in' does not match port width (10) of module 'rgb_to_ycrcb' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/top_level.sv:221]
WARNING: [Synth 8-689] width (8) of port connection 'g_in' does not match port width (10) of module 'rgb_to_ycrcb' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/top_level.sv:222]
WARNING: [Synth 8-689] width (8) of port connection 'b_in' does not match port width (10) of module 'rgb_to_ycrcb' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/top_level.sv:223]
INFO: [Synth 8-6157] synthesizing module 'pipeline' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:2]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter STAGES bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:2]
INFO: [Synth 8-6157] synthesizing module 'channel_select' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/channel_select.sv:6]
INFO: [Synth 8-226] default block is never used [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/channel_select.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'channel_select' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/channel_select.sv:6]
INFO: [Synth 8-6157] synthesizing module 'threshold' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/threshold.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'threshold' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/threshold.sv:7]
INFO: [Synth 8-6157] synthesizing module 'lab05_ssc' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/lab05_ssc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/lab05_ssc.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/lab05_ssc.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'lab05_ssc' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/lab05_ssc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized0' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:2]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter STAGES bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized0' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:2]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized1' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:2]
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter STAGES bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized1' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:2]
INFO: [Synth 8-6157] synthesizing module 'center_of_mass' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/center_of_mass.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/center_of_mass.sv:56]
INFO: [Synth 8-6157] synthesizing module 'divider' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/divider.sv:4]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/divider.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'center_of_mass' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/center_of_mass.sv:2]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized2' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:2]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter STAGES bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized2' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:2]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized3' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:2]
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter STAGES bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized3' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:2]
INFO: [Synth 8-6157] synthesizing module 'image_sprite' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/image_sprite.sv:10]
	Parameter WIDTH bound to: 256 - type: integer 
	Parameter HEIGHT bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 65536 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: image.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'image.mem' is read successfully [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: palette.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'palette.mem' is read successfully [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized4' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:2]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized4' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'image_sprite' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/image_sprite.sv:10]
WARNING: [Synth 8-689] width (32) of port connection 'x_in' does not match port width (11) of module 'image_sprite' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/top_level.sv:418]
WARNING: [Synth 8-689] width (32) of port connection 'y_in' does not match port width (10) of module 'image_sprite' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/top_level.sv:419]
INFO: [Synth 8-6157] synthesizing module 'video_sig_gen' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/video_sig_gen.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'video_sig_gen' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/video_sig_gen.sv:4]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized5' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:2]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter STAGES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized5' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:2]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized6' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:2]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter STAGES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized6' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:2]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized7' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:2]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter STAGES bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized7' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:2]
INFO: [Synth 8-6157] synthesizing module 'video_mux' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/video_mux.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'video_mux' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/video_mux.sv:4]
WARNING: [Synth 8-689] width (24) of port connection 'crosshair_in' does not match port width (1) of module 'video_mux' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/top_level.sv:591]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tm_choice' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tm_choice' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/tm_choice.sv:1]
INFO: [Synth 8-226] default block is never used [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/tmds_encoder.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_serializer' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'tmds_serializer' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized1' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: rom.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'rom.mem' is read successfully [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized1' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6157] synthesizing module 'camera_registers' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/camera_registers.sv:4]
INFO: [Synth 8-6157] synthesizing module 'addr_increment' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/camera_registers.sv:233]
	Parameter ROLLOVER bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addr_increment' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/camera_registers.sv:233]
WARNING: [Synth 8-7071] port 'rollover_out' of module 'addr_increment' is unconnected for instance 'aia' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/camera_registers.sv:63]
WARNING: [Synth 8-7023] instance 'aia' of module 'addr_increment' has 6 connections declared, but only 5 given [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/camera_registers.sv:63]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/camera_registers.sv:78]
INFO: [Synth 8-6157] synthesizing module 'i2c_master' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/i2c_master.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/i2c_master.v:329]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/i2c_master.v:634]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/i2c_master.v:32]
WARNING: [Synth 8-7071] port 'm_axis_data_tdata' of module 'i2c_master' is unconnected for instance 'sccb_c' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/camera_registers.sv:197]
WARNING: [Synth 8-7071] port 'm_axis_data_tvalid' of module 'i2c_master' is unconnected for instance 'sccb_c' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/camera_registers.sv:197]
WARNING: [Synth 8-7071] port 'm_axis_data_tlast' of module 'i2c_master' is unconnected for instance 'sccb_c' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/camera_registers.sv:197]
WARNING: [Synth 8-7071] port 'stop_on_idle' of module 'i2c_master' is unconnected for instance 'sccb_c' [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/camera_registers.sv:197]
WARNING: [Synth 8-7023] instance 'sccb_c' of module 'i2c_master' has 30 connections declared, but only 26 given [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/camera_registers.sv:197]
INFO: [Synth 8-6155] done synthesizing module 'camera_registers' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/camera_registers.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element last_sampled_data_reg was removed.  [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pixel_reconstruct.sv:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'cb1_reg' and it is trimmed from '22' to '20' bits. [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/rgb_to_ycrcb.sv:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'cr1_reg' and it is trimmed from '22' to '20' bits. [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/rgb_to_ycrcb.sv:101]
WARNING: [Synth 8-3936] Found unconnected internal register 'y1_reg' and it is trimmed from '22' to '20' bits. [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/rgb_to_ycrcb.sv:92]
WARNING: [Synth 8-6014] Unused sequential element avg_x_reg was removed.  [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/center_of_mass.sv:48]
WARNING: [Synth 8-6014] Unused sequential element avg_y_reg was removed.  [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/center_of_mass.sv:49]
WARNING: [Synth 8-6014] Unused sequential element frame_count_reg was removed.  [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/video_sig_gen.sv:42]
WARNING: [Synth 8-6014] Unused sequential element ones_count_reg was removed.  [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/tmds_encoder.sv:36]
WARNING: [Synth 8-6014] Unused sequential element zeros_count_reg was removed.  [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/tmds_encoder.sv:37]
WARNING: [Synth 8-6014] Unused sequential element last_scl_i_reg_reg was removed.  [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/i2c_master.v:285]
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2299.500 ; gain = 529.625 ; free physical = 24943 ; free virtual = 37327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2317.312 ; gain = 547.438 ; free physical = 24943 ; free virtual = 37327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2317.312 ; gain = 547.438 ; free physical = 24943 ; free virtual = 37327
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2323.250 ; gain = 0.000 ; free physical = 24943 ; free virtual = 37327
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'frame_buffer'
Finished Parsing XDC File [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'frame_buffer'
Parsing XDC File [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2438.051 ; gain = 0.000 ; free physical = 24926 ; free virtual = 37310
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2438.051 ; gain = 0.000 ; free physical = 24926 ; free virtual = 37310
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'frame_buffer' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2438.051 ; gain = 668.176 ; free physical = 24915 ; free virtual = 37300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2438.051 ; gain = 668.176 ; free physical = 24915 ; free virtual = 37300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for frame_buffer. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2438.051 ; gain = 668.176 ; free physical = 24915 ; free virtual = 37300
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'center_of_mass'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'phy_state_reg_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'camera_registers'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                  DIVIDE |                              010 |                               01
                    DONE |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'center_of_mass'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                     000000000001 |                            00000
        STATE_START_WAIT |                     000000000010 |                            00011
         STATE_ADDRESS_1 |                     000000000100 |                            00101
         STATE_ADDRESS_2 |                     000000001000 |                            00110
              STATE_READ |                     000000010000 |                            01010
       STATE_ACTIVE_READ |                     000000100000 |                            00010
             STATE_START |                     000001000000 |                            00100
              STATE_STOP |                     000010000000 |                            01011
           STATE_WRITE_1 |                     000100000000 |                            00111
           STATE_WRITE_2 |                     001000000000 |                            01000
           STATE_WRITE_3 |                     010000000000 |                            01001
      STATE_ACTIVE_WRITE |                     100000000000 |                            00001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          PHY_STATE_IDLE |                             0000 |                            00000
       PHY_STATE_START_1 |                             0001 |                            00100
       PHY_STATE_START_2 |                             0010 |                            00101
        PHY_STATE_ACTIVE |                             0011 |                            00001
PHY_STATE_REPEATED_START_1 |                             0100 |                            00010
PHY_STATE_REPEATED_START_2 |                             0101 |                            00011
   PHY_STATE_WRITE_BIT_1 |                             0110 |                            00110
   PHY_STATE_WRITE_BIT_2 |                             0111 |                            00111
   PHY_STATE_WRITE_BIT_3 |                             1000 |                            01000
    PHY_STATE_READ_BIT_1 |                             1001 |                            01001
    PHY_STATE_READ_BIT_2 |                             1010 |                            01010
    PHY_STATE_READ_BIT_3 |                             1011 |                            01011
    PHY_STATE_READ_BIT_4 |                             1100 |                            01100
        PHY_STATE_STOP_1 |                             1101 |                            01101
        PHY_STATE_STOP_2 |                             1110 |                            01110
        PHY_STATE_STOP_3 |                             1111 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'phy_state_reg_reg' using encoding 'sequential' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     RST |                        000000001 | 00000000000000000000000000000000
               WAIT_INIT |                        000000010 | 00000000000000000000000000000001
             GET_REGPAIR |                        000000100 | 00000000000000000000000000000010
            WAIT_REGPAIR |                        000001000 | 00000000000000000000000000000011
           WRITE_REGPAIR |                        000010000 | 00000000000000000000000000000100
               ISSUE_CMD |                        000100000 | 00000000000000000000000000000101
        WRITE_REGADDR_HI |                        001000000 | 00000000000000000000000000000110
        WRITE_REGADDR_LO |                        010000000 | 00000000000000000000000000000111
           WRITE_REGDATA |                        100000000 | 00000000000000000000000000001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'camera_registers'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2438.051 ; gain = 668.176 ; free physical = 24913 ; free virtual = 37300
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'ch_red_pipeline_ps8' (pipeline__parameterized7) to 'ch_green_pipeline_ps8'
INFO: [Synth 8-223] decloning instance 'ch_red_pipeline_ps8' (pipeline__parameterized7) to 'ch_blue_pipeline_ps8'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   4 Input   20 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   9 Input    5 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 3     
	  12 Input    5 Bit       Adders := 3     
	   5 Input    5 Bit       Adders := 3     
	  11 Input    5 Bit       Adders := 3     
	   4 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 4     
	   5 Input    3 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
	   3 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               32 Bit    Registers := 11    
	               24 Bit    Registers := 5     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 16    
	               10 Bit    Registers := 22    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 54    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 57    
+---RAMs : 
	             512K Bit	(65536 X 8 bit)          RAMs := 1     
	               6K Bit	(256 X 24 bit)          RAMs := 2     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 3     
	   4 Input   24 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 3     
	   9 Input   24 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	  16 Input   17 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	  12 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 23    
	   2 Input   11 Bit        Muxes := 8     
	   2 Input   10 Bit        Muxes := 13    
	   5 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 15    
	   4 Input    9 Bit        Muxes := 1     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 10    
	  12 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 12    
	  12 Input    4 Bit        Muxes := 1     
	  22 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 74    
	   3 Input    1 Bit        Muxes := 13    
	   5 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 16    
	  16 Input    1 Bit        Muxes := 9     
	   6 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP yb_reg, operation Mode is: (A*(B:0x74))'.
DSP Report: register yb_reg is absorbed into DSP yb_reg.
DSP Report: operator yb0 is absorbed into DSP yb_reg.
DSP Report: Generating DSP y10, operation Mode is: PCIN+(A*(B:0x132))'.
DSP Report: register yr_reg is absorbed into DSP y10.
DSP Report: operator yr0 is absorbed into DSP y10.
DSP Report: operator y10 is absorbed into DSP y10.
DSP Report: Generating DSP y1_reg, operation Mode is: (PCIN+((A:0x259)*B)')'.
DSP Report: register y1_reg is absorbed into DSP y1_reg.
DSP Report: register yg_reg is absorbed into DSP y1_reg.
DSP Report: operator y10 is absorbed into DSP y1_reg.
DSP Report: operator yg0 is absorbed into DSP y1_reg.
DSP Report: Generating DSP crg_reg, operation Mode is: (A*(B:0x1ad))'.
DSP Report: register crg_reg is absorbed into DSP crg_reg.
DSP Report: operator crg0 is absorbed into DSP crg_reg.
DSP Report: Generating DSP crb_reg, operation Mode is: (A*(B:0x53))'.
DSP Report: register crb_reg is absorbed into DSP crb_reg.
DSP Report: operator crb0 is absorbed into DSP crb_reg.
DSP Report: Generating DSP cbr_reg, operation Mode is: (A*(B:0xad))'.
DSP Report: register cbr_reg is absorbed into DSP cbr_reg.
DSP Report: operator cbr0 is absorbed into DSP cbr_reg.
DSP Report: Generating DSP cbg_reg, operation Mode is: (A*(B:0x153))'.
DSP Report: register cbg_reg is absorbed into DSP cbg_reg.
DSP Report: operator cbg0 is absorbed into DSP cbg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'ch_red_pipeline_ps8/delayed_pipe_reg[7]' and it is trimmed from '8' to '1' bits. [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:13]
WARNING: [Synth 8-3936] Found unconnected internal register 'ch_red_pipeline_ps8/delayed_pipe_reg[6]' and it is trimmed from '8' to '1' bits. [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:13]
WARNING: [Synth 8-3936] Found unconnected internal register 'ch_red_pipeline_ps8/delayed_pipe_reg[5]' and it is trimmed from '8' to '1' bits. [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:13]
WARNING: [Synth 8-3936] Found unconnected internal register 'ch_red_pipeline_ps8/delayed_pipe_reg[4]' and it is trimmed from '8' to '1' bits. [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:13]
WARNING: [Synth 8-3936] Found unconnected internal register 'ch_red_pipeline_ps8/delayed_pipe_reg[3]' and it is trimmed from '8' to '1' bits. [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:13]
WARNING: [Synth 8-3936] Found unconnected internal register 'ch_red_pipeline_ps8/delayed_pipe_reg[2]' and it is trimmed from '8' to '1' bits. [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:13]
WARNING: [Synth 8-3936] Found unconnected internal register 'ch_red_pipeline_ps8/delayed_pipe_reg[1]' and it is trimmed from '8' to '1' bits. [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:13]
WARNING: [Synth 8-3936] Found unconnected internal register 'ch_red_pipeline_ps8/delayed_pipe_reg[0]' and it is trimmed from '8' to '1' bits. [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/hdl/pipeline.sv:13]
DSP Report: Generating DSP addrb_reg, operation Mode is: C+A*(B:0x140).
DSP Report: register addrb_reg is absorbed into DSP addrb_reg.
DSP Report: operator addrb0 is absorbed into DSP addrb_reg.
DSP Report: operator p_0_out is absorbed into DSP addrb_reg.
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (sccb_c/FSM_onehot_state_reg_reg[6]) is unused and will be removed from module camera_registers.
WARNING: [Synth 8-3332] Sequential element (sccb_c/FSM_onehot_state_reg_reg[5]) is unused and will be removed from module camera_registers.
WARNING: [Synth 8-3332] Sequential element (sccb_c/FSM_onehot_state_reg_reg[4]) is unused and will be removed from module camera_registers.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2438.051 ; gain = 668.176 ; free physical = 24897 ; free virtual = 37293
---------------------------------------------------------------------------------
 Sort Area is  yb_reg_0 : 0 0 : 162 685 : Used 1 time 0
 Sort Area is  yb_reg_0 : 0 1 : 226 685 : Used 1 time 0
 Sort Area is  yb_reg_0 : 0 2 : 297 685 : Used 1 time 0
 Sort Area is  cbg_reg_7 : 0 0 : 345 345 : Used 1 time 0
 Sort Area is  crg_reg_5 : 0 0 : 345 345 : Used 1 time 0
 Sort Area is  cbr_reg_8 : 0 0 : 225 225 : Used 1 time 0
 Sort Area is  addrb_reg_a : 0 0 : 175 175 : Used 1 time 0
 Sort Area is  crb_reg_4 : 0 0 : 162 162 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first:                 | BRAM_reg   | 64 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg   | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized1: | BRAM_reg   | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rgb_to_ycrcb | (A*(B:0x74))'          | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | PCIN+(A*(B:0x132))'    | 10     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (PCIN+((A:0x259)*B)')' | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|rgb_to_ycrcb | (A*(B:0x1ad))'         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (A*(B:0x53))'          | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (A*(B:0xad))'          | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (A*(B:0x153))'         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|top_level    | C+A*(B:0x140)          | 10     | 9      | 11     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+-------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2438.051 ; gain = 668.176 ; free physical = 24893 ; free virtual = 37290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2438.051 ; gain = 668.176 ; free physical = 24893 ; free virtual = 37290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first:                 | BRAM_reg   | 64 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg   | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized1: | BRAM_reg   | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2438.051 ; gain = 668.176 ; free physical = 24889 ; free virtual = 37286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2438.051 ; gain = 668.176 ; free physical = 24889 ; free virtual = 37286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2438.051 ; gain = 668.176 ; free physical = 24889 ; free virtual = 37286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2438.051 ; gain = 668.176 ; free physical = 24889 ; free virtual = 37286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2438.051 ; gain = 668.176 ; free physical = 24889 ; free virtual = 37286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2438.051 ; gain = 668.176 ; free physical = 24889 ; free virtual = 37286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2438.051 ; gain = 668.176 ; free physical = 24889 ; free virtual = 37286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | com_sprite_m/in_sprite_delayed_ps10/delayed_pipe_reg[3][0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | hcount_pipeline_ps3/delayed_pipe_reg[2][10]                | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|top_level   | hcount_pipeline_ps3/delayed_pipe_reg[7][10]                | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|top_level   | vcount_pipeline_ps3/delayed_pipe_reg[2][9]                 | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|top_level   | vcount_pipeline_ps3/delayed_pipe_reg[7][9]                 | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|top_level   | fb_green_pipeline_ps1/delayed_pipe_reg[2][7]               | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top_level   | ch_red_pipeline_ps8/delayed_pipe_reg[7][0]                 | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | img_blue_pipeline_ps9/delayed_pipe_reg[3][7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top_level   | img_green_pipeline_ps9/delayed_pipe_reg[3][7]              | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top_level   | img_red_pipeline_ps9/delayed_pipe_reg[3][7]                | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_level    | (C+A*B)'        | 10     | 9      | 11     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A'*B)'         | 8      | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | PCIN+(A'*B)'    | 8      | 9      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (PCIN+(A*B')')' | 10     | 8      | -      | -      | 20     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|rgb_to_ycrcb | (A'*B)'         | 8      | 9      | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A'*B)'         | 8      | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A'*B)'         | 8      | 8      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A'*B)'         | 8      | 9      | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |BUFG        |     8|
|3     |CARRY4      |   102|
|4     |DSP48E1     |     8|
|8     |LUT1        |    31|
|9     |LUT2        |   298|
|10    |LUT3        |    82|
|11    |LUT4        |   300|
|12    |LUT5        |   198|
|13    |LUT6        |   353|
|14    |MMCME2_ADV  |     1|
|15    |MUXF7       |     5|
|16    |OSERDESE2   |     6|
|18    |PLLE2_ADV   |     1|
|19    |RAMB18E1    |     2|
|21    |RAMB36E1    |    16|
|37    |SRL16E      |    74|
|38    |FDCE        |    42|
|39    |FDRE        |   801|
|40    |FDSE        |     7|
|41    |IBUF        |    31|
|42    |IOBUF       |     2|
|43    |OBUF        |    45|
|44    |OBUFDS      |     4|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2438.051 ; gain = 668.176 ; free physical = 24889 ; free virtual = 37286
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2438.051 ; gain = 547.438 ; free physical = 24889 ; free virtual = 37286
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2438.059 ; gain = 668.176 ; free physical = 24889 ; free virtual = 37286
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'frame_buffer'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2438.059 ; gain = 0.000 ; free physical = 25178 ; free virtual = 37576
INFO: [Netlist 29-17] Analyzing 227 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. wizard_hdmi/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
Parsing XDC File [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/xdc/top_level.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Illegal DRIVE value '24' for standard 'LVCMOS33'.  4, 8, 12, 16 [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/xdc/top_level.xdc:32]
Finished Parsing XDC File [/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/xdc/top_level.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2438.059 ; gain = 0.000 ; free physical = 25171 ; free virtual = 37569
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS: 4 instances

Synth Design complete | Checksum: 4b146161
INFO: [Common 17-83] Releasing license: Synthesis
123 Infos, 87 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2438.059 ; gain = 1020.199 ; free physical = 25171 ; free virtual = 37569
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2161.289; main = 1884.850; forked = 443.589
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3469.988; main = 2438.055; forked = 1031.934
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2470.066 ; gain = 0.000 ; free physical = 25171 ; free virtual = 37569
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2470.066 ; gain = 0.000 ; free physical = 25171 ; free virtual = 37569
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2470.066 ; gain = 0.000 ; free physical = 25171 ; free virtual = 37569
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2470.066 ; gain = 0.000 ; free physical = 25169 ; free virtual = 37567
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2470.066 ; gain = 0.000 ; free physical = 25169 ; free virtual = 37567
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2470.066 ; gain = 0.000 ; free physical = 25169 ; free virtual = 37567
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2470.066 ; gain = 0.000 ; free physical = 25169 ; free virtual = 37567
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2470.066 ; gain = 0.000 ; free physical = 25129 ; free virtual = 37528

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1e73aeb46

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2470.066 ; gain = 0.000 ; free physical = 25129 ; free virtual = 37528

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1e73aeb46

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.066 ; gain = 0.000 ; free physical = 24886 ; free virtual = 37286

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1e73aeb46

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.066 ; gain = 0.000 ; free physical = 24886 ; free virtual = 37286
Phase 1 Initialization | Checksum: 1e73aeb46

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.066 ; gain = 0.000 ; free physical = 24886 ; free virtual = 37286

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1e73aeb46

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2700.066 ; gain = 0.000 ; free physical = 24886 ; free virtual = 37286

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1e73aeb46

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2700.066 ; gain = 0.000 ; free physical = 24886 ; free virtual = 37286
Phase 2 Timer Update And Timing Data Collection | Checksum: 1e73aeb46

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2700.066 ; gain = 0.000 ; free physical = 24886 ; free virtual = 37286

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1d5fc0b56

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2700.066 ; gain = 0.000 ; free physical = 24886 ; free virtual = 37286
Retarget | Checksum: 1d5fc0b56
INFO: [Opt 31-389] Phase Retarget created 36 cells and removed 39 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 20547e31f

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2700.066 ; gain = 0.000 ; free physical = 24886 ; free virtual = 37286
Constant propagation | Checksum: 20547e31f
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1a49f422c

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2700.066 ; gain = 0.000 ; free physical = 24886 ; free virtual = 37286
Sweep | Checksum: 1a49f422c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 83 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1a49f422c

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2700.066 ; gain = 0.000 ; free physical = 24878 ; free virtual = 37278
BUFG optimization | Checksum: 1a49f422c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1a49f422c

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2700.066 ; gain = 0.000 ; free physical = 24878 ; free virtual = 37278
Shift Register Optimization | Checksum: 1a49f422c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1a49f422c

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2700.066 ; gain = 0.000 ; free physical = 24878 ; free virtual = 37278
Post Processing Netlist | Checksum: 1a49f422c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 16b7ace6b

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2700.066 ; gain = 0.000 ; free physical = 24878 ; free virtual = 37278

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.066 ; gain = 0.000 ; free physical = 24878 ; free virtual = 37278
Phase 9.2 Verifying Netlist Connectivity | Checksum: 16b7ace6b

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2700.066 ; gain = 0.000 ; free physical = 24878 ; free virtual = 37278
Phase 9 Finalization | Checksum: 16b7ace6b

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2700.066 ; gain = 0.000 ; free physical = 24878 ; free virtual = 37278
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              36  |              39  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              83  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 16b7ace6b

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2700.066 ; gain = 0.000 ; free physical = 24878 ; free virtual = 37278

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 29 BRAM(s) out of a total of 50 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 26 newly gated: 66 Total Ports: 100
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1d7f4a707

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24842 ; free virtual = 37242
Ending Power Optimization Task | Checksum: 1d7f4a707

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.172 ; gain = 119.105 ; free physical = 24842 ; free virtual = 37242

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 17339980e

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24842 ; free virtual = 37243
Ending Final Cleanup Task | Checksum: 17339980e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24842 ; free virtual = 37243

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24842 ; free virtual = 37243
Ending Netlist Obfuscation Task | Checksum: 17339980e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24842 ; free virtual = 37243
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2819.172 ; gain = 349.105 ; free physical = 24842 ; free virtual = 37243
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24846 ; free virtual = 37247
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 150d828fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24846 ; free virtual = 37247
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24846 ; free virtual = 37247

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11460ecda

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24846 ; free virtual = 37247

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1652c8821

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24846 ; free virtual = 37247

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1652c8821

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24846 ; free virtual = 37247
Phase 1 Placer Initialization | Checksum: 1652c8821

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24846 ; free virtual = 37247

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18a0fe68f

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24846 ; free virtual = 37247

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 15a7be851

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24846 ; free virtual = 37248

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 15a7be851

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24846 ; free virtual = 37248

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 210a92742

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24873 ; free virtual = 37274

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 104 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 46 nets or LUTs. Breaked 0 LUT, combined 46 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24873 ; free virtual = 37274

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             46  |                    46  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             46  |                    46  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 26b34e41e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24873 ; free virtual = 37274
Phase 2.4 Global Placement Core | Checksum: 2c76cb5a2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24873 ; free virtual = 37274
Phase 2 Global Placement | Checksum: 2c76cb5a2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24873 ; free virtual = 37274

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24a73451c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24873 ; free virtual = 37275

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f1d6224d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24874 ; free virtual = 37276

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 218596c22

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24874 ; free virtual = 37276

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 202ee7236

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24874 ; free virtual = 37276

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1f7d21064

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24873 ; free virtual = 37274

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 262a557e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37277

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2ae263b82

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37277

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 287e47e13

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37277
Phase 3 Detail Placement | Checksum: 287e47e13

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37277

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2abb67f23

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.285 | TNS=-3.126 |
Phase 1 Physical Synthesis Initialization | Checksum: 19376eddd

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37277
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1dea09e3a

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37277
Phase 4.1.1.1 BUFG Insertion | Checksum: 2abb67f23

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37277

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.503. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2345e971b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37277

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37277
Phase 4.1 Post Commit Optimization | Checksum: 2345e971b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37277

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2345e971b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37277

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2345e971b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37277
Phase 4.3 Placer Reporting | Checksum: 2345e971b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37277

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37277

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37277
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 241766779

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37277
Ending Placer Task | Checksum: 17380a71d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37277
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24876 ; free virtual = 37278
Wrote PlaceDB: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37280
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37280
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37280
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37280
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37281
Write Physdb Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37281
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3a3974bd ConstDB: 0 ShapeSum: 8eb5ff2a RouteDB: aa913336
Post Restoration Checksum: NetGraph: 76fe624b | NumContArr: a4753fbc | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a0c59741

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24871 ; free virtual = 37276

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a0c59741

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24871 ; free virtual = 37276

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a0c59741

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24871 ; free virtual = 37276
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c311d0b6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24871 ; free virtual = 37276
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.487  | TNS=0.000  | WHS=-0.327 | THS=-30.717|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2267
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2266
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1acbd14ab

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24871 ; free virtual = 37276

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1acbd14ab

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24871 ; free virtual = 37276

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 26034ea21

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24872 ; free virtual = 37277
Phase 4 Initial Routing | Checksum: 26034ea21

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24872 ; free virtual = 37277

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 506
 Number of Nodes with overlaps = 274
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.306  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 252b4dd65

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24874 ; free virtual = 37280

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.306  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1dbaf9d66

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24874 ; free virtual = 37280
Phase 5 Rip-up And Reroute | Checksum: 1dbaf9d66

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24874 ; free virtual = 37280

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1dbaf9d66

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24874 ; free virtual = 37280

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1dbaf9d66

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24874 ; free virtual = 37280
Phase 6 Delay and Skew Optimization | Checksum: 1dbaf9d66

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24874 ; free virtual = 37280

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.323  | TNS=0.000  | WHS=0.051  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 210195ff0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24874 ; free virtual = 37280
Phase 7 Post Hold Fix | Checksum: 210195ff0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24874 ; free virtual = 37280

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.21295 %
  Global Horizontal Routing Utilization  = 1.13457 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 210195ff0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24874 ; free virtual = 37280

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 210195ff0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24874 ; free virtual = 37280

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 24fc1f6f5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24874 ; free virtual = 37280

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 24fc1f6f5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24874 ; free virtual = 37280

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.325  | TNS=0.000  | WHS=0.053  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 28554012e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37280
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 10.09 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1775f6f33

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37280
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1775f6f33

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37280

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37280
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24875 ; free virtual = 37280
Wrote PlaceDB: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24872 ; free virtual = 37280
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24872 ; free virtual = 37280
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24871 ; free virtual = 37279
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24871 ; free virtual = 37280
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24871 ; free virtual = 37280
Write Physdb Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2819.172 ; gain = 0.000 ; free physical = 24871 ; free virtual = 37280
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/749df3b56c6d4c9099a26c85edf59803/lab05/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP addrb_reg input addrb_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP addrb_reg input addrb_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 8606304 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2907.484 ; gain = 88.312 ; free physical = 24734 ; free virtual = 37145
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 20:57:03 2024...
