[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/GenScopeHierPath2/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 323
LIB: work
FILE: ${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv
n<> u<322> t<Top_level_rule> c<1> l<1:1> el<26:1>
  n<> u<1> t<Null_rule> p<322> s<321> l<1:1>
  n<> u<321> t<Source_text> p<322> c<320> l<1:1> el<25:10>
    n<> u<320> t<Description> p<321> c<319> l<1:1> el<25:10>
      n<> u<319> t<Module_declaration> p<320> c<23> l<1:1> el<25:10>
        n<> u<23> t<Module_ansi_header> p<319> c<2> s<39> l<1:1> el<3:3>
          n<module> u<2> t<Module_keyword> p<23> s<3> l<1:1> el<1:7>
          n<mod> u<3> t<STRING_CONST> p<23> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<23> s<22> l<1:11> el<1:11>
          n<> u<22> t<Port_declaration_list> p<23> c<21> l<1:11> el<3:2>
            n<> u<21> t<Ansi_port_declaration> p<22> c<19> l<2:5> el<2:27>
              n<> u<19> t<Net_port_header> p<21> c<5> s<20> l<2:5> el<2:23>
                n<> u<5> t<PortDir_Out> p<19> s<18> l<2:5> el<2:11>
                n<> u<18> t<Net_port_type> p<19> c<6> l<2:12> el<2:23>
                  n<> u<6> t<NetType_Wire> p<18> s<17> l<2:12> el<2:16>
                  n<> u<17> t<Data_type_or_implicit> p<18> c<16> l<2:17> el<2:23>
                    n<> u<16> t<Packed_dimension> p<17> c<15> l<2:17> el<2:23>
                      n<> u<15> t<Constant_range> p<16> c<10> l<2:18> el<2:22>
                        n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<2:18> el<2:20>
                          n<> u<9> t<Constant_primary> p<10> c<8> l<2:18> el<2:20>
                            n<> u<8> t<Primary_literal> p<9> c<7> l<2:18> el<2:20>
                              n<31> u<7> t<INT_CONST> p<8> l<2:18> el<2:20>
                        n<> u<14> t<Constant_expression> p<15> c<13> l<2:21> el<2:22>
                          n<> u<13> t<Constant_primary> p<14> c<12> l<2:21> el<2:22>
                            n<> u<12> t<Primary_literal> p<13> c<11> l<2:21> el<2:22>
                              n<0> u<11> t<INT_CONST> p<12> l<2:21> el<2:22>
              n<out> u<20> t<STRING_CONST> p<21> l<2:24> el<2:27>
        n<> u<39> t<Non_port_module_item> p<319> c<38> s<170> l<4:5> el<4:21>
          n<> u<38> t<Module_or_generate_item> p<39> c<37> l<4:5> el<4:21>
            n<> u<37> t<Module_common_item> p<38> c<36> l<4:5> el<4:21>
              n<> u<36> t<Module_or_generate_item_declaration> p<37> c<35> l<4:5> el<4:21>
                n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<4:5> el<4:21>
                  n<> u<34> t<Parameter_declaration> p<35> c<24> l<4:5> el<4:20>
                    n<> u<24> t<Data_type_or_implicit> p<34> s<33> l<4:15> el<4:15>
                    n<> u<33> t<Param_assignment_list> p<34> c<32> l<4:15> el<4:20>
                      n<> u<32> t<Param_assignment> p<33> c<25> l<4:15> el<4:20>
                        n<P> u<25> t<STRING_CONST> p<32> s<31> l<4:15> el<4:16>
                        n<> u<31> t<Constant_param_expression> p<32> c<30> l<4:19> el<4:20>
                          n<> u<30> t<Constant_mintypmax_expression> p<31> c<29> l<4:19> el<4:20>
                            n<> u<29> t<Constant_expression> p<30> c<28> l<4:19> el<4:20>
                              n<> u<28> t<Constant_primary> p<29> c<27> l<4:19> el<4:20>
                                n<> u<27> t<Primary_literal> p<28> c<26> l<4:19> el<4:20>
                                  n<0> u<26> t<INT_CONST> p<27> l<4:19> el<4:20>
        n<> u<170> t<Non_port_module_item> p<319> c<169> s<317> l<5:5> el<16:8>
          n<> u<169> t<Module_or_generate_item> p<170> c<168> l<5:5> el<16:8>
            n<> u<168> t<Module_common_item> p<169> c<167> l<5:5> el<16:8>
              n<> u<167> t<Conditional_generate_construct> p<168> c<166> l<5:5> el<16:8>
                n<> u<166> t<If_generate_construct> p<167> c<164> l<5:5> el<16:8>
                  n<> u<164> t<IF> p<166> s<49> l<5:5> el<5:7>
                  n<> u<49> t<Constant_expression> p<166> c<43> s<69> l<5:9> el<5:15>
                    n<> u<43> t<Constant_expression> p<49> c<42> s<48> l<5:9> el<5:10>
                      n<> u<42> t<Constant_primary> p<43> c<41> l<5:9> el<5:10>
                        n<> u<41> t<Primary_literal> p<42> c<40> l<5:9> el<5:10>
                          n<P> u<40> t<STRING_CONST> p<41> l<5:9> el<5:10>
                    n<> u<48> t<BinOp_Equiv> p<49> s<47> l<5:11> el<5:13>
                    n<> u<47> t<Constant_expression> p<49> c<46> l<5:14> el<5:15>
                      n<> u<46> t<Constant_primary> p<47> c<45> l<5:14> el<5:15>
                        n<> u<45> t<Primary_literal> p<46> c<44> l<5:14> el<5:15>
                          n<1> u<44> t<INT_CONST> p<45> l<5:14> el<5:15>
                  n<> u<69> t<Generate_item> p<166> c<68> s<165> l<5:17> el<7:8>
                    n<> u<68> t<Generate_begin_end_block> p<69> c<50> l<5:17> el<7:8>
                      n<blk1> u<50> t<STRING_CONST> p<68> s<66> l<5:25> el<5:29>
                      n<> u<66> t<Generate_item> p<68> c<65> s<67> l<6:9> el<6:20>
                        n<> u<65> t<Module_or_generate_item> p<66> c<64> l<6:9> el<6:20>
                          n<> u<64> t<Module_common_item> p<65> c<63> l<6:9> el<6:20>
                            n<> u<63> t<Module_or_generate_item_declaration> p<64> c<62> l<6:9> el<6:20>
                              n<> u<62> t<Package_or_generate_item_declaration> p<63> c<61> l<6:9> el<6:20>
                                n<> u<61> t<Net_declaration> p<62> c<51> l<6:9> el<6:20>
                                  n<> u<51> t<NetType_Wire> p<61> s<52> l<6:9> el<6:13>
                                  n<> u<52> t<Data_type_or_implicit> p<61> s<60> l<6:14> el<6:14>
                                  n<> u<60> t<Net_decl_assignment_list> p<61> c<59> l<6:14> el<6:19>
                                    n<> u<59> t<Net_decl_assignment> p<60> c<53> l<6:14> el<6:19>
                                      n<w> u<53> t<STRING_CONST> p<59> s<58> l<6:14> el<6:15>
                                      n<> u<58> t<Unpacked_dimension> p<59> c<57> l<6:16> el<6:19>
                                        n<> u<57> t<Constant_expression> p<58> c<56> l<6:17> el<6:18>
                                          n<> u<56> t<Constant_primary> p<57> c<55> l<6:17> el<6:18>
                                            n<> u<55> t<Primary_literal> p<56> c<54> l<6:17> el<6:18>
                                              n<2> u<54> t<INT_CONST> p<55> l<6:17> el<6:18>
                      n<> u<67> t<END> p<68> l<7:5> el<7:8>
                  n<> u<165> t<ELSE> p<166> s<163> l<8:5> el<8:9>
                  n<> u<163> t<Generate_item> p<166> c<162> l<8:10> el<16:8>
                    n<> u<162> t<Module_or_generate_item> p<163> c<161> l<8:10> el<16:8>
                      n<> u<161> t<Module_common_item> p<162> c<160> l<8:10> el<16:8>
                        n<> u<160> t<Conditional_generate_construct> p<161> c<159> l<8:10> el<16:8>
                          n<> u<159> t<If_generate_construct> p<160> c<157> l<8:10> el<16:8>
                            n<> u<157> t<IF> p<159> s<79> l<8:10> el<8:12>
                            n<> u<79> t<Constant_expression> p<159> c<73> s<99> l<8:14> el<8:20>
                              n<> u<73> t<Constant_expression> p<79> c<72> s<78> l<8:14> el<8:15>
                                n<> u<72> t<Constant_primary> p<73> c<71> l<8:14> el<8:15>
                                  n<> u<71> t<Primary_literal> p<72> c<70> l<8:14> el<8:15>
                                    n<P> u<70> t<STRING_CONST> p<71> l<8:14> el<8:15>
                              n<> u<78> t<BinOp_Equiv> p<79> s<77> l<8:16> el<8:18>
                              n<> u<77> t<Constant_expression> p<79> c<76> l<8:19> el<8:20>
                                n<> u<76> t<Constant_primary> p<77> c<75> l<8:19> el<8:20>
                                  n<> u<75> t<Primary_literal> p<76> c<74> l<8:19> el<8:20>
                                    n<2> u<74> t<INT_CONST> p<75> l<8:19> el<8:20>
                            n<> u<99> t<Generate_item> p<159> c<98> s<158> l<8:22> el<10:8>
                              n<> u<98> t<Generate_begin_end_block> p<99> c<80> l<8:22> el<10:8>
                                n<blk2> u<80> t<STRING_CONST> p<98> s<96> l<8:30> el<8:34>
                                n<> u<96> t<Generate_item> p<98> c<95> s<97> l<9:9> el<9:20>
                                  n<> u<95> t<Module_or_generate_item> p<96> c<94> l<9:9> el<9:20>
                                    n<> u<94> t<Module_common_item> p<95> c<93> l<9:9> el<9:20>
                                      n<> u<93> t<Module_or_generate_item_declaration> p<94> c<92> l<9:9> el<9:20>
                                        n<> u<92> t<Package_or_generate_item_declaration> p<93> c<91> l<9:9> el<9:20>
                                          n<> u<91> t<Net_declaration> p<92> c<81> l<9:9> el<9:20>
                                            n<> u<81> t<NetType_Wire> p<91> s<82> l<9:9> el<9:13>
                                            n<> u<82> t<Data_type_or_implicit> p<91> s<90> l<9:14> el<9:14>
                                            n<> u<90> t<Net_decl_assignment_list> p<91> c<89> l<9:14> el<9:19>
                                              n<> u<89> t<Net_decl_assignment> p<90> c<83> l<9:14> el<9:19>
                                                n<x> u<83> t<STRING_CONST> p<89> s<88> l<9:14> el<9:15>
                                                n<> u<88> t<Unpacked_dimension> p<89> c<87> l<9:16> el<9:19>
                                                  n<> u<87> t<Constant_expression> p<88> c<86> l<9:17> el<9:18>
                                                    n<> u<86> t<Constant_primary> p<87> c<85> l<9:17> el<9:18>
                                                      n<> u<85> t<Primary_literal> p<86> c<84> l<9:17> el<9:18>
                                                        n<3> u<84> t<INT_CONST> p<85> l<9:17> el<9:18>
                                n<> u<97> t<END> p<98> l<10:5> el<10:8>
                            n<> u<158> t<ELSE> p<159> s<156> l<11:5> el<11:9>
                            n<> u<156> t<Generate_item> p<159> c<155> l<11:10> el<16:8>
                              n<> u<155> t<Module_or_generate_item> p<156> c<154> l<11:10> el<16:8>
                                n<> u<154> t<Module_common_item> p<155> c<153> l<11:10> el<16:8>
                                  n<> u<153> t<Conditional_generate_construct> p<154> c<152> l<11:10> el<16:8>
                                    n<> u<152> t<If_generate_construct> p<153> c<150> l<11:10> el<16:8>
                                      n<> u<150> t<IF> p<152> s<109> l<11:10> el<11:12>
                                      n<> u<109> t<Constant_expression> p<152> c<103> s<129> l<11:14> el<11:20>
                                        n<> u<103> t<Constant_expression> p<109> c<102> s<108> l<11:14> el<11:15>
                                          n<> u<102> t<Constant_primary> p<103> c<101> l<11:14> el<11:15>
                                            n<> u<101> t<Primary_literal> p<102> c<100> l<11:14> el<11:15>
                                              n<P> u<100> t<STRING_CONST> p<101> l<11:14> el<11:15>
                                        n<> u<108> t<BinOp_Equiv> p<109> s<107> l<11:16> el<11:18>
                                        n<> u<107> t<Constant_expression> p<109> c<106> l<11:19> el<11:20>
                                          n<> u<106> t<Constant_primary> p<107> c<105> l<11:19> el<11:20>
                                            n<> u<105> t<Primary_literal> p<106> c<104> l<11:19> el<11:20>
                                              n<3> u<104> t<INT_CONST> p<105> l<11:19> el<11:20>
                                      n<> u<129> t<Generate_item> p<152> c<128> s<151> l<11:22> el<13:8>
                                        n<> u<128> t<Generate_begin_end_block> p<129> c<110> l<11:22> el<13:8>
                                          n<blk3> u<110> t<STRING_CONST> p<128> s<126> l<11:30> el<11:34>
                                          n<> u<126> t<Generate_item> p<128> c<125> s<127> l<12:9> el<12:20>
                                            n<> u<125> t<Module_or_generate_item> p<126> c<124> l<12:9> el<12:20>
                                              n<> u<124> t<Module_common_item> p<125> c<123> l<12:9> el<12:20>
                                                n<> u<123> t<Module_or_generate_item_declaration> p<124> c<122> l<12:9> el<12:20>
                                                  n<> u<122> t<Package_or_generate_item_declaration> p<123> c<121> l<12:9> el<12:20>
                                                    n<> u<121> t<Net_declaration> p<122> c<111> l<12:9> el<12:20>
                                                      n<> u<111> t<NetType_Wire> p<121> s<112> l<12:9> el<12:13>
                                                      n<> u<112> t<Data_type_or_implicit> p<121> s<120> l<12:14> el<12:14>
                                                      n<> u<120> t<Net_decl_assignment_list> p<121> c<119> l<12:14> el<12:19>
                                                        n<> u<119> t<Net_decl_assignment> p<120> c<113> l<12:14> el<12:19>
                                                          n<y> u<113> t<STRING_CONST> p<119> s<118> l<12:14> el<12:15>
                                                          n<> u<118> t<Unpacked_dimension> p<119> c<117> l<12:16> el<12:19>
                                                            n<> u<117> t<Constant_expression> p<118> c<116> l<12:17> el<12:18>
                                                              n<> u<116> t<Constant_primary> p<117> c<115> l<12:17> el<12:18>
                                                                n<> u<115> t<Primary_literal> p<116> c<114> l<12:17> el<12:18>
                                                                  n<5> u<114> t<INT_CONST> p<115> l<12:17> el<12:18>
                                          n<> u<127> t<END> p<128> l<13:5> el<13:8>
                                      n<> u<151> t<ELSE> p<152> s<149> l<14:5> el<14:9>
                                      n<> u<149> t<Generate_item> p<152> c<148> l<14:10> el<16:8>
                                        n<> u<148> t<Generate_begin_end_block> p<149> c<130> l<14:10> el<16:8>
                                          n<blk4> u<130> t<STRING_CONST> p<148> s<146> l<14:18> el<14:22>
                                          n<> u<146> t<Generate_item> p<148> c<145> s<147> l<15:9> el<15:20>
                                            n<> u<145> t<Module_or_generate_item> p<146> c<144> l<15:9> el<15:20>
                                              n<> u<144> t<Module_common_item> p<145> c<143> l<15:9> el<15:20>
                                                n<> u<143> t<Module_or_generate_item_declaration> p<144> c<142> l<15:9> el<15:20>
                                                  n<> u<142> t<Package_or_generate_item_declaration> p<143> c<141> l<15:9> el<15:20>
                                                    n<> u<141> t<Net_declaration> p<142> c<131> l<15:9> el<15:20>
                                                      n<> u<131> t<NetType_Wire> p<141> s<132> l<15:9> el<15:13>
                                                      n<> u<132> t<Data_type_or_implicit> p<141> s<140> l<15:14> el<15:14>
                                                      n<> u<140> t<Net_decl_assignment_list> p<141> c<139> l<15:14> el<15:19>
                                                        n<> u<139> t<Net_decl_assignment> p<140> c<133> l<15:14> el<15:19>
                                                          n<z> u<133> t<STRING_CONST> p<139> s<138> l<15:14> el<15:15>
                                                          n<> u<138> t<Unpacked_dimension> p<139> c<137> l<15:16> el<15:19>
                                                            n<> u<137> t<Constant_expression> p<138> c<136> l<15:17> el<15:18>
                                                              n<> u<136> t<Constant_primary> p<137> c<135> l<15:17> el<15:18>
                                                                n<> u<135> t<Primary_literal> p<136> c<134> l<15:17> el<15:18>
                                                                  n<7> u<134> t<INT_CONST> p<135> l<15:17> el<15:18>
                                          n<> u<147> t<END> p<148> l<16:5> el<16:8>
        n<> u<317> t<Non_port_module_item> p<319> c<316> s<318> l<17:5> el<24:36>
          n<> u<316> t<Module_or_generate_item> p<317> c<315> l<17:5> el<24:36>
            n<> u<315> t<Module_common_item> p<316> c<314> l<17:5> el<24:36>
              n<> u<314> t<Conditional_generate_construct> p<315> c<313> l<17:5> el<24:36>
                n<> u<313> t<If_generate_construct> p<314> c<311> l<17:5> el<24:36>
                  n<> u<311> t<IF> p<313> s<180> l<17:5> el<17:7>
                  n<> u<180> t<Constant_expression> p<313> c<174> s<204> l<17:9> el<17:15>
                    n<> u<174> t<Constant_expression> p<180> c<173> s<179> l<17:9> el<17:10>
                      n<> u<173> t<Constant_primary> p<174> c<172> l<17:9> el<17:10>
                        n<> u<172> t<Primary_literal> p<173> c<171> l<17:9> el<17:10>
                          n<P> u<171> t<STRING_CONST> p<172> l<17:9> el<17:10>
                    n<> u<179> t<BinOp_Equiv> p<180> s<178> l<17:11> el<17:13>
                    n<> u<178> t<Constant_expression> p<180> c<177> l<17:14> el<17:15>
                      n<> u<177> t<Constant_primary> p<178> c<176> l<17:14> el<17:15>
                        n<> u<176> t<Primary_literal> p<177> c<175> l<17:14> el<17:15>
                          n<1> u<175> t<INT_CONST> p<176> l<17:14> el<17:15>
                  n<> u<204> t<Generate_item> p<313> c<203> s<312> l<18:9> el<18:36>
                    n<> u<203> t<Module_or_generate_item> p<204> c<202> l<18:9> el<18:36>
                      n<> u<202> t<Module_common_item> p<203> c<201> l<18:9> el<18:36>
                        n<> u<201> t<Continuous_assign> p<202> c<200> l<18:9> el<18:36>
                          n<> u<200> t<Net_assignment_list> p<201> c<199> l<18:16> el<18:35>
                            n<> u<199> t<Net_assignment> p<200> c<185> l<18:16> el<18:35>
                              n<> u<185> t<Net_lvalue> p<199> c<182> s<198> l<18:16> el<18:19>
                                n<> u<182> t<Ps_or_hierarchical_identifier> p<185> c<181> s<184> l<18:16> el<18:19>
                                  n<out> u<181> t<STRING_CONST> p<182> l<18:16> el<18:19>
                                n<> u<184> t<Constant_select> p<185> c<183> l<18:20> el<18:20>
                                  n<> u<183> t<Constant_bit_select> p<184> l<18:20> el<18:20>
                              n<> u<198> t<Expression> p<199> c<197> l<18:22> el<18:35>
                                n<> u<197> t<Primary> p<198> c<196> l<18:22> el<18:35>
                                  n<> u<196> t<Complex_func_call> p<197> c<186> l<18:22> el<18:35>
                                    n<> u<186> t<Dollar_keyword> p<196> s<187> l<18:22> el<18:23>
                                    n<bits> u<187> t<STRING_CONST> p<196> s<195> l<18:23> el<18:27>
                                    n<> u<195> t<Argument_list> p<196> c<194> l<18:28> el<18:34>
                                      n<> u<194> t<Expression> p<195> c<193> l<18:28> el<18:34>
                                        n<> u<193> t<Primary> p<194> c<192> l<18:28> el<18:34>
                                          n<> u<192> t<Complex_func_call> p<193> c<188> l<18:28> el<18:34>
                                            n<blk1> u<188> t<STRING_CONST> p<192> s<189> l<18:28> el<18:32>
                                            n<w> u<189> t<STRING_CONST> p<192> s<191> l<18:33> el<18:34>
                                            n<> u<191> t<Select> p<192> c<190> l<18:34> el<18:34>
                                              n<> u<190> t<Bit_select> p<191> l<18:34> el<18:34>
                  n<> u<312> t<ELSE> p<313> s<310> l<19:5> el<19:9>
                  n<> u<310> t<Generate_item> p<313> c<309> l<19:10> el<24:36>
                    n<> u<309> t<Module_or_generate_item> p<310> c<308> l<19:10> el<24:36>
                      n<> u<308> t<Module_common_item> p<309> c<307> l<19:10> el<24:36>
                        n<> u<307> t<Conditional_generate_construct> p<308> c<306> l<19:10> el<24:36>
                          n<> u<306> t<If_generate_construct> p<307> c<304> l<19:10> el<24:36>
                            n<> u<304> t<IF> p<306> s<214> l<19:10> el<19:12>
                            n<> u<214> t<Constant_expression> p<306> c<208> s<238> l<19:14> el<19:20>
                              n<> u<208> t<Constant_expression> p<214> c<207> s<213> l<19:14> el<19:15>
                                n<> u<207> t<Constant_primary> p<208> c<206> l<19:14> el<19:15>
                                  n<> u<206> t<Primary_literal> p<207> c<205> l<19:14> el<19:15>
                                    n<P> u<205> t<STRING_CONST> p<206> l<19:14> el<19:15>
                              n<> u<213> t<BinOp_Equiv> p<214> s<212> l<19:16> el<19:18>
                              n<> u<212> t<Constant_expression> p<214> c<211> l<19:19> el<19:20>
                                n<> u<211> t<Constant_primary> p<212> c<210> l<19:19> el<19:20>
                                  n<> u<210> t<Primary_literal> p<211> c<209> l<19:19> el<19:20>
                                    n<2> u<209> t<INT_CONST> p<210> l<19:19> el<19:20>
                            n<> u<238> t<Generate_item> p<306> c<237> s<305> l<20:9> el<20:36>
                              n<> u<237> t<Module_or_generate_item> p<238> c<236> l<20:9> el<20:36>
                                n<> u<236> t<Module_common_item> p<237> c<235> l<20:9> el<20:36>
                                  n<> u<235> t<Continuous_assign> p<236> c<234> l<20:9> el<20:36>
                                    n<> u<234> t<Net_assignment_list> p<235> c<233> l<20:16> el<20:35>
                                      n<> u<233> t<Net_assignment> p<234> c<219> l<20:16> el<20:35>
                                        n<> u<219> t<Net_lvalue> p<233> c<216> s<232> l<20:16> el<20:19>
                                          n<> u<216> t<Ps_or_hierarchical_identifier> p<219> c<215> s<218> l<20:16> el<20:19>
                                            n<out> u<215> t<STRING_CONST> p<216> l<20:16> el<20:19>
                                          n<> u<218> t<Constant_select> p<219> c<217> l<20:20> el<20:20>
                                            n<> u<217> t<Constant_bit_select> p<218> l<20:20> el<20:20>
                                        n<> u<232> t<Expression> p<233> c<231> l<20:22> el<20:35>
                                          n<> u<231> t<Primary> p<232> c<230> l<20:22> el<20:35>
                                            n<> u<230> t<Complex_func_call> p<231> c<220> l<20:22> el<20:35>
                                              n<> u<220> t<Dollar_keyword> p<230> s<221> l<20:22> el<20:23>
                                              n<bits> u<221> t<STRING_CONST> p<230> s<229> l<20:23> el<20:27>
                                              n<> u<229> t<Argument_list> p<230> c<228> l<20:28> el<20:34>
                                                n<> u<228> t<Expression> p<229> c<227> l<20:28> el<20:34>
                                                  n<> u<227> t<Primary> p<228> c<226> l<20:28> el<20:34>
                                                    n<> u<226> t<Complex_func_call> p<227> c<222> l<20:28> el<20:34>
                                                      n<blk2> u<222> t<STRING_CONST> p<226> s<223> l<20:28> el<20:32>
                                                      n<x> u<223> t<STRING_CONST> p<226> s<225> l<20:33> el<20:34>
                                                      n<> u<225> t<Select> p<226> c<224> l<20:34> el<20:34>
                                                        n<> u<224> t<Bit_select> p<225> l<20:34> el<20:34>
                            n<> u<305> t<ELSE> p<306> s<303> l<21:5> el<21:9>
                            n<> u<303> t<Generate_item> p<306> c<302> l<21:10> el<24:36>
                              n<> u<302> t<Module_or_generate_item> p<303> c<301> l<21:10> el<24:36>
                                n<> u<301> t<Module_common_item> p<302> c<300> l<21:10> el<24:36>
                                  n<> u<300> t<Conditional_generate_construct> p<301> c<299> l<21:10> el<24:36>
                                    n<> u<299> t<If_generate_construct> p<300> c<297> l<21:10> el<24:36>
                                      n<> u<297> t<IF> p<299> s<248> l<21:10> el<21:12>
                                      n<> u<248> t<Constant_expression> p<299> c<242> s<272> l<21:14> el<21:20>
                                        n<> u<242> t<Constant_expression> p<248> c<241> s<247> l<21:14> el<21:15>
                                          n<> u<241> t<Constant_primary> p<242> c<240> l<21:14> el<21:15>
                                            n<> u<240> t<Primary_literal> p<241> c<239> l<21:14> el<21:15>
                                              n<P> u<239> t<STRING_CONST> p<240> l<21:14> el<21:15>
                                        n<> u<247> t<BinOp_Equiv> p<248> s<246> l<21:16> el<21:18>
                                        n<> u<246> t<Constant_expression> p<248> c<245> l<21:19> el<21:20>
                                          n<> u<245> t<Constant_primary> p<246> c<244> l<21:19> el<21:20>
                                            n<> u<244> t<Primary_literal> p<245> c<243> l<21:19> el<21:20>
                                              n<3> u<243> t<INT_CONST> p<244> l<21:19> el<21:20>
                                      n<> u<272> t<Generate_item> p<299> c<271> s<298> l<22:9> el<22:36>
                                        n<> u<271> t<Module_or_generate_item> p<272> c<270> l<22:9> el<22:36>
                                          n<> u<270> t<Module_common_item> p<271> c<269> l<22:9> el<22:36>
                                            n<> u<269> t<Continuous_assign> p<270> c<268> l<22:9> el<22:36>
                                              n<> u<268> t<Net_assignment_list> p<269> c<267> l<22:16> el<22:35>
                                                n<> u<267> t<Net_assignment> p<268> c<253> l<22:16> el<22:35>
                                                  n<> u<253> t<Net_lvalue> p<267> c<250> s<266> l<22:16> el<22:19>
                                                    n<> u<250> t<Ps_or_hierarchical_identifier> p<253> c<249> s<252> l<22:16> el<22:19>
                                                      n<out> u<249> t<STRING_CONST> p<250> l<22:16> el<22:19>
                                                    n<> u<252> t<Constant_select> p<253> c<251> l<22:20> el<22:20>
                                                      n<> u<251> t<Constant_bit_select> p<252> l<22:20> el<22:20>
                                                  n<> u<266> t<Expression> p<267> c<265> l<22:22> el<22:35>
                                                    n<> u<265> t<Primary> p<266> c<264> l<22:22> el<22:35>
                                                      n<> u<264> t<Complex_func_call> p<265> c<254> l<22:22> el<22:35>
                                                        n<> u<254> t<Dollar_keyword> p<264> s<255> l<22:22> el<22:23>
                                                        n<bits> u<255> t<STRING_CONST> p<264> s<263> l<22:23> el<22:27>
                                                        n<> u<263> t<Argument_list> p<264> c<262> l<22:28> el<22:34>
                                                          n<> u<262> t<Expression> p<263> c<261> l<22:28> el<22:34>
                                                            n<> u<261> t<Primary> p<262> c<260> l<22:28> el<22:34>
                                                              n<> u<260> t<Complex_func_call> p<261> c<256> l<22:28> el<22:34>
                                                                n<blk3> u<256> t<STRING_CONST> p<260> s<257> l<22:28> el<22:32>
                                                                n<y> u<257> t<STRING_CONST> p<260> s<259> l<22:33> el<22:34>
                                                                n<> u<259> t<Select> p<260> c<258> l<22:34> el<22:34>
                                                                  n<> u<258> t<Bit_select> p<259> l<22:34> el<22:34>
                                      n<> u<298> t<ELSE> p<299> s<296> l<23:5> el<23:9>
                                      n<> u<296> t<Generate_item> p<299> c<295> l<24:9> el<24:36>
                                        n<> u<295> t<Module_or_generate_item> p<296> c<294> l<24:9> el<24:36>
                                          n<> u<294> t<Module_common_item> p<295> c<293> l<24:9> el<24:36>
                                            n<> u<293> t<Continuous_assign> p<294> c<292> l<24:9> el<24:36>
                                              n<> u<292> t<Net_assignment_list> p<293> c<291> l<24:16> el<24:35>
                                                n<> u<291> t<Net_assignment> p<292> c<277> l<24:16> el<24:35>
                                                  n<> u<277> t<Net_lvalue> p<291> c<274> s<290> l<24:16> el<24:19>
                                                    n<> u<274> t<Ps_or_hierarchical_identifier> p<277> c<273> s<276> l<24:16> el<24:19>
                                                      n<out> u<273> t<STRING_CONST> p<274> l<24:16> el<24:19>
                                                    n<> u<276> t<Constant_select> p<277> c<275> l<24:20> el<24:20>
                                                      n<> u<275> t<Constant_bit_select> p<276> l<24:20> el<24:20>
                                                  n<> u<290> t<Expression> p<291> c<289> l<24:22> el<24:35>
                                                    n<> u<289> t<Primary> p<290> c<288> l<24:22> el<24:35>
                                                      n<> u<288> t<Complex_func_call> p<289> c<278> l<24:22> el<24:35>
                                                        n<> u<278> t<Dollar_keyword> p<288> s<279> l<24:22> el<24:23>
                                                        n<bits> u<279> t<STRING_CONST> p<288> s<287> l<24:23> el<24:27>
                                                        n<> u<287> t<Argument_list> p<288> c<286> l<24:28> el<24:34>
                                                          n<> u<286> t<Expression> p<287> c<285> l<24:28> el<24:34>
                                                            n<> u<285> t<Primary> p<286> c<284> l<24:28> el<24:34>
                                                              n<> u<284> t<Complex_func_call> p<285> c<280> l<24:28> el<24:34>
                                                                n<blk4> u<280> t<STRING_CONST> p<284> s<281> l<24:28> el<24:32>
                                                                n<z> u<281> t<STRING_CONST> p<284> s<283> l<24:33> el<24:34>
                                                                n<> u<283> t<Select> p<284> c<282> l<24:34> el<24:34>
                                                                  n<> u<282> t<Bit_select> p<283> l<24:34> el<24:34>
        n<> u<318> t<ENDMODULE> p<319> l<25:1> el<25:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv:1:1: No timescale set for "mod".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv:1:1: Compile module "work@mod".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayNet                                               4
ArrayTypespec                                          4
Begin                                                 12
Constant                                              15
ContAssign                                             4
Design                                                 1
GenIfElse                                              6
HierPath                                               8
LogicNet                                               1
LogicTypespec                                          6
Module                                                 2
Operation                                             10
ParamAssign                                            1
Parameter                                              1
Port                                                   1
Range                                                  6
RefObj                                                26
RefTypespec                                           10
SysFuncCall                                            4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenScopeHierPath2/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@mod
  |vpiParameter:
  \_Parameter: (work@mod.P), line:4:15, endln:4:20
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |UINT:0
    |vpiName:P
    |vpiFullName:work@mod.P
  |vpiParamAssign:
  \_ParamAssign: , line:4:15, endln:4:20
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiRhs:
    \_Constant: , line:4:19, endln:4:20
      |vpiParent:
      \_ParamAssign: , line:4:15, endln:4:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@mod.P), line:4:15, endln:4:20
  |vpiInternalScope:
  \_Begin: (work@mod.blk1), line:5:17, endln:7:8
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiName:blk1
    |vpiFullName:work@mod.blk1
    |vpiTypedef:
    \_LogicTypespec: 
      |vpiParent:
      \_Begin: (work@mod.blk1), line:5:17, endln:7:8
    |vpiImportTypespec:
    \_LogicTypespec: 
  |vpiInternalScope:
  \_Begin: (work@mod), line:8:10, endln:16:8
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiFullName:work@mod
    |vpiInternalScope:
    \_Begin: (work@mod.blk2), line:8:22, endln:10:8
      |vpiParent:
      \_Begin: (work@mod), line:8:10, endln:16:8
      |vpiName:blk2
      |vpiFullName:work@mod.blk2
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Begin: (work@mod.blk2), line:8:22, endln:10:8
      |vpiImportTypespec:
      \_LogicTypespec: 
    |vpiInternalScope:
    \_Begin: (work@mod), line:11:10, endln:16:8
      |vpiParent:
      \_Begin: (work@mod), line:8:10, endln:16:8
      |vpiFullName:work@mod
      |vpiInternalScope:
      \_Begin: (work@mod.blk3), line:11:22, endln:13:8
        |vpiParent:
        \_Begin: (work@mod), line:11:10, endln:16:8
        |vpiName:blk3
        |vpiFullName:work@mod.blk3
        |vpiTypedef:
        \_LogicTypespec: 
          |vpiParent:
          \_Begin: (work@mod.blk3), line:11:22, endln:13:8
        |vpiImportTypespec:
        \_LogicTypespec: 
      |vpiInternalScope:
      \_Begin: (work@mod.blk4), line:14:10, endln:16:8
        |vpiParent:
        \_Begin: (work@mod), line:11:10, endln:16:8
        |vpiName:blk4
        |vpiFullName:work@mod.blk4
        |vpiTypedef:
        \_LogicTypespec: 
          |vpiParent:
          \_Begin: (work@mod.blk4), line:14:10, endln:16:8
        |vpiImportTypespec:
        \_LogicTypespec: 
      |vpiStmt:
      \_GenIfElse: , line:11:10, endln:16:8
        |vpiParent:
        \_Begin: (work@mod), line:11:10, endln:16:8
        |vpiCondition:
        \_Operation: , line:11:14, endln:11:20
          |vpiParent:
          \_GenIfElse: , line:11:10, endln:16:8
          |vpiOpType:14
          |vpiOperand:
          \_RefObj: (work@mod.P), line:11:14, endln:11:15
            |vpiParent:
            \_Operation: , line:11:14, endln:11:20
            |vpiName:P
            |vpiFullName:work@mod.P
            |vpiActual:
            \_Parameter: (work@mod.P), line:4:15, endln:4:20
          |vpiOperand:
          \_Constant: , line:11:19, endln:11:20
            |vpiParent:
            \_Operation: , line:11:14, endln:11:20
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
        |vpiStmt:
        \_Begin: (work@mod.blk3), line:11:22, endln:13:8
        |vpiElseStmt:
        \_Begin: (work@mod.blk4), line:14:10, endln:16:8
    |vpiStmt:
    \_GenIfElse: , line:8:10, endln:16:8
      |vpiParent:
      \_Begin: (work@mod), line:8:10, endln:16:8
      |vpiCondition:
      \_Operation: , line:8:14, endln:8:20
        |vpiParent:
        \_GenIfElse: , line:8:10, endln:16:8
        |vpiOpType:14
        |vpiOperand:
        \_RefObj: (work@mod.P), line:8:14, endln:8:15
          |vpiParent:
          \_Operation: , line:8:14, endln:8:20
          |vpiName:P
          |vpiFullName:work@mod.P
          |vpiActual:
          \_Parameter: (work@mod.P), line:4:15, endln:4:20
        |vpiOperand:
        \_Constant: , line:8:19, endln:8:20
          |vpiParent:
          \_Operation: , line:8:14, endln:8:20
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
      |vpiStmt:
      \_Begin: (work@mod.blk2), line:8:22, endln:10:8
      |vpiElseStmt:
      \_Begin: (work@mod), line:11:10, endln:16:8
  |vpiInternalScope:
  \_Begin: (work@mod), line:18:9, endln:18:36
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiFullName:work@mod
    |vpiStmt:
    \_ContAssign: , line:18:16, endln:18:35
      |vpiParent:
      \_Begin: (work@mod), line:18:9, endln:18:36
      |vpiRhs:
      \_SysFuncCall: ($bits), line:18:28, endln:18:34
        |vpiParent:
        \_ContAssign: , line:18:16, endln:18:35
        |vpiArgument:
        \_HierPath: (blk1.w), line:18:28, endln:18:34
          |vpiParent:
          \_SysFuncCall: ($bits), line:18:28, endln:18:34
          |vpiActual:
          \_RefObj: (blk1), line:18:28, endln:18:32
            |vpiParent:
            \_HierPath: (blk1.w), line:18:28, endln:18:34
            |vpiName:blk1
            |vpiActual:
            \_Begin: (work@mod.blk1), line:5:17, endln:7:8
          |vpiActual:
          \_RefObj: (work@mod.w), line:18:33, endln:18:34
            |vpiParent:
            \_HierPath: (blk1.w), line:18:28, endln:18:34
            |vpiName:w
            |vpiFullName:work@mod.w
            |vpiActual:
            \_ArrayNet: (work@mod.w), line:6:14, endln:6:15
          |vpiName:blk1.w
        |vpiName:$bits
      |vpiLhs:
      \_RefObj: (work@mod.out), line:18:16, endln:18:19
        |vpiParent:
        \_ContAssign: , line:18:16, endln:18:35
        |vpiName:out
        |vpiFullName:work@mod.out
        |vpiActual:
        \_LogicNet: (work@mod.out), line:2:24, endln:2:27
  |vpiInternalScope:
  \_Begin: (work@mod), line:19:10, endln:24:36
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiFullName:work@mod
    |vpiInternalScope:
    \_Begin: (work@mod), line:20:9, endln:20:36
      |vpiParent:
      \_Begin: (work@mod), line:19:10, endln:24:36
      |vpiFullName:work@mod
      |vpiImportTypespec:
      \_LogicNet: (work@mod.blk2), line:20:28, endln:20:32
        |vpiParent:
        \_Begin: (work@mod), line:20:9, endln:20:36
        |vpiName:blk2
        |vpiFullName:work@mod.blk2
        |vpiNetType:1
      |vpiStmt:
      \_ContAssign: , line:20:16, endln:20:35
        |vpiParent:
        \_Begin: (work@mod), line:20:9, endln:20:36
        |vpiRhs:
        \_SysFuncCall: ($bits), line:20:28, endln:20:34
          |vpiParent:
          \_ContAssign: , line:20:16, endln:20:35
          |vpiArgument:
          \_HierPath: (blk2.x), line:20:28, endln:20:34
            |vpiParent:
            \_SysFuncCall: ($bits), line:20:28, endln:20:34
            |vpiActual:
            \_RefObj: (blk2), line:20:28, endln:20:32
              |vpiParent:
              \_HierPath: (blk2.x), line:20:28, endln:20:34
              |vpiName:blk2
              |vpiActual:
              \_LogicNet: (work@mod.blk2), line:20:28, endln:20:32
            |vpiActual:
            \_RefObj: (work@mod.x), line:20:33, endln:20:34
              |vpiParent:
              \_HierPath: (blk2.x), line:20:28, endln:20:34
              |vpiName:x
              |vpiFullName:work@mod.x
              |vpiActual:
              \_ArrayNet: (work@mod.x), line:9:14, endln:9:15
            |vpiName:blk2.x
          |vpiName:$bits
        |vpiLhs:
        \_RefObj: (work@mod.out), line:20:16, endln:20:19
          |vpiParent:
          \_ContAssign: , line:20:16, endln:20:35
          |vpiName:out
          |vpiFullName:work@mod.out
          |vpiActual:
          \_LogicNet: (work@mod.out), line:2:24, endln:2:27
    |vpiInternalScope:
    \_Begin: (work@mod), line:21:10, endln:24:36
      |vpiParent:
      \_Begin: (work@mod), line:19:10, endln:24:36
      |vpiFullName:work@mod
      |vpiInternalScope:
      \_Begin: (work@mod), line:22:9, endln:22:36
        |vpiParent:
        \_Begin: (work@mod), line:21:10, endln:24:36
        |vpiFullName:work@mod
        |vpiImportTypespec:
        \_LogicNet: (work@mod.blk3), line:22:28, endln:22:32
          |vpiParent:
          \_Begin: (work@mod), line:22:9, endln:22:36
          |vpiName:blk3
          |vpiFullName:work@mod.blk3
          |vpiNetType:1
        |vpiStmt:
        \_ContAssign: , line:22:16, endln:22:35
          |vpiParent:
          \_Begin: (work@mod), line:22:9, endln:22:36
          |vpiRhs:
          \_SysFuncCall: ($bits), line:22:28, endln:22:34
            |vpiParent:
            \_ContAssign: , line:22:16, endln:22:35
            |vpiArgument:
            \_HierPath: (blk3.y), line:22:28, endln:22:34
              |vpiParent:
              \_SysFuncCall: ($bits), line:22:28, endln:22:34
              |vpiActual:
              \_RefObj: (blk3), line:22:28, endln:22:32
                |vpiParent:
                \_HierPath: (blk3.y), line:22:28, endln:22:34
                |vpiName:blk3
                |vpiActual:
                \_LogicNet: (work@mod.blk3), line:22:28, endln:22:32
              |vpiActual:
              \_RefObj: (work@mod.y), line:22:33, endln:22:34
                |vpiParent:
                \_HierPath: (blk3.y), line:22:28, endln:22:34
                |vpiName:y
                |vpiFullName:work@mod.y
                |vpiActual:
                \_ArrayNet: (work@mod.y), line:12:14, endln:12:15
              |vpiName:blk3.y
            |vpiName:$bits
          |vpiLhs:
          \_RefObj: (work@mod.out), line:22:16, endln:22:19
            |vpiParent:
            \_ContAssign: , line:22:16, endln:22:35
            |vpiName:out
            |vpiFullName:work@mod.out
            |vpiActual:
            \_LogicNet: (work@mod.out), line:2:24, endln:2:27
      |vpiInternalScope:
      \_Begin: (work@mod), line:24:9, endln:24:36
        |vpiParent:
        \_Begin: (work@mod), line:21:10, endln:24:36
        |vpiFullName:work@mod
        |vpiImportTypespec:
        \_LogicNet: (work@mod.blk4), line:24:28, endln:24:32
          |vpiParent:
          \_Begin: (work@mod), line:24:9, endln:24:36
          |vpiName:blk4
          |vpiFullName:work@mod.blk4
          |vpiNetType:1
        |vpiStmt:
        \_ContAssign: , line:24:16, endln:24:35
          |vpiParent:
          \_Begin: (work@mod), line:24:9, endln:24:36
          |vpiRhs:
          \_SysFuncCall: ($bits), line:24:28, endln:24:34
            |vpiParent:
            \_ContAssign: , line:24:16, endln:24:35
            |vpiArgument:
            \_HierPath: (blk4.z), line:24:28, endln:24:34
              |vpiParent:
              \_SysFuncCall: ($bits), line:24:28, endln:24:34
              |vpiActual:
              \_RefObj: (blk4), line:24:28, endln:24:32
                |vpiParent:
                \_HierPath: (blk4.z), line:24:28, endln:24:34
                |vpiName:blk4
                |vpiActual:
                \_LogicNet: (work@mod.blk4), line:24:28, endln:24:32
              |vpiActual:
              \_RefObj: (work@mod.z), line:24:33, endln:24:34
                |vpiParent:
                \_HierPath: (blk4.z), line:24:28, endln:24:34
                |vpiName:z
                |vpiFullName:work@mod.z
                |vpiActual:
                \_ArrayNet: (work@mod.z), line:15:14, endln:15:15
              |vpiName:blk4.z
            |vpiName:$bits
          |vpiLhs:
          \_RefObj: (work@mod.out), line:24:16, endln:24:19
            |vpiParent:
            \_ContAssign: , line:24:16, endln:24:35
            |vpiName:out
            |vpiFullName:work@mod.out
            |vpiActual:
            \_LogicNet: (work@mod.out), line:2:24, endln:2:27
      |vpiStmt:
      \_GenIfElse: , line:21:10, endln:24:36
        |vpiParent:
        \_Begin: (work@mod), line:21:10, endln:24:36
        |vpiCondition:
        \_Operation: , line:21:14, endln:21:20
          |vpiParent:
          \_GenIfElse: , line:21:10, endln:24:36
          |vpiOpType:14
          |vpiOperand:
          \_RefObj: (work@mod.P), line:21:14, endln:21:15
            |vpiParent:
            \_Operation: , line:21:14, endln:21:20
            |vpiName:P
            |vpiFullName:work@mod.P
            |vpiActual:
            \_Parameter: (work@mod.P), line:4:15, endln:4:20
          |vpiOperand:
          \_Constant: , line:21:19, endln:21:20
            |vpiParent:
            \_Operation: , line:21:14, endln:21:20
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
        |vpiStmt:
        \_Begin: (work@mod), line:22:9, endln:22:36
        |vpiElseStmt:
        \_Begin: (work@mod), line:24:9, endln:24:36
    |vpiStmt:
    \_GenIfElse: , line:19:10, endln:24:36
      |vpiParent:
      \_Begin: (work@mod), line:19:10, endln:24:36
      |vpiCondition:
      \_Operation: , line:19:14, endln:19:20
        |vpiParent:
        \_GenIfElse: , line:19:10, endln:24:36
        |vpiOpType:14
        |vpiOperand:
        \_RefObj: (work@mod.P), line:19:14, endln:19:15
          |vpiParent:
          \_Operation: , line:19:14, endln:19:20
          |vpiName:P
          |vpiFullName:work@mod.P
          |vpiActual:
          \_Parameter: (work@mod.P), line:4:15, endln:4:20
        |vpiOperand:
        \_Constant: , line:19:19, endln:19:20
          |vpiParent:
          \_Operation: , line:19:14, endln:19:20
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
      |vpiStmt:
      \_Begin: (work@mod), line:20:9, endln:20:36
      |vpiElseStmt:
      \_Begin: (work@mod), line:21:10, endln:24:36
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiRange:
    \_Range: , line:2:17, endln:2:23
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:2:18, endln:2:20
        |vpiParent:
        \_Range: , line:2:17, endln:2:23
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:21, endln:2:22
        |vpiParent:
        \_Range: , line:2:17, endln:2:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:6:16, endln:6:19
      |vpiParent:
      \_ArrayTypespec: 
      |vpiRightRange:
      \_Operation: , line:6:17, endln:6:18
        |vpiParent:
        \_Range: , line:6:16, endln:6:19
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:6:17, endln:6:18
          |vpiParent:
          \_Operation: , line:6:17, endln:6:18
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@mod), line:6:9, endln:6:13
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@mod
      |vpiActual:
      \_LogicTypespec: 
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:9:16, endln:9:19
      |vpiParent:
      \_ArrayTypespec: 
      |vpiRightRange:
      \_Operation: , line:9:17, endln:9:18
        |vpiParent:
        \_Range: , line:9:16, endln:9:19
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:9:17, endln:9:18
          |vpiParent:
          \_Operation: , line:9:17, endln:9:18
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@mod), line:9:9, endln:9:13
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@mod
      |vpiActual:
      \_LogicTypespec: 
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:12:16, endln:12:19
      |vpiParent:
      \_ArrayTypespec: 
      |vpiRightRange:
      \_Operation: , line:12:17, endln:12:18
        |vpiParent:
        \_Range: , line:12:16, endln:12:19
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:12:17, endln:12:18
          |vpiParent:
          \_Operation: , line:12:17, endln:12:18
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@mod), line:12:9, endln:12:13
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@mod
      |vpiActual:
      \_LogicTypespec: 
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:15:16, endln:15:19
      |vpiParent:
      \_ArrayTypespec: 
      |vpiRightRange:
      \_Operation: , line:15:17, endln:15:18
        |vpiParent:
        \_Range: , line:15:16, endln:15:19
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:15:17, endln:15:18
          |vpiParent:
          \_Operation: , line:15:17, endln:15:18
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@mod), line:15:9, endln:15:13
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@mod
      |vpiActual:
      \_LogicTypespec: 
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiRange:
    \_Range: , line:2:17, endln:2:23
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:2:18, endln:2:20
        |vpiParent:
        \_Range: , line:2:17, endln:2:23
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:21, endln:2:22
        |vpiParent:
        \_Range: , line:2:17, endln:2:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@mod.out), line:2:24, endln:2:27
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiTypespec:
    \_RefTypespec: (work@mod.out), line:2:12, endln:2:16
      |vpiParent:
      \_LogicNet: (work@mod.out), line:2:24, endln:2:27
      |vpiFullName:work@mod.out
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:out
    |vpiFullName:work@mod.out
    |vpiNetType:1
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiImportTypespec:
  \_ArrayNet: (work@mod.w), line:6:14, endln:6:15
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiTypespec:
    \_RefTypespec: (work@mod.w), line:6:9, endln:6:13
      |vpiParent:
      \_ArrayNet: (work@mod.w), line:6:14, endln:6:15
      |vpiFullName:work@mod.w
      |vpiActual:
      \_ArrayTypespec: 
    |vpiName:w
    |vpiFullName:work@mod.w
    |vpiNetType:1
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiImportTypespec:
  \_ArrayNet: (work@mod.x), line:9:14, endln:9:15
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiTypespec:
    \_RefTypespec: (work@mod.x), line:9:9, endln:9:13
      |vpiParent:
      \_ArrayNet: (work@mod.x), line:9:14, endln:9:15
      |vpiFullName:work@mod.x
      |vpiActual:
      \_ArrayTypespec: 
    |vpiName:x
    |vpiFullName:work@mod.x
    |vpiNetType:1
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiImportTypespec:
  \_ArrayNet: (work@mod.y), line:12:14, endln:12:15
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiTypespec:
    \_RefTypespec: (work@mod.y), line:12:9, endln:12:13
      |vpiParent:
      \_ArrayNet: (work@mod.y), line:12:14, endln:12:15
      |vpiFullName:work@mod.y
      |vpiActual:
      \_ArrayTypespec: 
    |vpiName:y
    |vpiFullName:work@mod.y
    |vpiNetType:1
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiImportTypespec:
  \_ArrayNet: (work@mod.z), line:15:14, endln:15:15
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiTypespec:
    \_RefTypespec: (work@mod.z), line:15:9, endln:15:13
      |vpiParent:
      \_ArrayNet: (work@mod.z), line:15:14, endln:15:15
      |vpiFullName:work@mod.z
      |vpiActual:
      \_ArrayTypespec: 
    |vpiName:z
    |vpiFullName:work@mod.z
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:work@mod
  |vpiNet:
  \_LogicNet: (work@mod.out), line:2:24, endln:2:27
  |vpiArrayNet:
  \_ArrayNet: (work@mod.w), line:6:14, endln:6:15
  |vpiArrayNet:
  \_ArrayNet: (work@mod.x), line:9:14, endln:9:15
  |vpiArrayNet:
  \_ArrayNet: (work@mod.y), line:12:14, endln:12:15
  |vpiArrayNet:
  \_ArrayNet: (work@mod.z), line:15:14, endln:15:15
  |vpiPort:
  \_Port: (out), line:2:24, endln:2:27
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiName:out
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@mod.out), line:2:12, endln:2:16
      |vpiParent:
      \_Port: (out), line:2:24, endln:2:27
      |vpiFullName:work@mod.out
      |vpiActual:
      \_LogicTypespec: 
  |vpiGenStmt:
  \_GenIfElse: , line:5:5, endln:16:8
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiCondition:
    \_Operation: , line:5:9, endln:5:15
      |vpiParent:
      \_GenIfElse: , line:5:5, endln:16:8
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@mod.P), line:5:9, endln:5:10
        |vpiParent:
        \_Operation: , line:5:9, endln:5:15
        |vpiName:P
        |vpiFullName:work@mod.P
        |vpiActual:
        \_Parameter: (work@mod.P), line:4:15, endln:4:20
      |vpiOperand:
      \_Constant: , line:5:14, endln:5:15
        |vpiParent:
        \_Operation: , line:5:9, endln:5:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@mod.blk1), line:5:17, endln:7:8
    |vpiElseStmt:
    \_Begin: (work@mod), line:8:10, endln:16:8
  |vpiGenStmt:
  \_GenIfElse: , line:17:5, endln:24:36
    |vpiParent:
    \_Module: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiCondition:
    \_Operation: , line:17:9, endln:17:15
      |vpiParent:
      \_GenIfElse: , line:17:5, endln:24:36
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@mod.P), line:17:9, endln:17:10
        |vpiParent:
        \_Operation: , line:17:9, endln:17:15
        |vpiName:P
        |vpiFullName:work@mod.P
        |vpiActual:
        \_Parameter: (work@mod.P), line:4:15, endln:4:20
      |vpiOperand:
      \_Constant: , line:17:14, endln:17:15
        |vpiParent:
        \_Operation: , line:17:9, endln:17:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@mod), line:18:9, endln:18:36
    |vpiElseStmt:
    \_Begin: (work@mod), line:19:10, endln:24:36
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
