IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.66        Core1: 28.65        
Core2: 35.38        Core3: 19.09        
Core4: 18.55        Core5: 30.55        
Core6: 27.60        Core7: 28.82        
Core8: 26.37        Core9: 32.94        
Core10: 18.76        Core11: 26.15        
Core12: 25.87        Core13: 20.39        
Core14: 36.65        Core15: 25.67        
Core16: 18.11        Core17: 20.97        
Core18: 18.05        Core19: 29.94        
Core20: 18.72        Core21: 27.45        
Core22: 18.15        Core23: 21.28        
Core24: 28.96        Core25: 20.34        
Core26: 36.99        Core27: 19.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.90
Socket1: 22.29
DDR read Latency(ns)
Socket0: 1404.20
Socket1: 1210.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.27        Core1: 28.89        
Core2: 32.73        Core3: 20.20        
Core4: 19.45        Core5: 30.34        
Core6: 26.27        Core7: 26.83        
Core8: 27.09        Core9: 33.40        
Core10: 18.98        Core11: 26.20        
Core12: 24.13        Core13: 21.72        
Core14: 35.90        Core15: 25.72        
Core16: 19.04        Core17: 21.52        
Core18: 18.61        Core19: 28.44        
Core20: 18.71        Core21: 27.32        
Core22: 17.97        Core23: 20.95        
Core24: 22.79        Core25: 21.38        
Core26: 36.84        Core27: 19.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.08
Socket1: 22.68
DDR read Latency(ns)
Socket0: 1384.71
Socket1: 1182.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.41        Core1: 30.57        
Core2: 32.82        Core3: 21.04        
Core4: 21.23        Core5: 29.73        
Core6: 26.09        Core7: 21.87        
Core8: 27.16        Core9: 32.38        
Core10: 22.97        Core11: 39.30        
Core12: 24.62        Core13: 25.13        
Core14: 31.03        Core15: 26.15        
Core16: 20.13        Core17: 22.61        
Core18: 18.76        Core19: 29.53        
Core20: 18.30        Core21: 27.37        
Core22: 18.26        Core23: 21.42        
Core24: 21.30        Core25: 21.22        
Core26: 36.74        Core27: 19.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.42
Socket1: 22.86
DDR read Latency(ns)
Socket0: 1357.90
Socket1: 1159.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.03        Core1: 30.38        
Core2: 32.68        Core3: 19.30        
Core4: 18.83        Core5: 30.30        
Core6: 27.41        Core7: 20.76        
Core8: 26.64        Core9: 36.55        
Core10: 26.61        Core11: 36.62        
Core12: 24.66        Core13: 28.74        
Core14: 31.44        Core15: 25.84        
Core16: 18.17        Core17: 20.77        
Core18: 18.22        Core19: 28.36        
Core20: 18.36        Core21: 27.66        
Core22: 18.09        Core23: 21.20        
Core24: 24.86        Core25: 21.13        
Core26: 36.87        Core27: 19.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.76
Socket1: 22.37
DDR read Latency(ns)
Socket0: 1395.76
Socket1: 1218.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.07        Core1: 30.97        
Core2: 34.90        Core3: 19.22        
Core4: 18.82        Core5: 30.11        
Core6: 25.95        Core7: 20.57        
Core8: 25.57        Core9: 40.66        
Core10: 25.67        Core11: 40.78        
Core12: 24.59        Core13: 28.42        
Core14: 32.28        Core15: 26.14        
Core16: 18.30        Core17: 20.83        
Core18: 19.06        Core19: 18.57        
Core20: 18.12        Core21: 27.57        
Core22: 18.22        Core23: 21.14        
Core24: 32.36        Core25: 20.92        
Core26: 36.53        Core27: 19.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.81
Socket1: 22.23
DDR read Latency(ns)
Socket0: 1405.26
Socket1: 1221.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.19        Core1: 30.80        
Core2: 33.22        Core3: 20.71        
Core4: 21.27        Core5: 30.69        
Core6: 26.10        Core7: 21.84        
Core8: 26.18        Core9: 25.47        
Core10: 23.10        Core11: 37.98        
Core12: 24.52        Core13: 25.00        
Core14: 33.33        Core15: 26.22        
Core16: 19.63        Core17: 22.70        
Core18: 18.37        Core19: 27.20        
Core20: 17.98        Core21: 27.33        
Core22: 18.61        Core23: 20.98        
Core24: 27.49        Core25: 20.49        
Core26: 36.80        Core27: 20.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.29
Socket1: 22.67
DDR read Latency(ns)
Socket0: 1366.70
Socket1: 1171.46
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.88        Core1: 31.10        
Core2: 33.83        Core3: 17.64        
Core4: 27.02        Core5: 37.75        
Core6: 26.50        Core7: 29.27        
Core8: 43.42        Core9: 36.68        
Core10: 15.88        Core11: 31.65        
Core12: 20.09        Core13: 17.79        
Core14: 18.75        Core15: 26.27        
Core16: 15.71        Core17: 17.93        
Core18: 19.15        Core19: 28.97        
Core20: 17.69        Core21: 28.67        
Core22: 17.15        Core23: 21.77        
Core24: 24.49        Core25: 22.18        
Core26: 34.12        Core27: 20.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.19
Socket1: 21.51
DDR read Latency(ns)
Socket0: 1582.66
Socket1: 1271.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.58        Core1: 30.26        
Core2: 31.17        Core3: 17.37        
Core4: 28.14        Core5: 38.96        
Core6: 28.66        Core7: 29.54        
Core8: 45.57        Core9: 34.80        
Core10: 15.79        Core11: 33.64        
Core12: 19.74        Core13: 17.48        
Core14: 18.53        Core15: 28.38        
Core16: 15.86        Core17: 18.34        
Core18: 19.05        Core19: 27.35        
Core20: 18.22        Core21: 28.61        
Core22: 17.15        Core23: 21.25        
Core24: 25.44        Core25: 22.55        
Core26: 33.26        Core27: 21.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.43
Socket1: 21.48
DDR read Latency(ns)
Socket0: 1572.89
Socket1: 1258.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.84        Core1: 29.73        
Core2: 24.70        Core3: 19.34        
Core4: 27.33        Core5: 36.52        
Core6: 32.18        Core7: 28.85        
Core8: 36.06        Core9: 34.41        
Core10: 18.77        Core11: 33.03        
Core12: 20.60        Core13: 19.78        
Core14: 19.52        Core15: 28.09        
Core16: 18.84        Core17: 20.61        
Core18: 19.56        Core19: 28.01        
Core20: 19.40        Core21: 28.07        
Core22: 19.10        Core23: 20.86        
Core24: 24.74        Core25: 21.87        
Core26: 33.96        Core27: 20.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.34
Socket1: 22.32
DDR read Latency(ns)
Socket0: 1373.25
Socket1: 1224.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.58        Core1: 29.80        
Core2: 35.16        Core3: 18.65        
Core4: 27.28        Core5: 40.16        
Core6: 29.90        Core7: 28.84        
Core8: 43.75        Core9: 36.69        
Core10: 16.84        Core11: 32.92        
Core12: 20.56        Core13: 18.05        
Core14: 19.06        Core15: 27.91        
Core16: 16.98        Core17: 18.95        
Core18: 19.25        Core19: 28.15        
Core20: 17.99        Core21: 28.42        
Core22: 18.07        Core23: 21.41        
Core24: 26.03        Core25: 21.80        
Core26: 33.61        Core27: 20.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.70
Socket1: 21.75
DDR read Latency(ns)
Socket0: 1498.40
Socket1: 1251.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.95        Core1: 29.67        
Core2: 33.56        Core3: 18.73        
Core4: 23.34        Core5: 42.31        
Core6: 30.81        Core7: 29.60        
Core8: 46.53        Core9: 35.66        
Core10: 16.43        Core11: 32.57        
Core12: 20.74        Core13: 17.87        
Core14: 18.71        Core15: 29.17        
Core16: 16.42        Core17: 18.68        
Core18: 19.25        Core19: 27.06        
Core20: 18.65        Core21: 28.55        
Core22: 17.60        Core23: 21.83        
Core24: 25.51        Core25: 21.46        
Core26: 33.85        Core27: 20.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.64
Socket1: 21.76
DDR read Latency(ns)
Socket0: 1506.63
Socket1: 1246.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.10        Core1: 30.17        
Core2: 32.05        Core3: 17.55        
Core4: 28.37        Core5: 38.52        
Core6: 28.69        Core7: 29.47        
Core8: 40.11        Core9: 34.67        
Core10: 15.99        Core11: 32.69        
Core12: 19.70        Core13: 17.01        
Core14: 18.46        Core15: 28.38        
Core16: 15.64        Core17: 17.34        
Core18: 18.84        Core19: 27.93        
Core20: 17.98        Core21: 28.24        
Core22: 17.21        Core23: 21.54        
Core24: 25.44        Core25: 22.87        
Core26: 33.86        Core27: 21.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.31
Socket1: 21.33
DDR read Latency(ns)
Socket0: 1588.15
Socket1: 1265.43
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.08        Core1: 25.46        
Core2: 23.83        Core3: 20.38        
Core4: 18.98        Core5: 39.78        
Core6: 28.34        Core7: 24.77        
Core8: 34.59        Core9: 36.06        
Core10: 19.98        Core11: 25.84        
Core12: 30.32        Core13: 21.41        
Core14: 24.96        Core15: 27.50        
Core16: 21.55        Core17: 25.01        
Core18: 20.08        Core19: 25.78        
Core20: 19.39        Core21: 28.15        
Core22: 19.41        Core23: 20.80        
Core24: 25.45        Core25: 20.91        
Core26: 26.74        Core27: 20.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.57
Socket1: 22.96
DDR read Latency(ns)
Socket0: 1353.08
Socket1: 1203.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.25        Core1: 25.64        
Core2: 23.36        Core3: 22.13        
Core4: 20.40        Core5: 37.83        
Core6: 28.73        Core7: 23.14        
Core8: 35.94        Core9: 35.14        
Core10: 20.91        Core11: 25.42        
Core12: 30.78        Core13: 22.61        
Core14: 23.08        Core15: 26.11        
Core16: 20.49        Core17: 23.29        
Core18: 21.23        Core19: 25.13        
Core20: 18.62        Core21: 27.18        
Core22: 18.68        Core23: 20.18        
Core24: 26.42        Core25: 19.93        
Core26: 40.84        Core27: 22.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.65
Socket1: 22.85
DDR read Latency(ns)
Socket0: 1388.27
Socket1: 1137.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.34        Core1: 25.48        
Core2: 22.80        Core3: 20.60        
Core4: 22.32        Core5: 36.65        
Core6: 27.82        Core7: 21.83        
Core8: 34.91        Core9: 34.34        
Core10: 18.73        Core11: 26.16        
Core12: 28.29        Core13: 22.53        
Core14: 23.31        Core15: 25.94        
Core16: 18.63        Core17: 22.27        
Core18: 18.65        Core19: 24.33        
Core20: 18.40        Core21: 28.07        
Core22: 18.66        Core23: 21.45        
Core24: 25.40        Core25: 22.01        
Core26: 38.74        Core27: 21.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.14
Socket1: 22.81
DDR read Latency(ns)
Socket0: 1493.48
Socket1: 1097.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.28        Core1: 24.50        
Core2: 22.97        Core3: 21.24        
Core4: 21.52        Core5: 42.64        
Core6: 27.91        Core7: 22.12        
Core8: 36.24        Core9: 35.06        
Core10: 19.55        Core11: 26.65        
Core12: 29.22        Core13: 22.70        
Core14: 23.25        Core15: 26.91        
Core16: 19.77        Core17: 22.86        
Core18: 19.00        Core19: 25.73        
Core20: 19.19        Core21: 28.12        
Core22: 18.39        Core23: 21.83        
Core24: 26.23        Core25: 21.84        
Core26: 39.43        Core27: 20.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.41
Socket1: 22.99
DDR read Latency(ns)
Socket0: 1429.48
Socket1: 1112.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.06        Core1: 24.77        
Core2: 24.04        Core3: 22.57        
Core4: 20.08        Core5: 43.66        
Core6: 28.21        Core7: 23.31        
Core8: 36.12        Core9: 34.91        
Core10: 21.17        Core11: 26.18        
Core12: 32.23        Core13: 23.10        
Core14: 24.73        Core15: 26.37        
Core16: 20.92        Core17: 23.82        
Core18: 19.90        Core19: 25.47        
Core20: 18.88        Core21: 27.85        
Core22: 18.83        Core23: 21.17        
Core24: 27.17        Core25: 20.83        
Core26: 39.71        Core27: 20.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.67
Socket1: 23.19
DDR read Latency(ns)
Socket0: 1365.31
Socket1: 1134.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.68        Core1: 24.95        
Core2: 23.25        Core3: 22.33        
Core4: 20.78        Core5: 43.95        
Core6: 28.70        Core7: 23.15        
Core8: 37.30        Core9: 34.94        
Core10: 21.43        Core11: 26.32        
Core12: 30.62        Core13: 23.12        
Core14: 23.91        Core15: 26.29        
Core16: 21.08        Core17: 23.32        
Core18: 19.50        Core19: 24.50        
Core20: 19.01        Core21: 28.12        
Core22: 19.97        Core23: 21.06        
Core24: 26.85        Core25: 21.08        
Core26: 40.74        Core27: 20.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.89
Socket1: 23.17
DDR read Latency(ns)
Socket0: 1366.40
Socket1: 1138.38
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.72        Core1: 32.38        
Core2: 29.49        Core3: 22.70        
Core4: 21.38        Core5: 38.28        
Core6: 29.41        Core7: 23.36        
Core8: 39.21        Core9: 37.03        
Core10: 21.63        Core11: 39.33        
Core12: 32.33        Core13: 22.98        
Core14: 33.24        Core15: 28.07        
Core16: 21.53        Core17: 23.51        
Core18: 19.43        Core19: 33.57        
Core20: 18.90        Core21: 25.40        
Core22: 19.48        Core23: 21.85        
Core24: 36.26        Core25: 21.98        
Core26: 40.65        Core27: 21.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.17
Socket1: 23.21
DDR read Latency(ns)
Socket0: 1338.32
Socket1: 1107.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.52        Core1: 29.66        
Core2: 28.80        Core3: 22.14        
Core4: 21.85        Core5: 41.45        
Core6: 28.59        Core7: 23.18        
Core8: 41.23        Core9: 36.03        
Core10: 21.48        Core11: 36.32        
Core12: 30.26        Core13: 23.00        
Core14: 32.46        Core15: 25.94        
Core16: 21.48        Core17: 23.40        
Core18: 19.31        Core19: 33.77        
Core20: 17.99        Core21: 26.61        
Core22: 19.31        Core23: 21.67        
Core24: 31.38        Core25: 22.03        
Core26: 36.87        Core27: 20.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.97
Socket1: 23.15
DDR read Latency(ns)
Socket0: 1340.39
Socket1: 1122.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.48        Core1: 29.97        
Core2: 28.72        Core3: 22.39        
Core4: 21.29        Core5: 35.66        
Core6: 28.75        Core7: 23.07        
Core8: 32.05        Core9: 35.68        
Core10: 21.28        Core11: 25.90        
Core12: 29.46        Core13: 23.08        
Core14: 32.64        Core15: 25.59        
Core16: 21.60        Core17: 23.46        
Core18: 18.95        Core19: 30.93        
Core20: 18.95        Core21: 26.43        
Core22: 19.27        Core23: 21.12        
Core24: 34.50        Core25: 22.25        
Core26: 35.63        Core27: 20.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.98
Socket1: 23.11
DDR read Latency(ns)
Socket0: 1340.05
Socket1: 1122.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.65        Core1: 32.13        
Core2: 28.87        Core3: 22.38        
Core4: 21.75        Core5: 37.29        
Core6: 29.53        Core7: 23.48        
Core8: 40.23        Core9: 36.69        
Core10: 21.37        Core11: 35.42        
Core12: 32.36        Core13: 22.81        
Core14: 32.40        Core15: 26.98        
Core16: 21.44        Core17: 23.51        
Core18: 19.38        Core19: 33.45        
Core20: 19.01        Core21: 26.75        
Core22: 18.66        Core23: 21.43        
Core24: 37.91        Core25: 21.64        
Core26: 42.10        Core27: 21.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.04
Socket1: 23.21
DDR read Latency(ns)
Socket0: 1336.78
Socket1: 1131.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.50        Core1: 30.54        
Core2: 28.17        Core3: 22.16        
Core4: 21.66        Core5: 43.54        
Core6: 28.87        Core7: 23.02        
Core8: 39.69        Core9: 36.39        
Core10: 21.50        Core11: 38.73        
Core12: 30.62        Core13: 23.10        
Core14: 32.98        Core15: 26.28        
Core16: 21.50        Core17: 23.36        
Core18: 19.41        Core19: 32.30        
Core20: 18.32        Core21: 26.81        
Core22: 18.89        Core23: 21.06        
Core24: 31.68        Core25: 22.19        
Core26: 38.39        Core27: 21.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.95
Socket1: 23.17
DDR read Latency(ns)
Socket0: 1331.86
Socket1: 1129.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.71        Core1: 29.50        
Core2: 28.03        Core3: 25.05        
Core4: 20.08        Core5: 40.30        
Core6: 28.45        Core7: 21.48        
Core8: 38.60        Core9: 36.74        
Core10: 23.44        Core11: 38.99        
Core12: 28.92        Core13: 21.76        
Core14: 32.19        Core15: 23.24        
Core16: 20.48        Core17: 22.10        
Core18: 19.11        Core19: 32.54        
Core20: 18.42        Core21: 26.52        
Core22: 19.94        Core23: 21.22        
Core24: 33.90        Core25: 21.69        
Core26: 39.79        Core27: 21.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.67
Socket1: 22.85
DDR read Latency(ns)
Socket0: 1367.31
Socket1: 1171.33
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.04        Core1: 30.83        
Core2: 22.30        Core3: 28.30        
Core4: 17.30        Core5: 30.61        
Core6: 28.16        Core7: 21.23        
Core8: 36.18        Core9: 32.61        
Core10: 17.20        Core11: 39.71        
Core12: 25.65        Core13: 21.83        
Core14: 21.68        Core15: 26.82        
Core16: 18.96        Core17: 21.34        
Core18: 19.34        Core19: 27.22        
Core20: 19.49        Core21: 20.85        
Core22: 19.32        Core23: 23.77        
Core24: 24.21        Core25: 22.44        
Core26: 25.44        Core27: 22.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.69
Socket1: 22.69
DDR read Latency(ns)
Socket0: 1498.04
Socket1: 1078.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.60        Core1: 28.00        
Core2: 22.29        Core3: 28.27        
Core4: 18.94        Core5: 29.39        
Core6: 26.52        Core7: 20.33        
Core8: 40.64        Core9: 31.69        
Core10: 17.81        Core11: 40.81        
Core12: 25.79        Core13: 20.87        
Core14: 21.20        Core15: 25.63        
Core16: 19.68        Core17: 21.09        
Core18: 18.13        Core19: 25.96        
Core20: 18.28        Core21: 27.54        
Core22: 18.47        Core23: 21.12        
Core24: 22.33        Core25: 20.20        
Core26: 25.02        Core27: 20.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.73
Socket1: 22.46
DDR read Latency(ns)
Socket0: 1430.80
Socket1: 1225.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.80        Core1: 27.01        
Core2: 22.34        Core3: 27.27        
Core4: 18.81        Core5: 29.19        
Core6: 25.66        Core7: 19.79        
Core8: 29.61        Core9: 29.84        
Core10: 18.58        Core11: 39.78        
Core12: 25.45        Core13: 21.35        
Core14: 21.54        Core15: 26.41        
Core16: 19.04        Core17: 20.47        
Core18: 18.67        Core19: 26.16        
Core20: 17.72        Core21: 27.39        
Core22: 18.66        Core23: 21.21        
Core24: 20.84        Core25: 20.44        
Core26: 25.03        Core27: 20.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.75
Socket1: 22.29
DDR read Latency(ns)
Socket0: 1425.96
Socket1: 1226.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.51        Core1: 29.00        
Core2: 22.72        Core3: 28.24        
Core4: 18.31        Core5: 29.09        
Core6: 26.95        Core7: 20.14        
Core8: 43.95        Core9: 31.16        
Core10: 18.84        Core11: 45.29        
Core12: 25.78        Core13: 21.59        
Core14: 21.69        Core15: 28.01        
Core16: 19.33        Core17: 19.77        
Core18: 18.83        Core19: 26.38        
Core20: 18.20        Core21: 27.53        
Core22: 18.62        Core23: 20.96        
Core24: 20.66        Core25: 20.09        
Core26: 25.28        Core27: 20.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.82
Socket1: 22.32
DDR read Latency(ns)
Socket0: 1422.81
Socket1: 1240.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.68        Core1: 28.38        
Core2: 22.70        Core3: 27.68        
Core4: 18.47        Core5: 29.32        
Core6: 27.11        Core7: 20.44        
Core8: 39.90        Core9: 31.22        
Core10: 18.37        Core11: 39.23        
Core12: 26.19        Core13: 20.64        
Core14: 20.92        Core15: 25.95        
Core16: 19.74        Core17: 20.44        
Core18: 18.45        Core19: 26.16        
Core20: 18.57        Core21: 27.68        
Core22: 18.08        Core23: 20.75        
Core24: 25.24        Core25: 20.21        
Core26: 25.39        Core27: 20.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.82
Socket1: 22.31
DDR read Latency(ns)
Socket0: 1420.21
Socket1: 1240.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.98        Core1: 27.90        
Core2: 22.48        Core3: 28.22        
Core4: 18.97        Core5: 29.76        
Core6: 26.84        Core7: 20.02        
Core8: 38.81        Core9: 30.62        
Core10: 18.77        Core11: 36.38        
Core12: 26.10        Core13: 21.11        
Core14: 21.20        Core15: 26.11        
Core16: 19.20        Core17: 20.74        
Core18: 17.88        Core19: 25.88        
Core20: 18.51        Core21: 27.49        
Core22: 18.78        Core23: 21.46        
Core24: 27.92        Core25: 20.78        
Core26: 25.09        Core27: 19.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.93
Socket1: 22.47
DDR read Latency(ns)
Socket0: 1411.76
Socket1: 1223.76
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.67        Core1: 28.46        
Core2: 33.95        Core3: 22.41        
Core4: 21.79        Core5: 31.79        
Core6: 33.30        Core7: 22.99        
Core8: 36.61        Core9: 31.94        
Core10: 21.27        Core11: 30.32        
Core12: 31.94        Core13: 23.59        
Core14: 23.21        Core15: 24.04        
Core16: 21.61        Core17: 22.72        
Core18: 18.97        Core19: 27.51        
Core20: 18.12        Core21: 28.00        
Core22: 18.32        Core23: 21.00        
Core24: 40.74        Core25: 21.10        
Core26: 40.63        Core27: 19.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.54
Socket1: 23.10
DDR read Latency(ns)
Socket0: 1339.30
Socket1: 1125.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.22        Core1: 27.87        
Core2: 33.57        Core3: 22.36        
Core4: 21.64        Core5: 31.40        
Core6: 31.06        Core7: 22.67        
Core8: 36.39        Core9: 29.91        
Core10: 20.78        Core11: 30.75        
Core12: 28.98        Core13: 23.35        
Core14: 21.29        Core15: 23.68        
Core16: 21.26        Core17: 22.68        
Core18: 18.76        Core19: 25.53        
Core20: 18.64        Core21: 27.56        
Core22: 18.77        Core23: 20.44        
Core24: 39.03        Core25: 21.37        
Core26: 38.67        Core27: 19.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.61
Socket1: 22.96
DDR read Latency(ns)
Socket0: 1347.86
Socket1: 1116.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.64        Core1: 28.14        
Core2: 33.12        Core3: 22.56        
Core4: 21.98        Core5: 31.22        
Core6: 30.17        Core7: 22.88        
Core8: 36.44        Core9: 29.64        
Core10: 21.10        Core11: 30.54        
Core12: 28.66        Core13: 23.95        
Core14: 21.16        Core15: 23.59        
Core16: 21.73        Core17: 22.26        
Core18: 18.52        Core19: 25.69        
Core20: 18.24        Core21: 27.59        
Core22: 18.86        Core23: 20.91        
Core24: 38.78        Core25: 21.58        
Core26: 38.66        Core27: 19.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.73
Socket1: 23.14
DDR read Latency(ns)
Socket0: 1346.33
Socket1: 1116.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.79        Core1: 28.50        
Core2: 34.08        Core3: 22.19        
Core4: 21.58        Core5: 31.27        
Core6: 33.13        Core7: 22.59        
Core8: 36.80        Core9: 30.71        
Core10: 20.82        Core11: 30.50        
Core12: 29.96        Core13: 23.63        
Core14: 22.49        Core15: 24.00        
Core16: 21.36        Core17: 22.52        
Core18: 18.93        Core19: 27.48        
Core20: 18.01        Core21: 27.79        
Core22: 18.26        Core23: 21.13        
Core24: 41.59        Core25: 21.02        
Core26: 40.78        Core27: 20.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.57
Socket1: 23.05
DDR read Latency(ns)
Socket0: 1349.62
Socket1: 1126.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.85        Core1: 27.87        
Core2: 34.32        Core3: 22.42        
Core4: 21.85        Core5: 32.19        
Core6: 31.40        Core7: 22.74        
Core8: 36.58        Core9: 30.20        
Core10: 21.37        Core11: 30.87        
Core12: 29.10        Core13: 23.78        
Core14: 21.70        Core15: 23.71        
Core16: 21.48        Core17: 22.68        
Core18: 18.97        Core19: 25.78        
Core20: 17.86        Core21: 27.85        
Core22: 19.14        Core23: 20.85        
Core24: 40.36        Core25: 20.88        
Core26: 39.51        Core27: 20.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.81
Socket1: 23.07
DDR read Latency(ns)
Socket0: 1352.65
Socket1: 1118.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.44        Core1: 27.84        
Core2: 33.73        Core3: 22.19        
Core4: 21.55        Core5: 32.16        
Core6: 30.47        Core7: 22.61        
Core8: 36.68        Core9: 30.33        
Core10: 20.87        Core11: 30.68        
Core12: 29.34        Core13: 23.36        
Core14: 21.46        Core15: 23.66        
Core16: 21.54        Core17: 22.60        
Core18: 18.50        Core19: 24.84        
Core20: 18.31        Core21: 27.81        
Core22: 18.63        Core23: 20.70        
Core24: 35.13        Core25: 21.69        
Core26: 38.63        Core27: 19.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.57
Socket1: 23.05
DDR read Latency(ns)
Socket0: 1354.86
Socket1: 1115.74
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.15        Core1: 28.62        
Core2: 35.64        Core3: 21.53        
Core4: 21.21        Core5: 36.89        
Core6: 33.86        Core7: 22.75        
Core8: 39.69        Core9: 26.78        
Core10: 21.91        Core11: 36.67        
Core12: 26.86        Core13: 23.57        
Core14: 26.72        Core15: 28.14        
Core16: 20.66        Core17: 22.57        
Core18: 19.70        Core19: 31.82        
Core20: 18.22        Core21: 27.33        
Core22: 19.68        Core23: 20.74        
Core24: 23.21        Core25: 21.86        
Core26: 40.79        Core27: 20.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.72
Socket1: 22.91
DDR read Latency(ns)
Socket0: 1368.29
Socket1: 1131.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.81        Core1: 28.71        
Core2: 33.35        Core3: 22.09        
Core4: 21.65        Core5: 43.14        
Core6: 31.47        Core7: 22.89        
Core8: 40.13        Core9: 27.18        
Core10: 21.73        Core11: 42.41        
Core12: 24.26        Core13: 23.38        
Core14: 25.54        Core15: 26.31        
Core16: 20.92        Core17: 22.98        
Core18: 18.13        Core19: 28.91        
Core20: 18.46        Core21: 27.47        
Core22: 19.99        Core23: 20.42        
Core24: 30.59        Core25: 22.16        
Core26: 38.75        Core27: 20.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.75
Socket1: 23.05
DDR read Latency(ns)
Socket0: 1366.14
Socket1: 1130.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.16        Core1: 27.38        
Core2: 32.59        Core3: 21.47        
Core4: 21.33        Core5: 30.57        
Core6: 31.34        Core7: 23.22        
Core8: 30.99        Core9: 27.32        
Core10: 22.00        Core11: 36.17        
Core12: 24.71        Core13: 23.65        
Core14: 25.34        Core15: 26.31        
Core16: 20.91        Core17: 22.80        
Core18: 18.13        Core19: 28.27        
Core20: 18.53        Core21: 27.24        
Core22: 20.08        Core23: 20.97        
Core24: 30.96        Core25: 22.35        
Core26: 37.96        Core27: 20.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.83
Socket1: 23.05
DDR read Latency(ns)
Socket0: 1361.65
Socket1: 1129.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.81        Core1: 28.25        
Core2: 33.31        Core3: 21.68        
Core4: 21.35        Core5: 38.54        
Core6: 34.01        Core7: 23.09        
Core8: 42.33        Core9: 27.46        
Core10: 21.94        Core11: 38.31        
Core12: 27.20        Core13: 23.46        
Core14: 25.45        Core15: 26.95        
Core16: 20.71        Core17: 22.62        
Core18: 18.61        Core19: 30.01        
Core20: 17.98        Core21: 27.34        
Core22: 19.56        Core23: 21.23        
Core24: 24.97        Core25: 21.59        
Core26: 40.65        Core27: 20.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.54
Socket1: 23.02
DDR read Latency(ns)
Socket0: 1365.18
Socket1: 1146.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.08        Core1: 28.67        
Core2: 32.49        Core3: 21.67        
Core4: 21.44        Core5: 39.07        
Core6: 31.42        Core7: 23.37        
Core8: 42.11        Core9: 26.98        
Core10: 22.20        Core11: 38.55        
Core12: 25.45        Core13: 23.61        
Core14: 25.66        Core15: 26.46        
Core16: 20.93        Core17: 22.82        
Core18: 18.47        Core19: 30.41        
Core20: 18.54        Core21: 27.37        
Core22: 20.05        Core23: 20.39        
Core24: 28.25        Core25: 22.24        
Core26: 39.58        Core27: 20.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.85
Socket1: 23.03
DDR read Latency(ns)
Socket0: 1366.66
Socket1: 1129.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.74        Core1: 28.43        
Core2: 32.98        Core3: 21.95        
Core4: 21.16        Core5: 36.65        
Core6: 31.35        Core7: 23.01        
Core8: 41.07        Core9: 27.31        
Core10: 21.88        Core11: 35.63        
Core12: 24.79        Core13: 23.27        
Core14: 25.67        Core15: 26.56        
Core16: 20.73        Core17: 22.72        
Core18: 18.16        Core19: 30.29        
Core20: 18.87        Core21: 27.20        
Core22: 20.17        Core23: 20.49        
Core24: 28.35        Core25: 22.51        
Core26: 38.84        Core27: 20.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.74
Socket1: 23.00
DDR read Latency(ns)
Socket0: 1364.51
Socket1: 1132.66
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.48        Core1: 29.12        
Core2: 25.97        Core3: 19.85        
Core4: 26.79        Core5: 36.67        
Core6: 28.86        Core7: 19.87        
Core8: 26.47        Core9: 38.21        
Core10: 17.75        Core11: 34.76        
Core12: 36.90        Core13: 19.97        
Core14: 30.13        Core15: 32.66        
Core16: 18.21        Core17: 28.95        
Core18: 18.98        Core19: 29.72        
Core20: 19.69        Core21: 28.12        
Core22: 18.36        Core23: 21.37        
Core24: 26.88        Core25: 20.28        
Core26: 42.43        Core27: 20.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.75
Socket1: 22.28
DDR read Latency(ns)
Socket0: 1411.23
Socket1: 1229.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.51        Core1: 28.98        
Core2: 23.35        Core3: 21.73        
Core4: 21.95        Core5: 37.79        
Core6: 20.52        Core7: 21.73        
Core8: 27.37        Core9: 36.78        
Core10: 20.25        Core11: 37.38        
Core12: 40.23        Core13: 21.85        
Core14: 29.87        Core15: 28.00        
Core16: 19.96        Core17: 24.23        
Core18: 18.30        Core19: 28.90        
Core20: 19.58        Core21: 28.28        
Core22: 18.36        Core23: 21.02        
Core24: 27.12        Core25: 21.27        
Core26: 28.72        Core27: 20.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.09
Socket1: 22.79
DDR read Latency(ns)
Socket0: 1377.96
Socket1: 1150.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.02        Core1: 27.74        
Core2: 23.21        Core3: 22.20        
Core4: 22.19        Core5: 36.32        
Core6: 22.01        Core7: 21.96        
Core8: 26.82        Core9: 36.47        
Core10: 19.71        Core11: 23.82        
Core12: 28.12        Core13: 22.10        
Core14: 29.54        Core15: 28.36        
Core16: 19.74        Core17: 22.70        
Core18: 18.23        Core19: 29.42        
Core20: 19.35        Core21: 27.69        
Core22: 18.21        Core23: 22.13        
Core24: 27.46        Core25: 21.22        
Core26: 29.12        Core27: 20.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.19
Socket1: 22.84
DDR read Latency(ns)
Socket0: 1415.43
Socket1: 1110.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.91        Core1: 28.32        
Core2: 18.54        Core3: 22.02        
Core4: 20.84        Core5: 42.06        
Core6: 28.75        Core7: 22.60        
Core8: 27.08        Core9: 39.48        
Core10: 20.76        Core11: 40.91        
Core12: 36.66        Core13: 22.08        
Core14: 30.04        Core15: 29.26        
Core16: 20.53        Core17: 22.87        
Core18: 18.48        Core19: 30.84        
Core20: 19.27        Core21: 28.17        
Core22: 18.07        Core23: 22.23        
Core24: 28.71        Core25: 20.90        
Core26: 34.94        Core27: 21.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.24
Socket1: 22.97
DDR read Latency(ns)
Socket0: 1373.51
Socket1: 1129.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.40        Core1: 28.06        
Core2: 18.23        Core3: 22.30        
Core4: 20.16        Core5: 41.23        
Core6: 28.79        Core7: 22.26        
Core8: 27.26        Core9: 36.40        
Core10: 21.33        Core11: 38.18        
Core12: 38.43        Core13: 22.42        
Core14: 29.88        Core15: 28.51        
Core16: 21.25        Core17: 23.06        
Core18: 18.57        Core19: 27.12        
Core20: 19.84        Core21: 28.40        
Core22: 17.94        Core23: 21.33        
Core24: 26.93        Core25: 21.19        
Core26: 35.43        Core27: 20.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.27
Socket1: 22.93
DDR read Latency(ns)
Socket0: 1363.25
Socket1: 1130.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.55        Core1: 27.74        
Core2: 21.77        Core3: 20.53        
Core4: 17.20        Core5: 35.47        
Core6: 25.27        Core7: 21.36        
Core8: 29.09        Core9: 34.73        
Core10: 26.32        Core11: 36.75        
Core12: 36.53        Core13: 21.43        
Core14: 29.15        Core15: 28.08        
Core16: 25.24        Core17: 21.03        
Core18: 17.56        Core19: 29.91        
Core20: 18.58        Core21: 27.93        
Core22: 17.16        Core23: 22.70        
Core24: 26.43        Core25: 22.35        
Core26: 34.65        Core27: 21.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.33
Socket1: 22.57
DDR read Latency(ns)
Socket0: 1564.41
Socket1: 1069.79
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.30        Core1: 29.18        
Core2: 36.21        Core3: 22.17        
Core4: 23.64        Core5: 34.88        
Core6: 16.03        Core7: 22.80        
Core8: 35.02        Core9: 26.30        
Core10: 17.68        Core11: 29.78        
Core12: 33.89        Core13: 21.82        
Core14: 31.74        Core15: 31.91        
Core16: 16.90        Core17: 22.70        
Core18: 16.23        Core19: 24.80        
Core20: 16.56        Core21: 22.63        
Core22: 26.88        Core23: 21.84        
Core24: 26.49        Core25: 23.62        
Core26: 35.05        Core27: 22.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.07
Socket1: 22.92
DDR read Latency(ns)
Socket0: 1681.13
Socket1: 940.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.43        Core1: 29.22        
Core2: 33.91        Core3: 22.45        
Core4: 24.19        Core5: 34.74        
Core6: 16.12        Core7: 22.42        
Core8: 38.09        Core9: 25.75        
Core10: 16.98        Core11: 29.77        
Core12: 27.89        Core13: 22.01        
Core14: 29.68        Core15: 30.54        
Core16: 16.51        Core17: 22.82        
Core18: 16.08        Core19: 22.98        
Core20: 16.28        Core21: 22.03        
Core22: 27.33        Core23: 22.39        
Core24: 25.97        Core25: 23.70        
Core26: 32.80        Core27: 23.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.82
Socket1: 22.91
DDR read Latency(ns)
Socket0: 1717.60
Socket1: 936.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.10        Core1: 29.15        
Core2: 34.48        Core3: 21.97        
Core4: 24.22        Core5: 26.57        
Core6: 16.19        Core7: 22.11        
Core8: 29.22        Core9: 25.45        
Core10: 17.26        Core11: 29.54        
Core12: 28.82        Core13: 21.70        
Core14: 29.93        Core15: 30.82        
Core16: 16.26        Core17: 22.67        
Core18: 16.02        Core19: 22.76        
Core20: 16.30        Core21: 22.56        
Core22: 27.40        Core23: 22.06        
Core24: 25.89        Core25: 24.18        
Core26: 32.84        Core27: 23.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.88
Socket1: 22.89
DDR read Latency(ns)
Socket0: 1732.80
Socket1: 930.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.53        Core1: 28.99        
Core2: 34.62        Core3: 21.73        
Core4: 24.60        Core5: 35.82        
Core6: 16.25        Core7: 22.66        
Core8: 33.34        Core9: 25.91        
Core10: 17.69        Core11: 29.86        
Core12: 29.02        Core13: 21.41        
Core14: 31.71        Core15: 31.21        
Core16: 16.32        Core17: 22.44        
Core18: 16.07        Core19: 24.21        
Core20: 16.38        Core21: 22.58        
Core22: 26.45        Core23: 22.71        
Core24: 26.42        Core25: 24.39        
Core26: 35.06        Core27: 23.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.98
Socket1: 22.96
DDR read Latency(ns)
Socket0: 1727.22
Socket1: 929.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.36        Core1: 28.86        
Core2: 35.06        Core3: 21.83        
Core4: 24.48        Core5: 34.62        
Core6: 16.11        Core7: 22.36        
Core8: 34.24        Core9: 25.61        
Core10: 17.33        Core11: 29.65        
Core12: 29.16        Core13: 22.16        
Core14: 31.72        Core15: 31.21        
Core16: 16.25        Core17: 22.84        
Core18: 15.95        Core19: 23.31        
Core20: 16.20        Core21: 22.56        
Core22: 27.39        Core23: 22.27        
Core24: 25.76        Core25: 23.48        
Core26: 33.24        Core27: 23.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.87
Socket1: 22.94
DDR read Latency(ns)
Socket0: 1703.42
Socket1: 932.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.89        Core1: 28.85        
Core2: 35.04        Core3: 22.47        
Core4: 23.92        Core5: 36.35        
Core6: 15.85        Core7: 22.37        
Core8: 39.98        Core9: 25.63        
Core10: 17.00        Core11: 29.71        
Core12: 28.77        Core13: 22.02        
Core14: 30.45        Core15: 30.72        
Core16: 16.39        Core17: 22.04        
Core18: 16.23        Core19: 22.78        
Core20: 16.40        Core21: 22.65        
Core22: 27.57        Core23: 22.36        
Core24: 25.69        Core25: 23.46        
Core26: 34.76        Core27: 23.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.90
Socket1: 22.89
DDR read Latency(ns)
Socket0: 1727.52
Socket1: 935.25
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.71        Core1: 28.96        
Core2: 34.52        Core3: 19.88        
Core4: 19.03        Core5: 29.52        
Core6: 21.68        Core7: 20.14        
Core8: 37.44        Core9: 32.92        
Core10: 27.25        Core11: 31.38        
Core12: 33.78        Core13: 28.53        
Core14: 24.77        Core15: 33.78        
Core16: 18.97        Core17: 20.93        
Core18: 19.47        Core19: 30.57        
Core20: 17.95        Core21: 27.83        
Core22: 19.60        Core23: 20.93        
Core24: 28.24        Core25: 20.89        
Core26: 40.13        Core27: 20.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.23
Socket1: 22.73
DDR read Latency(ns)
Socket0: 1416.56
Socket1: 1187.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.43        Core1: 28.88        
Core2: 34.60        Core3: 19.31        
Core4: 18.82        Core5: 29.51        
Core6: 21.75        Core7: 20.10        
Core8: 41.54        Core9: 29.48        
Core10: 27.68        Core11: 31.51        
Core12: 31.43        Core13: 29.10        
Core14: 24.52        Core15: 32.36        
Core16: 19.08        Core17: 21.23        
Core18: 18.46        Core19: 30.70        
Core20: 18.36        Core21: 27.55        
Core22: 20.26        Core23: 20.74        
Core24: 29.38        Core25: 20.76        
Core26: 38.62        Core27: 21.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.20
Socket1: 22.67
DDR read Latency(ns)
Socket0: 1427.41
Socket1: 1182.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.70        Core1: 27.96        
Core2: 32.03        Core3: 19.36        
Core4: 19.31        Core5: 29.12        
Core6: 21.93        Core7: 19.39        
Core8: 39.00        Core9: 29.22        
Core10: 27.55        Core11: 31.51        
Core12: 30.51        Core13: 29.20        
Core14: 23.90        Core15: 32.25        
Core16: 18.63        Core17: 20.96        
Core18: 18.39        Core19: 28.83        
Core20: 18.30        Core21: 27.73        
Core22: 20.36        Core23: 20.94        
Core24: 27.87        Core25: 21.96        
Core26: 38.90        Core27: 20.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.22
Socket1: 22.68
DDR read Latency(ns)
Socket0: 1439.39
Socket1: 1171.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.90        Core1: 28.00        
Core2: 32.96        Core3: 20.21        
Core4: 18.73        Core5: 29.41        
Core6: 22.34        Core7: 19.92        
Core8: 41.89        Core9: 29.45        
Core10: 27.29        Core11: 31.56        
Core12: 33.65        Core13: 28.62        
Core14: 24.94        Core15: 32.68        
Core16: 19.09        Core17: 21.42        
Core18: 19.21        Core19: 30.06        
Core20: 17.90        Core21: 27.86        
Core22: 19.60        Core23: 20.67        
Core24: 26.16        Core25: 21.31        
Core26: 33.83        Core27: 20.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.15
Socket1: 22.81
DDR read Latency(ns)
Socket0: 1413.46
Socket1: 1184.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.70        Core1: 27.87        
Core2: 33.02        Core3: 19.86        
Core4: 18.66        Core5: 29.85        
Core6: 21.99        Core7: 20.11        
Core8: 39.04        Core9: 30.21        
Core10: 27.61        Core11: 31.22        
Core12: 31.83        Core13: 29.03        
Core14: 24.30        Core15: 32.45        
Core16: 18.72        Core17: 20.74        
Core18: 18.81        Core19: 30.25        
Core20: 18.39        Core21: 27.46        
Core22: 19.46        Core23: 20.90        
Core24: 28.44        Core25: 21.16        
Core26: 32.83        Core27: 20.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.07
Socket1: 22.71
DDR read Latency(ns)
Socket0: 1421.97
Socket1: 1178.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.32        Core1: 28.04        
Core2: 30.19        Core3: 20.02        
Core4: 18.88        Core5: 27.80        
Core6: 21.32        Core7: 19.95        
Core8: 37.86        Core9: 29.67        
Core10: 27.79        Core11: 31.32        
Core12: 31.24        Core13: 29.04        
Core14: 26.24        Core15: 32.34        
Core16: 19.30        Core17: 20.79        
Core18: 18.77        Core19: 25.93        
Core20: 18.33        Core21: 27.96        
Core22: 20.37        Core23: 20.83        
Core24: 32.84        Core25: 21.56        
Core26: 31.65        Core27: 20.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.29
Socket1: 22.81
DDR read Latency(ns)
Socket0: 1421.85
Socket1: 1172.99
