
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Fastest Corner ===================================

Startpoint: _5188_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _5188_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.14    0.12    0.14    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.01    0.15 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.06    0.06    0.13    0.28 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.06    0.00    0.28 ^ _5188_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.04    0.07    0.25    0.53 v _5188_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         sm1.s1.t2.A_wire[3] (net)
                  0.07    0.00    0.53 v _2833_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.10    0.17    0.69 v _2833_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0208_ (net)
                  0.10    0.00    0.70 v _5081_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.16    0.86 v _5081_/X (sky130_fd_sc_hd__mux2_1)
                                         _2039_ (net)
                  0.04    0.00    0.86 v _5082_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    0.92 v _5082_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0024_ (net)
                  0.02    0.00    0.92 v _5188_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.92   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.14    0.12    0.14   10.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.01   10.15 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.06    0.06    0.13   10.28 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.06    0.00   10.28 ^ _5188_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.28   clock reconvergence pessimism
                         -0.06   10.22   library setup time
                                 10.22   data required time
-----------------------------------------------------------------------------
                                 10.22   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  9.30   slack (MET)



======================= Slowest Corner ===================================

Startpoint: _5188_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _5188_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.14    0.23    0.32    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.23    0.01    0.34 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.05    0.11    0.34    0.67 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.11    0.00    0.68 ^ _5188_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.04    0.17    0.73    1.41 v _5188_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         sm1.s1.t2.A_wire[3] (net)
                  0.17    0.00    1.41 v _2833_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.24    0.45    1.86 v _2833_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0208_ (net)
                  0.24    0.00    1.86 v _5081_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.69    2.55 v _5081_/X (sky130_fd_sc_hd__mux2_1)
                                         _2039_ (net)
                  0.11    0.00    2.55 v _5082_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.17    2.72 v _5082_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0024_ (net)
                  0.04    0.00    2.72 v _5188_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.72   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.14    0.23    0.32   10.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.23    0.01   10.34 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.05    0.11    0.34   10.67 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.11    0.00   10.68 ^ _5188_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.68   clock reconvergence pessimism
                         -0.25   10.42   library setup time
                                 10.42   data required time
-----------------------------------------------------------------------------
                                 10.42   data required time
                                 -2.72   data arrival time
-----------------------------------------------------------------------------
                                  7.70   slack (MET)



======================= Typical Corner ===================================

Startpoint: _5188_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _5188_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.14    0.15    0.19    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.01    0.21 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.06    0.07    0.19    0.39 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _5188_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.04    0.09    0.38    0.78 v _5188_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         sm1.s1.t2.A_wire[3] (net)
                  0.09    0.00    0.78 v _2833_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.14    0.25    1.02 v _2833_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0208_ (net)
                  0.14    0.00    1.03 v _5081_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.33 v _5081_/X (sky130_fd_sc_hd__mux2_1)
                                         _2039_ (net)
                  0.05    0.00    1.33 v _5082_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    1.42 v _5082_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0024_ (net)
                  0.02    0.00    1.42 v _5188_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.42   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.14    0.15    0.19   10.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.15    0.01   10.21 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.06    0.07    0.19   10.39 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.07    0.00   10.40 ^ _5188_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -1.42   data arrival time
-----------------------------------------------------------------------------
                                  8.88   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Fastest Corner ===================================

No paths found.

======================= Slowest Corner ===================================

No paths found.

======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Fastest Corner ===================================


max slew violations count Fastest: 0
max fanout violations count Fastest: 0
max cap violations count Fastest: 0
======================= Slowest Corner ===================================

max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_4120_/B                                1.50    1.73   -0.23 (VIOLATED)
_3275_/A                                1.50    1.73   -0.23 (VIOLATED)
_4123_/B                                1.50    1.73   -0.23 (VIOLATED)
_4156_/B                                1.50    1.73   -0.23 (VIOLATED)
_2686_/Y                                1.50    1.58   -0.08 (VIOLATED)
output281/A                             1.50    1.58   -0.08 (VIOLATED)
ANTENNA_71/DIODE                        1.50    1.58   -0.08 (VIOLATED)
_4122_/A                                1.50    1.58   -0.08 (VIOLATED)
_4129_/A                                1.50    1.58   -0.08 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_2686_/Y                                0.09    0.10   -0.01 (VIOLATED)


max slew violations count Slowest: 9
max fanout violations count Slowest: 0
max cap violations count Slowest: 1
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 15 unannotated drivers.
 clkload0/Y
 clkload1/Y
 clkload2/Y
 clkload3/Y
 clkload4/Y
 clkload5/Y
 clkload6/Y
 sub_module16_576/HI
 sub_module16_577/HI
 sub_module16_578/HI
 sub_module16_579/HI
 sub_module16_580/HI
 sub_module16_581/HI
 sub_module16_582/HI
 sub_module16_583/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 9
max fanout violation count 0
max cap violation count 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 106 input ports missing set_input_delay.
  addr1[0]
  addr1[1]
  addr1[2]
  addr1[3]
  addr1[4]
  addr2[0]
  addr2[1]
  addr2[2]
  addr2[3]
  addr2[4]
  addr3[0]
  addr3[1]
  addr3[2]
  addr3[3]
  addr3[4]
  addr4[0]
  addr4[1]
  addr4[2]
  addr4[3]
  addr4[4]
  addr5[0]
  addr5[1]
  addr5[2]
  addr5[3]
  addr5[4]
  addr6[0]
  addr6[1]
  addr6[2]
  addr6[3]
  addr6[4]
  addr7[0]
  addr7[1]
  addr7[2]
  addr7[3]
  addr7[4]
  addr8[0]
  addr8[1]
  addr8[2]
  addr8[3]
  addr8[4]
  data1[0]
  data1[1]
  data1[2]
  data1[3]
  data1[4]
  data1[5]
  data1[6]
  data1[7]
  data2[0]
  data2[1]
  data2[2]
  data2[3]
  data2[4]
  data2[5]
  data2[6]
  data2[7]
  data3[0]
  data3[1]
  data3[2]
  data3[3]
  data3[4]
  data3[5]
  data3[6]
  data3[7]
  data4[0]
  data4[1]
  data4[2]
  data4[3]
  data4[4]
  data4[5]
  data4[6]
  data4[7]
  data5[0]
  data5[1]
  data5[2]
  data5[3]
  data5[4]
  data5[5]
  data5[6]
  data5[7]
  data6[0]
  data6[1]
  data6[2]
  data6[3]
  data6[4]
  data6[5]
  data6[6]
  data6[7]
  data7[0]
  data7[1]
  data7[2]
  data7[3]
  data7[4]
  data7[5]
  data7[6]
  data7[7]
  data8[0]
  data8[1]
  data8[2]
  data8[3]
  data8[4]
  data8[5]
  data8[6]
  data8[7]
  en
  rst
Warning: There are 478 unconstrained endpoints.
  final_sum1[0]
  final_sum1[10]
  final_sum1[11]
  final_sum1[12]
  final_sum1[1]
  final_sum1[2]
  final_sum1[3]
  final_sum1[4]
  final_sum1[5]
  final_sum1[6]
  final_sum1[7]
  final_sum1[8]
  final_sum1[9]
  final_sum2[0]
  final_sum2[10]
  final_sum2[11]
  final_sum2[12]
  final_sum2[1]
  final_sum2[2]
  final_sum2[3]
  final_sum2[4]
  final_sum2[5]
  final_sum2[6]
  final_sum2[7]
  final_sum2[8]
  final_sum2[9]
  final_sum3[0]
  final_sum3[10]
  final_sum3[11]
  final_sum3[12]
  final_sum3[1]
  final_sum3[2]
  final_sum3[3]
  final_sum3[4]
  final_sum3[5]
  final_sum3[6]
  final_sum3[7]
  final_sum3[8]
  final_sum3[9]
  final_sum4[0]
  final_sum4[10]
  final_sum4[11]
  final_sum4[12]
  final_sum4[1]
  final_sum4[2]
  final_sum4[3]
  final_sum4[4]
  final_sum4[5]
  final_sum4[6]
  final_sum4[7]
  final_sum4[8]
  final_sum4[9]
  final_sum5[0]
  final_sum5[10]
  final_sum5[11]
  final_sum5[12]
  final_sum5[1]
  final_sum5[2]
  final_sum5[3]
  final_sum5[4]
  final_sum5[5]
  final_sum5[6]
  final_sum5[7]
  final_sum5[8]
  final_sum5[9]
  final_sum6[0]
  final_sum6[10]
  final_sum6[11]
  final_sum6[12]
  final_sum6[1]
  final_sum6[2]
  final_sum6[3]
  final_sum6[4]
  final_sum6[5]
  final_sum6[6]
  final_sum6[7]
  final_sum6[8]
  final_sum6[9]
  final_sum7[0]
  final_sum7[10]
  final_sum7[11]
  final_sum7[12]
  final_sum7[1]
  final_sum7[2]
  final_sum7[3]
  final_sum7[4]
  final_sum7[5]
  final_sum7[6]
  final_sum7[7]
  final_sum7[8]
  final_sum7[9]
  final_sum8[0]
  final_sum8[10]
  final_sum8[11]
  final_sum8[12]
  final_sum8[1]
  final_sum8[2]
  final_sum8[3]
  final_sum8[4]
  final_sum8[5]
  final_sum8[6]
  final_sum8[7]
  final_sum8[8]
  final_sum8[9]
  out1[0]
  out1[10]
  out1[1]
  out1[2]
  out1[3]
  out1[4]
  out1[5]
  out1[6]
  out1[7]
  out1[8]
  out1[9]
  out1_2[0]
  out1_2[10]
  out1_2[1]
  out1_2[2]
  out1_2[3]
  out1_2[4]
  out1_2[5]
  out1_2[6]
  out1_2[7]
  out1_2[8]
  out1_2[9]
  out1_3[0]
  out1_3[10]
  out1_3[1]
  out1_3[2]
  out1_3[3]
  out1_3[4]
  out1_3[5]
  out1_3[6]
  out1_3[7]
  out1_3[8]
  out1_3[9]
  out1_4[0]
  out1_4[10]
  out1_4[1]
  out1_4[2]
  out1_4[3]
  out1_4[4]
  out1_4[5]
  out1_4[6]
  out1_4[7]
  out1_4[8]
  out1_4[9]
  out1_5[0]
  out1_5[10]
  out1_5[1]
  out1_5[2]
  out1_5[3]
  out1_5[4]
  out1_5[5]
  out1_5[6]
  out1_5[7]
  out1_5[8]
  out1_5[9]
  out1_6[0]
  out1_6[10]
  out1_6[1]
  out1_6[2]
  out1_6[3]
  out1_6[4]
  out1_6[5]
  out1_6[6]
  out1_6[7]
  out1_6[8]
  out1_6[9]
  out1_7[0]
  out1_7[10]
  out1_7[1]
  out1_7[2]
  out1_7[3]
  out1_7[4]
  out1_7[5]
  out1_7[6]
  out1_7[7]
  out1_7[8]
  out1_7[9]
  out1_8[0]
  out1_8[10]
  out1_8[1]
  out1_8[2]
  out1_8[3]
  out1_8[4]
  out1_8[5]
  out1_8[6]
  out1_8[7]
  out1_8[8]
  out1_8[9]
  out2[0]
  out2[10]
  out2[1]
  out2[2]
  out2[3]
  out2[4]
  out2[5]
  out2[6]
  out2[7]
  out2[8]
  out2[9]
  out2_2[0]
  out2_2[10]
  out2_2[1]
  out2_2[2]
  out2_2[3]
  out2_2[4]
  out2_2[5]
  out2_2[6]
  out2_2[7]
  out2_2[8]
  out2_2[9]
  out2_3[0]
  out2_3[10]
  out2_3[1]
  out2_3[2]
  out2_3[3]
  out2_3[4]
  out2_3[5]
  out2_3[6]
  out2_3[7]
  out2_3[8]
  out2_3[9]
  out2_4[0]
  out2_4[10]
  out2_4[1]
  out2_4[2]
  out2_4[3]
  out2_4[4]
  out2_4[5]
  out2_4[6]
  out2_4[7]
  out2_4[8]
  out2_4[9]
  out2_5[0]
  out2_5[10]
  out2_5[1]
  out2_5[2]
  out2_5[3]
  out2_5[4]
  out2_5[5]
  out2_5[6]
  out2_5[7]
  out2_5[8]
  out2_5[9]
  out2_6[0]
  out2_6[10]
  out2_6[1]
  out2_6[2]
  out2_6[3]
  out2_6[4]
  out2_6[5]
  out2_6[6]
  out2_6[7]
  out2_6[8]
  out2_6[9]
  out2_7[0]
  out2_7[10]
  out2_7[1]
  out2_7[2]
  out2_7[3]
  out2_7[4]
  out2_7[5]
  out2_7[6]
  out2_7[7]
  out2_7[8]
  out2_7[9]
  out2_8[0]
  out2_8[10]
  out2_8[1]
  out2_8[2]
  out2_8[3]
  out2_8[4]
  out2_8[5]
  out2_8[6]
  out2_8[7]
  out2_8[8]
  out2_8[9]
  partial_sum14[0]
  partial_sum14[10]
  partial_sum14[11]
  partial_sum14[12]
  partial_sum14[13]
  partial_sum14[1]
  partial_sum14[2]
  partial_sum14[3]
  partial_sum14[4]
  partial_sum14[5]
  partial_sum14[6]
  partial_sum14[7]
  partial_sum14[8]
  partial_sum14[9]
  partial_sum14_1[0]
  partial_sum14_1[10]
  partial_sum14_1[11]
  partial_sum14_1[12]
  partial_sum14_1[13]
  partial_sum14_1[1]
  partial_sum14_1[2]
  partial_sum14_1[3]
  partial_sum14_1[4]
  partial_sum14_1[5]
  partial_sum14_1[6]
  partial_sum14_1[7]
  partial_sum14_1[8]
  partial_sum14_1[9]
  partial_sum14_2[0]
  partial_sum14_2[10]
  partial_sum14_2[11]
  partial_sum14_2[12]
  partial_sum14_2[13]
  partial_sum14_2[1]
  partial_sum14_2[2]
  partial_sum14_2[3]
  partial_sum14_2[4]
  partial_sum14_2[5]
  partial_sum14_2[6]
  partial_sum14_2[7]
  partial_sum14_2[8]
  partial_sum14_2[9]
  partial_sum14_3[0]
  partial_sum14_3[10]
  partial_sum14_3[11]
  partial_sum14_3[12]
  partial_sum14_3[13]
  partial_sum14_3[1]
  partial_sum14_3[2]
  partial_sum14_3[3]
  partial_sum14_3[4]
  partial_sum14_3[5]
  partial_sum14_3[6]
  partial_sum14_3[7]
  partial_sum14_3[8]
  partial_sum14_3[9]
  partial_sum15[0]
  partial_sum15[10]
  partial_sum15[11]
  partial_sum15[12]
  partial_sum15[13]
  partial_sum15[14]
  partial_sum15[1]
  partial_sum15[2]
  partial_sum15[3]
  partial_sum15[4]
  partial_sum15[5]
  partial_sum15[6]
  partial_sum15[7]
  partial_sum15[8]
  partial_sum15[9]
  partial_sum15_1[0]
  partial_sum15_1[10]
  partial_sum15_1[11]
  partial_sum15_1[12]
  partial_sum15_1[13]
  partial_sum15_1[14]
  partial_sum15_1[1]
  partial_sum15_1[2]
  partial_sum15_1[3]
  partial_sum15_1[4]
  partial_sum15_1[5]
  partial_sum15_1[6]
  partial_sum15_1[7]
  partial_sum15_1[8]
  partial_sum15_1[9]
  partial_sum16[0]
  partial_sum16[10]
  partial_sum16[11]
  partial_sum16[12]
  partial_sum16[13]
  partial_sum16[14]
  partial_sum16[15]
  partial_sum16[1]
  partial_sum16[2]
  partial_sum16[3]
  partial_sum16[4]
  partial_sum16[5]
  partial_sum16[6]
  partial_sum16[7]
  partial_sum16[8]
  partial_sum16[9]
  sum_out1[0]
  sum_out1[10]
  sum_out1[11]
  sum_out1[1]
  sum_out1[2]
  sum_out1[3]
  sum_out1[4]
  sum_out1[5]
  sum_out1[6]
  sum_out1[7]
  sum_out1[8]
  sum_out1[9]
  sum_out2[0]
  sum_out2[10]
  sum_out2[11]
  sum_out2[1]
  sum_out2[2]
  sum_out2[3]
  sum_out2[4]
  sum_out2[5]
  sum_out2[6]
  sum_out2[7]
  sum_out2[8]
  sum_out2[9]
  sum_out3[0]
  sum_out3[10]
  sum_out3[11]
  sum_out3[1]
  sum_out3[2]
  sum_out3[3]
  sum_out3[4]
  sum_out3[5]
  sum_out3[6]
  sum_out3[7]
  sum_out3[8]
  sum_out3[9]
  sum_out4[0]
  sum_out4[10]
  sum_out4[11]
  sum_out4[1]
  sum_out4[2]
  sum_out4[3]
  sum_out4[4]
  sum_out4[5]
  sum_out4[6]
  sum_out4[7]
  sum_out4[8]
  sum_out4[9]
  sum_out5[0]
  sum_out5[10]
  sum_out5[11]
  sum_out5[1]
  sum_out5[2]
  sum_out5[3]
  sum_out5[4]
  sum_out5[5]
  sum_out5[6]
  sum_out5[7]
  sum_out5[8]
  sum_out5[9]
  sum_out6[0]
  sum_out6[10]
  sum_out6[11]
  sum_out6[1]
  sum_out6[2]
  sum_out6[3]
  sum_out6[4]
  sum_out6[5]
  sum_out6[6]
  sum_out6[7]
  sum_out6[8]
  sum_out6[9]
  sum_out7[0]
  sum_out7[10]
  sum_out7[11]
  sum_out7[1]
  sum_out7[2]
  sum_out7[3]
  sum_out7[4]
  sum_out7[5]
  sum_out7[6]
  sum_out7[7]
  sum_out7[8]
  sum_out7[9]
  sum_out8[0]
  sum_out8[10]
  sum_out8[11]
  sum_out8[1]
  sum_out8[2]
  sum_out8[3]
  sum_out8[4]
  sum_out8[5]
  sum_out8[6]
  sum_out8[7]
  sum_out8[8]
  sum_out8[9]
