-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.


-- Generated by Quartus Prime Version 17.0 (Build Build 595 04/25/2017)
-- Created on Thu Oct 19 00:02:15 2017

FUNCTION benes8 (x0[N-1..0], x1[N-1..0], x2[N-1..0], x3[N-1..0], x4[N-1..0], x5[N-1..0], x6[N-1..0], x7[N-1..0], s[b8-1..0])
	WITH (Q, N, b8, b4)
	RETURNS (y0[N-1..0], y1[N-1..0], y2[N-1..0], y3[N-1..0], y4[N-1..0], y5[N-1..0], y6[N-1..0], y7[N-1..0]);
