m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vshiftReg
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1581332257
!i10b 1
!s100 ;A>]W9EBm8j[4o]z[<^ET1
IbkZ<446CaMLVJ1LQjjWbj0
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 shiftReg_sv_unit
S1
Z3 dC:/Users/John/Documents/ELEX7660/assignment1/problem2
w1581331753
8C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv
FC:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1581332257.000000
!s107 C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
nshift@reg
vshiftReg_tb
R0
R1
!i10b 1
!s100 PiHP4]9a0FV=OKz=;R6[j1
I4n[loD79W_=m^:>QbEUAe2
R2
!s105 shiftReg_tb_sv_unit
S1
R3
w1581332248
8C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg_tb.sv
FC:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg_tb.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/John/Documents/ELEX7660/assignment1/problem2/shiftReg_tb.sv|
!i113 1
R6
R7
nshift@reg_tb
