riscv__riscv-qemu
commit 403503b162ffc33fb64cfefdf7b880acf41772cd
Author:     Konrad Rzeszutek Wilk <konrad.wilk@oracle.com>
AuthorDate: Mon May 21 22:54:23 2018 +0100
Commit:     Eduardo Habkost <ehabkost@redhat.com>
CommitDate: Mon May 21 18:59:08 2018 -0300

    i386: define the AMD 'virt-ssbd' CPUID feature bit (CVE-2018-3639)
    
    AMD Zen expose the Intel equivalant to Speculative Store Bypass Disable
    via the 0x80000008_EBX[25] CPUID feature bit.
    
    This needs to be exposed to guest OS to allow them to protect
    against CVE-2018-3639.
    
    Signed-off-by: Konrad Rzeszutek Wilk <konrad.wilk@oracle.com>
    Reviewed-by: Daniel P. Berrangé <berrange@redhat.com>
    Signed-off-by: Daniel P. Berrangé <berrange@redhat.com>
    Message-Id: <20180521215424.13520-3-berrange@redhat.com>
    Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>

diff --git a/target/i386/cpu.c b/target/i386/cpu.c
index a1185b17d1..d95310ffd4 100644
--- a/target/i386/cpu.c
+++ b/target/i386/cpu.c
@@ -836,7 +836,7 @@ static FeatureWordInfo feature_word_info[FEATURE_WORDS] = {
             "ibpb", NULL, NULL, NULL,
             NULL, NULL, NULL, NULL,
             NULL, NULL, NULL, NULL,
-            NULL, NULL, NULL, NULL,
+            NULL, "virt-ssbd", NULL, NULL,
             NULL, NULL, NULL, NULL,
         },
         .cpuid_eax = 0x80000008,
