set_min_delay 10 -rise_from [get_ports clk2] -fall_from core_clock -ignore_clock_latency -probe -reset_path
