Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 13 19:56:28 2025
| Host         : DESKTOP-OBENCRP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    178         
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (178)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (345)
5. checking no_input_delay (9)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (178)
--------------------------
 There are 176 register/latch pins with no clock driven by root clock pin: clkdiv_instance/clk_out1_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clkdiv_instance/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (345)
--------------------------------------------------
 There are 345 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.781        0.000                      0                   49        0.176        0.000                      0                   49        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.781        0.000                      0                   48        0.176        0.000                      0                   48        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.322        0.000                      0                    1        0.859        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.704ns (23.894%)  route 2.242ns (76.106%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.558     5.079    MPG_instance/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.821     6.356    MPG_instance/s_cnt_out_reg[11]
    SLICE_X37Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.480 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.794     7.273    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.628     8.026    MPG_instance/s_en_in
    SLICE_X36Y27         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.431    14.772    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X36Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.807    MPG_instance/s_dff1_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.704ns (23.894%)  route 2.242ns (76.106%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.558     5.079    MPG_instance/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.821     6.356    MPG_instance/s_cnt_out_reg[11]
    SLICE_X37Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.480 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.794     7.273    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.628     8.026    MPG_instance/s_en_in
    SLICE_X36Y27         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.431    14.772    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X36Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.807    MPG_instance/s_dff1_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.704ns (23.894%)  route 2.242ns (76.106%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.558     5.079    MPG_instance/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.821     6.356    MPG_instance/s_cnt_out_reg[11]
    SLICE_X37Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.480 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.794     7.273    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.628     8.026    MPG_instance/s_en_in
    SLICE_X36Y27         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.431    14.772    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X36Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.807    MPG_instance/s_dff1_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             7.072ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.704ns (26.474%)  route 1.955ns (73.526%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.558     5.079    MPG_instance/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.821     6.356    MPG_instance/s_cnt_out_reg[11]
    SLICE_X37Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.480 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.794     7.273    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.341     7.738    MPG_instance/s_en_in
    SLICE_X36Y31         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435    14.776    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X36Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.811    MPG_instance/s_dff1_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                  7.072    

Slack (MET) :             7.072ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.704ns (26.474%)  route 1.955ns (73.526%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.558     5.079    MPG_instance/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.821     6.356    MPG_instance/s_cnt_out_reg[11]
    SLICE_X37Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.480 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.794     7.273    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.341     7.738    MPG_instance/s_en_in
    SLICE_X36Y31         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435    14.776    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X36Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.811    MPG_instance/s_dff1_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                  7.072    

Slack (MET) :             7.689ns  (required time - arrival time)
  Source:                 SSD_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.732ns (73.352%)  route 0.629ns (26.648%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.633     5.154    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  SSD_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  SSD_instance/s_cnt_out_reg[1]/Q
                         net (fo=1, routed)           0.629     6.301    SSD_instance/s_cnt_out_reg_n_0_[1]
    SLICE_X64Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.958 r  SSD_instance/s_cnt_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    SSD_instance/s_cnt_out_reg[0]_i_1_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.075 r  SSD_instance/s_cnt_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    SSD_instance/s_cnt_out_reg[4]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  SSD_instance/s_cnt_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.192    SSD_instance/s_cnt_out_reg[8]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.515 r  SSD_instance/s_cnt_out_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.515    SSD_instance/s_cnt_out_reg[12]_i_1_n_6
    SLICE_X64Y38         FDRE                                         r  SSD_instance/s_cnt_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.516    14.857    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  SSD_instance/s_cnt_out_reg[13]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X64Y38         FDRE (Setup_fdre_C_D)        0.109    15.205    SSD_instance/s_cnt_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  7.689    

Slack (MET) :             7.697ns  (required time - arrival time)
  Source:                 SSD_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.724ns (73.261%)  route 0.629ns (26.739%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.633     5.154    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  SSD_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  SSD_instance/s_cnt_out_reg[1]/Q
                         net (fo=1, routed)           0.629     6.301    SSD_instance/s_cnt_out_reg_n_0_[1]
    SLICE_X64Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.958 r  SSD_instance/s_cnt_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    SSD_instance/s_cnt_out_reg[0]_i_1_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.075 r  SSD_instance/s_cnt_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    SSD_instance/s_cnt_out_reg[4]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  SSD_instance/s_cnt_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.192    SSD_instance/s_cnt_out_reg[8]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.507 r  SSD_instance/s_cnt_out_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.507    SSD_instance/s_cnt_out_reg[12]_i_1_n_4
    SLICE_X64Y38         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.516    14.857    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X64Y38         FDRE (Setup_fdre_C_D)        0.109    15.205    SSD_instance/s_cnt_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  7.697    

Slack (MET) :             7.773ns  (required time - arrival time)
  Source:                 SSD_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.648ns (72.369%)  route 0.629ns (27.631%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.633     5.154    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  SSD_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  SSD_instance/s_cnt_out_reg[1]/Q
                         net (fo=1, routed)           0.629     6.301    SSD_instance/s_cnt_out_reg_n_0_[1]
    SLICE_X64Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.958 r  SSD_instance/s_cnt_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    SSD_instance/s_cnt_out_reg[0]_i_1_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.075 r  SSD_instance/s_cnt_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    SSD_instance/s_cnt_out_reg[4]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  SSD_instance/s_cnt_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.192    SSD_instance/s_cnt_out_reg[8]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.431 r  SSD_instance/s_cnt_out_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.431    SSD_instance/s_cnt_out_reg[12]_i_1_n_5
    SLICE_X64Y38         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.516    14.857    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X64Y38         FDRE (Setup_fdre_C_D)        0.109    15.205    SSD_instance/s_cnt_out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  7.773    

Slack (MET) :             7.793ns  (required time - arrival time)
  Source:                 SSD_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 1.628ns (72.124%)  route 0.629ns (27.876%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.633     5.154    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  SSD_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  SSD_instance/s_cnt_out_reg[1]/Q
                         net (fo=1, routed)           0.629     6.301    SSD_instance/s_cnt_out_reg_n_0_[1]
    SLICE_X64Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.958 r  SSD_instance/s_cnt_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    SSD_instance/s_cnt_out_reg[0]_i_1_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.075 r  SSD_instance/s_cnt_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    SSD_instance/s_cnt_out_reg[4]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  SSD_instance/s_cnt_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.192    SSD_instance/s_cnt_out_reg[8]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.411 r  SSD_instance/s_cnt_out_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.411    SSD_instance/s_cnt_out_reg[12]_i_1_n_7
    SLICE_X64Y38         FDRE                                         r  SSD_instance/s_cnt_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.516    14.857    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  SSD_instance/s_cnt_out_reg[12]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X64Y38         FDRE (Setup_fdre_C_D)        0.109    15.205    SSD_instance/s_cnt_out_reg[12]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  7.793    

Slack (MET) :             7.805ns  (required time - arrival time)
  Source:                 SSD_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.615ns (71.963%)  route 0.629ns (28.037%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.633     5.154    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  SSD_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  SSD_instance/s_cnt_out_reg[1]/Q
                         net (fo=1, routed)           0.629     6.301    SSD_instance/s_cnt_out_reg_n_0_[1]
    SLICE_X64Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.958 r  SSD_instance/s_cnt_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    SSD_instance/s_cnt_out_reg[0]_i_1_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.075 r  SSD_instance/s_cnt_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    SSD_instance/s_cnt_out_reg[4]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.398 r  SSD_instance/s_cnt_out_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.398    SSD_instance/s_cnt_out_reg[8]_i_1_n_6
    SLICE_X64Y37         FDRE                                         r  SSD_instance/s_cnt_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.515    14.856    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  SSD_instance/s_cnt_out_reg[9]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y37         FDRE (Setup_fdre_C_D)        0.109    15.204    SSD_instance/s_cnt_out_reg[9]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  7.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff2_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  MPG_instance/s_dff1_out_reg[1]/Q
                         net (fo=1, routed)           0.120     1.697    MPG_instance/s_dff1_out[1]
    SLICE_X37Y29         FDRE                                         r  MPG_instance/s_dff2_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.821     1.948    MPG_instance/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  MPG_instance/s_dff2_out_reg[1]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.070     1.521    MPG_instance/s_dff2_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff1_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff2_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.556     1.439    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  MPG_instance/s_dff1_out_reg[3]/Q
                         net (fo=1, routed)           0.118     1.698    MPG_instance/s_dff1_out[3]
    SLICE_X37Y31         FDRE                                         r  MPG_instance/s_dff2_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.823     1.950    MPG_instance/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  MPG_instance/s_dff2_out_reg[3]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.070     1.522    MPG_instance/s_dff2_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff1_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff2_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.380%)  route 0.170ns (54.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  MPG_instance/s_dff1_out_reg[2]/Q
                         net (fo=1, routed)           0.170     1.747    MPG_instance/s_dff1_out[2]
    SLICE_X37Y29         FDRE                                         r  MPG_instance/s_dff2_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.821     1.948    MPG_instance/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  MPG_instance/s_dff2_out_reg[2]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.066     1.517    MPG_instance/s_dff2_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff2_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.678%)  route 0.175ns (55.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  MPG_instance/s_dff1_out_reg[4]/Q
                         net (fo=1, routed)           0.175     1.752    MPG_instance/s_dff1_out[4]
    SLICE_X36Y29         FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.821     1.948    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.070     1.521    MPG_instance/s_dff2_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SSD_instance/s_cnt_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.592     1.475    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  SSD_instance/s_cnt_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  SSD_instance/s_cnt_out_reg[10]/Q
                         net (fo=1, routed)           0.114     1.754    SSD_instance/s_cnt_out_reg_n_0_[10]
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  SSD_instance/s_cnt_out_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    SSD_instance/s_cnt_out_reg[8]_i_1_n_5
    SLICE_X64Y37         FDRE                                         r  SSD_instance/s_cnt_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.862     1.989    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  SSD_instance/s_cnt_out_reg[10]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X64Y37         FDRE (Hold_fdre_C_D)         0.134     1.609    SSD_instance/s_cnt_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SSD_instance/s_cnt_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.591     1.474    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  SSD_instance/s_cnt_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  SSD_instance/s_cnt_out_reg[2]/Q
                         net (fo=1, routed)           0.114     1.753    SSD_instance/s_cnt_out_reg_n_0_[2]
    SLICE_X64Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  SSD_instance/s_cnt_out_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    SSD_instance/s_cnt_out_reg[0]_i_1_n_5
    SLICE_X64Y35         FDRE                                         r  SSD_instance/s_cnt_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.861     1.988    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  SSD_instance/s_cnt_out_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y35         FDRE (Hold_fdre_C_D)         0.134     1.608    SSD_instance/s_cnt_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SSD_instance/s_cnt_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.591     1.474    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y36         FDRE                                         r  SSD_instance/s_cnt_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  SSD_instance/s_cnt_out_reg[6]/Q
                         net (fo=1, routed)           0.114     1.753    SSD_instance/s_cnt_out_reg_n_0_[6]
    SLICE_X64Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  SSD_instance/s_cnt_out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    SSD_instance/s_cnt_out_reg[4]_i_1_n_5
    SLICE_X64Y36         FDRE                                         r  SSD_instance/s_cnt_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.861     1.988    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y36         FDRE                                         r  SSD_instance/s_cnt_out_reg[6]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y36         FDRE (Hold_fdre_C_D)         0.134     1.608    SSD_instance/s_cnt_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff2_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff3_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.668%)  route 0.197ns (58.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.554     1.437    MPG_instance/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  MPG_instance/s_dff2_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  MPG_instance/s_dff2_out_reg[2]/Q
                         net (fo=4, routed)           0.197     1.776    MPG_instance/s_dff2_out[2]
    SLICE_X36Y29         FDRE                                         r  MPG_instance/s_dff3_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.821     1.948    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  MPG_instance/s_dff3_out_reg[2]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.070     1.520    MPG_instance/s_dff3_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff2_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff3_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.426%)  route 0.191ns (57.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.554     1.437    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  MPG_instance/s_dff2_out_reg[4]/Q
                         net (fo=4, routed)           0.191     1.769    MPG_instance/s_dff2_out[4]
    SLICE_X36Y29         FDRE                                         r  MPG_instance/s_dff3_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.821     1.948    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  MPG_instance/s_dff3_out_reg[4]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.072     1.509    MPG_instance/s_dff3_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 MPG_instance/s_cnt_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.441    MPG_instance/clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  MPG_instance/s_cnt_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  MPG_instance/s_cnt_out_reg[7]/Q
                         net (fo=2, routed)           0.117     1.699    MPG_instance/s_cnt_out_reg[7]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  MPG_instance/s_cnt_out_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.807    MPG_instance/s_cnt_out_reg[4]_i_1__0_n_4
    SLICE_X37Y33         FDRE                                         r  MPG_instance/s_cnt_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.825     1.952    MPG_instance/clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  MPG_instance/s_cnt_out_reg[7]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.105     1.546    MPG_instance/s_cnt_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y32   MPG_instance/s_cnt_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y34   MPG_instance/s_cnt_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y34   MPG_instance/s_cnt_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y35   MPG_instance/s_cnt_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y35   MPG_instance/s_cnt_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y35   MPG_instance/s_cnt_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y35   MPG_instance/s_cnt_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y32   MPG_instance/s_cnt_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y32   MPG_instance/s_cnt_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y32   MPG_instance/s_cnt_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y32   MPG_instance/s_cnt_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y34   MPG_instance/s_cnt_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y34   MPG_instance/s_cnt_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y34   MPG_instance/s_cnt_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y34   MPG_instance/s_cnt_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   MPG_instance/s_cnt_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   MPG_instance/s_cnt_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   MPG_instance/s_cnt_out_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   MPG_instance/s_cnt_out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y32   MPG_instance/s_cnt_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y32   MPG_instance/s_cnt_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y34   MPG_instance/s_cnt_out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y34   MPG_instance/s_cnt_out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y34   MPG_instance/s_cnt_out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y34   MPG_instance/s_cnt_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   MPG_instance/s_cnt_out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   MPG_instance/s_cnt_out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   MPG_instance/s_cnt_out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   MPG_instance/s_cnt_out_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.859ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.642ns (28.130%)  route 1.640ns (71.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.570     5.091    MPG_instance/clk_IBUF_BUFG
    SLICE_X54Y41         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=18, routed)          0.684     6.294    MPG_instance/s_dff3_out_reg[0]_1[0]
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.418 f  MPG_instance/clk_i_2/O
                         net (fo=53, routed)          0.956     7.374    clkdiv_instance/reset
    SLICE_X52Y38         FDCE                                         f  clkdiv_instance/clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.449    14.790    clkdiv_instance/clk_IBUF_BUFG
    SLICE_X52Y38         FDCE                                         r  clkdiv_instance/clk_reg/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X52Y38         FDCE (Recov_fdce_C_CLR)     -0.319    14.696    clkdiv_instance/clk_reg
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  7.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.209ns (25.232%)  route 0.619ns (74.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.448    MPG_instance/clk_IBUF_BUFG
    SLICE_X54Y41         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=18, routed)          0.239     1.851    MPG_instance/s_dff3_out_reg[0]_1[0]
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.896 f  MPG_instance/clk_i_2/O
                         net (fo=53, routed)          0.380     2.276    clkdiv_instance/reset
    SLICE_X52Y38         FDCE                                         f  clkdiv_instance/clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.835     1.962    clkdiv_instance/clk_IBUF_BUFG
    SLICE_X52Y38         FDCE                                         r  clkdiv_instance/clk_reg/C
                         clock pessimism             -0.478     1.484    
    SLICE_X52Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.417    clkdiv_instance/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.859    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           381 Endpoints
Min Delay           381 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.557ns  (logic 4.600ns (15.563%)  route 24.957ns (84.437%))
  Logic Levels:           17  (CARRY4=4 FDCE=1 LUT2=2 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.568     2.086    Vcount_reg_n_0_[5]
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.210 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.000     2.210    g0_b0_i_21_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.608 r  g0_b0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.608    g0_b0_i_15_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.722 r  g0_b0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.722    g0_b0_i_13_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.944 r  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.735     3.679    g0_b0_i_10_n_7
    SLICE_X37Y62         LUT2 (Prop_lut2_I1_O)        0.299     3.978 r  g0_b0_i_7/O
                         net (fo=1, routed)           0.000     3.978    g0_b0_i_7_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.618 r  g0_b0_i_1/O[3]
                         net (fo=65, routed)          1.042     5.660    g0_b0_i_1_n_4
    SLICE_X39Y63         LUT5 (Prop_lut5_I0_O)        0.336     5.996 r  g0_b8__72_i_1/O
                         net (fo=979, routed)        18.035    24.030    g0_b8__72_i_1_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I5_O)        0.327    24.357 r  g0_b8__108/O
                         net (fo=1, routed)           0.000    24.357    g0_b8__108_n_0
    SLICE_X38Y97         MUXF7 (Prop_muxf7_I0_O)      0.209    24.566 r  Color_reg[9]_i_547/O
                         net (fo=1, routed)           0.000    24.566    Color_reg[9]_i_547_n_0
    SLICE_X38Y97         MUXF8 (Prop_muxf8_I1_O)      0.088    24.654 r  Color_reg[9]_i_279/O
                         net (fo=1, routed)           1.010    25.665    Color_reg[9]_i_279_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.319    25.984 r  Color[9]_i_101/O
                         net (fo=1, routed)           0.000    25.984    Color[9]_i_101_n_0
    SLICE_X40Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    26.229 r  Color_reg[9]_i_38/O
                         net (fo=1, routed)           0.000    26.229    Color_reg[9]_i_38_n_0
    SLICE_X40Y97         MUXF8 (Prop_muxf8_I0_O)      0.104    26.333 r  Color_reg[9]_i_15/O
                         net (fo=1, routed)           0.955    27.288    Color_reg[9]_i_15_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I0_O)        0.316    27.604 r  Color[9]_i_6/O
                         net (fo=1, routed)           1.612    29.216    Color[9]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I0_O)        0.124    29.340 r  Color[9]_i_3/O
                         net (fo=1, routed)           0.000    29.340    Color[9]_i_3_n_0
    SLICE_X41Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    29.557 r  Color_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    29.557    Color_reg[9]_i_1_n_0
    SLICE_X41Y73         FDSE                                         r  Color_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.133ns  (logic 4.213ns (14.461%)  route 24.920ns (85.539%))
  Logic Levels:           15  (CARRY4=4 FDCE=1 LUT2=2 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.568     2.086    Vcount_reg_n_0_[5]
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.210 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.000     2.210    g0_b0_i_21_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.608 r  g0_b0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.608    g0_b0_i_15_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.722 r  g0_b0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.722    g0_b0_i_13_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.944 r  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.735     3.679    g0_b0_i_10_n_7
    SLICE_X37Y62         LUT2 (Prop_lut2_I1_O)        0.299     3.978 r  g0_b0_i_7/O
                         net (fo=1, routed)           0.000     3.978    g0_b0_i_7_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.618 r  g0_b0_i_1/O[3]
                         net (fo=65, routed)          1.042     5.660    g0_b0_i_1_n_4
    SLICE_X39Y63         LUT5 (Prop_lut5_I0_O)        0.336     5.996 f  g0_b8__72_i_1/O
                         net (fo=979, routed)        16.032    22.028    g0_b8__72_i_1_n_0
    SLICE_X50Y95         LUT3 (Prop_lut3_I2_O)        0.351    22.379 r  g1_b1__92/O
                         net (fo=1, routed)           1.031    23.411    g1_b1__92_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I0_O)        0.328    23.739 r  Color[1]_i_133/O
                         net (fo=1, routed)           0.441    24.180    Color[1]_i_133_n_0
    SLICE_X51Y101        LUT6 (Prop_lut6_I5_O)        0.124    24.304 r  Color[1]_i_50/O
                         net (fo=1, routed)           1.121    25.424    Color[1]_i_50_n_0
    SLICE_X38Y105        LUT6 (Prop_lut6_I3_O)        0.124    25.548 r  Color[1]_i_17/O
                         net (fo=1, routed)           0.000    25.548    Color[1]_i_17_n_0
    SLICE_X38Y105        MUXF7 (Prop_muxf7_I1_O)      0.214    25.762 r  Color_reg[1]_i_6/O
                         net (fo=1, routed)           1.227    26.990    Color_reg[1]_i_6_n_0
    SLICE_X39Y95         LUT5 (Prop_lut5_I2_O)        0.297    27.287 r  Color[1]_i_2/O
                         net (fo=1, routed)           1.722    29.009    city[0,0][1]
    SLICE_X40Y64         LUT6 (Prop_lut6_I0_O)        0.124    29.133 r  Color[1]_i_1/O
                         net (fo=1, routed)           0.000    29.133    Color[1]_i_1_n_0
    SLICE_X40Y64         FDSE                                         r  Color_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.132ns  (logic 4.396ns (15.090%)  route 24.736ns (84.910%))
  Logic Levels:           16  (CARRY4=4 FDCE=1 LUT2=2 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.568     2.086    Vcount_reg_n_0_[5]
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.210 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.000     2.210    g0_b0_i_21_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.608 r  g0_b0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.608    g0_b0_i_15_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.722 r  g0_b0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.722    g0_b0_i_13_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.944 r  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.735     3.679    g0_b0_i_10_n_7
    SLICE_X37Y62         LUT2 (Prop_lut2_I1_O)        0.299     3.978 r  g0_b0_i_7/O
                         net (fo=1, routed)           0.000     3.978    g0_b0_i_7_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.618 r  g0_b0_i_1/O[3]
                         net (fo=65, routed)          2.535     7.153    g0_b0_i_1_n_4
    SLICE_X45Y88         LUT5 (Prop_lut5_I0_O)        0.336     7.489 f  g0_b0_i_3/O
                         net (fo=983, routed)        15.477    22.967    g0_b0_i_3_n_0
    SLICE_X56Y112        LUT6 (Prop_lut6_I4_O)        0.327    23.294 r  g1_b10__1/O
                         net (fo=1, routed)           0.000    23.294    g1_b10__1_n_0
    SLICE_X56Y112        MUXF7 (Prop_muxf7_I1_O)      0.247    23.541 r  Color_reg[11]_i_364/O
                         net (fo=1, routed)           0.000    23.541    Color_reg[11]_i_364_n_0
    SLICE_X56Y112        MUXF8 (Prop_muxf8_I0_O)      0.098    23.639 r  Color_reg[11]_i_199/O
                         net (fo=1, routed)           0.815    24.454    Color_reg[11]_i_199_n_0
    SLICE_X56Y110        LUT6 (Prop_lut6_I3_O)        0.319    24.773 r  Color[11]_i_85/O
                         net (fo=1, routed)           0.897    25.670    Color[11]_i_85_n_0
    SLICE_X56Y110        LUT6 (Prop_lut6_I5_O)        0.124    25.794 r  Color[11]_i_39/O
                         net (fo=1, routed)           0.716    26.510    Color[11]_i_39_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I5_O)        0.124    26.634 r  Color[11]_i_16/O
                         net (fo=1, routed)           0.000    26.634    Color[11]_i_16_n_0
    SLICE_X56Y97         MUXF7 (Prop_muxf7_I0_O)      0.209    26.843 r  Color_reg[11]_i_4/O
                         net (fo=1, routed)           1.992    28.835    city[0,0][11]
    SLICE_X44Y61         LUT6 (Prop_lut6_I2_O)        0.297    29.132 r  Color[11]_i_1/O
                         net (fo=1, routed)           0.000    29.132    Color[11]_i_1_n_0
    SLICE_X44Y61         FDSE                                         r  Color_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.541ns  (logic 4.188ns (14.674%)  route 24.353ns (85.326%))
  Logic Levels:           16  (CARRY4=4 FDCE=1 LUT2=2 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.568     2.086    Vcount_reg_n_0_[5]
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.210 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.000     2.210    g0_b0_i_21_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.608 r  g0_b0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.608    g0_b0_i_15_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.722 r  g0_b0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.722    g0_b0_i_13_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.944 r  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.735     3.679    g0_b0_i_10_n_7
    SLICE_X37Y62         LUT2 (Prop_lut2_I1_O)        0.299     3.978 r  g0_b0_i_7/O
                         net (fo=1, routed)           0.000     3.978    g0_b0_i_7_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.618 r  g0_b0_i_1/O[3]
                         net (fo=65, routed)          1.042     5.660    g0_b0_i_1_n_4
    SLICE_X39Y63         LUT5 (Prop_lut5_I0_O)        0.336     5.996 r  g0_b8__72_i_1/O
                         net (fo=979, routed)        17.082    23.078    g0_b8__72_i_1_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I5_O)        0.327    23.405 r  g1_b8__92/O
                         net (fo=1, routed)           0.665    24.070    g1_b8__92_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.124    24.194 r  Color[8]_i_556/O
                         net (fo=1, routed)           0.734    24.928    Color[8]_i_556_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124    25.052 r  Color[8]_i_247/O
                         net (fo=1, routed)           0.000    25.052    Color[8]_i_247_n_0
    SLICE_X46Y94         MUXF7 (Prop_muxf7_I1_O)      0.214    25.266 r  Color_reg[8]_i_85/O
                         net (fo=1, routed)           0.000    25.266    Color_reg[8]_i_85_n_0
    SLICE_X46Y94         MUXF8 (Prop_muxf8_I1_O)      0.088    25.354 r  Color_reg[8]_i_33/O
                         net (fo=1, routed)           1.084    26.438    Color_reg[8]_i_33_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I1_O)        0.319    26.757 r  Color[8]_i_11/O
                         net (fo=1, routed)           1.443    28.200    Color[8]_i_11_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.124    28.324 r  Color[8]_i_4/O
                         net (fo=1, routed)           0.000    28.324    Color[8]_i_4_n_0
    SLICE_X32Y72         MUXF7 (Prop_muxf7_I1_O)      0.217    28.541 r  Color_reg[8]_i_2/O
                         net (fo=1, routed)           0.000    28.541    Color_reg[8]_i_2_n_0
    SLICE_X32Y72         FDSE                                         r  Color_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.445ns  (logic 4.475ns (15.732%)  route 23.970ns (84.268%))
  Logic Levels:           17  (CARRY4=4 FDCE=1 LUT2=2 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.568     2.086    Vcount_reg_n_0_[5]
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.210 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.000     2.210    g0_b0_i_21_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.608 r  g0_b0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.608    g0_b0_i_15_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.722 r  g0_b0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.722    g0_b0_i_13_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.944 r  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.735     3.679    g0_b0_i_10_n_7
    SLICE_X37Y62         LUT2 (Prop_lut2_I1_O)        0.299     3.978 r  g0_b0_i_7/O
                         net (fo=1, routed)           0.000     3.978    g0_b0_i_7_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.618 r  g0_b0_i_1/O[3]
                         net (fo=65, routed)          1.042     5.660    g0_b0_i_1_n_4
    SLICE_X39Y63         LUT5 (Prop_lut5_I0_O)        0.336     5.996 r  g0_b8__72_i_1/O
                         net (fo=979, routed)        16.031    22.026    g0_b8__72_i_1_n_0
    SLICE_X16Y108        LUT6 (Prop_lut6_I5_O)        0.327    22.353 r  g1_b5__79/O
                         net (fo=1, routed)           0.000    22.353    g1_b5__79_n_0
    SLICE_X16Y108        MUXF7 (Prop_muxf7_I1_O)      0.217    22.570 r  Color_reg[5]_i_637/O
                         net (fo=1, routed)           0.000    22.570    Color_reg[5]_i_637_n_0
    SLICE_X16Y108        MUXF8 (Prop_muxf8_I1_O)      0.094    22.664 r  Color_reg[5]_i_357/O
                         net (fo=1, routed)           0.997    23.662    Color_reg[5]_i_357_n_0
    SLICE_X16Y107        LUT6 (Prop_lut6_I0_O)        0.316    23.978 r  Color[5]_i_142/O
                         net (fo=1, routed)           0.000    23.978    Color[5]_i_142_n_0
    SLICE_X16Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    24.190 r  Color_reg[5]_i_51/O
                         net (fo=1, routed)           0.000    24.190    Color_reg[5]_i_51_n_0
    SLICE_X16Y107        MUXF8 (Prop_muxf8_I1_O)      0.094    24.284 r  Color_reg[5]_i_19/O
                         net (fo=1, routed)           0.983    25.267    Color_reg[5]_i_19_n_0
    SLICE_X21Y105        LUT6 (Prop_lut6_I1_O)        0.316    25.583 r  Color[5]_i_7/O
                         net (fo=1, routed)           1.569    27.152    Color[5]_i_7_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I5_O)        0.124    27.276 r  Color[5]_i_2/O
                         net (fo=1, routed)           1.045    28.321    Color[5]_i_2_n_0
    SLICE_X39Y73         LUT5 (Prop_lut5_I2_O)        0.124    28.445 r  Color[5]_i_1/O
                         net (fo=1, routed)           0.000    28.445    Color[5]_i_1_n_0
    SLICE_X39Y73         FDSE                                         r  Color_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.391ns  (logic 4.234ns (14.913%)  route 24.157ns (85.087%))
  Logic Levels:           15  (CARRY4=4 FDCE=1 LUT2=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.568     2.086    Vcount_reg_n_0_[5]
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.210 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.000     2.210    g0_b0_i_21_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.608 r  g0_b0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.608    g0_b0_i_15_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.722 r  g0_b0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.722    g0_b0_i_13_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.944 r  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.735     3.679    g0_b0_i_10_n_7
    SLICE_X37Y62         LUT2 (Prop_lut2_I1_O)        0.299     3.978 r  g0_b0_i_7/O
                         net (fo=1, routed)           0.000     3.978    g0_b0_i_7_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.618 r  g0_b0_i_1/O[3]
                         net (fo=65, routed)          1.042     5.660    g0_b0_i_1_n_4
    SLICE_X39Y63         LUT5 (Prop_lut5_I0_O)        0.336     5.996 r  g0_b8__72_i_1/O
                         net (fo=979, routed)        17.032    23.028    g0_b8__72_i_1_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I5_O)        0.327    23.355 r  g0_b2__64/O
                         net (fo=2, routed)           0.787    24.143    g0_b2__64_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I5_O)        0.124    24.267 r  Color[2]_i_153/O
                         net (fo=1, routed)           0.000    24.267    Color[2]_i_153_n_0
    SLICE_X46Y92         MUXF7 (Prop_muxf7_I0_O)      0.209    24.476 r  Color_reg[2]_i_63/O
                         net (fo=1, routed)           0.000    24.476    Color_reg[2]_i_63_n_0
    SLICE_X46Y92         MUXF8 (Prop_muxf8_I1_O)      0.088    24.564 r  Color_reg[2]_i_20/O
                         net (fo=1, routed)           1.026    25.590    Color_reg[2]_i_20_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.319    25.909 r  Color[2]_i_6/O
                         net (fo=1, routed)           0.000    25.909    Color[2]_i_6_n_0
    SLICE_X48Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    26.126 r  Color_reg[2]_i_2/O
                         net (fo=1, routed)           1.967    28.092    city[0,0][2]
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.299    28.391 r  Color[2]_i_1/O
                         net (fo=1, routed)           0.000    28.391    Color[2]_i_1_n_0
    SLICE_X42Y69         FDSE                                         r  Color_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.291ns  (logic 4.562ns (16.125%)  route 23.729ns (83.875%))
  Logic Levels:           17  (CARRY4=4 FDCE=1 LUT2=2 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.568     2.086    Vcount_reg_n_0_[5]
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.210 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.000     2.210    g0_b0_i_21_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.608 r  g0_b0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.608    g0_b0_i_15_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.722 r  g0_b0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.722    g0_b0_i_13_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.944 r  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.735     3.679    g0_b0_i_10_n_7
    SLICE_X37Y62         LUT2 (Prop_lut2_I1_O)        0.299     3.978 r  g0_b0_i_7/O
                         net (fo=1, routed)           0.000     3.978    g0_b0_i_7_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.618 r  g0_b0_i_1/O[3]
                         net (fo=65, routed)          1.042     5.660    g0_b0_i_1_n_4
    SLICE_X39Y63         LUT5 (Prop_lut5_I0_O)        0.336     5.996 r  g0_b8__72_i_1/O
                         net (fo=979, routed)        16.742    22.738    g0_b8__72_i_1_n_0
    SLICE_X15Y111        LUT6 (Prop_lut6_I5_O)        0.327    23.065 r  g1_b4__75/O
                         net (fo=1, routed)           0.000    23.065    g1_b4__75_n_0
    SLICE_X15Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    23.282 r  Color_reg[4]_i_780/O
                         net (fo=1, routed)           0.000    23.282    Color_reg[4]_i_780_n_0
    SLICE_X15Y111        MUXF8 (Prop_muxf8_I1_O)      0.094    23.376 r  Color_reg[4]_i_566/O
                         net (fo=1, routed)           0.806    24.182    Color_reg[4]_i_566_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I0_O)        0.316    24.498 r  Color[4]_i_257/O
                         net (fo=1, routed)           0.000    24.498    Color[4]_i_257_n_0
    SLICE_X14Y110        MUXF7 (Prop_muxf7_I0_O)      0.209    24.707 r  Color_reg[4]_i_86/O
                         net (fo=1, routed)           0.000    24.707    Color_reg[4]_i_86_n_0
    SLICE_X14Y110        MUXF8 (Prop_muxf8_I1_O)      0.088    24.795 r  Color_reg[4]_i_32/O
                         net (fo=1, routed)           1.126    25.921    Color_reg[4]_i_32_n_0
    SLICE_X15Y102        LUT6 (Prop_lut6_I1_O)        0.319    26.240 r  Color[4]_i_10/O
                         net (fo=1, routed)           1.710    27.950    Color[4]_i_10_n_0
    SLICE_X32Y74         LUT6 (Prop_lut6_I5_O)        0.124    28.074 r  Color[4]_i_3/O
                         net (fo=1, routed)           0.000    28.074    Color[4]_i_3_n_0
    SLICE_X32Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    28.291 r  Color_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    28.291    Color_reg[4]_i_1_n_0
    SLICE_X32Y74         FDSE                                         r  Color_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.137ns  (logic 3.722ns (13.228%)  route 24.415ns (86.772%))
  Logic Levels:           15  (CARRY4=4 FDCE=1 LUT2=2 LUT4=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.568     2.086    Vcount_reg_n_0_[5]
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.210 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.000     2.210    g0_b0_i_21_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.608 r  g0_b0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.608    g0_b0_i_15_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.722 r  g0_b0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.722    g0_b0_i_13_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.944 r  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.735     3.679    g0_b0_i_10_n_7
    SLICE_X37Y62         LUT2 (Prop_lut2_I1_O)        0.299     3.978 r  g0_b0_i_7/O
                         net (fo=1, routed)           0.000     3.978    g0_b0_i_7_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.618 r  g0_b0_i_1/O[3]
                         net (fo=65, routed)          2.535     7.153    g0_b0_i_1_n_4
    SLICE_X45Y88         LUT5 (Prop_lut5_I0_O)        0.336     7.489 f  g0_b0_i_3/O
                         net (fo=983, routed)        13.517    21.006    g0_b0_i_3_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I4_O)        0.327    21.333 r  g1_b3__7/O
                         net (fo=1, routed)           0.171    21.504    g1_b3__7_n_0
    SLICE_X56Y118        LUT4 (Prop_lut4_I2_O)        0.124    21.628 r  Color[7]_i_212/O
                         net (fo=1, routed)           0.680    22.308    Color[7]_i_212_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.124    22.432 r  Color[7]_i_106/O
                         net (fo=2, routed)           1.198    23.631    Color[7]_i_106_n_0
    SLICE_X53Y117        LUT5 (Prop_lut5_I2_O)        0.124    23.755 r  Color[7]_i_37/O
                         net (fo=1, routed)           1.118    24.872    Color[7]_i_37_n_0
    SLICE_X54Y116        LUT6 (Prop_lut6_I5_O)        0.124    24.996 r  Color[7]_i_11/O
                         net (fo=1, routed)           1.419    26.415    Color[7]_i_11_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I5_O)        0.124    26.539 r  Color[7]_i_3/O
                         net (fo=1, routed)           1.474    28.013    city[0,0][7]
    SLICE_X44Y61         LUT6 (Prop_lut6_I2_O)        0.124    28.137 r  Color[7]_i_1/O
                         net (fo=1, routed)           0.000    28.137    Color[7]_i_1_n_0
    SLICE_X44Y61         FDSE                                         r  Color_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.029ns  (logic 4.318ns (15.405%)  route 23.711ns (84.595%))
  Logic Levels:           17  (CARRY4=4 FDCE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.568     2.086    Vcount_reg_n_0_[5]
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.210 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.000     2.210    g0_b0_i_21_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.608 r  g0_b0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.608    g0_b0_i_15_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.722 r  g0_b0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.722    g0_b0_i_13_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.944 r  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.735     3.679    g0_b0_i_10_n_7
    SLICE_X37Y62         LUT2 (Prop_lut2_I1_O)        0.299     3.978 r  g0_b0_i_7/O
                         net (fo=1, routed)           0.000     3.978    g0_b0_i_7_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.618 r  g0_b0_i_1/O[3]
                         net (fo=65, routed)          2.535     7.153    g0_b0_i_1_n_4
    SLICE_X45Y88         LUT5 (Prop_lut5_I0_O)        0.336     7.489 f  g0_b0_i_3/O
                         net (fo=983, routed)        13.709    21.198    g0_b0_i_3_n_0
    SLICE_X56Y115        LUT6 (Prop_lut6_I4_O)        0.327    21.525 r  g1_b9__24/O
                         net (fo=2, routed)           0.819    22.344    g1_b9__24_n_0
    SLICE_X55Y115        LUT4 (Prop_lut4_I0_O)        0.124    22.468 r  Color[7]_i_306/O
                         net (fo=1, routed)           0.795    23.263    Color[7]_i_306_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.124    23.387 r  Color[7]_i_207/O
                         net (fo=1, routed)           0.000    23.387    Color[7]_i_207_n_0
    SLICE_X54Y115        MUXF7 (Prop_muxf7_I0_O)      0.209    23.596 r  Color_reg[7]_i_102/O
                         net (fo=2, routed)           0.316    23.911    Color_reg[7]_i_102_n_0
    SLICE_X54Y116        LUT5 (Prop_lut5_I0_O)        0.297    24.208 r  Color[3]_i_64/O
                         net (fo=1, routed)           0.444    24.653    Color[3]_i_64_n_0
    SLICE_X53Y116        LUT6 (Prop_lut6_I3_O)        0.124    24.777 r  Color[3]_i_28/O
                         net (fo=1, routed)           0.817    25.594    Color[3]_i_28_n_0
    SLICE_X51Y103        LUT5 (Prop_lut5_I4_O)        0.124    25.718 r  Color[3]_i_10/O
                         net (fo=1, routed)           1.973    27.691    Color[3]_i_10_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I5_O)        0.124    27.815 r  Color[3]_i_3/O
                         net (fo=1, routed)           0.000    27.815    Color[3]_i_3_n_0
    SLICE_X46Y72         MUXF7 (Prop_muxf7_I1_O)      0.214    28.029 r  Color_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    28.029    Color_reg[3]_i_1_n_0
    SLICE_X46Y72         FDSE                                         r  Color_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Color_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.001ns  (logic 4.475ns (15.981%)  route 23.527ns (84.019%))
  Logic Levels:           17  (CARRY4=4 FDCE=1 LUT2=2 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE                         0.000     0.000 r  Vcount_reg[5]/C
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Vcount_reg[5]/Q
                         net (fo=15, routed)          1.568     2.086    Vcount_reg_n_0_[5]
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.210 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.000     2.210    g0_b0_i_21_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.608 r  g0_b0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.608    g0_b0_i_15_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.722 r  g0_b0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.722    g0_b0_i_13_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.944 r  g0_b0_i_10/O[0]
                         net (fo=5, routed)           0.735     3.679    g0_b0_i_10_n_7
    SLICE_X37Y62         LUT2 (Prop_lut2_I1_O)        0.299     3.978 r  g0_b0_i_7/O
                         net (fo=1, routed)           0.000     3.978    g0_b0_i_7_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.618 r  g0_b0_i_1/O[3]
                         net (fo=65, routed)          1.042     5.660    g0_b0_i_1_n_4
    SLICE_X39Y63         LUT5 (Prop_lut5_I0_O)        0.336     5.996 f  g0_b8__72_i_1/O
                         net (fo=979, routed)        15.470    21.466    g0_b8__72_i_1_n_0
    SLICE_X26Y110        LUT6 (Prop_lut6_I5_O)        0.327    21.793 r  g0_b0__88/O
                         net (fo=1, routed)           0.000    21.793    g0_b0__88_n_0
    SLICE_X26Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    22.005 r  Color_reg[0]_i_814/O
                         net (fo=1, routed)           0.000    22.005    Color_reg[0]_i_814_n_0
    SLICE_X26Y110        MUXF8 (Prop_muxf8_I1_O)      0.094    22.099 r  Color_reg[0]_i_464/O
                         net (fo=1, routed)           0.980    23.079    Color_reg[0]_i_464_n_0
    SLICE_X25Y109        LUT6 (Prop_lut6_I5_O)        0.316    23.395 r  Color[0]_i_199/O
                         net (fo=1, routed)           0.000    23.395    Color[0]_i_199_n_0
    SLICE_X25Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    23.612 r  Color_reg[0]_i_79/O
                         net (fo=1, routed)           0.000    23.612    Color_reg[0]_i_79_n_0
    SLICE_X25Y109        MUXF8 (Prop_muxf8_I1_O)      0.094    23.706 r  Color_reg[0]_i_30/O
                         net (fo=1, routed)           1.215    24.921    Color_reg[0]_i_30_n_0
    SLICE_X28Y99         LUT6 (Prop_lut6_I1_O)        0.316    25.237 r  Color[0]_i_9/O
                         net (fo=1, routed)           1.222    26.459    Color[0]_i_9_n_0
    SLICE_X31Y88         LUT6 (Prop_lut6_I5_O)        0.124    26.583 r  Color[0]_i_2/O
                         net (fo=1, routed)           1.294    27.877    Color[0]_i_2_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.124    28.001 r  Color[0]_i_1/O
                         net (fo=1, routed)           0.000    28.001    Color[0]_i_1_n_0
    SLICE_X32Y72         FDSE                                         r  Color_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Color_reg[11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            R_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.009%)  route 0.120ns (45.991%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDSE                         0.000     0.000 r  Color_reg[11]/C
    SLICE_X44Y61         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Color_reg[11]/Q
                         net (fo=1, routed)           0.120     0.261    p_1_in[3]
    SLICE_X41Y61         FDRE                                         r  R_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_instance/clock25mh_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_instance/clk_out1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDCE                         0.000     0.000 r  clkdiv_instance/clock25mh_reg/C
    SLICE_X53Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clkdiv_instance/clock25mh_reg/Q
                         net (fo=2, routed)           0.098     0.239    clkdiv_instance/clock25mh
    SLICE_X52Y40         LUT4 (Prop_lut4_I3_O)        0.045     0.284 r  clkdiv_instance/clk_out1_i_1/O
                         net (fo=1, routed)           0.000     0.284    clkdiv_instance/clk_out1_i_1_n_0
    SLICE_X52Y40         FDRE                                         r  clkdiv_instance/clk_out1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Color_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            G_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.089%)  route 0.165ns (53.911%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDSE                         0.000     0.000 r  Color_reg[7]/C
    SLICE_X44Y61         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Color_reg[7]/Q
                         net (fo=1, routed)           0.165     0.306    Color_reg_n_0_[7]
    SLICE_X41Y61         FDRE                                         r  G_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Color_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            B_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDSE                         0.000     0.000 r  Color_reg[2]/C
    SLICE_X42Y69         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  Color_reg[2]/Q
                         net (fo=1, routed)           0.153     0.317    Color_reg_n_0_[2]
    SLICE_X41Y67         FDRE                                         r  B_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_score_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_digits_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.128ns (40.208%)  route 0.190ns (59.792%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE                         0.000     0.000 r  s_score_reg[3]/C
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  s_score_reg[3]/Q
                         net (fo=11, routed)          0.190     0.318    s_score[3]
    SLICE_X64Y40         FDRE                                         r  s_digits_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Squares_reg[3,0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Squares_reg[3,0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.199%)  route 0.134ns (41.801%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE                         0.000     0.000 r  Squares_reg[3,0][0]/C
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Squares_reg[3,0][0]/Q
                         net (fo=3, routed)           0.134     0.275    MPG_instance/Squares_reg[3,0][0]
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.320 r  MPG_instance/Squares[3,0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.320    MPG_instance_n_17
    SLICE_X48Y31         FDRE                                         r  Squares_reg[3,0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_score_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_digits_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.164ns (50.955%)  route 0.158ns (49.045%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE                         0.000     0.000 r  s_score_reg[0]/C
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  s_score_reg[0]/Q
                         net (fo=12, routed)          0.158     0.322    s_score[0]
    SLICE_X63Y40         FDRE                                         r  s_digits_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_score_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_digits_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.128ns (39.170%)  route 0.199ns (60.830%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE                         0.000     0.000 r  s_score_reg[5]/C
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  s_score_reg[5]/Q
                         net (fo=12, routed)          0.199     0.327    s_score[5]
    SLICE_X64Y41         FDRE                                         r  s_digits_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_score_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_digits_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.128ns (38.969%)  route 0.200ns (61.031%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE                         0.000     0.000 r  s_score_reg[7]/C
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  s_score_reg[7]/Q
                         net (fo=12, routed)          0.200     0.328    s_score[7]
    SLICE_X64Y40         FDRE                                         r  s_digits_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vcount_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CoordY_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.096%)  route 0.146ns (43.904%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE                         0.000     0.000 r  Vcount_reg[7]/C
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Vcount_reg[7]/Q
                         net (fo=25, routed)          0.146     0.287    Vcount_reg_n_0_[7]
    SLICE_X38Y61         LUT4 (Prop_lut4_I0_O)        0.045     0.332 r  CoordY[0]_i_1/O
                         net (fo=1, routed)           0.000     0.332    CoordY0[0]
    SLICE_X38Y61         FDRE                                         r  CoordY_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.891ns  (logic 4.506ns (50.686%)  route 4.384ns (49.314%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.635     5.156    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=9, routed)           0.868     6.542    SSD_instance/p_0_in[1]
    SLICE_X64Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.666 r  SSD_instance/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.221     7.887    SSD_instance/s_top_mux[1]
    SLICE_X64Y34         LUT4 (Prop_lut4_I3_O)        0.153     8.040 r  SSD_instance/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.296    10.336    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    14.047 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.047    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.789ns  (logic 4.297ns (48.895%)  route 4.492ns (51.105%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.635     5.156    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=9, routed)           0.868     6.542    SSD_instance/p_0_in[1]
    SLICE_X64Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.666 r  SSD_instance/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.235     7.901    SSD_instance/s_top_mux[1]
    SLICE_X64Y34         LUT4 (Prop_lut4_I3_O)        0.124     8.025 r  SSD_instance/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.389    10.414    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.945 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.945    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.787ns  (logic 4.554ns (51.822%)  route 4.233ns (48.178%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.635     5.156    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=9, routed)           0.879     6.553    SSD_instance/p_0_in[1]
    SLICE_X64Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.677 r  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.104     7.781    SSD_instance/s_top_mux[3]
    SLICE_X64Y34         LUT4 (Prop_lut4_I0_O)        0.152     7.933 r  SSD_instance/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.250    10.184    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    13.943 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.943    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.617ns  (logic 4.521ns (52.467%)  route 4.096ns (47.533%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.635     5.156    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=9, routed)           0.879     6.553    SSD_instance/p_0_in[1]
    SLICE_X64Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.677 r  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.112     7.789    SSD_instance/s_top_mux[3]
    SLICE_X64Y34         LUT4 (Prop_lut4_I0_O)        0.146     7.935 r  SSD_instance/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.105    10.040    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    13.773 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.773    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.527ns  (logic 4.286ns (50.262%)  route 4.241ns (49.738%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.635     5.156    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=9, routed)           0.868     6.542    SSD_instance/p_0_in[1]
    SLICE_X64Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.666 f  SSD_instance/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.221     7.887    SSD_instance/s_top_mux[1]
    SLICE_X64Y34         LUT4 (Prop_lut4_I1_O)        0.124     8.011 r  SSD_instance/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.153    10.163    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.683 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.683    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.248ns  (logic 4.301ns (52.148%)  route 3.947ns (47.852%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.635     5.156    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=9, routed)           0.879     6.553    SSD_instance/p_0_in[1]
    SLICE_X64Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.677 r  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.104     7.781    SSD_instance/s_top_mux[3]
    SLICE_X64Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.905 r  SSD_instance/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.964     9.869    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.404 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.404    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.215ns  (logic 4.277ns (52.062%)  route 3.938ns (47.938%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.635     5.156    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=9, routed)           0.879     6.553    SSD_instance/p_0_in[1]
    SLICE_X64Y40         LUT6 (Prop_lut6_I3_O)        0.124     6.677 r  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.112     7.789    SSD_instance/s_top_mux[3]
    SLICE_X64Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.913 r  SSD_instance/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.947     9.860    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.371 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.371    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.309ns  (logic 4.401ns (60.212%)  route 2.908ns (39.788%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.635     5.156    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=9, routed)           1.048     6.722    SSD_instance/p_0_in[1]
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.152     6.874 r  SSD_instance/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.861     8.734    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.731    12.465 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.465    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.297ns  (logic 4.382ns (60.054%)  route 2.915ns (39.946%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.635     5.156    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=9, routed)           1.046     6.720    SSD_instance/p_0_in[1]
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.152     6.872 r  SSD_instance/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.869     8.741    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    12.453 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.453    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.903ns  (logic 4.141ns (59.989%)  route 2.762ns (40.011%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.635     5.156    SSD_instance/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  SSD_instance/s_cnt_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  SSD_instance/s_cnt_out_reg[15]/Q
                         net (fo=9, routed)           1.048     6.722    SSD_instance/p_0_in[1]
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.846 r  SSD_instance/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.714     8.560    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.059 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.059    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordY_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.231ns (52.525%)  route 0.209ns (47.475%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.554     1.437    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  MPG_instance/s_dff2_out_reg[4]/Q
                         net (fo=4, routed)           0.150     1.728    MPG_instance/s_dff2_out[4]
    SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.773 r  MPG_instance/Select_CoordY[1]_i_3/O
                         net (fo=1, routed)           0.059     1.832    MPG_instance/Select_CoordY[1]_i_3_n_0
    SLICE_X36Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.877 r  MPG_instance/Select_CoordY[1]_i_1/O
                         net (fo=1, routed)           0.000     1.877    MPG_instance_n_2
    SLICE_X36Y28         FDRE                                         r  Select_CoordY_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordY_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.231ns (44.755%)  route 0.285ns (55.245%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.554     1.437    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  MPG_instance/s_dff2_out_reg[4]/Q
                         net (fo=4, routed)           0.138     1.716    MPG_instance/s_dff2_out[4]
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.761 r  MPG_instance/Select_CoordY[0]_i_2/O
                         net (fo=2, routed)           0.147     1.908    MPG_instance/MPG_out__0[4]
    SLICE_X37Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.953 r  MPG_instance/Select_CoordY[0]_i_1/O
                         net (fo=1, routed)           0.000     1.953    MPG_instance_n_3
    SLICE_X37Y28         FDRE                                         r  Select_CoordY_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.231ns (41.469%)  route 0.326ns (58.531%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.556     1.439    MPG_instance/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  MPG_instance/s_dff3_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  MPG_instance/s_dff3_out_reg[3]/Q
                         net (fo=3, routed)           0.130     1.711    MPG_instance/s_dff3_out_reg_n_0_[3]
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.756 r  MPG_instance/Select_CoordX[1]_i_4/O
                         net (fo=1, routed)           0.196     1.951    MPG_instance/Select_CoordX[1]_i_4_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I3_O)        0.045     1.996 r  MPG_instance/Select_CoordX[1]_i_1/O
                         net (fo=1, routed)           0.000     1.996    MPG_instance_n_0
    SLICE_X37Y30         FDRE                                         r  Select_CoordX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_score_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.206ns (35.588%)  route 0.373ns (64.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.448    MPG_instance/clk_IBUF_BUFG
    SLICE_X54Y41         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=18, routed)          0.373     1.985    MPG_instance/s_dff3_out_reg[0]_1[0]
    SLICE_X59Y40         LUT3 (Prop_lut3_I0_O)        0.042     2.027 r  MPG_instance/s_score[3]_i_1/O
                         net (fo=1, routed)           0.000     2.027    MPG_instance_n_60
    SLICE_X59Y40         FDRE                                         r  s_score_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_score_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.209ns (35.920%)  route 0.373ns (64.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.448    MPG_instance/clk_IBUF_BUFG
    SLICE_X54Y41         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=18, routed)          0.373     1.985    MPG_instance/s_dff3_out_reg[0]_1[0]
    SLICE_X59Y40         LUT3 (Prop_lut3_I0_O)        0.045     2.030 r  MPG_instance/s_score[2]_i_1/O
                         net (fo=1, routed)           0.000     2.030    MPG_instance_n_59
    SLICE_X59Y40         FDRE                                         r  s_score_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_out1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.209ns (35.714%)  route 0.376ns (64.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.448    MPG_instance/clk_IBUF_BUFG
    SLICE_X54Y41         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=18, routed)          0.376     1.988    clkdiv_instance/clk_out1_reg_0[0]
    SLICE_X52Y40         LUT4 (Prop_lut4_I2_O)        0.045     2.033 r  clkdiv_instance/clk_out1_i_1/O
                         net (fo=1, routed)           0.000     2.033    clkdiv_instance/clk_out1_i_1_n_0
    SLICE_X52Y40         FDRE                                         r  clkdiv_instance/clk_out1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_score_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.209ns (34.627%)  route 0.395ns (65.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.448    MPG_instance/clk_IBUF_BUFG
    SLICE_X54Y41         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=18, routed)          0.395     2.007    MPG_instance/s_dff3_out_reg[0]_1[0]
    SLICE_X58Y41         LUT3 (Prop_lut3_I0_O)        0.045     2.052 r  MPG_instance/s_score[6]_i_1/O
                         net (fo=1, routed)           0.000     2.052    MPG_instance_n_63
    SLICE_X58Y41         FDRE                                         r  s_score_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_score_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.209ns (34.627%)  route 0.395ns (65.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.448    MPG_instance/clk_IBUF_BUFG
    SLICE_X54Y41         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=18, routed)          0.395     2.007    MPG_instance/s_dff3_out_reg[0]_1[0]
    SLICE_X58Y41         LUT3 (Prop_lut3_I0_O)        0.045     2.052 r  MPG_instance/s_score[7]_i_1/O
                         net (fo=1, routed)           0.000     2.052    MPG_instance_n_64
    SLICE_X58Y41         FDRE                                         r  s_score_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.657ns  (logic 0.231ns (35.173%)  route 0.426ns (64.827%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.554     1.437    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  MPG_instance/s_dff3_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  MPG_instance/s_dff3_out_reg[1]/Q
                         net (fo=3, routed)           0.233     1.811    MPG_instance/s_dff3_out_reg_n_0_[1]
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.856 r  MPG_instance/Select_CoordX[1]_i_3/O
                         net (fo=54, routed)          0.193     2.049    MPG_instance/neqOp
    SLICE_X36Y30         LUT6 (Prop_lut6_I2_O)        0.045     2.094 r  MPG_instance/Select_CoordX[0]_i_1/O
                         net (fo=1, routed)           0.000     2.094    MPG_instance_n_1
    SLICE_X36Y30         FDRE                                         r  Select_CoordX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clock25mh_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.647ns  (logic 0.209ns (32.305%)  route 0.438ns (67.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.565     1.448    MPG_instance/clk_IBUF_BUFG
    SLICE_X54Y41         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=18, routed)          0.239     1.851    MPG_instance/s_dff3_out_reg[0]_1[0]
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.896 f  MPG_instance/clk_i_2/O
                         net (fo=53, routed)          0.199     2.095    clkdiv_instance/reset
    SLICE_X53Y40         FDCE                                         f  clkdiv_instance/clock25mh_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.796ns  (logic 1.452ns (38.264%)  route 2.343ns (61.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           2.343     3.796    MPG_instance/D[4]
    SLICE_X36Y27         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.431     4.772    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.722ns  (logic 1.441ns (38.720%)  route 2.281ns (61.280%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.281     3.722    MPG_instance/D[0]
    SLICE_X36Y31         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435     4.776    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.717ns  (logic 1.451ns (39.036%)  route 2.266ns (60.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.266     3.717    MPG_instance/D[3]
    SLICE_X36Y31         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435     4.776    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.662ns  (logic 1.454ns (39.701%)  route 2.208ns (60.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.208     3.662    MPG_instance/D[1]
    SLICE_X36Y27         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.431     4.772    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.451ns (39.967%)  route 2.180ns (60.033%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           2.180     3.631    MPG_instance/D[2]
    SLICE_X36Y27         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.431     4.772    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.201ns  (logic 0.219ns (18.263%)  route 0.982ns (81.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           0.982     1.201    MPG_instance/D[2]
    SLICE_X36Y27         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.819     1.946    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.222ns (17.953%)  route 1.014ns (82.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.014     1.236    MPG_instance/D[1]
    SLICE_X36Y27         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.819     1.946    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.219ns (17.547%)  route 1.030ns (82.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           1.030     1.250    MPG_instance/D[3]
    SLICE_X36Y31         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.823     1.950    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.210ns (16.490%)  route 1.061ns (83.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.061     1.271    MPG_instance/D[0]
    SLICE_X36Y31         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.823     1.950    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.284ns  (logic 0.221ns (17.178%)  route 1.063ns (82.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           1.063     1.284    MPG_instance/D[4]
    SLICE_X36Y27         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.819     1.946    MPG_instance/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C





