--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml photon.twx photon.ncd -o photon.twr photon.pcf -ucf
xem6010.ucf

Design file:              photon.ncd
Physical constraint file: photon.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X30Y17.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.582ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y17.AQ      Tcko                  0.525   okHI/rst4
                                                       okHI/flop3
    SLICE_X30Y17.BX      net (fanout=2)        0.972   okHI/rst3
    SLICE_X30Y17.CLK     Tdick                 0.085   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (0.610ns logic, 0.972ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X30Y17.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.497ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.700 - 0.540)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y13.AQ      Tcko                  0.525   okHI/rst2
                                                       okHI/flop2
    SLICE_X30Y17.AX      net (fanout=2)        0.887   okHI/rst2
    SLICE_X30Y17.CLK     Tdick                 0.085   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.497ns (0.610ns logic, 0.887ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X30Y13.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.507ns (Levels of Logic = 0)
  Clock Path Skew:      0.383ns (0.510 - 0.127)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.DQ      Tcko                  0.525   okHI/rst1
                                                       okHI/flop1
    SLICE_X30Y13.AX      net (fanout=1)        0.897   okHI/rst1
    SLICE_X30Y13.CLK     Tdick                 0.085   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.507ns (0.610ns logic, 0.897ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X30Y13.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.709ns (Levels of Logic = 0)
  Clock Path Skew:      0.259ns (0.260 - 0.001)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.DQ      Tcko                  0.234   okHI/rst1
                                                       okHI/flop1
    SLICE_X30Y13.AX      net (fanout=1)        0.434   okHI/rst1
    SLICE_X30Y13.CLK     Tckdi       (-Th)    -0.041   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.709ns (0.275ns logic, 0.434ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X30Y17.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.602ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (0.347 - 0.245)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y13.AQ      Tcko                  0.234   okHI/rst2
                                                       okHI/flop2
    SLICE_X30Y17.AX      net (fanout=2)        0.429   okHI/rst2
    SLICE_X30Y17.CLK     Tckdi       (-Th)    -0.041   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.275ns logic, 0.429ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X30Y17.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y17.AQ      Tcko                  0.234   okHI/rst4
                                                       okHI/flop3
    SLICE_X30Y17.BX      net (fanout=2)        0.480   okHI/rst3
    SLICE_X30Y17.CLK     Tckdi       (-Th)    -0.041   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.275ns logic, 0.480ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.010ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK2X
  Logical resource: pll/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKIN)
  Physical resource: pll/dcm_sp_inst/CLKIN
  Logical resource: pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK0
  Logical resource: pll/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: pll/clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.480ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<27>/CLK
  Logical resource: fifo_photon_din_24/CK
  Location pin: SLICE_X38Y70.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<27>/CLK
  Logical resource: fifo_photon_din_25/CK
  Location pin: SLICE_X38Y70.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<27>/CLK
  Logical resource: fifo_photon_din_26/CK
  Location pin: SLICE_X38Y70.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y14.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 26896 paths analyzed, 6195 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.064ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hi_dataout_reg_15 (SLICE_X32Y32.C1), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Destination:          okHI/hi_dataout_reg_15 (FF)
  Requirement:          20.830ns
  Data Path Delay:      14.849ns (Levels of Logic = 4)
  Clock Path Skew:      -0.080ns (0.685 - 0.765)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 to okHI/hi_dataout_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y75.AQ      Tcko                  0.476   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    SLICE_X55Y104.A3     net (fanout=72)       4.232   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
    SLICE_X55Y104.A      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_919
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_919
    SLICE_X14Y76.D5      net (fanout=1)        4.334   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_919
    SLICE_X14Y76.CMUX    Topdc                 0.456   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5
    SLICE_X32Y32.A6      net (fanout=1)        4.098   time_resolved_pipe_out_data<15>
    SLICE_X32Y32.A       Tilo                  0.235   okHI/hi_dataout_reg<6>
                                                       okWO/ok2_int<100>
    SLICE_X32Y32.C1      net (fanout=1)        0.538   ok2<15>
    SLICE_X32Y32.CLK     Tas                   0.221   okHI/hi_dataout_reg<6>
                                                       okHI/core0/core0/Mmux_hi_dataout171
                                                       okHI/hi_dataout_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     14.849ns (1.647ns logic, 13.202ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          okHI/hi_dataout_reg_15 (FF)
  Requirement:          20.830ns
  Data Path Delay:      14.690ns (Levels of Logic = 4)
  Clock Path Skew:      -0.080ns (0.685 - 0.765)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to okHI/hi_dataout_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y75.BQ      Tcko                  0.476   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X55Y104.A5     net (fanout=72)       4.073   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X55Y104.A      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_919
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_919
    SLICE_X14Y76.D5      net (fanout=1)        4.334   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_919
    SLICE_X14Y76.CMUX    Topdc                 0.456   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5
    SLICE_X32Y32.A6      net (fanout=1)        4.098   time_resolved_pipe_out_data<15>
    SLICE_X32Y32.A       Tilo                  0.235   okHI/hi_dataout_reg<6>
                                                       okWO/ok2_int<100>
    SLICE_X32Y32.C1      net (fanout=1)        0.538   ok2<15>
    SLICE_X32Y32.CLK     Tas                   0.221   okHI/hi_dataout_reg<6>
                                                       okHI/core0/core0/Mmux_hi_dataout171
                                                       okHI/hi_dataout_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     14.690ns (1.647ns logic, 13.043ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_15 (FF)
  Requirement:          20.830ns
  Data Path Delay:      13.569ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.685 - 0.721)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y54.DOPB0   Trcko_DOPB            2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X55Y104.A1     net (fanout=1)        1.328   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.ram_doutb<8>
    SLICE_X55Y104.A      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_919
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_919
    SLICE_X14Y76.D5      net (fanout=1)        4.334   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_919
    SLICE_X14Y76.CMUX    Topdc                 0.456   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5
    SLICE_X32Y32.A6      net (fanout=1)        4.098   time_resolved_pipe_out_data<15>
    SLICE_X32Y32.A       Tilo                  0.235   okHI/hi_dataout_reg<6>
                                                       okWO/ok2_int<100>
    SLICE_X32Y32.C1      net (fanout=1)        0.538   ok2<15>
    SLICE_X32Y32.CLK     Tas                   0.221   okHI/hi_dataout_reg<6>
                                                       okHI/core0/core0/Mmux_hi_dataout171
                                                       okHI/hi_dataout_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     13.569ns (3.271ns logic, 10.298ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_dataout_reg_14 (SLICE_X29Y32.C2), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          okHI/hi_dataout_reg_14 (FF)
  Requirement:          20.830ns
  Data Path Delay:      14.659ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.706 - 0.765)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to okHI/hi_dataout_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y75.BQ      Tcko                  0.476   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X53Y104.B5     net (fanout=72)       4.057   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X53Y104.B      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_940
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_916
    SLICE_X12Y76.D1      net (fanout=1)        4.439   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_916
    SLICE_X12Y76.CMUX    Topdc                 0.402   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_75
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_45
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_4
    SLICE_X29Y32.A5      net (fanout=1)        3.973   time_resolved_pipe_out_data<14>
    SLICE_X29Y32.A       Tilo                  0.259   okHI/hi_dataout_reg<13>
                                                       okWO/ok2_int<99>
    SLICE_X29Y32.C2      net (fanout=1)        0.530   ok2<14>
    SLICE_X29Y32.CLK     Tas                   0.264   okHI/hi_dataout_reg<13>
                                                       okHI/core0/core0/Mmux_hi_dataout211
                                                       okHI/hi_dataout_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     14.659ns (1.660ns logic, 12.999ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Destination:          okHI/hi_dataout_reg_14 (FF)
  Requirement:          20.830ns
  Data Path Delay:      14.401ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.706 - 0.765)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 to okHI/hi_dataout_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y75.AQ      Tcko                  0.476   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    SLICE_X53Y104.B6     net (fanout=72)       3.799   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
    SLICE_X53Y104.B      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_940
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_916
    SLICE_X12Y76.D1      net (fanout=1)        4.439   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_916
    SLICE_X12Y76.CMUX    Topdc                 0.402   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_75
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_45
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_4
    SLICE_X29Y32.A5      net (fanout=1)        3.973   time_resolved_pipe_out_data<14>
    SLICE_X29Y32.A       Tilo                  0.259   okHI/hi_dataout_reg<13>
                                                       okWO/ok2_int<99>
    SLICE_X29Y32.C2      net (fanout=1)        0.530   ok2<14>
    SLICE_X29Y32.CLK     Tas                   0.264   okHI/hi_dataout_reg<13>
                                                       okHI/core0/core0/Mmux_hi_dataout211
                                                       okHI/hi_dataout_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     14.401ns (1.660ns logic, 12.741ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_14 (FF)
  Requirement:          20.830ns
  Data Path Delay:      13.630ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.706 - 0.721)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y54.DOB7    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X53Y104.B2     net (fanout=1)        1.404   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.ram_doutb<7>
    SLICE_X53Y104.B      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_940
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_916
    SLICE_X12Y76.D1      net (fanout=1)        4.439   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_916
    SLICE_X12Y76.CMUX    Topdc                 0.402   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_75
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_45
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_4
    SLICE_X29Y32.A5      net (fanout=1)        3.973   time_resolved_pipe_out_data<14>
    SLICE_X29Y32.A       Tilo                  0.259   okHI/hi_dataout_reg<13>
                                                       okWO/ok2_int<99>
    SLICE_X29Y32.C2      net (fanout=1)        0.530   ok2<14>
    SLICE_X29Y32.CLK     Tas                   0.264   okHI/hi_dataout_reg<13>
                                                       okHI/core0/core0/Mmux_hi_dataout211
                                                       okHI/hi_dataout_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     13.630ns (3.284ns logic, 10.346ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_dataout_reg_8 (SLICE_X23Y33.C2), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          okHI/hi_dataout_reg_8 (FF)
  Requirement:          20.830ns
  Data Path Delay:      14.117ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.706 - 0.765)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y75.BQ      Tcko                  0.476   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X52Y104.C4     net (fanout=72)       4.152   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X52Y104.C      Tilo                  0.255   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_943
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_943
    SLICE_X16Y78.D4      net (fanout=1)        3.951   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_943
    SLICE_X16Y78.CMUX    Topdc                 0.402   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_414
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_13
    SLICE_X23Y33.A5      net (fanout=1)        3.719   time_resolved_pipe_out_data<8>
    SLICE_X23Y33.A       Tilo                  0.259   okHI/hi_dataout_reg<8>
                                                       okWO/ok2_int<93>
    SLICE_X23Y33.C2      net (fanout=1)        0.530   ok2<8>
    SLICE_X23Y33.CLK     Tas                   0.373   okHI/hi_dataout_reg<8>
                                                       okHI/core0/core0/Mmux_hi_dataout811
                                                       okHI/hi_dataout_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     14.117ns (1.765ns logic, 12.352ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Destination:          okHI/hi_dataout_reg_8 (FF)
  Requirement:          20.830ns
  Data Path Delay:      13.999ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.706 - 0.765)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y75.AQ      Tcko                  0.476   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    SLICE_X52Y104.C3     net (fanout=72)       4.034   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
    SLICE_X52Y104.C      Tilo                  0.255   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_943
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_943
    SLICE_X16Y78.D4      net (fanout=1)        3.951   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_943
    SLICE_X16Y78.CMUX    Topdc                 0.402   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_414
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_13
    SLICE_X23Y33.A5      net (fanout=1)        3.719   time_resolved_pipe_out_data<8>
    SLICE_X23Y33.A       Tilo                  0.259   okHI/hi_dataout_reg<8>
                                                       okWO/ok2_int<93>
    SLICE_X23Y33.C2      net (fanout=1)        0.530   ok2<8>
    SLICE_X23Y33.CLK     Tas                   0.373   okHI/hi_dataout_reg<8>
                                                       okHI/core0/core0/Mmux_hi_dataout811
                                                       okHI/hi_dataout_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.999ns (1.765ns logic, 12.234ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_8 (FF)
  Requirement:          20.830ns
  Data Path Delay:      13.093ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.706 - 0.721)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y54.DOB1    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X52Y104.C2     net (fanout=1)        1.504   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.ram_doutb<1>
    SLICE_X52Y104.C      Tilo                  0.255   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_943
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_943
    SLICE_X16Y78.D4      net (fanout=1)        3.951   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_943
    SLICE_X16Y78.CMUX    Topdc                 0.402   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_414
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_13
    SLICE_X23Y33.A5      net (fanout=1)        3.719   time_resolved_pipe_out_data<8>
    SLICE_X23Y33.A       Tilo                  0.259   okHI/hi_dataout_reg<8>
                                                       okWO/ok2_int<93>
    SLICE_X23Y33.C2      net (fanout=1)        0.530   ok2<8>
    SLICE_X23Y33.CLK     Tas                   0.373   okHI/hi_dataout_reg<8>
                                                       okHI/core0/core0/Mmux_hi_dataout811
                                                       okHI/hi_dataout_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.093ns (3.389ns logic, 9.704ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/c0/t_count_rd_0 (SLICE_X10Y4.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.248ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/c0/baud_en (FF)
  Destination:          okHI/core0/core0/a0/c0/t_count_rd_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/c0/baud_en to okHI/core0/core0/a0/c0/t_count_rd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y3.CQ       Tcko                  0.198   okHI/core0/core0/a0/c0/baud_en
                                                       okHI/core0/core0/a0/c0/baud_en
    SLICE_X10Y4.CE       net (fanout=23)       0.154   okHI/core0/core0/a0/c0/baud_en
    SLICE_X10Y4.CLK      Tckce       (-Th)     0.104   okHI/core0/core0/a0/c0/t_count_rd<0>
                                                       okHI/core0/core0/a0/c0/t_count_rd_0
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.094ns logic, 0.154ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/c0/t_count_rd_1 (SLICE_X10Y4.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/c0/baud_en (FF)
  Destination:          okHI/core0/core0/a0/c0/t_count_rd_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.260ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/c0/baud_en to okHI/core0/core0/a0/c0/t_count_rd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y3.CQ       Tcko                  0.198   okHI/core0/core0/a0/c0/baud_en
                                                       okHI/core0/core0/a0/c0/baud_en
    SLICE_X10Y4.CE       net (fanout=23)       0.154   okHI/core0/core0/a0/c0/baud_en
    SLICE_X10Y4.CLK      Tckce       (-Th)     0.092   okHI/core0/core0/a0/c0/t_count_rd<0>
                                                       okHI/core0/core0/a0/c0/t_count_rd_1
    -------------------------------------------------  ---------------------------
    Total                                      0.260ns (0.106ns logic, 0.154ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y44.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep80/ep_dataout_4 (FF)
  Destination:          fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.068 - 0.062)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep80/ep_dataout_4 to fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y88.AQ      Tcko                  0.200   pipe_in_data<7>
                                                       ep80/ep_dataout_4
    RAMB16_X2Y44.DIA4    net (fanout=1)        0.125   pipe_in_data<4>
    RAMB16_X2Y44.CLKA    Trckd_DIA   (-Th)     0.053   fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.147ns logic, 0.125ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y16.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 65 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.946ns.
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_6 (SLICE_X39Y67.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               photon_time_tag_6 (FF)
  Destination:          fifo_photon_din_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.058ns (Levels of Logic = 0)
  Clock Path Skew:      -0.503ns (2.660 - 3.163)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: photon_time_tag_6 to fifo_photon_din_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y67.CQ      Tcko                  0.525   photon_time_tag<7>
                                                       photon_time_tag_6
    SLICE_X39Y67.CX      net (fanout=1)        2.419   photon_time_tag<6>
    SLICE_X39Y67.CLK     Tdick                 0.114   fifo_photon_din<7>
                                                       fifo_photon_din_6
    -------------------------------------------------  ---------------------------
    Total                                      3.058ns (0.639ns logic, 2.419ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_0 (SLICE_X36Y65.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               photon_time_tag_0 (FF)
  Destination:          fifo_photon_din_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.965ns (Levels of Logic = 0)
  Clock Path Skew:      -0.504ns (2.662 - 3.166)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: photon_time_tag_0 to fifo_photon_din_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y65.AQ      Tcko                  0.430   photon_time_tag<3>
                                                       photon_time_tag_0
    SLICE_X36Y65.AX      net (fanout=1)        1.421   photon_time_tag<0>
    SLICE_X36Y65.CLK     Tdick                 0.114   fifo_photon_din<3>
                                                       fifo_photon_din_0
    -------------------------------------------------  ---------------------------
    Total                                      1.965ns (0.544ns logic, 1.421ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_24 (SLICE_X38Y70.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.605ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.287 - 0.314)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y65.AQ      Tcko                  0.430   pmt_sampled
                                                       pmt_sampled
    SLICE_X37Y68.A3      net (fanout=2)        0.769   pmt_sampled
    SLICE_X37Y68.A       Tilo                  0.259   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X38Y70.CE      net (fanout=7)        0.834   pmt_sampled_inv
    SLICE_X38Y70.CLK     Tceck                 0.313   fifo_photon_din<27>
                                                       fifo_photon_din_24
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (1.002ns logic, 1.603ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_12 (SLICE_X39Y70.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_12 (FF)
  Destination:          fifo_photon_din_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (1.213 - 1.154)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_12 to fifo_photon_din_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y68.AQ      Tcko                  0.198   photon_time_tag<15>
                                                       photon_time_tag_12
    SLICE_X39Y70.AX      net (fanout=1)        0.207   photon_time_tag<12>
    SLICE_X39Y70.CLK     Tckdi       (-Th)    -0.059   fifo_photon_din<15>
                                                       fifo_photon_din_12
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.257ns logic, 0.207ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_14 (SLICE_X39Y70.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_14 (FF)
  Destination:          fifo_photon_din_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (1.213 - 1.154)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_14 to fifo_photon_din_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y68.CQ      Tcko                  0.198   photon_time_tag<15>
                                                       photon_time_tag_14
    SLICE_X39Y70.CX      net (fanout=1)        0.210   photon_time_tag<14>
    SLICE_X39Y70.CLK     Tckdi       (-Th)    -0.059   fifo_photon_din<15>
                                                       fifo_photon_din_14
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.257ns logic, 0.210ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_31 (SLICE_X38Y73.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_31 (FF)
  Destination:          fifo_photon_din_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (1.213 - 1.145)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_31 to fifo_photon_din_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.DQ      Tcko                  0.234   photon_time_tag<31>
                                                       photon_time_tag_31
    SLICE_X38Y73.DX      net (fanout=1)        0.214   photon_time_tag<31>
    SLICE_X38Y73.CLK     Tckdi       (-Th)    -0.041   fifo_photon_din<31>
                                                       fifo_photon_din_31
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.275ns logic, 0.214ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout1_buf/I0
  Logical resource: pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<27>/CLK
  Logical resource: fifo_photon_din_24/CK
  Location pin: SLICE_X38Y70.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<27>/CLK
  Logical resource: fifo_photon_din_25/CK
  Location pin: SLICE_X38Y70.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clkfx = PERIOD TIMEGRP "pll_clkfx" TS_Clk1 / 0.2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.571ns.
--------------------------------------------------------------------------------

Paths for end point ep40/ep_trigger_6 (SLICE_X28Y84.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     46.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/trigff0_6 (FF)
  Destination:          ep40/ep_trigger_6 (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.873ns (Levels of Logic = 1)
  Clock Path Skew:      -0.063ns (0.609 - 0.672)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/trigff0_6 to ep40/ep_trigger_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.CQ      Tcko                  0.476   ep40/trigff0<7>
                                                       ep40/trigff0_6
    SLICE_X28Y84.D4      net (fanout=2)        2.048   ep40/trigff0<6>
    SLICE_X28Y84.CLK     Tas                   0.349   dds_logic_reset_dds_chip_OBUF
                                                       ep40/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_6_xo<0>1
                                                       ep40/ep_trigger_6
    -------------------------------------------------  ---------------------------
    Total                                      2.873ns (0.825ns logic, 2.048ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point ep40/ep_trigger_5 (SLICE_X28Y84.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     46.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/trigff0_5 (FF)
  Destination:          ep40/ep_trigger_5 (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.608ns (Levels of Logic = 1)
  Clock Path Skew:      -0.063ns (0.609 - 0.672)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/trigff0_5 to ep40/ep_trigger_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.BQ      Tcko                  0.476   ep40/trigff0<7>
                                                       ep40/trigff0_5
    SLICE_X28Y84.D1      net (fanout=2)        1.911   ep40/trigff0<5>
    SLICE_X28Y84.CLK     Tas                   0.221   dds_logic_reset_dds_chip_OBUF
                                                       ep40/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_5_xo<0>1
                                                       ep40/ep_trigger_5
    -------------------------------------------------  ---------------------------
    Total                                      2.608ns (0.697ns logic, 1.911ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point ep40/ep_trigger_6 (SLICE_X28Y84.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     46.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/trigff1_6 (FF)
  Destination:          ep40/ep_trigger_6 (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.603ns (Levels of Logic = 1)
  Clock Path Skew:      -0.063ns (0.609 - 0.672)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/trigff1_6 to ep40/ep_trigger_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.CMUX    Tshcko                0.535   ep40/trigff0<7>
                                                       ep40/trigff1_6
    SLICE_X28Y84.D3      net (fanout=1)        1.719   ep40/trigff1<6>
    SLICE_X28Y84.CLK     Tas                   0.349   dds_logic_reset_dds_chip_OBUF
                                                       ep40/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_6_xo<0>1
                                                       ep40/ep_trigger_6
    -------------------------------------------------  ---------------------------
    Total                                      2.603ns (0.884ns logic, 1.719ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clkfx = PERIOD TIMEGRP "pll_clkfx" TS_Clk1 / 0.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ep40/trigff1_2 (SLICE_X28Y61.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep40/trigff0_2 (FF)
  Destination:          ep40/trigff1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 50.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep40/trigff0_2 to ep40/trigff1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.CQ      Tcko                  0.200   ep40/trigff0<3>
                                                       ep40/trigff0_2
    SLICE_X28Y61.C5      net (fanout=2)        0.068   ep40/trigff0<2>
    SLICE_X28Y61.CLK     Tah         (-Th)    -0.121   ep40/trigff0<3>
                                                       ep40/trigff0<2>_rt
                                                       ep40/trigff1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.321ns logic, 0.068ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Paths for end point ep40/trigff1_6 (SLICE_X28Y65.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep40/trigff0_6 (FF)
  Destination:          ep40/trigff1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 50.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep40/trigff0_6 to ep40/trigff1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.CQ      Tcko                  0.200   ep40/trigff0<7>
                                                       ep40/trigff0_6
    SLICE_X28Y65.C5      net (fanout=2)        0.069   ep40/trigff0<6>
    SLICE_X28Y65.CLK     Tah         (-Th)    -0.121   ep40/trigff0<7>
                                                       ep40/trigff0<6>_rt
                                                       ep40/trigff1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.321ns logic, 0.069ns route)
                                                       (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------

Paths for end point ep40/trigff1_1 (SLICE_X28Y61.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep40/trigff0_1 (FF)
  Destination:          ep40/trigff1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 50.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep40/trigff0_1 to ep40/trigff1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.BQ      Tcko                  0.200   ep40/trigff0<3>
                                                       ep40/trigff0_1
    SLICE_X28Y61.B5      net (fanout=2)        0.078   ep40/trigff0<1>
    SLICE_X28Y61.CLK     Tah         (-Th)    -0.121   ep40/trigff0<3>
                                                       ep40/trigff0<1>_rt
                                                       ep40/trigff1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clkfx = PERIOD TIMEGRP "pll_clkfx" TS_Clk1 / 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 47.334ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout3_buf/I0
  Logical resource: pll/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: pll/clkfx
--------------------------------------------------------------------------------
Slack: 48.134ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: fifo_dds_rd_clk/CLK0
  Logical resource: fifo_dds_rd_clk/CLK0
  Location pin: ILOGIC_X12Y116.CLK0
  Clock network: clk_20
--------------------------------------------------------------------------------
Slack: 49.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: ep40/trigff0<3>/SR
  Logical resource: ep40/trigff1_0/SR
  Location pin: SLICE_X28Y61.SR
  Clock network: ok1<25>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 218196 paths analyzed, 2332 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.343ns.
--------------------------------------------------------------------------------

Paths for end point photon_time_tag_29 (SLICE_X38Y72.BX), 627 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_2 (FF)
  Destination:          photon_time_tag_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.177ns (Levels of Logic = 11)
  Clock Path Skew:      -0.031ns (0.285 - 0.316)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_2 to photon_time_tag_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y65.CQ      Tcko                  0.525   time_count<3>
                                                       time_count_2
    SLICE_X40Y65.C2      net (fanout=2)        0.710   time_count<2>
    SLICE_X40Y65.COUT    Topcyc                0.325   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
                                                       time_count<2>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y66.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y66.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y67.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y67.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y68.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y68.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y69.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y70.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y70.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y71.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y71.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
    SLICE_X40Y72.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
    SLICE_X40Y72.AMUX    Tcina                 0.210   time_count[31]_GND_8_o_add_26_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_xor<31>
    SLICE_X42Y73.B1      net (fanout=2)        1.161   time_count[31]_GND_8_o_add_26_OUT<28>
    SLICE_X42Y73.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X41Y68.B2      net (fanout=10)       1.603   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X41Y68.B       Tilo                  0.259   time_count<11>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT1111
    SLICE_X41Y71.D2      net (fanout=32)       1.021   Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT111
    SLICE_X41Y71.D       Tilo                  0.259   time_count<27>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT401
    SLICE_X38Y72.BX      net (fanout=1)        0.772   time_count[31]_ram_process_count[3]_mux_129_OUT<27>
    SLICE_X38Y72.CLK     Tdick                 0.085   photon_time_tag<31>
                                                       photon_time_tag_29
    -------------------------------------------------  ---------------------------
    Total                                      8.177ns (2.810ns logic, 5.367ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_2 (FF)
  Destination:          photon_time_tag_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.147ns (Levels of Logic = 10)
  Clock Path Skew:      -0.031ns (0.285 - 0.316)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_2 to photon_time_tag_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y65.CQ      Tcko                  0.525   time_count<3>
                                                       time_count_2
    SLICE_X40Y65.C2      net (fanout=2)        0.710   time_count<2>
    SLICE_X40Y65.COUT    Topcyc                0.325   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
                                                       time_count<2>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y66.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y66.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y67.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y67.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y68.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y68.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y69.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y70.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y70.DMUX    Tcind                 0.289   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X42Y72.D1      net (fanout=2)        1.331   time_count[31]_GND_8_o_add_26_OUT<23>
    SLICE_X42Y72.COUT    Topcyd                0.290   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y73.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y73.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X41Y68.B2      net (fanout=10)       1.603   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X41Y68.B       Tilo                  0.259   time_count<11>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT1111
    SLICE_X41Y71.D2      net (fanout=32)       1.021   Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT111
    SLICE_X41Y71.D       Tilo                  0.259   time_count<27>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT401
    SLICE_X38Y72.BX      net (fanout=1)        0.772   time_count[31]_ram_process_count[3]_mux_129_OUT<27>
    SLICE_X38Y72.CLK     Tdick                 0.085   photon_time_tag<31>
                                                       photon_time_tag_29
    -------------------------------------------------  ---------------------------
    Total                                      8.147ns (2.692ns logic, 5.455ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_12 (FF)
  Destination:          photon_time_tag_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.134ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.285 - 0.307)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_12 to photon_time_tag_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y69.AQ      Tcko                  0.430   time_count<15>
                                                       time_count_12
    SLICE_X40Y68.A2      net (fanout=2)        0.897   time_count<12>
    SLICE_X40Y68.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       time_count<12>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y69.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y70.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y70.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y71.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y71.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
    SLICE_X40Y72.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
    SLICE_X40Y72.AMUX    Tcina                 0.210   time_count[31]_GND_8_o_add_26_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_xor<31>
    SLICE_X42Y73.B1      net (fanout=2)        1.161   time_count[31]_GND_8_o_add_26_OUT<28>
    SLICE_X42Y73.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X41Y68.B2      net (fanout=10)       1.603   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X41Y68.B       Tilo                  0.259   time_count<11>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT1111
    SLICE_X41Y71.D2      net (fanout=32)       1.021   Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT111
    SLICE_X41Y71.D       Tilo                  0.259   time_count<27>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT401
    SLICE_X38Y72.BX      net (fanout=1)        0.772   time_count[31]_ram_process_count[3]_mux_129_OUT<27>
    SLICE_X38Y72.CLK     Tdick                 0.085   photon_time_tag<31>
                                                       photon_time_tag_29
    -------------------------------------------------  ---------------------------
    Total                                      8.134ns (2.589ns logic, 5.545ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point time_count_28 (SLICE_X41Y72.AX), 628 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_2 (FF)
  Destination:          time_count_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.159ns (Levels of Logic = 11)
  Clock Path Skew:      -0.031ns (0.285 - 0.316)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_2 to time_count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y65.CQ      Tcko                  0.525   time_count<3>
                                                       time_count_2
    SLICE_X40Y65.C2      net (fanout=2)        0.710   time_count<2>
    SLICE_X40Y65.COUT    Topcyc                0.325   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
                                                       time_count<2>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y66.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y66.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y67.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y67.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y68.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y68.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y69.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y70.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y70.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y71.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y71.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
    SLICE_X40Y72.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
    SLICE_X40Y72.AMUX    Tcina                 0.210   time_count[31]_GND_8_o_add_26_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_xor<31>
    SLICE_X42Y73.B1      net (fanout=2)        1.161   time_count[31]_GND_8_o_add_26_OUT<28>
    SLICE_X42Y73.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X41Y68.B2      net (fanout=10)       1.603   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X41Y68.B       Tilo                  0.259   time_count<11>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT1111
    SLICE_X38Y72.C5      net (fanout=32)       0.971   Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT111
    SLICE_X38Y72.C       Tilo                  0.255   photon_time_tag<31>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT421
    SLICE_X41Y72.AX      net (fanout=1)        0.779   time_count[31]_ram_process_count[3]_mux_129_OUT<28>
    SLICE_X41Y72.CLK     Tdick                 0.114   time_count<31>
                                                       time_count_28
    -------------------------------------------------  ---------------------------
    Total                                      8.159ns (2.835ns logic, 5.324ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_2 (FF)
  Destination:          time_count_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.129ns (Levels of Logic = 10)
  Clock Path Skew:      -0.031ns (0.285 - 0.316)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_2 to time_count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y65.CQ      Tcko                  0.525   time_count<3>
                                                       time_count_2
    SLICE_X40Y65.C2      net (fanout=2)        0.710   time_count<2>
    SLICE_X40Y65.COUT    Topcyc                0.325   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
                                                       time_count<2>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y66.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y66.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y67.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y67.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y68.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y68.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y69.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y70.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y70.DMUX    Tcind                 0.289   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X42Y72.D1      net (fanout=2)        1.331   time_count[31]_GND_8_o_add_26_OUT<23>
    SLICE_X42Y72.COUT    Topcyd                0.290   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y73.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y73.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X41Y68.B2      net (fanout=10)       1.603   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X41Y68.B       Tilo                  0.259   time_count<11>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT1111
    SLICE_X38Y72.C5      net (fanout=32)       0.971   Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT111
    SLICE_X38Y72.C       Tilo                  0.255   photon_time_tag<31>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT421
    SLICE_X41Y72.AX      net (fanout=1)        0.779   time_count[31]_ram_process_count[3]_mux_129_OUT<28>
    SLICE_X41Y72.CLK     Tdick                 0.114   time_count<31>
                                                       time_count_28
    -------------------------------------------------  ---------------------------
    Total                                      8.129ns (2.717ns logic, 5.412ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_12 (FF)
  Destination:          time_count_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.116ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.285 - 0.307)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_12 to time_count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y69.AQ      Tcko                  0.430   time_count<15>
                                                       time_count_12
    SLICE_X40Y68.A2      net (fanout=2)        0.897   time_count<12>
    SLICE_X40Y68.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       time_count<12>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y69.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y70.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y70.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y71.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y71.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
    SLICE_X40Y72.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
    SLICE_X40Y72.AMUX    Tcina                 0.210   time_count[31]_GND_8_o_add_26_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_xor<31>
    SLICE_X42Y73.B1      net (fanout=2)        1.161   time_count[31]_GND_8_o_add_26_OUT<28>
    SLICE_X42Y73.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X41Y68.B2      net (fanout=10)       1.603   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X41Y68.B       Tilo                  0.259   time_count<11>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT1111
    SLICE_X38Y72.C5      net (fanout=32)       0.971   Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT111
    SLICE_X38Y72.C       Tilo                  0.255   photon_time_tag<31>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT421
    SLICE_X41Y72.AX      net (fanout=1)        0.779   time_count[31]_ram_process_count[3]_mux_129_OUT<28>
    SLICE_X41Y72.CLK     Tdick                 0.114   time_count<31>
                                                       time_count_28
    -------------------------------------------------  ---------------------------
    Total                                      8.116ns (2.614ns logic, 5.502ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point photon_time_tag_5 (SLICE_X38Y67.BX), 603 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_2 (FF)
  Destination:          photon_time_tag_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.161ns (Levels of Logic = 11)
  Clock Path Skew:      -0.014ns (0.194 - 0.208)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_2 to photon_time_tag_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y65.CQ      Tcko                  0.525   time_count<3>
                                                       time_count_2
    SLICE_X40Y65.C2      net (fanout=2)        0.710   time_count<2>
    SLICE_X40Y65.COUT    Topcyc                0.325   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
                                                       time_count<2>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y66.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y66.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y67.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y67.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y68.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y68.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y69.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y70.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y70.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y71.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y71.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
    SLICE_X40Y72.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
    SLICE_X40Y72.AMUX    Tcina                 0.210   time_count[31]_GND_8_o_add_26_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_xor<31>
    SLICE_X42Y73.B1      net (fanout=2)        1.161   time_count[31]_GND_8_o_add_26_OUT<28>
    SLICE_X42Y73.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X41Y68.B2      net (fanout=10)       1.603   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X41Y68.B       Tilo                  0.259   time_count<11>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT1111
    SLICE_X38Y65.D1      net (fanout=32)       1.135   Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT111
    SLICE_X38Y65.D       Tilo                  0.254   time_count<3>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT521
    SLICE_X38Y67.BX      net (fanout=1)        0.647   time_count[31]_ram_process_count[3]_mux_129_OUT<3>
    SLICE_X38Y67.CLK     Tdick                 0.085   photon_time_tag<7>
                                                       photon_time_tag_5
    -------------------------------------------------  ---------------------------
    Total                                      8.161ns (2.805ns logic, 5.356ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_2 (FF)
  Destination:          photon_time_tag_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.131ns (Levels of Logic = 10)
  Clock Path Skew:      -0.014ns (0.194 - 0.208)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_2 to photon_time_tag_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y65.CQ      Tcko                  0.525   time_count<3>
                                                       time_count_2
    SLICE_X40Y65.C2      net (fanout=2)        0.710   time_count<2>
    SLICE_X40Y65.COUT    Topcyc                0.325   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
                                                       time_count<2>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y66.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<3>
    SLICE_X40Y66.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y67.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y67.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y68.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y68.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y69.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y70.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y70.DMUX    Tcind                 0.289   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X42Y72.D1      net (fanout=2)        1.331   time_count[31]_GND_8_o_add_26_OUT<23>
    SLICE_X42Y72.COUT    Topcyd                0.290   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y73.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y73.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X41Y68.B2      net (fanout=10)       1.603   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X41Y68.B       Tilo                  0.259   time_count<11>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT1111
    SLICE_X38Y65.D1      net (fanout=32)       1.135   Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT111
    SLICE_X38Y65.D       Tilo                  0.254   time_count<3>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT521
    SLICE_X38Y67.BX      net (fanout=1)        0.647   time_count[31]_ram_process_count[3]_mux_129_OUT<3>
    SLICE_X38Y67.CLK     Tdick                 0.085   photon_time_tag<7>
                                                       photon_time_tag_5
    -------------------------------------------------  ---------------------------
    Total                                      8.131ns (2.687ns logic, 5.444ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_12 (FF)
  Destination:          photon_time_tag_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.118ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.296 - 0.307)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_12 to photon_time_tag_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y69.AQ      Tcko                  0.430   time_count<15>
                                                       time_count_12
    SLICE_X40Y68.A2      net (fanout=2)        0.897   time_count<12>
    SLICE_X40Y68.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       time_count<12>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y69.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y70.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X40Y70.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y71.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<23>
    SLICE_X40Y71.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
    SLICE_X40Y72.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<27>
    SLICE_X40Y72.AMUX    Tcina                 0.210   time_count[31]_GND_8_o_add_26_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_xor<31>
    SLICE_X42Y73.B1      net (fanout=2)        1.161   time_count[31]_GND_8_o_add_26_OUT<28>
    SLICE_X42Y73.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X41Y68.B2      net (fanout=10)       1.603   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X41Y68.B       Tilo                  0.259   time_count<11>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT1111
    SLICE_X38Y65.D1      net (fanout=32)       1.135   Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT111
    SLICE_X38Y65.D       Tilo                  0.254   time_count<3>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_129_OUT521
    SLICE_X38Y67.BX      net (fanout=1)        0.647   time_count[31]_ram_process_count[3]_mux_129_OUT<3>
    SLICE_X38Y67.CLK     Tdick                 0.085   photon_time_tag<7>
                                                       photon_time_tag_5
    -------------------------------------------------  ---------------------------
    Total                                      8.118ns (2.584ns logic, 5.534ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _i000186_30 (SLICE_X11Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep40/ep_trigger_2 (FF)
  Destination:          _i000186_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.034ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (1.240 - 1.177)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_100 rising at 0.000ns
  Clock Uncertainty:    0.855ns

  Clock Uncertainty:          0.855ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: ep40/ep_trigger_2 to _i000186_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y61.BQ      Tcko                  0.198   ep40wire<7>
                                                       ep40/ep_trigger_2
    SLICE_X11Y60.SR      net (fanout=10)       0.697   ep40wire<2>
    SLICE_X11Y60.CLK     Tremck      (-Th)    -0.139   _i000186<3>
                                                       _i000186_30
    -------------------------------------------------  ---------------------------
    Total                                      1.034ns (0.337ns logic, 0.697ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point _i000186_29 (SLICE_X11Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep40/ep_trigger_2 (FF)
  Destination:          _i000186_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.040ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (1.240 - 1.177)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_100 rising at 0.000ns
  Clock Uncertainty:    0.855ns

  Clock Uncertainty:          0.855ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: ep40/ep_trigger_2 to _i000186_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y61.BQ      Tcko                  0.198   ep40wire<7>
                                                       ep40/ep_trigger_2
    SLICE_X11Y60.SR      net (fanout=10)       0.697   ep40wire<2>
    SLICE_X11Y60.CLK     Tremck      (-Th)    -0.145   _i000186<3>
                                                       _i000186_29
    -------------------------------------------------  ---------------------------
    Total                                      1.040ns (0.343ns logic, 0.697ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point _i000186_27 (SLICE_X11Y62.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep40/ep_trigger_2 (FF)
  Destination:          _i000186_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.043ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.243 - 1.177)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_100 rising at 0.000ns
  Clock Uncertainty:    0.855ns

  Clock Uncertainty:          0.855ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: ep40/ep_trigger_2 to _i000186_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y61.BQ      Tcko                  0.198   ep40wire<7>
                                                       ep40/ep_trigger_2
    SLICE_X11Y62.SR      net (fanout=10)       0.706   ep40wire<2>
    SLICE_X11Y62.CLK     Tremck      (-Th)    -0.139   _i000186<28>
                                                       _i000186_27
    -------------------------------------------------  ---------------------------
    Total                                      1.043ns (0.337ns logic, 0.706ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y14.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.559ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.371ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      8.650ns (Levels of Logic = 1)
  Clock Path Delay:     1.634ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.098   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X36Y39.CLK     net (fanout=442)      1.711   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.634ns (-5.142ns logic, 6.776ns route)

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y39.CQ      Tcko                  0.476   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        5.452   okHI/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      8.650ns (3.198ns logic, 5.452ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.302ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.444ns (Levels of Logic = 1)
  Clock Path Delay:     1.133ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.440   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X36Y39.CLK     net (fanout=442)      0.667   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.133ns (-1.496ns logic, 2.629ns route)

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y39.CQ      Tcko                  0.200   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        2.848   okHI/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.444ns (1.596ns logic, 2.848ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.521ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_11 (SLICE_X33Y34.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.809ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.604ns (Levels of Logic = 5)
  Clock Path Delay:     1.358ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp464.IMUX.9
    SLICE_X29Y30.C1      net (fanout=15)       5.743   hi_in_7_IBUF
    SLICE_X29Y30.CMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y30.B6      net (fanout=2)        0.151   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y30.B       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A5      net (fanout=1)        0.411   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A       Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X33Y34.B1      net (fanout=16)       1.538   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X33Y34.CLK     Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<11>1
                                                       okHI/core0/core0/ti_dataout_11
    -------------------------------------------------  ---------------------------
    Total                                     10.604ns (2.761ns logic, 7.843ns route)
                                                       (26.0% logic, 74.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X33Y34.CLK     net (fanout=442)      1.375   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.358ns (-4.419ns logic, 5.777ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_13 (SLICE_X33Y34.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.939ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_13 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.474ns (Levels of Logic = 5)
  Clock Path Delay:     1.358ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp464.IMUX.9
    SLICE_X29Y30.C1      net (fanout=15)       5.743   hi_in_7_IBUF
    SLICE_X29Y30.CMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y30.B6      net (fanout=2)        0.151   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y30.B       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A5      net (fanout=1)        0.411   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A       Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X33Y34.D3      net (fanout=16)       1.408   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X33Y34.CLK     Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<13>1
                                                       okHI/core0/core0/ti_dataout_13
    -------------------------------------------------  ---------------------------
    Total                                     10.474ns (2.761ns logic, 7.713ns route)
                                                       (26.4% logic, 73.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X33Y34.CLK     net (fanout=442)      1.375   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.358ns (-4.419ns logic, 5.777ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_12 (SLICE_X33Y34.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.972ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.441ns (Levels of Logic = 5)
  Clock Path Delay:     1.358ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp464.IMUX.9
    SLICE_X29Y30.C1      net (fanout=15)       5.743   hi_in_7_IBUF
    SLICE_X29Y30.CMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y30.B6      net (fanout=2)        0.151   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y30.B       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A5      net (fanout=1)        0.411   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A       Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X33Y34.C3      net (fanout=16)       1.375   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X33Y34.CLK     Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<12>1
                                                       okHI/core0/core0/ti_dataout_12
    -------------------------------------------------  ---------------------------
    Total                                     10.441ns (2.761ns logic, 7.680ns route)
                                                       (26.4% logic, 73.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X33Y34.CLK     net (fanout=442)      1.375   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.358ns (-4.419ns logic, 5.777ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_16 (SLICE_X6Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.817ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/edna_16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.798ns (Levels of Logic = 2)
  Clock Path Delay:     1.206ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/a0/edna_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp464.IMUX.9
    SLICE_X7Y22.D5       net (fanout=15)       1.546   hi_in_7_IBUF
    SLICE_X7Y22.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y22.SR       net (fanout=18)       0.192   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y22.CLK      Tremck      (-Th)    -0.094   okHI/core0/core0/a0/edna_16
                                                       okHI/core0/core0/a0/edna_16
    -------------------------------------------------  ---------------------------
    Total                                      2.798ns (1.060ns logic, 1.738ns route)
                                                       (37.9% logic, 62.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y22.CLK      net (fanout=442)      0.710   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (-1.610ns logic, 2.816ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_13 (SLICE_X6Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.828ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/edna_13 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.809ns (Levels of Logic = 2)
  Clock Path Delay:     1.206ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/a0/edna_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp464.IMUX.9
    SLICE_X7Y22.D5       net (fanout=15)       1.546   hi_in_7_IBUF
    SLICE_X7Y22.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y22.SR       net (fanout=18)       0.192   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y22.CLK      Tremck      (-Th)    -0.105   okHI/core0/core0/a0/edna_16
                                                       okHI/core0/core0/a0/edna_13
    -------------------------------------------------  ---------------------------
    Total                                      2.809ns (1.071ns logic, 1.738ns route)
                                                       (38.1% logic, 61.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y22.CLK      net (fanout=442)      0.710   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (-1.610ns logic, 2.816ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_15 (SLICE_X6Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.838ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/edna_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.819ns (Levels of Logic = 2)
  Clock Path Delay:     1.206ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/a0/edna_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp464.IMUX.9
    SLICE_X7Y22.D5       net (fanout=15)       1.546   hi_in_7_IBUF
    SLICE_X7Y22.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y22.SR       net (fanout=18)       0.192   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y22.CLK      Tremck      (-Th)    -0.115   okHI/core0/core0/a0/edna_16
                                                       okHI/core0/core0/a0/edna_15
    -------------------------------------------------  ---------------------------
    Total                                      2.819ns (1.081ns logic, 1.738ns route)
                                                       (38.3% logic, 61.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y22.CLK      net (fanout=442)      0.710   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (-1.610ns logic, 2.816ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.039ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_11 (SLICE_X33Y34.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.291ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.122ns (Levels of Logic = 5)
  Clock Path Delay:     1.358ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp464.IMUX.8
    SLICE_X29Y30.C3      net (fanout=14)       5.261   hi_in_6_IBUF
    SLICE_X29Y30.CMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y30.B6      net (fanout=2)        0.151   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y30.B       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A5      net (fanout=1)        0.411   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A       Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X33Y34.B1      net (fanout=16)       1.538   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X33Y34.CLK     Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<11>1
                                                       okHI/core0/core0/ti_dataout_11
    -------------------------------------------------  ---------------------------
    Total                                     10.122ns (2.761ns logic, 7.361ns route)
                                                       (27.3% logic, 72.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X33Y34.CLK     net (fanout=442)      1.375   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.358ns (-4.419ns logic, 5.777ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_13 (SLICE_X33Y34.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.421ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_13 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.992ns (Levels of Logic = 5)
  Clock Path Delay:     1.358ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp464.IMUX.8
    SLICE_X29Y30.C3      net (fanout=14)       5.261   hi_in_6_IBUF
    SLICE_X29Y30.CMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y30.B6      net (fanout=2)        0.151   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y30.B       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A5      net (fanout=1)        0.411   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A       Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X33Y34.D3      net (fanout=16)       1.408   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X33Y34.CLK     Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<13>1
                                                       okHI/core0/core0/ti_dataout_13
    -------------------------------------------------  ---------------------------
    Total                                      9.992ns (2.761ns logic, 7.231ns route)
                                                       (27.6% logic, 72.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X33Y34.CLK     net (fanout=442)      1.375   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.358ns (-4.419ns logic, 5.777ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_12 (SLICE_X33Y34.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.454ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.959ns (Levels of Logic = 5)
  Clock Path Delay:     1.358ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp464.IMUX.8
    SLICE_X29Y30.C3      net (fanout=14)       5.261   hi_in_6_IBUF
    SLICE_X29Y30.CMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y30.B6      net (fanout=2)        0.151   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y30.B       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A5      net (fanout=1)        0.411   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A       Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X33Y34.C3      net (fanout=16)       1.375   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X33Y34.CLK     Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<12>1
                                                       okHI/core0/core0/ti_dataout_12
    -------------------------------------------------  ---------------------------
    Total                                      9.959ns (2.761ns logic, 7.198ns route)
                                                       (27.7% logic, 72.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X33Y34.CLK     net (fanout=442)      1.375   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.358ns (-4.419ns logic, 5.777ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_16 (SLICE_X6Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.237ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/edna_16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.218ns (Levels of Logic = 2)
  Clock Path Delay:     1.206ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/a0/edna_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp464.IMUX.8
    SLICE_X7Y22.D4       net (fanout=14)       1.966   hi_in_6_IBUF
    SLICE_X7Y22.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y22.SR       net (fanout=18)       0.192   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y22.CLK      Tremck      (-Th)    -0.094   okHI/core0/core0/a0/edna_16
                                                       okHI/core0/core0/a0/edna_16
    -------------------------------------------------  ---------------------------
    Total                                      3.218ns (1.060ns logic, 2.158ns route)
                                                       (32.9% logic, 67.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y22.CLK      net (fanout=442)      0.710   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (-1.610ns logic, 2.816ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_13 (SLICE_X6Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.248ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/edna_13 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.229ns (Levels of Logic = 2)
  Clock Path Delay:     1.206ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/a0/edna_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp464.IMUX.8
    SLICE_X7Y22.D4       net (fanout=14)       1.966   hi_in_6_IBUF
    SLICE_X7Y22.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y22.SR       net (fanout=18)       0.192   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y22.CLK      Tremck      (-Th)    -0.105   okHI/core0/core0/a0/edna_16
                                                       okHI/core0/core0/a0/edna_13
    -------------------------------------------------  ---------------------------
    Total                                      3.229ns (1.071ns logic, 2.158ns route)
                                                       (33.2% logic, 66.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y22.CLK      net (fanout=442)      0.710   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (-1.610ns logic, 2.816ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_15 (SLICE_X6Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.258ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/edna_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.239ns (Levels of Logic = 2)
  Clock Path Delay:     1.206ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/a0/edna_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp464.IMUX.8
    SLICE_X7Y22.D4       net (fanout=14)       1.966   hi_in_6_IBUF
    SLICE_X7Y22.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y22.SR       net (fanout=18)       0.192   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y22.CLK      Tremck      (-Th)    -0.115   okHI/core0/core0/a0/edna_16
                                                       okHI/core0/core0/a0/edna_15
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (1.081ns logic, 2.158ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y22.CLK      net (fanout=442)      0.710   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (-1.610ns logic, 2.816ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.668ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_11 (SLICE_X33Y34.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.662ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.751ns (Levels of Logic = 5)
  Clock Path Delay:     1.358ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp464.IMUX.7
    SLICE_X29Y30.C2      net (fanout=14)       5.890   hi_in_5_IBUF
    SLICE_X29Y30.CMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y30.B6      net (fanout=2)        0.151   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y30.B       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A5      net (fanout=1)        0.411   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A       Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X33Y34.B1      net (fanout=16)       1.538   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X33Y34.CLK     Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<11>1
                                                       okHI/core0/core0/ti_dataout_11
    -------------------------------------------------  ---------------------------
    Total                                     10.751ns (2.761ns logic, 7.990ns route)
                                                       (25.7% logic, 74.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X33Y34.CLK     net (fanout=442)      1.375   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.358ns (-4.419ns logic, 5.777ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_13 (SLICE_X33Y34.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.792ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_13 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.621ns (Levels of Logic = 5)
  Clock Path Delay:     1.358ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp464.IMUX.7
    SLICE_X29Y30.C2      net (fanout=14)       5.890   hi_in_5_IBUF
    SLICE_X29Y30.CMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y30.B6      net (fanout=2)        0.151   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y30.B       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A5      net (fanout=1)        0.411   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A       Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X33Y34.D3      net (fanout=16)       1.408   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X33Y34.CLK     Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<13>1
                                                       okHI/core0/core0/ti_dataout_13
    -------------------------------------------------  ---------------------------
    Total                                     10.621ns (2.761ns logic, 7.860ns route)
                                                       (26.0% logic, 74.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X33Y34.CLK     net (fanout=442)      1.375   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.358ns (-4.419ns logic, 5.777ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_12 (SLICE_X33Y34.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.825ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.588ns (Levels of Logic = 5)
  Clock Path Delay:     1.358ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp464.IMUX.7
    SLICE_X29Y30.C2      net (fanout=14)       5.890   hi_in_5_IBUF
    SLICE_X29Y30.CMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y30.B6      net (fanout=2)        0.151   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y30.B       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A5      net (fanout=1)        0.411   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A       Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X33Y34.C3      net (fanout=16)       1.375   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X33Y34.CLK     Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<12>1
                                                       okHI/core0/core0/ti_dataout_12
    -------------------------------------------------  ---------------------------
    Total                                     10.588ns (2.761ns logic, 7.827ns route)
                                                       (26.1% logic, 73.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X33Y34.CLK     net (fanout=442)      1.375   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.358ns (-4.419ns logic, 5.777ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_16 (SLICE_X6Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.156ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/edna_16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.137ns (Levels of Logic = 2)
  Clock Path Delay:     1.206ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/a0/edna_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp464.IMUX.7
    SLICE_X7Y22.D3       net (fanout=14)       1.885   hi_in_5_IBUF
    SLICE_X7Y22.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y22.SR       net (fanout=18)       0.192   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y22.CLK      Tremck      (-Th)    -0.094   okHI/core0/core0/a0/edna_16
                                                       okHI/core0/core0/a0/edna_16
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (1.060ns logic, 2.077ns route)
                                                       (33.8% logic, 66.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y22.CLK      net (fanout=442)      0.710   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (-1.610ns logic, 2.816ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_13 (SLICE_X6Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.167ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/edna_13 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.148ns (Levels of Logic = 2)
  Clock Path Delay:     1.206ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/a0/edna_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp464.IMUX.7
    SLICE_X7Y22.D3       net (fanout=14)       1.885   hi_in_5_IBUF
    SLICE_X7Y22.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y22.SR       net (fanout=18)       0.192   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y22.CLK      Tremck      (-Th)    -0.105   okHI/core0/core0/a0/edna_16
                                                       okHI/core0/core0/a0/edna_13
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (1.071ns logic, 2.077ns route)
                                                       (34.0% logic, 66.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y22.CLK      net (fanout=442)      0.710   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (-1.610ns logic, 2.816ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_15 (SLICE_X6Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.177ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/edna_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.158ns (Levels of Logic = 2)
  Clock Path Delay:     1.206ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/a0/edna_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp464.IMUX.7
    SLICE_X7Y22.D3       net (fanout=14)       1.885   hi_in_5_IBUF
    SLICE_X7Y22.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y22.SR       net (fanout=18)       0.192   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y22.CLK      Tremck      (-Th)    -0.115   okHI/core0/core0/a0/edna_16
                                                       okHI/core0/core0/a0/edna_15
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (1.081ns logic, 2.077ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y22.CLK      net (fanout=442)      0.710   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (-1.610ns logic, 2.816ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.121ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_11 (SLICE_X33Y34.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.209ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.204ns (Levels of Logic = 5)
  Clock Path Delay:     1.358ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp464.IMUX.6
    SLICE_X29Y30.C4      net (fanout=14)       6.343   hi_in_4_IBUF
    SLICE_X29Y30.CMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y30.B6      net (fanout=2)        0.151   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y30.B       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A5      net (fanout=1)        0.411   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A       Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X33Y34.B1      net (fanout=16)       1.538   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X33Y34.CLK     Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<11>1
                                                       okHI/core0/core0/ti_dataout_11
    -------------------------------------------------  ---------------------------
    Total                                     11.204ns (2.761ns logic, 8.443ns route)
                                                       (24.6% logic, 75.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X33Y34.CLK     net (fanout=442)      1.375   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.358ns (-4.419ns logic, 5.777ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_13 (SLICE_X33Y34.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.339ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_13 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.074ns (Levels of Logic = 5)
  Clock Path Delay:     1.358ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp464.IMUX.6
    SLICE_X29Y30.C4      net (fanout=14)       6.343   hi_in_4_IBUF
    SLICE_X29Y30.CMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y30.B6      net (fanout=2)        0.151   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y30.B       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A5      net (fanout=1)        0.411   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A       Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X33Y34.D3      net (fanout=16)       1.408   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X33Y34.CLK     Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<13>1
                                                       okHI/core0/core0/ti_dataout_13
    -------------------------------------------------  ---------------------------
    Total                                     11.074ns (2.761ns logic, 8.313ns route)
                                                       (24.9% logic, 75.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X33Y34.CLK     net (fanout=442)      1.375   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.358ns (-4.419ns logic, 5.777ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_12 (SLICE_X33Y34.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.372ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.041ns (Levels of Logic = 5)
  Clock Path Delay:     1.358ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp464.IMUX.6
    SLICE_X29Y30.C4      net (fanout=14)       6.343   hi_in_4_IBUF
    SLICE_X29Y30.CMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y30.B6      net (fanout=2)        0.151   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y30.B       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A5      net (fanout=1)        0.411   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X28Y28.A       Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X33Y34.C3      net (fanout=16)       1.375   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X33Y34.CLK     Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<12>1
                                                       okHI/core0/core0/ti_dataout_12
    -------------------------------------------------  ---------------------------
    Total                                     11.041ns (2.761ns logic, 8.280ns route)
                                                       (25.0% logic, 75.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X33Y34.CLK     net (fanout=442)      1.375   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.358ns (-4.419ns logic, 5.777ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X23Y21.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.212ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.198ns (Levels of Logic = 2)
  Clock Path Delay:     1.211ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp464.IMUX.6
    SLICE_X23Y21.D4      net (fanout=14)       2.280   hi_in_4_IBUF
    SLICE_X23Y21.CLK     Tah         (-Th)    -0.155   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      3.198ns (0.918ns logic, 2.280ns route)
                                                       (28.7% logic, 71.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y21.CLK     net (fanout=442)      0.715   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.211ns (-1.610ns logic, 2.821ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_16 (SLICE_X6Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.242ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/edna_16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.223ns (Levels of Logic = 2)
  Clock Path Delay:     1.206ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/a0/edna_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp464.IMUX.6
    SLICE_X7Y22.D2       net (fanout=14)       1.971   hi_in_4_IBUF
    SLICE_X7Y22.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y22.SR       net (fanout=18)       0.192   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y22.CLK      Tremck      (-Th)    -0.094   okHI/core0/core0/a0/edna_16
                                                       okHI/core0/core0/a0/edna_16
    -------------------------------------------------  ---------------------------
    Total                                      3.223ns (1.060ns logic, 2.163ns route)
                                                       (32.9% logic, 67.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y22.CLK      net (fanout=442)      0.710   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (-1.610ns logic, 2.816ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_13 (SLICE_X6Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.253ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/edna_13 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.234ns (Levels of Logic = 2)
  Clock Path Delay:     1.206ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/a0/edna_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp464.IMUX.6
    SLICE_X7Y22.D2       net (fanout=14)       1.971   hi_in_4_IBUF
    SLICE_X7Y22.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y22.SR       net (fanout=18)       0.192   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y22.CLK      Tremck      (-Th)    -0.105   okHI/core0/core0/a0/edna_16
                                                       okHI/core0/core0/a0/edna_13
    -------------------------------------------------  ---------------------------
    Total                                      3.234ns (1.071ns logic, 2.163ns route)
                                                       (33.1% logic, 66.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y22.CLK      net (fanout=442)      0.710   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (-1.610ns logic, 2.816ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.994ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X27Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.136ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.097ns (Levels of Logic = 2)
  Clock Path Delay:     1.378ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp464.IMUX.5
    SLICE_X26Y20.C5      net (fanout=1)        3.749   hi_in_3_IBUF
    SLICE_X26Y20.CMUX    Tilo                  0.326   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X27Y20.SR      net (fanout=2)        1.055   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X27Y20.CLK     Tsrck                 0.410   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      7.097ns (2.293ns logic, 4.804ns route)
                                                       (32.3% logic, 67.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y20.CLK     net (fanout=442)      1.395   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.378ns (-4.419ns logic, 5.797ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X26Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.354ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.874ns (Levels of Logic = 2)
  Clock Path Delay:     1.373ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp464.IMUX.5
    SLICE_X26Y20.C5      net (fanout=1)        3.749   hi_in_3_IBUF
    SLICE_X26Y20.CMUX    Tilo                  0.326   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X26Y22.SR      net (fanout=2)        0.772   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X26Y22.CLK     Tsrck                 0.470   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.874ns (2.353ns logic, 4.521ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y22.CLK     net (fanout=442)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.373ns (-4.419ns logic, 5.792ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X27Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.676ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.552ns (Levels of Logic = 2)
  Clock Path Delay:     1.373ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp464.IMUX.5
    SLICE_X26Y20.C5      net (fanout=1)        3.749   hi_in_3_IBUF
    SLICE_X26Y20.C       Tilo                  0.255   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X27Y22.SR      net (fanout=2)        0.523   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X27Y22.CLK     Tsrck                 0.468   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.552ns (2.280ns logic, 4.272ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y22.CLK     net (fanout=442)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.373ns (-4.419ns logic, 5.792ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X27Y21.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.912ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.698ns (Levels of Logic = 2)
  Clock Path Delay:     1.211ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp464.IMUX.5
    SLICE_X26Y20.C5      net (fanout=1)        1.792   hi_in_3_IBUF
    SLICE_X26Y20.C       Tilo                  0.156   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X27Y21.SR      net (fanout=2)        0.118   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X27Y21.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.698ns (0.788ns logic, 1.910ns route)
                                                       (29.2% logic, 70.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y21.CLK     net (fanout=442)      0.715   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.211ns (-1.610ns logic, 2.821ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X27Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.020ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.803ns (Levels of Logic = 2)
  Clock Path Delay:     1.208ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp464.IMUX.5
    SLICE_X26Y20.C5      net (fanout=1)        1.792   hi_in_3_IBUF
    SLICE_X26Y20.C       Tilo                  0.156   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X27Y22.SR      net (fanout=2)        0.219   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X27Y22.CLK     Tcksr       (-Th)     0.127   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.803ns (0.792ns logic, 2.011ns route)
                                                       (28.3% logic, 71.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y22.CLK     net (fanout=442)      0.712   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.208ns (-1.610ns logic, 2.818ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X27Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.342ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.130ns (Levels of Logic = 2)
  Clock Path Delay:     1.213ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp464.IMUX.5
    SLICE_X26Y20.C5      net (fanout=1)        1.792   hi_in_3_IBUF
    SLICE_X26Y20.CMUX    Tilo                  0.191   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X27Y20.SR      net (fanout=2)        0.515   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X27Y20.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.130ns (0.823ns logic, 2.307ns route)
                                                       (26.3% logic, 73.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y20.CLK     net (fanout=442)      0.717   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (-1.610ns logic, 2.823ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.593ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X23Y19.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.537ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.699ns (Levels of Logic = 4)
  Clock Path Delay:     1.381ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp464.IMUX.4
    SLICE_X27Y21.A4      net (fanout=2)        3.988   hi_in_2_IBUF
    SLICE_X27Y21.AMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X23Y19.B1      net (fanout=1)        0.974   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X23Y19.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X23Y19.C4      net (fanout=1)        0.320   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X23Y19.CLK     Tas                   0.264   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      7.699ns (2.417ns logic, 5.282ns route)
                                                       (31.4% logic, 68.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y19.CLK     net (fanout=442)      1.398   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.381ns (-4.419ns logic, 5.800ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X27Y20.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.869ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.364ns (Levels of Logic = 2)
  Clock Path Delay:     1.378ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp464.IMUX.4
    SLICE_X27Y21.A4      net (fanout=2)        3.988   hi_in_2_IBUF
    SLICE_X27Y21.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X27Y20.AX      net (fanout=1)        0.446   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X27Y20.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.364ns (1.930ns logic, 4.434ns route)
                                                       (30.3% logic, 69.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y20.CLK     net (fanout=442)      1.395   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.378ns (-4.419ns logic, 5.797ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X26Y22.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.871ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.357ns (Levels of Logic = 2)
  Clock Path Delay:     1.373ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp464.IMUX.4
    SLICE_X27Y22.D5      net (fanout=2)        4.159   hi_in_2_IBUF
    SLICE_X27Y22.D       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X26Y22.DX      net (fanout=1)        0.297   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X26Y22.CLK     Tdick                 0.085   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.357ns (1.901ns logic, 4.456ns route)
                                                       (29.9% logic, 70.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y22.CLK     net (fanout=442)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.373ns (-4.419ns logic, 5.792ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X27Y21.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.150ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.936ns (Levels of Logic = 2)
  Clock Path Delay:     1.211ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp464.IMUX.4
    SLICE_X27Y21.A4      net (fanout=2)        1.958   hi_in_2_IBUF
    SLICE_X27Y21.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (0.978ns logic, 1.958ns route)
                                                       (33.3% logic, 66.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y21.CLK     net (fanout=442)      0.715   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.211ns (-1.610ns logic, 2.821ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X27Y22.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.257ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.040ns (Levels of Logic = 2)
  Clock Path Delay:     1.208ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp464.IMUX.4
    SLICE_X27Y22.D5      net (fanout=2)        2.062   hi_in_2_IBUF
    SLICE_X27Y22.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.040ns (0.978ns logic, 2.062ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y22.CLK     net (fanout=442)      0.712   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.208ns (-1.610ns logic, 2.818ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X27Y20.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.333ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.121ns (Levels of Logic = 2)
  Clock Path Delay:     1.213ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp464.IMUX.4
    SLICE_X27Y21.A4      net (fanout=2)        1.958   hi_in_2_IBUF
    SLICE_X27Y21.A       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X27Y20.AX      net (fanout=1)        0.185   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X27Y20.CLK     Tckdi       (-Th)    -0.059   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.121ns (0.978ns logic, 2.143ns route)
                                                       (31.3% logic, 68.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y20.CLK     net (fanout=442)      0.717   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (-1.610ns logic, 2.823ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.818ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X23Y19.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.312ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.924ns (Levels of Logic = 4)
  Clock Path Delay:     1.381ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp464.IMUX.3
    SLICE_X27Y21.A3      net (fanout=2)        5.213   hi_in_1_IBUF
    SLICE_X27Y21.AMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X23Y19.B1      net (fanout=1)        0.974   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X23Y19.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X23Y19.C4      net (fanout=1)        0.320   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X23Y19.CLK     Tas                   0.264   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      8.924ns (2.417ns logic, 6.507ns route)
                                                       (27.1% logic, 72.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y19.CLK     net (fanout=442)      1.398   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.381ns (-4.419ns logic, 5.800ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X27Y20.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.644ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.589ns (Levels of Logic = 2)
  Clock Path Delay:     1.378ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp464.IMUX.3
    SLICE_X27Y21.A3      net (fanout=2)        5.213   hi_in_1_IBUF
    SLICE_X27Y21.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X27Y20.AX      net (fanout=1)        0.446   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X27Y20.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      7.589ns (1.930ns logic, 5.659ns route)
                                                       (25.4% logic, 74.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y20.CLK     net (fanout=442)      1.395   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.378ns (-4.419ns logic, 5.797ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X26Y22.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.756ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.472ns (Levels of Logic = 2)
  Clock Path Delay:     1.373ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp464.IMUX.3
    SLICE_X27Y22.D3      net (fanout=2)        5.274   hi_in_1_IBUF
    SLICE_X27Y22.D       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X26Y22.DX      net (fanout=1)        0.297   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X26Y22.CLK     Tdick                 0.085   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      7.472ns (1.901ns logic, 5.571ns route)
                                                       (25.4% logic, 74.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y22.CLK     net (fanout=442)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.373ns (-4.419ns logic, 5.792ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X27Y21.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.991ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.777ns (Levels of Logic = 2)
  Clock Path Delay:     1.211ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp464.IMUX.3
    SLICE_X27Y21.A3      net (fanout=2)        2.799   hi_in_1_IBUF
    SLICE_X27Y21.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (0.978ns logic, 2.799ns route)
                                                       (25.9% logic, 74.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y21.CLK     net (fanout=442)      0.715   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.211ns (-1.610ns logic, 2.821ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X27Y22.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.025ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.808ns (Levels of Logic = 2)
  Clock Path Delay:     1.208ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp464.IMUX.3
    SLICE_X27Y22.D3      net (fanout=2)        2.830   hi_in_1_IBUF
    SLICE_X27Y22.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.808ns (0.978ns logic, 2.830ns route)
                                                       (25.7% logic, 74.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y22.CLK     net (fanout=442)      0.712   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.208ns (-1.610ns logic, 2.818ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X26Y22.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.117ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.900ns (Levels of Logic = 2)
  Clock Path Delay:     1.208ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp464.IMUX.3
    SLICE_X27Y22.D3      net (fanout=2)        2.830   hi_in_1_IBUF
    SLICE_X27Y22.D       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X26Y22.DX      net (fanout=1)        0.110   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X26Y22.CLK     Tckdi       (-Th)    -0.041   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (0.960ns logic, 2.940ns route)
                                                       (24.6% logic, 75.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y22.CLK     net (fanout=442)      0.712   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.208ns (-1.610ns logic, 2.818ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.720ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_5 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          okHI/hi_datain_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       hi_inout_5_IOBUF/IBUF
                                                       ProtoComp465.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   N78
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[5].idcomp
                                                       okHI/g1[5].idcomp
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   okHI/hi_datain<5>
                                                       ProtoComp466.D2OFFBYP_SRC.5
                                                       okHI/hi_datain_5
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y0.CLK0    net (fanout=442)      1.903   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.419ns logic, 6.305ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_15 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          okHI/hi_datain_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       hi_inout_15_IOBUF/IBUF
                                                       ProtoComp465.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   N68
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[15].idcomp
                                                       okHI/g1[15].idcomp
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   okHI/hi_datain<15>
                                                       ProtoComp466.D2OFFBYP_SRC.15
                                                       okHI/hi_datain_15
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X25Y1.CLK0    net (fanout=442)      1.903   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.419ns logic, 6.305ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_11 (ILOGIC_X7Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.132ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<11> (PAD)
  Destination:          okHI/hi_datain_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.908ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<11> to okHI/hi_datain_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB6.I                Tiopi                 1.557   hi_inout<11>
                                                       hi_inout<11>
                                                       hi_inout_11_IOBUF/IBUF
                                                       ProtoComp465.IMUX.12
    IODELAY_X7Y0.IDATAIN net (fanout=1)        0.153   N72
    IODELAY_X7Y0.DATAOUT Tioddo_IDATAIN        5.082   okHI/g1[11].idcomp
                                                       okHI/g1[11].idcomp
    ILOGIC_X7Y0.DDLY     net (fanout=1)        0.007   okHI/hi_datain_delay<11>
    ILOGIC_X7Y0.CLK0     Tidockd               0.532   okHI/hi_datain<11>
                                                       ProtoComp466.D2OFFBYP_SRC.11
                                                       okHI/hi_datain_11
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.139   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X7Y0.CLK0     net (fanout=442)      1.925   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.908ns (-4.419ns logic, 6.327ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_8 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          okHI/hi_datain_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.431ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       hi_inout_8_IOBUF/IBUF
                                                       ProtoComp465.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   N75
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   okHI/g1[8].idcomp
                                                       okHI/g1[8].idcomp
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   okHI/hi_datain_delay<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<8>
                                                       ProtoComp466.D2OFFBYP_SRC.8
                                                       okHI/hi_datain_8
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X8Y3.CLK0     net (fanout=442)      0.935   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.431ns (-1.610ns logic, 3.041ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_3 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/hi_datain_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.409ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       hi_inout_3_IOBUF/IBUF
                                                       ProtoComp465.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   N80
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[3].idcomp
                                                       okHI/g1[3].idcomp
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp466.D2OFFBYP_SRC.3
                                                       okHI/hi_datain_3
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y2.CLK0    net (fanout=442)      0.913   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.409ns (-1.610ns logic, 3.019ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_2 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          okHI/hi_datain_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       hi_inout_2_IOBUF/IBUF
                                                       ProtoComp465.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   N81
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[2].idcomp
                                                       okHI/g1[2].idcomp
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<2>
                                                       ProtoComp466.D2OFFBYP_SRC.2
                                                       okHI/hi_datain_2
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.690   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X14Y3.CLK0    net (fanout=442)      0.914   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-1.610ns logic, 3.020ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.885ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<6> (AB2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.745ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_6 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.964ns (Levels of Logic = 1)
  Clock Path Delay:     1.646ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.098   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y32.CLK     net (fanout=442)      1.723   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.646ns (-5.142ns logic, 6.788ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_6 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y32.CQ      Tcko                  0.476   okHI/hi_dataout_reg<6>
                                                       okHI/hi_dataout_reg_6
    AB2.O                net (fanout=1)        5.766   okHI/hi_dataout_reg<6>
    AB2.PAD              Tioop                 2.722   hi_inout<6>
                                                       hi_inout_6_IOBUF/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      8.964ns (3.198ns logic, 5.766ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.944ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.745ns (Levels of Logic = 1)
  Clock Path Delay:     1.666ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.098   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y20.CLK     net (fanout=442)      1.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.666ns (-5.142ns logic, 6.808ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y20.CQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    AB2.T                net (fanout=16)       4.593   okHI/hi_drive
    AB2.PAD              Tiotp                 2.722   hi_inout<6>
                                                       hi_inout_6_IOBUF/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      7.745ns (3.152ns logic, 4.593ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.931ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_15 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.778ns (Levels of Logic = 1)
  Clock Path Delay:     1.646ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.098   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y32.CLK     net (fanout=442)      1.723   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.646ns (-5.142ns logic, 6.788ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_15 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y32.CMUX    Tshcko                0.535   okHI/hi_dataout_reg<6>
                                                       okHI/hi_dataout_reg_15
    AA20.O               net (fanout=1)        5.521   okHI/hi_dataout_reg<15>
    AA20.PAD             Tioop                 2.722   hi_inout<15>
                                                       hi_inout_15_IOBUF/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      8.778ns (3.257ns logic, 5.521ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.358ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.331ns (Levels of Logic = 1)
  Clock Path Delay:     1.666ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.098   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y20.CLK     net (fanout=442)      1.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.666ns (-5.142ns logic, 6.808ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y20.CQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    AA20.T               net (fanout=16)       5.179   okHI/hi_drive
    AA20.PAD             Tiotp                 2.722   hi_inout<15>
                                                       hi_inout_15_IOBUF/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      8.331ns (3.152ns logic, 5.179ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<13> (U13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.178ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_13 (FF)
  Destination:          hi_inout<13> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.510ns (Levels of Logic = 1)
  Clock Path Delay:     1.667ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.098   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y32.CLK     net (fanout=442)      1.744   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.667ns (-5.142ns logic, 6.809ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_13 to hi_inout<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y32.CQ      Tcko                  0.430   okHI/hi_dataout_reg<13>
                                                       okHI/hi_dataout_reg_13
    U13.O                net (fanout=1)        5.358   okHI/hi_dataout_reg<13>
    U13.PAD              Tioop                 2.722   hi_inout<13>
                                                       hi_inout_13_IOBUF/OBUFT
                                                       hi_inout<13>
    -------------------------------------------------  ---------------------------
    Total                                      8.510ns (3.152ns logic, 5.358ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.437ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<13> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.666ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.098   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y20.CLK     net (fanout=442)      1.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.666ns (-5.142ns logic, 6.808ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y20.CQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    U13.T                net (fanout=16)       5.100   okHI/hi_drive
    U13.PAD              Tiotp                 2.722   hi_inout<13>
                                                       hi_inout_13_IOBUF/OBUFT
                                                       hi_inout<13>
    -------------------------------------------------  ---------------------------
    Total                                      8.252ns (3.152ns logic, 5.100ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (AA12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.890ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.022ns (Levels of Logic = 1)
  Clock Path Delay:     1.143ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.440   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X34Y34.CLK     net (fanout=442)      0.677   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.143ns (-1.496ns logic, 2.639ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y34.CMUX    Tshcko                0.266   okHI/hi_dataout_reg<4>
                                                       okHI/hi_dataout_reg_1
    AA12.O               net (fanout=1)        2.360   okHI/hi_dataout_reg<1>
    AA12.PAD             Tioop                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.022ns (1.662ns logic, 2.360ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.218ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.328ns (Levels of Logic = 1)
  Clock Path Delay:     1.165ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.440   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y20.CLK     net (fanout=442)      0.699   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (-1.496ns logic, 2.661ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y20.CQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    AA12.T               net (fanout=16)       1.734   okHI/hi_drive
    AA12.PAD             Tiotp                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.328ns (1.594ns logic, 1.734ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<11> (AB6.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.907ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_11 (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.017ns (Levels of Logic = 1)
  Clock Path Delay:     1.165ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.440   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y34.CLK     net (fanout=442)      0.699   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (-1.496ns logic, 2.661ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_11 to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.CQ      Tcko                  0.234   okHI/hi_dataout_reg<11>
                                                       okHI/hi_dataout_reg_11
    AB6.O                net (fanout=1)        2.387   okHI/hi_dataout_reg<11>
    AB6.PAD              Tioop                 1.396   hi_inout<11>
                                                       hi_inout_11_IOBUF/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (1.630ns logic, 2.387ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.271ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.381ns (Levels of Logic = 1)
  Clock Path Delay:     1.165ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.440   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y20.CLK     net (fanout=442)      0.699   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (-1.496ns logic, 2.661ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y20.CQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    AB6.T                net (fanout=16)       1.787   okHI/hi_drive
    AB6.PAD              Tiotp                 1.396   hi_inout<11>
                                                       hi_inout_11_IOBUF/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.381ns (1.594ns logic, 1.787ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<12> (AA6.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.037ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_12 (FF)
  Destination:          hi_inout<12> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.147ns (Levels of Logic = 1)
  Clock Path Delay:     1.165ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.440   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y34.CLK     net (fanout=442)      0.699   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (-1.496ns logic, 2.661ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_12 to hi_inout<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.CMUX    Tshcko                0.266   okHI/hi_dataout_reg<11>
                                                       okHI/hi_dataout_reg_12
    AA6.O                net (fanout=1)        2.485   okHI/hi_dataout_reg<12>
    AA6.PAD              Tioop                 1.396   hi_inout<12>
                                                       hi_inout_12_IOBUF/OBUFT
                                                       hi_inout<12>
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (1.662ns logic, 2.485ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.271ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<12> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.381ns (Levels of Logic = 1)
  Clock Path Delay:     1.165ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp464.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.440   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y20.CLK     net (fanout=442)      0.699   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (-1.496ns logic, 2.661ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y20.CQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    AA6.T                net (fanout=16)       1.787   okHI/hi_drive
    AA6.PAD              Tiotp                 1.396   hi_inout<12>
                                                       hi_inout_12_IOBUF/OBUFT
                                                       hi_inout<12>
    -------------------------------------------------  ---------------------------
    Total                                      3.381ns (1.594ns logic, 1.787ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     15.064ns|            0|            0|            3|        26896|
| TS_okHI_dcm_clk0              |     20.830ns|     15.064ns|          N/A|            0|            0|        26896|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_Clk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clk1                        |     10.000ns|      5.340ns|      8.343ns|            0|            0|            0|       218285|
| TS_pll_clk2x                  |      5.000ns|      3.946ns|          N/A|            0|            0|           65|            0|
| TS_pll_clkfx                  |     50.000ns|      3.571ns|          N/A|            0|            0|           24|            0|
| TS_pll_clk0                   |     10.000ns|      8.343ns|          N/A|            0|            0|       218196|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    7.818(R)|      SLOW  |   -2.291(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    6.593(R)|      SLOW  |   -1.450(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.994(R)|      SLOW  |   -1.212(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |   10.121(R)|      SLOW  |   -1.712(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    9.668(R)|      SLOW  |   -1.656(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    9.039(R)|      SLOW  |   -1.737(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    9.521(R)|      SLOW  |   -1.317(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.660(R)|      SLOW  |   -0.489(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.640(R)|      SLOW  |   -0.469(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         9.849(R)|      SLOW  |         4.272(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         9.755(R)|      SLOW  |         4.218(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         9.974(R)|      SLOW  |         4.588(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |        10.406(R)|      SLOW  |         5.191(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         9.918(R)|      SLOW  |         4.949(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |        10.238(R)|      SLOW  |         5.020(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |        10.885(R)|      SLOW  |         4.983(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |        10.309(R)|      SLOW  |         4.854(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         9.907(R)|      SLOW  |         4.493(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |        10.410(R)|      SLOW  |         4.707(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|        10.315(R)|      SLOW  |         4.707(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         9.824(R)|      SLOW  |         4.271(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|        10.031(R)|      SLOW  |         4.271(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|        10.452(R)|      SLOW  |         5.341(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|        10.294(R)|      SLOW  |         5.287(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|        10.699(R)|      SLOW  |         5.417(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |        10.559(R)|      SLOW  |         5.302(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    8.343|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   15.064|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.204; Ideal Clock Offset To Actual Clock 2.504; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    9.521(R)|      SLOW  |   -1.317(R)|      FAST  |    3.809|    8.817|       -2.504|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.521|         -  |      -1.317|         -  |    3.809|    8.817|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.302; Ideal Clock Offset To Actual Clock 2.473; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    9.039(R)|      SLOW  |   -1.737(R)|      FAST  |    4.291|    9.237|       -2.473|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.039|         -  |      -1.737|         -  |    4.291|    9.237|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.012; Ideal Clock Offset To Actual Clock 2.747; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    9.668(R)|      SLOW  |   -1.656(R)|      FAST  |    3.662|    9.156|       -2.747|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.668|         -  |      -1.656|         -  |    3.662|    9.156|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.409; Ideal Clock Offset To Actual Clock 3.002; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |   10.121(R)|      SLOW  |   -1.712(R)|      FAST  |    3.209|    9.212|       -3.002|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.121|         -  |      -1.712|         -  |    3.209|    9.212|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.782; Ideal Clock Offset To Actual Clock -0.112; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.994(R)|      SLOW  |   -1.212(R)|      FAST  |    8.136|    7.912|        0.112|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.994|         -  |      -1.212|         -  |    8.136|    7.912|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.143; Ideal Clock Offset To Actual Clock 0.307; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    6.593(R)|      SLOW  |   -1.450(R)|      FAST  |    7.537|    8.150|       -0.307|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.593|         -  |      -1.450|         -  |    7.537|    8.150|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.527; Ideal Clock Offset To Actual Clock 1.339; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    7.818(R)|      SLOW  |   -2.291(R)|      FAST  |    6.312|    8.991|       -1.339|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.818|         -  |      -2.291|         -  |    6.312|    8.991|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.251; Ideal Clock Offset To Actual Clock -1.821; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<1>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<2>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<3>       |    5.660(R)|      SLOW  |   -0.489(R)|      FAST  |    4.170|    0.489|        1.841|
hi_inout<4>       |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |    4.168|    0.491|        1.839|
hi_inout<5>       |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
hi_inout<6>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<7>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<8>       |    5.640(R)|      SLOW  |   -0.469(R)|      FAST  |    4.190|    0.469|        1.861|
hi_inout<9>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<10>      |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<11>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<12>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<13>      |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<14>      |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<15>      |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.720|         -  |      -0.469|         -  |    4.110|    0.469|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |       10.559|      SLOW  |        5.302|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 1.130 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        9.849|      SLOW  |        4.272|      FAST  |         0.094|
hi_inout<1>                                    |        9.755|      SLOW  |        4.218|      FAST  |         0.000|
hi_inout<2>                                    |        9.974|      SLOW  |        4.588|      FAST  |         0.219|
hi_inout<3>                                    |       10.406|      SLOW  |        5.191|      FAST  |         0.651|
hi_inout<4>                                    |        9.918|      SLOW  |        4.949|      FAST  |         0.163|
hi_inout<5>                                    |       10.238|      SLOW  |        5.020|      FAST  |         0.483|
hi_inout<6>                                    |       10.885|      SLOW  |        4.983|      FAST  |         1.130|
hi_inout<7>                                    |       10.309|      SLOW  |        4.854|      FAST  |         0.554|
hi_inout<8>                                    |        9.907|      SLOW  |        4.493|      FAST  |         0.152|
hi_inout<9>                                    |       10.410|      SLOW  |        4.707|      FAST  |         0.655|
hi_inout<10>                                   |       10.315|      SLOW  |        4.707|      FAST  |         0.560|
hi_inout<11>                                   |        9.824|      SLOW  |        4.271|      FAST  |         0.069|
hi_inout<12>                                   |       10.031|      SLOW  |        4.271|      FAST  |         0.276|
hi_inout<13>                                   |       10.452|      SLOW  |        5.341|      FAST  |         0.697|
hi_inout<14>                                   |       10.294|      SLOW  |        5.287|      FAST  |         0.539|
hi_inout<15>                                   |       10.699|      SLOW  |        5.417|      FAST  |         0.944|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 246243 paths, 0 nets, and 10244 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:  10.121ns
   Minimum output required time after clock:  10.885ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 02 16:59:18 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 328 MB



