

================================================================
== Vivado HLS Report for 'load_filter_buffer'
================================================================
* Date:           Wed Jan 20 14:16:45 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        finalconv_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.952 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20| 0.200 us | 0.200 us |   20|   20|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       18|       18|         1|          1|          1|    18|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %wgt, [5 x i8]* @p_str10, i32 0, i32 0, [5 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %1" [finalconv_Jan19.cpp:113]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.95>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %0 ], [ %add_ln113, %hls_label_4_end ]" [finalconv_Jan19.cpp:113]   --->   Operation 6 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%m_0 = phi i3 [ 0, %0 ], [ %select_ln128_1, %hls_label_4_end ]" [finalconv_Jan19.cpp:128]   --->   Operation 7 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%n_0 = phi i2 [ 0, %0 ], [ %n, %hls_label_4_end ]"   --->   Operation 8 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.36ns)   --->   "%icmp_ln113 = icmp eq i5 %indvar_flatten, -14" [finalconv_Jan19.cpp:113]   --->   Operation 9 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (1.78ns)   --->   "%add_ln113 = add i5 %indvar_flatten, 1" [finalconv_Jan19.cpp:113]   --->   Operation 10 'add' 'add_ln113' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %2, label %hls_label_4_begin" [finalconv_Jan19.cpp:113]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)"   --->   Operation 12 'speclooptripcount' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.95ns)   --->   "%icmp_ln115 = icmp eq i2 %n_0, -1" [finalconv_Jan19.cpp:115]   --->   Operation 13 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln113)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.99ns)   --->   "%select_ln128 = select i1 %icmp_ln115, i2 0, i2 %n_0" [finalconv_Jan19.cpp:128]   --->   Operation 14 'select' 'select_ln128' <Predicate = (!icmp_ln113)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.65ns)   --->   "%add_ln113_1 = add i3 1, %m_0" [finalconv_Jan19.cpp:113]   --->   Operation 15 'add' 'add_ln113_1' <Predicate = (!icmp_ln113)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.98ns)   --->   "%select_ln128_1 = select i1 %icmp_ln115, i3 %add_ln113_1, i3 %m_0" [finalconv_Jan19.cpp:128]   --->   Operation 16 'select' 'select_ln128_1' <Predicate = (!icmp_ln113)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i3 %select_ln128_1 to i64" [finalconv_Jan19.cpp:128]   --->   Operation 17 'zext' 'zext_ln128' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [finalconv_Jan19.cpp:116]   --->   Operation 18 'specregionbegin' 'tmp' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [finalconv_Jan19.cpp:118]   --->   Operation 19 'specpipeline' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%wgt_read = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %wgt)" [finalconv_Jan19.cpp:119]   --->   Operation 20 'read' 'wgt_read' <Predicate = (!icmp_ln113)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i512 %wgt_read to i32" [finalconv_Jan19.cpp:119]   --->   Operation 21 'trunc' 'trunc_ln119' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%bitcast_ln119 = bitcast i32 %trunc_ln119 to float" [finalconv_Jan19.cpp:119]   --->   Operation 22 'bitcast' 'bitcast_ln119' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%wgt_f1_load_new6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 32, i32 63)" [finalconv_Jan19.cpp:120]   --->   Operation 23 'partselect' 'wgt_f1_load_new6' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln120 = bitcast i32 %wgt_f1_load_new6 to float" [finalconv_Jan19.cpp:120]   --->   Operation 24 'bitcast' 'bitcast_ln120' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%wgt_f2_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 64, i32 95)" [finalconv_Jan19.cpp:121]   --->   Operation 25 'partselect' 'wgt_f2_load_new' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln121 = bitcast i32 %wgt_f2_load_new to float" [finalconv_Jan19.cpp:121]   --->   Operation 26 'bitcast' 'bitcast_ln121' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%wgt_f3_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 96, i32 127)" [finalconv_Jan19.cpp:122]   --->   Operation 27 'partselect' 'wgt_f3_load_new' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln122 = bitcast i32 %wgt_f3_load_new to float" [finalconv_Jan19.cpp:122]   --->   Operation 28 'bitcast' 'bitcast_ln122' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%wgt_f4_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 128, i32 159)" [finalconv_Jan19.cpp:123]   --->   Operation 29 'partselect' 'wgt_f4_load_new' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%bitcast_ln123 = bitcast i32 %wgt_f4_load_new to float" [finalconv_Jan19.cpp:123]   --->   Operation 30 'bitcast' 'bitcast_ln123' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%wgt_f5_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 160, i32 191)" [finalconv_Jan19.cpp:124]   --->   Operation 31 'partselect' 'wgt_f5_load_new' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln124 = bitcast i32 %wgt_f5_load_new to float" [finalconv_Jan19.cpp:124]   --->   Operation 32 'bitcast' 'bitcast_ln124' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%wgt_f6_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 192, i32 223)" [finalconv_Jan19.cpp:125]   --->   Operation 33 'partselect' 'wgt_f6_load_new' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln125 = bitcast i32 %wgt_f6_load_new to float" [finalconv_Jan19.cpp:125]   --->   Operation 34 'bitcast' 'bitcast_ln125' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%wgt_f7_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 224, i32 255)" [finalconv_Jan19.cpp:126]   --->   Operation 35 'partselect' 'wgt_f7_load_new' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln126 = bitcast i32 %wgt_f7_load_new to float" [finalconv_Jan19.cpp:126]   --->   Operation 36 'bitcast' 'bitcast_ln126' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%wgt_f8_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 256, i32 287)" [finalconv_Jan19.cpp:127]   --->   Operation 37 'partselect' 'wgt_f8_load_new' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln127 = bitcast i32 %wgt_f8_load_new to float" [finalconv_Jan19.cpp:127]   --->   Operation 38 'bitcast' 'bitcast_ln127' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.13ns)   --->   "switch i2 %select_ln128, label %branch26 [
    i2 0, label %branch24
    i2 1, label %branch25
  ]" [finalconv_Jan19.cpp:119]   --->   Operation 39 'switch' <Predicate = (!icmp_ln113)> <Delay = 1.13>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%filter_buff_1_0_0_1 = getelementptr [6 x float]* %filter_buff_1_0_0, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:119]   --->   Operation 40 'getelementptr' 'filter_buff_1_0_0_1' <Predicate = (!icmp_ln113 & select_ln128 == 1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.32ns)   --->   "store float %bitcast_ln119, float* %filter_buff_1_0_0_1, align 4" [finalconv_Jan19.cpp:119]   --->   Operation 41 'store' <Predicate = (!icmp_ln113 & select_ln128 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%filter_buff_1_0_1_1 = getelementptr [6 x float]* %filter_buff_1_0_1, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:120]   --->   Operation 42 'getelementptr' 'filter_buff_1_0_1_1' <Predicate = (!icmp_ln113 & select_ln128 == 1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.32ns)   --->   "store float %bitcast_ln120, float* %filter_buff_1_0_1_1, align 4" [finalconv_Jan19.cpp:120]   --->   Operation 43 'store' <Predicate = (!icmp_ln113 & select_ln128 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%filter_buff_1_0_2_1 = getelementptr [6 x float]* %filter_buff_1_0_2, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:121]   --->   Operation 44 'getelementptr' 'filter_buff_1_0_2_1' <Predicate = (!icmp_ln113 & select_ln128 == 1)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.32ns)   --->   "store float %bitcast_ln121, float* %filter_buff_1_0_2_1, align 4" [finalconv_Jan19.cpp:121]   --->   Operation 45 'store' <Predicate = (!icmp_ln113 & select_ln128 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%filter_buff_1_1_0_1 = getelementptr [6 x float]* %filter_buff_1_1_0, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:122]   --->   Operation 46 'getelementptr' 'filter_buff_1_1_0_1' <Predicate = (!icmp_ln113 & select_ln128 == 1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.32ns)   --->   "store float %bitcast_ln122, float* %filter_buff_1_1_0_1, align 4" [finalconv_Jan19.cpp:122]   --->   Operation 47 'store' <Predicate = (!icmp_ln113 & select_ln128 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%filter_buff_1_1_1_1 = getelementptr [6 x float]* %filter_buff_1_1_1, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:123]   --->   Operation 48 'getelementptr' 'filter_buff_1_1_1_1' <Predicate = (!icmp_ln113 & select_ln128 == 1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.32ns)   --->   "store float %bitcast_ln123, float* %filter_buff_1_1_1_1, align 4" [finalconv_Jan19.cpp:123]   --->   Operation 49 'store' <Predicate = (!icmp_ln113 & select_ln128 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%filter_buff_1_1_2_1 = getelementptr [6 x float]* %filter_buff_1_1_2, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:124]   --->   Operation 50 'getelementptr' 'filter_buff_1_1_2_1' <Predicate = (!icmp_ln113 & select_ln128 == 1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.32ns)   --->   "store float %bitcast_ln124, float* %filter_buff_1_1_2_1, align 4" [finalconv_Jan19.cpp:124]   --->   Operation 51 'store' <Predicate = (!icmp_ln113 & select_ln128 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%filter_buff_1_2_0_1 = getelementptr [6 x float]* %filter_buff_1_2_0, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:125]   --->   Operation 52 'getelementptr' 'filter_buff_1_2_0_1' <Predicate = (!icmp_ln113 & select_ln128 == 1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.32ns)   --->   "store float %bitcast_ln125, float* %filter_buff_1_2_0_1, align 4" [finalconv_Jan19.cpp:125]   --->   Operation 53 'store' <Predicate = (!icmp_ln113 & select_ln128 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%filter_buff_1_2_1_1 = getelementptr [6 x float]* %filter_buff_1_2_1, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:126]   --->   Operation 54 'getelementptr' 'filter_buff_1_2_1_1' <Predicate = (!icmp_ln113 & select_ln128 == 1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.32ns)   --->   "store float %bitcast_ln126, float* %filter_buff_1_2_1_1, align 4" [finalconv_Jan19.cpp:126]   --->   Operation 55 'store' <Predicate = (!icmp_ln113 & select_ln128 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%filter_buff_1_2_2_1 = getelementptr [6 x float]* %filter_buff_1_2_2, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:127]   --->   Operation 56 'getelementptr' 'filter_buff_1_2_2_1' <Predicate = (!icmp_ln113 & select_ln128 == 1)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.32ns)   --->   "store float %bitcast_ln127, float* %filter_buff_1_2_2_1, align 4" [finalconv_Jan19.cpp:127]   --->   Operation 57 'store' <Predicate = (!icmp_ln113 & select_ln128 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br label %hls_label_4_end"   --->   Operation 58 'br' <Predicate = (!icmp_ln113 & select_ln128 == 1)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%filter_buff_0_0_0_1 = getelementptr [6 x float]* %filter_buff_0_0_0, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:119]   --->   Operation 59 'getelementptr' 'filter_buff_0_0_0_1' <Predicate = (!icmp_ln113 & select_ln128 == 0)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.32ns)   --->   "store float %bitcast_ln119, float* %filter_buff_0_0_0_1, align 4" [finalconv_Jan19.cpp:119]   --->   Operation 60 'store' <Predicate = (!icmp_ln113 & select_ln128 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%filter_buff_0_0_1_1 = getelementptr [6 x float]* %filter_buff_0_0_1, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:120]   --->   Operation 61 'getelementptr' 'filter_buff_0_0_1_1' <Predicate = (!icmp_ln113 & select_ln128 == 0)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.32ns)   --->   "store float %bitcast_ln120, float* %filter_buff_0_0_1_1, align 4" [finalconv_Jan19.cpp:120]   --->   Operation 62 'store' <Predicate = (!icmp_ln113 & select_ln128 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%filter_buff_0_0_2_1 = getelementptr [6 x float]* %filter_buff_0_0_2, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:121]   --->   Operation 63 'getelementptr' 'filter_buff_0_0_2_1' <Predicate = (!icmp_ln113 & select_ln128 == 0)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (2.32ns)   --->   "store float %bitcast_ln121, float* %filter_buff_0_0_2_1, align 4" [finalconv_Jan19.cpp:121]   --->   Operation 64 'store' <Predicate = (!icmp_ln113 & select_ln128 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%filter_buff_0_1_0_1 = getelementptr [6 x float]* %filter_buff_0_1_0, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:122]   --->   Operation 65 'getelementptr' 'filter_buff_0_1_0_1' <Predicate = (!icmp_ln113 & select_ln128 == 0)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (2.32ns)   --->   "store float %bitcast_ln122, float* %filter_buff_0_1_0_1, align 4" [finalconv_Jan19.cpp:122]   --->   Operation 66 'store' <Predicate = (!icmp_ln113 & select_ln128 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%filter_buff_0_1_1_1 = getelementptr [6 x float]* %filter_buff_0_1_1, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:123]   --->   Operation 67 'getelementptr' 'filter_buff_0_1_1_1' <Predicate = (!icmp_ln113 & select_ln128 == 0)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.32ns)   --->   "store float %bitcast_ln123, float* %filter_buff_0_1_1_1, align 4" [finalconv_Jan19.cpp:123]   --->   Operation 68 'store' <Predicate = (!icmp_ln113 & select_ln128 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%filter_buff_0_1_2_1 = getelementptr [6 x float]* %filter_buff_0_1_2, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:124]   --->   Operation 69 'getelementptr' 'filter_buff_0_1_2_1' <Predicate = (!icmp_ln113 & select_ln128 == 0)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (2.32ns)   --->   "store float %bitcast_ln124, float* %filter_buff_0_1_2_1, align 4" [finalconv_Jan19.cpp:124]   --->   Operation 70 'store' <Predicate = (!icmp_ln113 & select_ln128 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%filter_buff_0_2_0_1 = getelementptr [6 x float]* %filter_buff_0_2_0, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:125]   --->   Operation 71 'getelementptr' 'filter_buff_0_2_0_1' <Predicate = (!icmp_ln113 & select_ln128 == 0)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (2.32ns)   --->   "store float %bitcast_ln125, float* %filter_buff_0_2_0_1, align 4" [finalconv_Jan19.cpp:125]   --->   Operation 72 'store' <Predicate = (!icmp_ln113 & select_ln128 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%filter_buff_0_2_1_1 = getelementptr [6 x float]* %filter_buff_0_2_1, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:126]   --->   Operation 73 'getelementptr' 'filter_buff_0_2_1_1' <Predicate = (!icmp_ln113 & select_ln128 == 0)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (2.32ns)   --->   "store float %bitcast_ln126, float* %filter_buff_0_2_1_1, align 4" [finalconv_Jan19.cpp:126]   --->   Operation 74 'store' <Predicate = (!icmp_ln113 & select_ln128 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%filter_buff_0_2_2_1 = getelementptr [6 x float]* %filter_buff_0_2_2, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:127]   --->   Operation 75 'getelementptr' 'filter_buff_0_2_2_1' <Predicate = (!icmp_ln113 & select_ln128 == 0)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.32ns)   --->   "store float %bitcast_ln127, float* %filter_buff_0_2_2_1, align 4" [finalconv_Jan19.cpp:127]   --->   Operation 76 'store' <Predicate = (!icmp_ln113 & select_ln128 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "br label %hls_label_4_end"   --->   Operation 77 'br' <Predicate = (!icmp_ln113 & select_ln128 == 0)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%filter_buff_2_0_0_1 = getelementptr [6 x float]* %filter_buff_2_0_0, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:119]   --->   Operation 78 'getelementptr' 'filter_buff_2_0_0_1' <Predicate = (!icmp_ln113 & select_ln128 != 0 & select_ln128 != 1)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.32ns)   --->   "store float %bitcast_ln119, float* %filter_buff_2_0_0_1, align 4" [finalconv_Jan19.cpp:119]   --->   Operation 79 'store' <Predicate = (!icmp_ln113 & select_ln128 != 0 & select_ln128 != 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%filter_buff_2_0_1_1 = getelementptr [6 x float]* %filter_buff_2_0_1, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:120]   --->   Operation 80 'getelementptr' 'filter_buff_2_0_1_1' <Predicate = (!icmp_ln113 & select_ln128 != 0 & select_ln128 != 1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.32ns)   --->   "store float %bitcast_ln120, float* %filter_buff_2_0_1_1, align 4" [finalconv_Jan19.cpp:120]   --->   Operation 81 'store' <Predicate = (!icmp_ln113 & select_ln128 != 0 & select_ln128 != 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%filter_buff_2_0_2_1 = getelementptr [6 x float]* %filter_buff_2_0_2, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:121]   --->   Operation 82 'getelementptr' 'filter_buff_2_0_2_1' <Predicate = (!icmp_ln113 & select_ln128 != 0 & select_ln128 != 1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (2.32ns)   --->   "store float %bitcast_ln121, float* %filter_buff_2_0_2_1, align 4" [finalconv_Jan19.cpp:121]   --->   Operation 83 'store' <Predicate = (!icmp_ln113 & select_ln128 != 0 & select_ln128 != 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%filter_buff_2_1_0_1 = getelementptr [6 x float]* %filter_buff_2_1_0, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:122]   --->   Operation 84 'getelementptr' 'filter_buff_2_1_0_1' <Predicate = (!icmp_ln113 & select_ln128 != 0 & select_ln128 != 1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (2.32ns)   --->   "store float %bitcast_ln122, float* %filter_buff_2_1_0_1, align 4" [finalconv_Jan19.cpp:122]   --->   Operation 85 'store' <Predicate = (!icmp_ln113 & select_ln128 != 0 & select_ln128 != 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%filter_buff_2_1_1_1 = getelementptr [6 x float]* %filter_buff_2_1_1, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:123]   --->   Operation 86 'getelementptr' 'filter_buff_2_1_1_1' <Predicate = (!icmp_ln113 & select_ln128 != 0 & select_ln128 != 1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (2.32ns)   --->   "store float %bitcast_ln123, float* %filter_buff_2_1_1_1, align 4" [finalconv_Jan19.cpp:123]   --->   Operation 87 'store' <Predicate = (!icmp_ln113 & select_ln128 != 0 & select_ln128 != 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%filter_buff_2_1_2_1 = getelementptr [6 x float]* %filter_buff_2_1_2, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:124]   --->   Operation 88 'getelementptr' 'filter_buff_2_1_2_1' <Predicate = (!icmp_ln113 & select_ln128 != 0 & select_ln128 != 1)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.32ns)   --->   "store float %bitcast_ln124, float* %filter_buff_2_1_2_1, align 4" [finalconv_Jan19.cpp:124]   --->   Operation 89 'store' <Predicate = (!icmp_ln113 & select_ln128 != 0 & select_ln128 != 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%filter_buff_2_2_0_1 = getelementptr [6 x float]* %filter_buff_2_2_0, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:125]   --->   Operation 90 'getelementptr' 'filter_buff_2_2_0_1' <Predicate = (!icmp_ln113 & select_ln128 != 0 & select_ln128 != 1)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (2.32ns)   --->   "store float %bitcast_ln125, float* %filter_buff_2_2_0_1, align 4" [finalconv_Jan19.cpp:125]   --->   Operation 91 'store' <Predicate = (!icmp_ln113 & select_ln128 != 0 & select_ln128 != 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%filter_buff_2_2_1_1 = getelementptr [6 x float]* %filter_buff_2_2_1, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:126]   --->   Operation 92 'getelementptr' 'filter_buff_2_2_1_1' <Predicate = (!icmp_ln113 & select_ln128 != 0 & select_ln128 != 1)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (2.32ns)   --->   "store float %bitcast_ln126, float* %filter_buff_2_2_1_1, align 4" [finalconv_Jan19.cpp:126]   --->   Operation 93 'store' <Predicate = (!icmp_ln113 & select_ln128 != 0 & select_ln128 != 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%filter_buff_2_2_2_1 = getelementptr [6 x float]* %filter_buff_2_2_2, i64 0, i64 %zext_ln128" [finalconv_Jan19.cpp:127]   --->   Operation 94 'getelementptr' 'filter_buff_2_2_2_1' <Predicate = (!icmp_ln113 & select_ln128 != 0 & select_ln128 != 1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (2.32ns)   --->   "store float %bitcast_ln127, float* %filter_buff_2_2_2_1, align 4" [finalconv_Jan19.cpp:127]   --->   Operation 95 'store' <Predicate = (!icmp_ln113 & select_ln128 != 0 & select_ln128 != 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "br label %hls_label_4_end"   --->   Operation 96 'br' <Predicate = (!icmp_ln113 & select_ln128 != 0 & select_ln128 != 1)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)" [finalconv_Jan19.cpp:129]   --->   Operation 97 'specregionend' 'empty' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.56ns)   --->   "%n = add i2 %select_ln128, 1" [finalconv_Jan19.cpp:115]   --->   Operation 98 'add' 'n' <Predicate = (!icmp_ln113)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "br label %1" [finalconv_Jan19.cpp:115]   --->   Operation 99 'br' <Predicate = (!icmp_ln113)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "ret void" [finalconv_Jan19.cpp:131]   --->   Operation 100 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', finalconv_Jan19.cpp:113) with incoming values : ('add_ln113', finalconv_Jan19.cpp:113) [32]  (1.77 ns)

 <State 2>: 4.95ns
The critical path consists of the following:
	'phi' operation ('m_0', finalconv_Jan19.cpp:128) with incoming values : ('select_ln128_1', finalconv_Jan19.cpp:128) [33]  (0 ns)
	'add' operation ('add_ln113_1', finalconv_Jan19.cpp:113) [42]  (1.65 ns)
	'select' operation ('select_ln128_1', finalconv_Jan19.cpp:128) [43]  (0.98 ns)
	'getelementptr' operation ('filter_buff_0_0_0_1', finalconv_Jan19.cpp:119) [88]  (0 ns)
	'store' operation ('store_ln119', finalconv_Jan19.cpp:119) of variable 'bitcast_ln119', finalconv_Jan19.cpp:119 on array 'filter_buff_0_0_0' [89]  (2.32 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
