Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Oct 27 16:18:18 2024
| Host         : yoga716 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file Mercury_XU5_PE1_control_sets_placed.rpt
| Design       : Mercury_XU5_PE1
| Device       : xczu2eg
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1030 |
|    Minimum number of control sets                        |  1030 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1030 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1030 |
| >= 0 to < 4        |   179 |
| >= 4 to < 6        |    90 |
| >= 6 to < 8        |   107 |
| >= 8 to < 10       |   379 |
| >= 10 to < 12      |    21 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     3 |
| >= 16              |   239 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3686 |          970 |
| No           | No                    | Yes                    |             280 |           83 |
| No           | Yes                   | No                     |            2939 |          904 |
| Yes          | No                    | No                     |            4096 |          757 |
| Yes          | No                    | Yes                    |             144 |           25 |
| Yes          | Yes                   | No                     |            5989 |         1131 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                          Clock Signal                          |                                                                                                                                        Enable Signal                                                                                                                                       |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_addr_strobe_lvl_riuclk_reg0                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/IO_Addr_Strobe                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                          |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                          |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                          |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_4                                                                                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/d_prevGroup                                                                                                                                                                                                               | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/d_prevCmdAP                                                                                                                                                                                                               | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/d_prevCmdAP                                                                                                                                                                                                               | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__1_n_0                                                                                                                                                                                  | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy4                                                                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/set_act_req                                                                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy1                                                                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_4                                                                                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                               |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]                                                                                                                                                                                                  | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state[3]_i_1_n_0                                                                                                                                                  | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i[127]_i_1__1_n_0                                                                                                 |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_0                                                                                                                                                                                                             | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_0[0]                                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                 |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                          |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                          |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                 |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                  |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                          |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                  |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                  |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[5]                                                                                                                                                                                                  | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/E[0]                                                                                                                                                                                        | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                               |                2 |              2 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                    | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                             |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__1_n_0                                                                                                                                                                                  | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                          |                2 |              2 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_read_keep                                                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/peripheral_reset[0]                                                                                                                                             |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/peripheral_reset[0]                                                                                                                                             |                2 |              2 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/ARESET_reg[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_riu_sync_r[1]                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_mb_sync_r[1]                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                    | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                             |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[4]                                                                                                                      |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_1                                                                                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                               |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                               |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                               |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr_rd_valid0                                                                                                                                                                                | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr[2]_i_1_n_0                                                                                                                            |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                             |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_1                                                                                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_1                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                           |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/areset_r                                                                                                                                          |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[1]_2[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                        |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              2 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[1]                                                                                                                      |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_bg[1]_i_1_n_0                                                                                                                 |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[0]_0                                                                         |                2 |              2 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_div_sync_r[1]                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                   |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aresetn_d_reg[0]                                                                                                                                      |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                                   |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/led/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_rank[1]_i_1_n_0                                                                                                                                                       |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/rtw[2]_i_2_n_0                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/SR[0]                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_reset[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                         | i_gmii2rgmii/i_rgmii_gmii/RxCycleCntHigh_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]                                                           |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0]                                                                                                      | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                          |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                     |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0]                                                                                                      | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                          |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_0[0]                                                                                                                          | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                          |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                          |                2 |              2 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                     | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                                         | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                          |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_0[0]                                                                                                                          | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                          |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                                         | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                          |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[1]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i                                                                                                                                                               | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1_n_0                                                                                                 |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/areset_r                                                                                                                                          |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[1]_i_1_n_0                                                                                                                                                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                          |                2 |              2 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]                                                           |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                                                                                                                     | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                       | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                               |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rresp_i[1]_i_1_n_0                                                                                                                                                    | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                2 |              2 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                        |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/tranSentC                                                                                                                                                                                                                 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                2 |              2 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/areset_r                                                                                                                                          |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/io_addr_strobe_reg_0[0]                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                               |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                      | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__2_n_0                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                          | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[2]_i_1_n_0                                                                                                                            | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmdBankP[1]_i_1__1_n_0                                                                                                                                                                                             | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                3 |              3 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/set_pre_req                                                                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              3 |         3.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                                                                                                                                     | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                2 |              3 |         1.50 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_0                                                                                                                                                                   | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmdBankP[1]_i_1__0_n_0                                                                                                                                                                                             | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1_n_0                                                                                                                                                                             | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                          |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_ADR_cmd[2]_i_1_n_0                                                                                                           |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1_n_0                                                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                          |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/pend_ref[0]                                                                                                                                                              |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row[2]_i_1_n_0                                                                                                                |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/set_act_req                                                                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                          |                3 |              3 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[19].sync_reg_reg[1]_0[0]                                                                                                                                                                                                      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[1]                                                                                                                                                                                  | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__0_n_0                                                                                                                                                                                  | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0_n_0                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r[3]                                                                                                                                                                       |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/timerRAS[0][0][0][2][2]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                           | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              3 |         3.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                               |                2 |              3 |         1.50 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                               |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/timerRAS[0][0][1][2][2]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/timerRAS[0][0][1][1][2]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/timerRAS[0][0][0][0][2]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle                                                                                               |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/timerRAS[0][0][0][1][2]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_fclk                                                                                                                                                                                              | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__1_n_0                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBankP[1]_i_1__2_n_0                                                                                                                                                                                             | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/timerRAS[0][0][1][0][2]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/timerRAS[0][0][0][3][2]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[1]                                                                                                                                                                                  | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              3 |         3.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                      | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.write_cs                                                                                                                                                               | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                               |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state[3]_i_1_n_0                                                                                                                                                  | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                3 |              3 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[2]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                     | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[2]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/timerRAS[0][0][1][3][2]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                       |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__2_n_0                                                                                                                                                                                  | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                          |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refs[3]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_cplx_state[3]_i_1_n_0                                                                                                                                                 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/E[0]                                                                                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refSt[3]_i_1_n_0                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                2 |              4 |         2.00 |
|  i_gmii2rgmii/RGMII_rxclk_buf                                  |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/clk_wiz_0/inst/locked                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                              |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_4[1]                                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                3 |              4 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][2][3]_i_1_n_0                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/retSt[3]_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                  | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/calDone_reg                                                                                                                                            |                4 |              4 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                           |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/ub_initDone_reg_1[0]                                                                                                                                                                                | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                                | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_6[0]                                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                               |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[0][0]                                                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                           |                3 |              4 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_6[0]                                                                                                  | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[0][0]_1[0]                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4[0]                                                                                                  | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                                                                  | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                                    | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |         4.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/D[7]                                                                                                                                                                                                                              | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                                                                  | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35][0]                                                                            | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_periodic_state[3]_i_1_n_0                                                                                                                                                                               | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[1]_0[0]                                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5[0]                                                                                                  | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59][0]                                                                            | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_inject_state[3]_i_1_n_0                                                                                                                                                                                 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51][0]                                                                            | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43][0]                                                                            | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                                                                                              | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                                                  | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27][0]                                                                            | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19][0]                                                                            | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[10][0]                                                                                                                                                             | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[2][0]                                                                                                                                                              | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                     | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3][0]                                                                             | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11][0]                                                                            | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][3][3]_i_1_n_0                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][0][3]_i_1_n_0                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][1][3]_i_1_n_0                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][0][3]_i_1_n_0                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              4 |         4.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                    |                3 |              4 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                                                  | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][1][3]_i_1_n_0                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              4 |         4.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                             | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                             |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][3][3]_i_1_n_0                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][2][3]_i_1_n_0                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              4 |         4.00 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/clk_wiz_0/inst/locked                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/wtrs[3]_i_1_n_0                                                                                                                                                                                      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/Reset                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/wtrl[3]_i_1_n_0                                                                                                                                                                                      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                 |                3 |              4 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[1]_0[0]                                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                               |                3 |              4 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_riu_rst[6]_i_1_n_0                                                                                                                                                                |                1 |              5 |         5.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                               |                1 |              5 |         5.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_mb_rst[6]_i_1_n_0                                                                                                                                                                 |                2 |              5 |         2.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                               |                1 |              5 |         5.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/EXT_LPF/lpf_int                                                                                                                                                 |                2 |              5 |         2.50 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ps_sys_rst/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/pll_gate_cnt[4]_i_1_n_0                                                                                                                                                                                                                      | Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/SR[0]                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/FSM_onehot_state[2]_i_1_n_0                                                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/reset                                                                                                                                                   |                2 |              5 |         2.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_4[1]                                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                3 |              5 |         1.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_6[0]                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_div_rst[6]_i_1_n_0                                                                                                                                                                |                2 |              5 |         2.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_4[0]                                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                3 |              5 |         1.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4_sys_rst/U0/EXT_LPF/lpf_int                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_2[0]                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit[4]_i_1_n_0                                                                                                                                                 |                1 |              5 |         5.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_4[0]                                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                5 |              5 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_1[0]                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit[4]_i_1_n_0                                                                                                                                                 |                1 |              5 |         5.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_0[0]                                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                 |                2 |              5 |         2.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cmr_cnt[4]_i_2_n_0                                                                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cs_mask_int                                                                                                                                                            |                1 |              5 |         5.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/addr_q                                                                                                                                                                               | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                3 |              5 |         1.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/addr_q                                                                                                                                                                             | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                2 |              5 |         2.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/user_fsm[4]_i_1_n_0                                                                                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                3 |              5 |         1.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | Mercury_XU5_i/ddr4_sys_rst/U0/interconnect_aresetn[0]                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[3]                                                                                                                                                                                  | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4_sys_rst/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                               | Mercury_XU5_i/ddr4_sys_rst/U0/SEQ/seq_clr                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | Mercury_XU5_i/ddr4_sys_rst/U0/interconnect_aresetn[0]                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[2]                                                                                                                                                                                  | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[7]                                                                                                                                                                           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[9]                                                                                                                                                                           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[6]                                                                                                                                                                           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[5]                                                                                                                                                                           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/ps_sys_rst/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                 | Mercury_XU5_i/ps_sys_rst/U0/SEQ/seq_clr                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[4]                                                                                                                                                                           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[1]                                                                                                                                                                           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/seq_clr                                                                                                                                                     |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[8]                                                                                                                                                                           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[2]                                                                                                                                                                           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              6 |         6.00 |
| ~Mercury_XU5_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                                            | i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_1[5]                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                         | i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_1_n_0                                                                                                                                                                                                                                          | i_gmii2rgmii/Rst                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[3]                                                                                                                                                                           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[0]                                                                                                                                                                           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                         | i_gmii2rgmii/i_rgmii_gmii/sel                                                                                                                                                                                                                                                              | i_gmii2rgmii/i_rgmii_gmii/CycleCnt                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/upd_rd_buf_indx                                                                                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                           |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_2[1]                                                                                                                                               |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[10]                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[11]                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_ar_channel_0/E[0]                                                                                                                                                                                                                                    | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[12]                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[13]                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[14]                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[15]                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                3 |              6 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[16]                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[17]                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | Mercury_XU5_i/smartconnect_00/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                      |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[18]                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                3 |              6 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[19]                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[20]                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[21]                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_7[0]                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                          |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[0]_0                                                                                                                                                        |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[0]_0                                                                                                                                                        |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[6]_1                                                                                                                                                        |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[0]_0                                                                                                                                                        |                3 |              6 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[6]_0                                                                                                                                                        |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[6]_1                                                                                                                                                        |                3 |              6 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[0]_0                                                                                                                                                        |                3 |              6 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[6]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[0]_0                                                                                                                                                        |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[6]_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[0]_0                                                                                                                                                        |                3 |              6 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[6]_0                                                                                                                                                        |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_0[0]                                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_state_issue_act                                                                                                               |                4 |              6 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.status_ram_0.RAM32M0_0[0]                                                                                                                                                                 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                           |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg_n_0_[0]                                                                                                       |                3 |              6 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                          |                3 |              6 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  i_gmii2rgmii/RGMII_rxclk_buf                                  |                                                                                                                                                                                                                                                                                            | i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff[1]                                                                                                                                                 |                2 |              6 |         3.00 |
| ~i_gmii2rgmii/RGMII_rxclk_buf                                  |                                                                                                                                                                                                                                                                                            | i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_0[5]                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                                                              | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_0[1]                                                                                                                                               |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_4[1]                                                                                                                                               |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                               |                4 |              6 |         1.50 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                                            | i_gmii2rgmii/i_rgmii_gmii/TxCnt[5]_i_1_n_0                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                                            | i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[1][6]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/tranSentC                                                                                                                                                                                                                 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                          |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[18][6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[22][6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[20][6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]_i_1_n_0                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                           |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[21][6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[19][6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[9][6]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[30][6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[31][6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[3][6]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[4][6]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[5][6]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[6][6]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[7][6]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[8][6]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[23][6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cplx_config[15]_i_1_n_0                                                                                                                                                                             | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                               |                1 |              7 |         7.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                         |                1 |              7 |         7.00 |
|  i_gmii2rgmii/RGMII_rxclk_buf                                  |                                                                                                                                                                                                                                                                                            | i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_0[5]                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  i_gmii2rgmii/RGMII_rxclk_buf                                  | i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray[5]_i_1_n_0                                                                                                                                                                                                                                     | i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_0[5]                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_2[1]                                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                1 |              7 |         7.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_2[0]                                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                1 |              7 |         7.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[29][6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[17][6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[16][6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[15][6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[14][6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[13][6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[2][6]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[12][6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[11][6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[0][6]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[28][6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[27][6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[26][6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[25][6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[24][6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[10][6]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg47[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg47[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg47[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg47[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_rd_cnt[7]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg46[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_1_n_0                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg49[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg49[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg49[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg49[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg48[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg48[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg48[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg48[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg60[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg58[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg58[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg58[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg59[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg59[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg59[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg59[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                            | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg60[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg60[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg58[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg60[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg61[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg61[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg61[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg61[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg62[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg63[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg62[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg63[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg63[31]_i_2_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                            | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg54[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg51[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg51[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg52[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg52[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg52[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg52[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg53[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg53[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg53[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg53[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg54[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg54[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg54[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg55[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg55[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg55[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg55[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg56[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg56[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg56[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg56[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg57[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg57[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg57[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg57[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                            | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg50[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg50[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | Mercury_XU5_i/ddr4_sys_rst/U0/interconnect_aresetn[0]                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                  |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                            | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                            | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                            | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                      | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                     | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                     | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                     | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg51[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg50[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cplx_config[15]_i_1_n_0                                                                                                                                                                             | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_cmp_en_reg_0                                                                                                                                                                                 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk6[0].mcal_DQ0In_lrdimm_or_r_reg0                                                                                                           |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg51[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg50[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[3]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[9]_1                                                                                                                                                        |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[3]_0                                                                                                                                                        |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[9]_1                                                                                                                                                        |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[3]_0                                                                                                                                                        |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[9]_1                                                                                                                                                        |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[3]_0                                                                                                                                                        |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[9]_0                                                                                                                                                        |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[3]_0                                                                                                                                                        |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg63[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg62[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[4]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[2]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[3]_0                                                                                                                                                        |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly[7]_i_1_n_0                                                                                                                           |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/SS[0]                                                                                                                             |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg33[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg62[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg32[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                         |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[7]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg35[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[8]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | Mercury_XU5_i/ddr4_sys_rst/U0/interconnect_aresetn[0]                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                   |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg35[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg35[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg34[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg34[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg34[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[6]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[11]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg33[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[9]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[5]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg34[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[9]_0                                                                                                                                                        |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[3]_0                                                                                                                                                        |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[9]_0                                                                                                                                                        |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[1]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[3]_0                                                                                                                                                        |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[9]_1                                                                                                                                                        |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[3]_0                                                                                                                                                        |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[9]_0                                                                                                                                                        |                1 |              8 |         8.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                                                          | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                     | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                               |                3 |              8 |         2.67 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[7]_i_1_n_0                                                                                                                                                           | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg33[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg33[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg32[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg32[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg32[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                            | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/bus_struct_reset[0]                                                                                                                                             |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/rst_r1_reg[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg43[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg43[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg43[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg42[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg42[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg42[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg42[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg43[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg41[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_2[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_3[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_5[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg41[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_2[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[15].sync_reg_reg[1]_0[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg46[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg46[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg36[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg46[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg45[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg45[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg45[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg45[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg44[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg44[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg44[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg44[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg36[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg39[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg38[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg38[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg38[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg38[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg37[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[21]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[19]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[20]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg37[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg37[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg37[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                            | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[17]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[14]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[18]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[16]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[12]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg36[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[15]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[10]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg36[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[13]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg35[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg39[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg41[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg41[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_data_addr_le                                                                                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                           |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg40[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg40[31]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg40[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg40[15]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[2]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[1]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf_we_r1                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                            | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg39[7]_i_1_n_0                                                                                                                                                                                                           | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg39[23]_i_1_n_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[3]_0[0]                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                           |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_149_in                                                                                                                                                                           | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[9]_0[0]                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                           |                4 |              9 |         2.25 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[8]_0[0]                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                           |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[6]_0[0]                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                           |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[4]_0[0]                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                           |                2 |              9 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[11]_0[0]                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                           |                2 |              9 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[13]_0[0]                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                           |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[10]_0[0]                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                           |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[12]_0[0]                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                           |                2 |              9 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[14]_0[0]                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                           |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[1]_0[0]                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                           |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[7]_0[0]                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                           |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[15]_0[0]                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                           |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[5]_0[0]                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                           |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[2]_0[0]                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                           |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/E[0]                                                                                                                                                                                                      | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[1]_1[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                                                                                                                       | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                3 |              9 |         3.00 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                         | i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD[7]_i_1_n_0                                                                                                                                                                                                                                              | i_gmii2rgmii/Rst                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                             |                6 |              9 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                                                                             | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/bramB_rdy                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                                                                                    | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_1_n_0                                                                                                                                                 |                2 |              9 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                                                                                    | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit1                                                                                                                                                           |                2 |              9 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wstrb[0]_0[0]                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                                           |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/pop_mi_data                                                                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                3 |              9 |         3.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                2 |              9 |         4.50 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                                                                                       | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                         |                2 |              9 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                    |                1 |             10 |        10.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  i_gmii2rgmii/GMII_tx_clk                                      |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                  |                1 |             10 |        10.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/cntr[9]_i_1__0_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                    |                3 |             10 |         3.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                  |                2 |             10 |         5.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/E[0]                                                                                                                                                                                                                               | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                               |                1 |             10 |        10.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]  |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                1 |             10 |        10.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                               |                8 |             10 |         1.25 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                7 |             10 |         1.43 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                                        | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                4 |             10 |         2.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_wptr                                                                                                                                          |                2 |             10 |         5.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]  |                3 |             10 |         3.33 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[155]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[155]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_0                                                                                                                                                          |                5 |             11 |         2.20 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | Mercury_XU5_i/ddr4_sys_rst/U0/interconnect_aresetn[0]                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_3                                                                                                                                                       |                5 |             11 |         2.20 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                                                                                                                         | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                3 |             11 |         3.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_6[0]                                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                4 |             12 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                    |                4 |             12 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                1 |             12 |        12.00 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                         | i_gmii2rgmii/i_rgmii_gmii/i_fifo/AlmEmpty1                                                                                                                                                                                                                                                 | i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_1[5]                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]  |                4 |             12 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                  |                3 |             12 |         4.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |               10 |             12 |         1.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk_rst_r1                                                                                                                                                             |                3 |             13 |         4.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | Mercury_XU5_i/ddr4_sys_rst/U0/interconnect_aresetn[0]                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/io_addr_strobe_reg_0[0]                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                4 |             13 |         3.25 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                                            | i_gmii2rgmii/Rst                                                                                                                                                                                                                        |                5 |             13 |         2.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | Mercury_XU5_i/ddr4_sys_rst/U0/interconnect_aresetn[0]                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/p_0_in1_in[111]                                                                                                                                                                                                           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                           |               10 |             15 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                6 |             15 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_intvl_count[15]_i_1_n_0                                                                                                                                               |                2 |             16 |         8.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                                  |                4 |             16 |         4.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                          |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                   |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                5 |             16 |         3.20 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[15]_i_1_n_0                                                                                                                                                 | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                               |                4 |             16 |         4.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                                                                                                | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                               |                3 |             16 |         5.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                             |               13 |             16 |         1.23 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                2 |             16 |         8.00 |
|  i_gmii2rgmii/RGMII_rxclk_buf                                  |                                                                                                                                                                                                                                                                                            | i_gmii2rgmii/Rst_Rx                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | Mercury_XU5_i/ddr4_sys_rst/U0/interconnect_aresetn[0]                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[15]_i_1_n_0                                                                                                                                                       | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                4 |             16 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[15]_i_1_n_0                                                                                                                                                       | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                8 |             16 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/occ_cnt[15]_i_1_n_0                                                                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                          |                4 |             16 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy6                                                                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                8 |             16 |         2.00 |
|  i_gmii2rgmii/RGMII_rxclk_buf                                  | i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray[5]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/interconnect_aresetn[0]                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/pointer_we                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]_0                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][3][16]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             17 |         2.12 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/state_reg[0][0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][2][16]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             17 |         2.12 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][1][16]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_ar_channel_0/r_push                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][0][16]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             17 |         2.12 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][0][16]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             17 |         2.12 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][3][16]_i_1__2_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             17 |         2.12 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][2][16]_i_1__2_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             17 |         2.12 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][1][16]_i_1__2_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             17 |         2.12 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][0][16]_i_1__2_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             17 |         2.12 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][0][16]_i_1__1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             17 |         2.12 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][1][16]_i_1__1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][2][16]_i_1__1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             17 |         2.12 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                   |                4 |             17 |         4.25 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][3][16]_i_1__1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             17 |         1.89 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][3][16]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][2][16]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][1][16]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                5 |             18 |         3.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                              | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                6 |             18 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                             | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                3 |             18 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                             | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                3 |             18 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                             | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                2 |             18 |         9.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                             | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                2 |             18 |         9.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                             | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                4 |             18 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                             | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                2 |             18 |         9.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                             | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                2 |             18 |         9.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                             | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                2 |             18 |         9.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                              | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                3 |             18 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                              | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                7 |             18 |         2.57 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                              | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                5 |             18 |         3.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[2]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                   | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                |               14 |             18 |         1.29 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                              | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                4 |             18 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                              | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                3 |             18 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                              | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                4 |             18 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                              | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                4 |             18 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                   | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                8 |             19 |         2.38 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                    | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                4 |             20 |         5.00 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                                            | i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_1[5]                                                                                                                                                                                   |                6 |             20 |         3.33 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                                                    | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                9 |             21 |         2.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             21 |         3.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/set_act_req                                                                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                          |               19 |             21 |         1.11 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             21 |         2.62 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/wren                                                                                                                                             |                6 |             22 |         3.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[25]_0[0]                                                                                                                   |                6 |             22 |         3.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy7                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             22 |         3.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             22 |         3.14 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                         | i_gmii2rgmii/i_rgmii_gmii/i_fifo/Ren_I                                                                                                                                                                                                                                                     | i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_1[5]                                                                                                                                                                                   |                6 |             23 |         3.83 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_fclk                                                                                                                                                                                              | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |               13 |             23 |         1.77 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_5[0]                                                                                                                                                                                                      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                7 |             24 |         3.43 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_1010                                                                                                  |                5 |             24 |         4.80 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |               21 |             24 |         1.14 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                               |                6 |             24 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/app_rdy_r_reg_0[0]                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |               15 |             25 |         1.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_0                                                                                                                                                                                                             | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                          |               13 |             25 |         1.92 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                   | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               12 |             25 |         2.08 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                           | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                           |                7 |             25 |         3.57 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                         |                6 |             26 |         4.33 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk1                      |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             27 |         6.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                         |                3 |             28 |         9.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                6 |             29 |         4.83 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                         |                3 |             29 |         9.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                         |                5 |             29 |         5.80 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy6                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             30 |         2.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             30 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/valid_Write                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             31 |         7.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |             31 |         6.20 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                              | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                 |                4 |             32 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/interval_counter_high                                                                                                                                               |                5 |             32 |         6.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4_sys_rst/U0/interconnect_aresetn[0]                                                                                                                                                                                   |               18 |             32 |         1.78 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                |               20 |             32 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                6 |             32 |         5.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                    | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                            |               19 |             32 |         1.68 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                            |               14 |             32 |         2.29 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                                               | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                             |               15 |             32 |         2.13 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_1                                                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                5 |             32 |         6.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                           |               13 |             32 |         2.46 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1_n_0                                                                                                                  |               14 |             32 |         2.29 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                |               19 |             32 |         1.68 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                |               20 |             32 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                5 |             32 |         6.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                |               21 |             32 |         1.52 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                   | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                7 |             32 |         4.57 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer0                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                4 |             32 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/reg_bank_v1_0_0/U0/reg_bank_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                   | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               23 |             32 |         1.39 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy4                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[18].sync_reg_reg[1]_1                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[18].sync_reg_reg[1]_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_0                                                                                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_10                                                                                                                                                     |                9 |             32 |         3.56 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_2                                                                                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_11                                                                                                                                                     |                9 |             32 |         3.56 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_1                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_10                                                                                                                                                      |                9 |             32 |         3.56 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_0                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_0                                                                                                                                                       |               10 |             32 |         3.20 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_3                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_2                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[1]_0[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_2[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               25 |             32 |         1.28 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_3[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/valid_Write                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[1]_0[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_seq_cnt_gt_0_reg[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[1].I_Part_Of_Zero_Detect/SR[0]                                               |                5 |             33 |         6.60 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_ready                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               13 |             33 |         2.54 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/M_READY_I                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |                6 |             33 |         5.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1__1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             34 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_2[0]                                                                                                                                                                 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |               19 |             34 |         1.79 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               15 |             34 |         2.27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                5 |             34 |         6.80 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               15 |             34 |         2.27 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             34 |         2.83 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             34 |         2.43 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             34 |         2.43 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             34 |         2.62 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1__1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             34 |         2.27 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                                                                                   | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |               15 |             34 |         2.27 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               15 |             34 |         2.27 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             34 |         2.43 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1__1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             34 |         2.43 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                         |                3 |             34 |        11.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                         |                3 |             34 |        11.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1__1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             34 |         2.27 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[3]_178                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               18 |             35 |         1.94 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[0]_177                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               17 |             35 |         2.06 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[2]_176                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               16 |             35 |         2.19 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[1]_159                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               18 |             35 |         1.94 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                    | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                        |               11 |             36 |         3.27 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                         |               18 |             38 |         2.11 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_4[0]                                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                 |               17 |             38 |         2.24 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |               17 |             38 |         2.24 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             39 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_4[1]                                                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                 |               17 |             39 |         2.29 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             40 |         5.71 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      | Mercury_XU5_i/smartconnect_00/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             40 |         5.71 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |               20 |             42 |         2.10 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy3                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             47 |         4.27 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                    | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                             |               28 |             50 |         1.79 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy5                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             52 |         6.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               20 |             54 |         2.70 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               23 |             54 |         2.35 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               17 |             59 |         3.47 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/IO_Addr_Strobe00_in                                                                                                                                                                                           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/peripheral_reset[0]                                                                                                                                             |               16 |             60 |         3.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | Mercury_XU5_i/ddr4_sys_rst/U0/interconnect_aresetn[0]                                                                                                                                                                                   |               21 |             60 |         2.86 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | Mercury_XU5_i/ddr4_sys_rst/U0/interconnect_aresetn[0]                                                                                                                                                                                   |               20 |             60 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               16 |             62 |         3.88 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               19 |             62 |         3.26 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |               23 |             62 |         2.70 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |               16 |             62 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               24 |             63 |         2.62 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                    | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                       |               19 |             63 |         3.32 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[63]_i_1_n_0                                                                                                                          |               27 |             64 |         2.37 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum                                                                                                                  |               33 |             71 |         2.15 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/smartconnect_00/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                          |               24 |             75 |         3.12 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/if_missed_fetch_reg                                                                             |                                                                                                                                                                                                                                         |                5 |             75 |        15.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |               31 |             92 |         2.97 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                 |               28 |            104 |         3.71 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                             |               48 |            107 |         2.23 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal                                                                                                                                             |               33 |            122 |         3.70 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                           |               47 |            124 |         2.64 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/sel                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               19 |            128 |         6.74 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_valid_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                |               25 |            129 |         5.16 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                      |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               49 |            131 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal                                                                                                                          |               34 |            138 |         4.06 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                                                                      | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |               30 |            144 |         4.80 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               27 |            145 |         5.37 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                                                    |                                                                                                                                                                                                                                         |               25 |            145 |         5.80 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                         |               25 |            145 |         5.80 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               27 |            145 |         5.37 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/S_AXI_RREADY_I                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                                         |               32 |            146 |         4.56 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                                                    |                                                                                                                                                                                                                                         |               38 |            147 |         3.87 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                         |               39 |            147 |         3.77 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                   | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                             |               71 |            188 |         2.65 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wdf_rdy_ns                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |            192 |        16.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               45 |            192 |         4.27 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                          |               65 |            204 |         3.14 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |               62 |            208 |         3.35 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                          |               65 |            230 |         3.54 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk         |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               46 |            296 |         6.43 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                          |               80 |            297 |         3.71 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk      |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |              104 |            414 |         3.98 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk_0 |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |              782 |           2743 |         3.51 |
+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


