/*
    Copyright 2023-2025 Hydr8gon

    This file is part of 3Beans.

    3Beans is free software: you can redistribute it and/or modify it
    under the terms of the GNU General Public License as published by
    the Free Software Foundation, either version 3 of the License, or
    (at your option) any later version.

    3Beans is distributed in the hope that it will be useful, but
    WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
    General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with 3Beans. If not, see <https://www.gnu.org/licenses/>.
*/

#include "../core.h"

int TeakInterp::banke(uint16_t opcode) { // BANKE BankFlags6
    // Swap banked address registers if their bits are set
    if (opcode & BIT(0)) std::swap(regR[0], shadR[0]);
    if (opcode & BIT(1)) std::swap(regR[1], shadR[1]);
    if (opcode & BIT(2)) std::swap(regR[4], shadR[2]);
    if (opcode & BIT(4)) std::swap(regR[7], shadR[3]);

    // Swap banked step/mod registers based on STP16 if their bits are set
    for (int i = 0; i < 2; i++) {
        if (opcode & BIT(3 + i * 2)) {
            std::swap(regCfg[i], shadCfg[i]);
            (this->*writeCfgx[i])(regCfg[i]);
            if (regMod[1] & BIT(12)) // STP16
                std::swap(regStep0[i], shadStep0[i]);
        }
    }
    return 1;
}

// Set up a block repeat with a loop count and end address
#define BKREP_FUNC(name, op0, op1h) int TeakInterp::name(uint16_t opcode) { \
    uint16_t param = readParam(); \
    uint8_t count = (regStt[2] >> 12) & 0x7; \
    if (count < 4) { \
        bkStart[count] = regPc; \
        bkEnd[count] = ((((op1h) & 0x10000) | param) + 1) & 0x1FFFF; \
        bkStack[count] = regLc; \
        regLc = (op0); \
        regStt[2] = (regStt[2] | BIT(15)) + BIT(12); \
        regIcr = (regIcr | BIT(4)) + BIT(5); \
    } \
    return 2; \
}

BKREP_FUNC(bkrepI8, (opcode & 0xFF), regPc) // BKREP Imm8u, Address16
BKREP_FUNC(bkrepReg, *readReg[opcode & 0x1F], (opcode << 11)) // BKREP Register, Address18
BKREP_FUNC(bkrepR6, regR[6], (opcode << 16)) // BKREP R6, Address18

// Restore the current BKREP loop state from memory and push it
#define BKREPRST_FUNC(name, op0) int TeakInterp::name(uint16_t opcode) { \
    uint16_t &reg = op0; \
    uint8_t count = (regStt[2] >> 12) & 0x7; \
    uint16_t ext = core.dsp.readData(reg++); \
    bkEnd[count] = ((ext << 8) & 0x10000) | core.dsp.readData(reg++); \
    bkStart[count] = ((ext << 16) & 0x10000) | core.dsp.readData(reg++); \
    regLc = core.dsp.readData(reg++); \
    if ((ext & BIT(15)) && count < 4) { \
        regStt[2] = (regStt[2] | BIT(15)) + BIT(12); \
        regIcr = (regIcr | BIT(4)) + BIT(5); \
    } \
    return 1; \
}

BKREPRST_FUNC(bkreprstMrar, regR[arRn[opcode & 0x3]]) // BKREPRST MemRar
BKREPRST_FUNC(bkreprstMsp, regSp) // BKREPRST MemSp

// Store the current BKREP loop state to memory and pop it
#define BKREPSTO_FUNC(name, op0) int TeakInterp::name(uint16_t opcode) { \
    uint16_t &reg = op0; \
    uint8_t count = std::max(0, int((regStt[2] >> 12) & 0x7) - 1); \
    core.dsp.writeData(--reg, regLc); \
    core.dsp.writeData(--reg, bkStart[count]); \
    core.dsp.writeData(--reg, bkEnd[count]); \
    uint16_t ext = (regStt[2] & BIT(15)) | ((bkEnd[count] >> 8) & 0x300) | ((bkStart[count] >> 16) & 0x3); \
    core.dsp.writeData(--reg, ext); \
    bkrepPop(count); \
    return 1; \
}

BKREPSTO_FUNC(bkrepstoMrar, regR[arRn[opcode & 0x3]]) // BKREPSTO MemRar
BKREPSTO_FUNC(bkrepstoMsp, regSp) // BKREPSTO MemSp

int TeakInterp::_break(uint16_t opcode) { // BREAK
    // Break out of the current BKREP loop
    uint8_t count = std::max(0, int((regStt[2] >> 12) & 0x7) - 1);
    bkrepPop(count);
    return 1;
}

int TeakInterp::br(uint16_t opcode) { // BR Address18, Cond
    // Branch to an 18-bit address if the condition is met
    uint16_t param = readParam();
    if (checkCond(opcode))
        regPc = ((opcode << 12) & 0x10000) | param;
    return 2;
}

int TeakInterp::brr(uint16_t opcode) { // BRR RelAddr7, Cond
    // Catch idle loops and halt instead of executing them
    if (opcode == 0x57F0)
        core.schedule(TEAK_STOP_CYCLES, 0);

    // Branch to a relative 7-bit signed offset if the condition is met
    if (checkCond(opcode))
        regPc += int8_t(opcode >> 3) >> 1;
    return 1;
}

int TeakInterp::call(uint16_t opcode) { // CALL Address18, Cond
    // Branch to an 18-bit address and push PC to the stack if the condition is met
    uint16_t param = readParam();
    if (checkCond(opcode)) {
        core.dsp.writeData(--regSp, regPc >> ((regMod[3] & BIT(14)) ? 16 : 0));
        core.dsp.writeData(--regSp, regPc >> ((regMod[3] & BIT(14)) ? 0 : 16));
        regPc = ((opcode << 12) & 0x10000) | param;
    }
    return 2;
}

// Branch to an A accumulator address and push PC to the stack
#define CALLA_FUNC(name, op0) int TeakInterp::name(uint16_t opcode) { \
    core.dsp.writeData(--regSp, regPc >> ((regMod[3] & BIT(14)) ? 16 : 0)); \
    core.dsp.writeData(--regSp, regPc >> ((regMod[3] & BIT(14)) ? 0 : 16)); \
    regPc = (op0) & 0x1FFFF; \
    return 1; \
}

CALLA_FUNC(callaA, regA[(opcode >> 4) & 0x1].v) // CALLA Ax
CALLA_FUNC(callaAl, ((regStt[2] << 10) & 0x10000) | regA[(opcode >> 8) & 0x1].l) // CALLA Axl

int TeakInterp::callr(uint16_t opcode) { // CALLR RelAddr7, Cond
    // Branch to a relative 7-bit signed offset and push PC to the stack if the condition is met
    if (checkCond(opcode)) {
        core.dsp.writeData(--regSp, regPc >> ((regMod[3] & BIT(14)) ? 16 : 0));
        core.dsp.writeData(--regSp, regPc >> ((regMod[3] & BIT(14)) ? 0 : 16));
        regPc += int8_t(opcode >> 3) >> 1;
    }
    return 1;
}

int TeakInterp::cntxR(uint16_t opcode) { // CNTX R
    // Pop status flags from shadow STT registers and swap program bank bits
    writeStt0(shadStt[0]);
    writeStt1((regStt[1] & ~0x10) | (shadStt[1] & 0x10));
    uint16_t temp = regStt[2];
    writeStt2(shadStt[2]);
    shadStt[2] = temp;

    // Swap MOD bits with shadow registers, except for outputs and context control
    temp = regMod[0];
    writeMod0((regMod[0] & ~0x6CE3) | (shadMod[0] & 0x6CE3));
    shadMod[0] = temp;
    std::swap(regMod[1], shadMod[1]);
    writeMod1(regMod[1]);
    std::swap(regMod[2], shadMod[2]);
    writeMod2(regMod[2]);
    temp = regMod[3];
    writeMod3((regMod[3] & ~0xF00) | (shadMod[3] & 0xF00));
    shadMod[3] = temp;

    // Swap AR/ARP registers with their shadows
    for (int i = 0; i < 2; i++) {
        std::swap(regAr[i], shadAr[i]);
        (this->*writeArArp[i])(regAr[i]);
    }
    for (int i = 0; i < 4; i++) {
        std::swap(regArp[i], shadArp[i]);
        (this->*writeArArp[i + 2])(regArp[i]);
    }

    // Swap A1 and B1, or pop them from shadows based on the CCNTA bit
    if (regMod[3] & BIT(13)) {
        std::swap(regA[1].v, regB[1].v);
    }
    else {
        regA[1].v = shadA[0].v;
        regB[1].v = shadA[1].v;
    }

    // Pop REPC from its shadow register if the CREP bit is clear
    if (~regMod[3] & BIT(15))
        regRepc = shadRepc;
    return 1;
}

int TeakInterp::cntxS(uint16_t opcode) { // CNTX S
    // Push status flags to shadow STT registers and swap program bank bits
    shadStt[0] = regStt[0];
    shadStt[1] = regStt[1];
    uint16_t temp = regStt[2];
    writeStt2(shadStt[2]);
    shadStt[2] = temp;

    // Swap MOD bits with shadow registers, except for outputs and context control
    temp = regMod[0];
    writeMod0((regMod[0] & ~0x6CE3) | (shadMod[0] & 0x6CE3));
    shadMod[0] = temp;
    std::swap(regMod[1], shadMod[1]);
    writeMod1(regMod[1]);
    std::swap(regMod[2], shadMod[2]);
    writeMod2(regMod[2]);
    temp = regMod[3];
    writeMod3((regMod[3] & ~0xF00) | (shadMod[3] & 0xF00));
    shadMod[3] = temp;

    // Swap AR/ARP registers with their shadows
    for (int i = 0; i < 2; i++) {
        std::swap(regAr[i], shadAr[i]);
        (this->*writeArArp[i])(regAr[i]);
    }
    for (int i = 0; i < 4; i++) {
        std::swap(regArp[i], shadArp[i]);
        (this->*writeArArp[i + 2])(regArp[i]);
    }

    // Swap A1/B1 and set flags, or push them to shadows based on the CCNTA bit
    if (regMod[3] & BIT(13)) {
        std::swap(regA[1].v, regB[1].v);
        writeStt0((regStt[0] & ~0xE4) | calcZmne(regA[1].v));
    }
    else {
        shadA[0].v = regA[1].v;
        shadA[1].v = regB[1].v;
    }

    // Push REPC to its shadow register if the CREP bit is clear
    if (~regMod[3] & BIT(15))
        shadRepc = regRepc;
    return 1;
}

int TeakInterp::dint(uint16_t opcode) { // DINT
    // Clear the interrupt enable bit
    regSt[0] &= ~BIT(1);
    regMod[3] &= ~BIT(7);
    return 1;
}

int TeakInterp::eint(uint16_t opcode) { // EINT
    // Set the interrupt enable bit
    regSt[0] |= BIT(1);
    regMod[3] |= BIT(7);
    core.dsp.updateIcuState();
    return 1;
}

int TeakInterp::movpdw(uint16_t opcode) { // MOVPDW ProgMemAx, PC
    // Branch to an address from program memory addressed by an A accumulator
    uint32_t address = 0x1FF00000 + ((regA[(opcode >> 8) & 0x1].v & 0x1FFFF) << 1);
    uint16_t h = core.memory.read<uint16_t>(ARM11, address + 0);
    uint16_t l = core.memory.read<uint16_t>(ARM11, address + 2);
    regPc = ((h << 16) | l) & 0x1FFFF;
    return 1;
}

int TeakInterp::nop(uint16_t opcode) { // NOP
    // Do nothing
    return 1;
}

// Set up the next opcode to repeat with a count value
#define REP_FUNC(name, op0) int TeakInterp::name(uint16_t opcode) { \
    regRepc = op0; \
    repAddr = regPc; \
    return 1; \
}

REP_FUNC(repI8, (opcode & 0xFF)) // REP Imm8u
REP_FUNC(repReg, *readReg[opcode & 0x1F]) // REP Register
REP_FUNC(repR6, regR[6]) // REP R6

int TeakInterp::ret(uint16_t opcode) { // RET, Cond
    // Pop PC from the stack if the condition is met
    if (checkCond(opcode)) {
        uint16_t h = core.dsp.readData(regSp++);
        uint16_t l = core.dsp.readData(regSp++);
        regPc = ((regMod[3] & BIT(14)) ? ((l << 16) | h) : ((h << 16) | l)) & 0x1FFFF;
    }
    return 1;
}

int TeakInterp::reti(uint16_t opcode) { // RETI, Cond
    // Return from an interrupt if the condition is met
    if (checkCond(opcode)) {
        // Pop PC from the stack
        uint16_t h = core.dsp.readData(regSp++);
        uint16_t l = core.dsp.readData(regSp++);
        regPc = ((regMod[3] & BIT(14)) ? ((l << 16) | h) : ((h << 16) | l)) & 0x1FFFF;

        // Set the IE bit and optionally restore context
        if (opcode & BIT(4)) cntxR(0);
        regSt[0] |= BIT(1);
        regMod[3] |= BIT(7);
        core.dsp.updateIcuState();
    }
    return 1;
}

int TeakInterp::rets(uint16_t opcode) { // RETS, Imm8u
    // Pop PC from the stack and add an 8-bit immediate to SP
    uint16_t h = core.dsp.readData(regSp++);
    uint16_t l = core.dsp.readData(regSp++);
    regPc = ((regMod[3] & BIT(14)) ? ((l << 16) | h) : ((h << 16) | l)) & 0x1FFFF;
    regSp += (opcode & 0xFF);
    return 1;
}
