// Seed: 4094254077
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_6 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd74,
    parameter id_1 = 32'd21,
    parameter id_3 = 32'd58
) (
    input uwire _id_0,
    input tri   _id_1,
    input wand  id_2,
    input tri1  _id_3
);
  wire id_5;
  wire [id_0 : id_1  -  1] id_6;
  logic [7:0] id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_5,
      id_6,
      id_6
  );
  assign id_5 = id_7[id_3];
  wire id_8;
endmodule
