// Seed: 1500017181
module module_0 (
    output tri0  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    output wand  id_3,
    input  tri0  id_4,
    input  wire  id_5,
    output wor   id_6,
    output wor   id_7,
    input  wor   id_8,
    input  wand  id_9,
    output uwire id_10,
    output wire  id_11,
    output tri   id_12,
    input  wor   id_13
);
endmodule
module module_1 (
    output wire id_0,
    input  tri1 id_1,
    output wor  id_2,
    input  wand id_3
);
  not primCall (id_2, id_1);
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_2,
      id_3
  );
  supply0 id_5;
  assign id_5 = 1 != 1;
endmodule
