
---------- Begin Simulation Statistics ----------
simSeconds                                   0.345364                       # Number of seconds simulated (Second)
simTicks                                 345364104000                       # Number of ticks simulated (Tick)
finalTick                                345364104000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     38.11                       # Real time elapsed on the host (Second)
hostTickRate                               9062882826                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     777908                       # Number of bytes of host memory used (Byte)
simInsts                                     63007688                       # Number of instructions simulated (Count)
simOps                                       63007688                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1653415                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1653415                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        345364104                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data       22844923                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          22844923                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      22844923                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         22844923                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        19247                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           19247                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        19247                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          19247                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1855244000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1855244000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1855244000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1855244000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     22864170                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      22864170                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     22864170                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     22864170                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.000842                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.000842                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.000842                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.000842                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 96391.333714                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 96391.333714                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 96391.333714                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 96391.333714                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        18648                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             18648                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        19247                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        19247                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        19247                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        19247                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1778256000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1778256000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1778256000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1778256000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000842                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000842                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000842                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000842                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 92391.333714                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 92391.333714                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 92391.333714                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 92391.333714                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  18735                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     17314929                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        17314929                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        12635                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         12635                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    352307000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    352307000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     17327564                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     17327564                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000729                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000729                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 27883.419074                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 27883.419074                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        12635                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        12635                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    301767000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    301767000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000729                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000729                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 23883.419074                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 23883.419074                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      5529994                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        5529994                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         6612                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         6612                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1502937000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1502937000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      5536606                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      5536606                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001194                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001194                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 227304.446461                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 227304.446461                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         6612                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         6612                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1476489000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1476489000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001194                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001194                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 223304.446461                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 223304.446461                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 345364104000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           510.733635                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             22864170                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              19247                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            1187.934224                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              470000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   510.733635                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.997527                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.997527                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          207                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          205                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          182932607                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         182932607                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 345364104000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts     63007688                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps      63007688                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses     62805064                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses           18                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns       300343                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts      3181201                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts     62805064                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts           18                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads     92193671                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites     60198326                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads           18                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs     22864272                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts     17327564                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts      5536708                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 345364103.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches      3484183                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu     40143527     63.71%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     63.71% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead     17327564     27.50%     91.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite      5536690      8.79%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite           18      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total     63007799                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst       63007366                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          63007366                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      63007366                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         63007366                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          433                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             433                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          433                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            433                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     99704000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     99704000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     99704000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     99704000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     63007799                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      63007799                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     63007799                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     63007799                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000007                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000007                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 230263.279446                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 230263.279446                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 230263.279446                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 230263.279446                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          433                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          433                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          433                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          433                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     97972000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     97972000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     97972000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     97972000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000007                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000007                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000007                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000007                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 226263.279446                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 226263.279446                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 226263.279446                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 226263.279446                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                     22                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     63007366                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        63007366                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          433                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           433                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     99704000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     99704000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     63007799                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     63007799                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 230263.279446                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 230263.279446                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          433                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          433                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     97972000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     97972000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000007                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 226263.279446                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 226263.279446                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 345364104000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           366.252723                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             63007799                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                433                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           145514.547344                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              227000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   366.252723                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.715337                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.715337                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          411                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           28                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          357                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.802734                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          504062825                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         504062825                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 345364104000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 345364104000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     9                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                13068                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          18648                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict                137                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                6612                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               6612                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           13068                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port          888                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port        57229                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    58117                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        27712                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      2425280                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   2452992                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                                28                       # Total snoops (Count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               19708                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.001522                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.038987                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     19678     99.85%     99.85% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                        30      0.15%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 19708                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 345364104000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             75733000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1299000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            57741000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           38437                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        18757                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops                28                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops           28                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                 2                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             12656                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                12658                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst                2                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            12656                       # number of overall hits (Count)
system.l2cache.overallHits::total               12658                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             431                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            6591                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               7022                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            431                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           6591                       # number of overall misses (Count)
system.l2cache.overallMisses::total              7022                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     95765000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data   1466869000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    1562634000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     95765000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data   1466869000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   1562634000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           433                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         19247                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            19680                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          433                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        19247                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           19680                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.995381                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.342443                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.356809                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.995381                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.342443                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.356809                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 222192.575406                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 222556.364740                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 222534.035887                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 222192.575406                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 222556.364740                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 222534.035887                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.demandMshrMisses::cpu.inst          431                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         6591                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           7022                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          431                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         6591                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          7022                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     88869000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data   1361413000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   1450282000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     88869000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data   1361413000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   1450282000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.995381                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.342443                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.356809                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.995381                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.342443                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.356809                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 206192.575406                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 206556.364740                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 206534.035887                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 206192.575406                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 206556.364740                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 206534.035887                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                        28                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks            6                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total            6                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data           137                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total              137                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         6475                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           6475                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data   1441100000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total   1441100000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         6612                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         6612                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.979280                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.979280                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 222563.706564                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 222563.706564                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         6475                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         6475                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data   1337500000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total   1337500000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.979280                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.979280                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 206563.706564                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 206563.706564                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst            2                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        12519                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        12521                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          431                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data          116                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          547                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     95765000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data     25769000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    121534000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          433                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        12635                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        13068                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.995381                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.009181                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.041858                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 222192.575406                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 222146.551724                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 222182.815356                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          431                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data          116                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          547                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     88869000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     23913000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    112782000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.995381                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.009181                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.041858                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 206192.575406                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 206146.551724                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 206182.815356                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        18648                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        18648                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        18648                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        18648                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 345364104000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             6378.535831                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   38429                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  7022                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  5.472657                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 210000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::cpu.inst   346.167505                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  6032.368326                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.042257                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.736373                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.778630                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         6994                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              37                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              32                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4            6925                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.853760                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                314502                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               314502                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 345364104000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp                  547                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict                  6                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq                6475                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp               6475                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq             547                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache.cpu_side_port        14050                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache.cpu_side_port       449408                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                                 0                       # Total snoops (Count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples                7022                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean                      0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev                     0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                      7022    100.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total                  7022                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 345364104000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy              7028000                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy            21066000                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests            7028                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests            6                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops                 0                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.demandMisses::cpu.inst             431                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data            6591                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total               7022                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst            431                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data           6591                       # number of overall misses (Count)
system.l3cache.overallMisses::total              7022                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst     81111000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data   1242775000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total    1323886000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst     81111000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data   1242775000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total   1323886000                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst           431                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data          6591                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total             7022                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst          431                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data         6591                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total            7022                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data             1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 188192.575406                       # average overall miss latency ((Cycle/Count))
system.l3cache.demandAvgMissLatency::cpu.data 188556.364740                       # average overall miss latency ((Cycle/Count))
system.l3cache.demandAvgMissLatency::total 188534.035887                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 188192.575406                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::cpu.data 188556.364740                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::total 188534.035887                       # average overall miss latency ((Cycle/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.demandMshrMisses::cpu.inst          431                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data         6591                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total           7022                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst          431                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data         6591                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total          7022                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst     65164000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data    998908000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total   1064072000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst     65164000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data    998908000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total   1064072000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 151192.575406                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 151556.364740                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.demandAvgMshrMissLatency::total 151534.035887                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 151192.575406                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 151556.364740                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::total 151534.035887                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.replacements                         0                       # number of replacements (Count)
system.l3cache.ReadExReq.misses::cpu.data         6475                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total           6475                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data   1220950000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total   1220950000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data         6475                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total         6475                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 188563.706564                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 188563.706564                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data         6475                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total         6475                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data    981375000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total    981375000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 151563.706564                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 151563.706564                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.misses::cpu.inst          431                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data          116                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total          547                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst     81111000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data     21825000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total    102936000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst          431                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data          116                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total          547                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 188192.575406                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 188146.551724                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 188182.815356                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst          431                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data          116                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total          547                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst     65164000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data     17533000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total     82697000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 151192.575406                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 151146.551724                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 151182.815356                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 345364104000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse             6400.527451                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                    7028                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                  7022                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  1.000854                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                 172000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::cpu.inst   368.158399                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data  6032.369051                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.002809                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.046023                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.048832                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1024         7022                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1024::0              37                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1              32                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::4            6953                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1024     0.053574                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses                119470                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses               119470                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 345364104000                       # Cumulative time (in ticks) in various power states (Tick)
system.l4bus.transDist::ReadResp                  547                       # Transaction distribution (Count)
system.l4bus.transDist::ReadExReq                6475                       # Transaction distribution (Count)
system.l4bus.transDist::ReadExResp               6475                       # Transaction distribution (Count)
system.l4bus.transDist::ReadSharedReq             547                       # Transaction distribution (Count)
system.l4bus.pktCount_system.l3cache.mem_side_port::system.l4cache.cpu_side_port        14044                       # Packet count per connected requestor and responder (Count)
system.l4bus.pktSize_system.l3cache.mem_side_port::system.l4cache.cpu_side_port       449408                       # Cumulative packet size per connected requestor and responder (Byte)
system.l4bus.snoops                                 0                       # Total snoops (Count)
system.l4bus.snoopTraffic                           0                       # Total snoop traffic (Byte)
system.l4bus.snoopFanout::samples                7022                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::mean                      0                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::stdev                     0                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l4bus.snoopFanout::0                      7022    100.00%    100.00% # Request fanout histogram (Count)
system.l4bus.snoopFanout::1                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l4bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l4bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::max_value                 0                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::total                  7022                       # Request fanout histogram (Count)
system.l4bus.power_state.pwrStateResidencyTicks::UNDEFINED 345364104000                       # Cumulative time (in ticks) in various power states (Tick)
system.l4bus.reqLayer0.occupancy              7022000                       # Layer occupancy (ticks) (Tick)
system.l4bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l4bus.respLayer0.occupancy            21066000                       # Layer occupancy (ticks) (Tick)
system.l4bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l4bus.snoop_filter.totRequests            7022                       # Total number of requests made to the snoop filter. (Count)
system.l4bus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l4bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l4bus.snoop_filter.totSnoops                 0                       # Total number of snoops made to the snoop filter. (Count)
system.l4bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l4bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l4cache.demandMisses::cpu.inst             431                       # number of demand (read+write) misses (Count)
system.l4cache.demandMisses::cpu.data            6591                       # number of demand (read+write) misses (Count)
system.l4cache.demandMisses::total               7022                       # number of demand (read+write) misses (Count)
system.l4cache.overallMisses::cpu.inst            431                       # number of overall misses (Count)
system.l4cache.overallMisses::cpu.data           6591                       # number of overall misses (Count)
system.l4cache.overallMisses::total              7022                       # number of overall misses (Count)
system.l4cache.demandMissLatency::cpu.inst     48355000                       # number of demand (read+write) miss ticks (Tick)
system.l4cache.demandMissLatency::cpu.data    741859000                       # number of demand (read+write) miss ticks (Tick)
system.l4cache.demandMissLatency::total     790214000                       # number of demand (read+write) miss ticks (Tick)
system.l4cache.overallMissLatency::cpu.inst     48355000                       # number of overall miss ticks (Tick)
system.l4cache.overallMissLatency::cpu.data    741859000                       # number of overall miss ticks (Tick)
system.l4cache.overallMissLatency::total    790214000                       # number of overall miss ticks (Tick)
system.l4cache.demandAccesses::cpu.inst           431                       # number of demand (read+write) accesses (Count)
system.l4cache.demandAccesses::cpu.data          6591                       # number of demand (read+write) accesses (Count)
system.l4cache.demandAccesses::total             7022                       # number of demand (read+write) accesses (Count)
system.l4cache.overallAccesses::cpu.inst          431                       # number of overall (read+write) accesses (Count)
system.l4cache.overallAccesses::cpu.data         6591                       # number of overall (read+write) accesses (Count)
system.l4cache.overallAccesses::total            7022                       # number of overall (read+write) accesses (Count)
system.l4cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l4cache.demandMissRate::cpu.data             1                       # miss rate for demand accesses (Ratio)
system.l4cache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.l4cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l4cache.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l4cache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.l4cache.demandAvgMissLatency::cpu.inst 112192.575406                       # average overall miss latency ((Cycle/Count))
system.l4cache.demandAvgMissLatency::cpu.data 112556.364740                       # average overall miss latency ((Cycle/Count))
system.l4cache.demandAvgMissLatency::total 112534.035887                       # average overall miss latency ((Cycle/Count))
system.l4cache.overallAvgMissLatency::cpu.inst 112192.575406                       # average overall miss latency ((Cycle/Count))
system.l4cache.overallAvgMissLatency::cpu.data 112556.364740                       # average overall miss latency ((Cycle/Count))
system.l4cache.overallAvgMissLatency::total 112534.035887                       # average overall miss latency ((Cycle/Count))
system.l4cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l4cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l4cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l4cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l4cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l4cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l4cache.demandMshrMisses::cpu.inst          431                       # number of demand (read+write) MSHR misses (Count)
system.l4cache.demandMshrMisses::cpu.data         6591                       # number of demand (read+write) MSHR misses (Count)
system.l4cache.demandMshrMisses::total           7022                       # number of demand (read+write) MSHR misses (Count)
system.l4cache.overallMshrMisses::cpu.inst          431                       # number of overall MSHR misses (Count)
system.l4cache.overallMshrMisses::cpu.data         6591                       # number of overall MSHR misses (Count)
system.l4cache.overallMshrMisses::total          7022                       # number of overall MSHR misses (Count)
system.l4cache.demandMshrMissLatency::cpu.inst     36718000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l4cache.demandMshrMissLatency::cpu.data    563902000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l4cache.demandMshrMissLatency::total    600620000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l4cache.overallMshrMissLatency::cpu.inst     36718000                       # number of overall MSHR miss ticks (Tick)
system.l4cache.overallMshrMissLatency::cpu.data    563902000                       # number of overall MSHR miss ticks (Tick)
system.l4cache.overallMshrMissLatency::total    600620000                       # number of overall MSHR miss ticks (Tick)
system.l4cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l4cache.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l4cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l4cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l4cache.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l4cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l4cache.demandAvgMshrMissLatency::cpu.inst 85192.575406                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.demandAvgMshrMissLatency::cpu.data 85556.364740                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.demandAvgMshrMissLatency::total 85534.035887                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.overallAvgMshrMissLatency::cpu.inst 85192.575406                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.overallAvgMshrMissLatency::cpu.data 85556.364740                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.overallAvgMshrMissLatency::total 85534.035887                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.replacements                         0                       # number of replacements (Count)
system.l4cache.ReadExReq.misses::cpu.data         6475                       # number of ReadExReq misses (Count)
system.l4cache.ReadExReq.misses::total           6475                       # number of ReadExReq misses (Count)
system.l4cache.ReadExReq.missLatency::cpu.data    728850000                       # number of ReadExReq miss ticks (Tick)
system.l4cache.ReadExReq.missLatency::total    728850000                       # number of ReadExReq miss ticks (Tick)
system.l4cache.ReadExReq.accesses::cpu.data         6475                       # number of ReadExReq accesses(hits+misses) (Count)
system.l4cache.ReadExReq.accesses::total         6475                       # number of ReadExReq accesses(hits+misses) (Count)
system.l4cache.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.avgMissLatency::cpu.data 112563.706564                       # average ReadExReq miss latency ((Tick/Count))
system.l4cache.ReadExReq.avgMissLatency::total 112563.706564                       # average ReadExReq miss latency ((Tick/Count))
system.l4cache.ReadExReq.mshrMisses::cpu.data         6475                       # number of ReadExReq MSHR misses (Count)
system.l4cache.ReadExReq.mshrMisses::total         6475                       # number of ReadExReq MSHR misses (Count)
system.l4cache.ReadExReq.mshrMissLatency::cpu.data    554025000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l4cache.ReadExReq.mshrMissLatency::total    554025000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l4cache.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.avgMshrMissLatency::cpu.data 85563.706564                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l4cache.ReadExReq.avgMshrMissLatency::total 85563.706564                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.misses::cpu.inst          431                       # number of ReadSharedReq misses (Count)
system.l4cache.ReadSharedReq.misses::cpu.data          116                       # number of ReadSharedReq misses (Count)
system.l4cache.ReadSharedReq.misses::total          547                       # number of ReadSharedReq misses (Count)
system.l4cache.ReadSharedReq.missLatency::cpu.inst     48355000                       # number of ReadSharedReq miss ticks (Tick)
system.l4cache.ReadSharedReq.missLatency::cpu.data     13009000                       # number of ReadSharedReq miss ticks (Tick)
system.l4cache.ReadSharedReq.missLatency::total     61364000                       # number of ReadSharedReq miss ticks (Tick)
system.l4cache.ReadSharedReq.accesses::cpu.inst          431                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l4cache.ReadSharedReq.accesses::cpu.data          116                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l4cache.ReadSharedReq.accesses::total          547                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l4cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.avgMissLatency::cpu.inst 112192.575406                       # average ReadSharedReq miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMissLatency::cpu.data 112146.551724                       # average ReadSharedReq miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMissLatency::total 112182.815356                       # average ReadSharedReq miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.mshrMisses::cpu.inst          431                       # number of ReadSharedReq MSHR misses (Count)
system.l4cache.ReadSharedReq.mshrMisses::cpu.data          116                       # number of ReadSharedReq MSHR misses (Count)
system.l4cache.ReadSharedReq.mshrMisses::total          547                       # number of ReadSharedReq MSHR misses (Count)
system.l4cache.ReadSharedReq.mshrMissLatency::cpu.inst     36718000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l4cache.ReadSharedReq.mshrMissLatency::cpu.data      9877000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l4cache.ReadSharedReq.mshrMissLatency::total     46595000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l4cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 85192.575406                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMshrMissLatency::cpu.data 85146.551724                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMshrMissLatency::total 85182.815356                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l4cache.power_state.pwrStateResidencyTicks::UNDEFINED 345364104000                       # Cumulative time (in ticks) in various power states (Tick)
system.l4cache.tags.tagsInUse             6400.528020                       # Average ticks per tags in use ((Tick/Count))
system.l4cache.tags.totalRefs                    7022                       # Total number of references to valid blocks. (Count)
system.l4cache.tags.sampledRefs                  7022                       # Sample count of references to valid blocks. (Count)
system.l4cache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.l4cache.tags.warmupTick                 144000                       # The tick when the warmup percentage was hit. (Tick)
system.l4cache.tags.occupancies::cpu.inst   368.158434                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l4cache.tags.occupancies::cpu.data  6032.369586                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l4cache.tags.avgOccs::cpu.inst        0.001404                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l4cache.tags.avgOccs::cpu.data        0.023012                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l4cache.tags.avgOccs::total           0.024416                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l4cache.tags.occupanciesTaskId::1024         7022                       # Occupied blocks per task id (Count)
system.l4cache.tags.ageTaskId_1024::0              37                       # Occupied blocks per task id, per block age (Count)
system.l4cache.tags.ageTaskId_1024::1              32                       # Occupied blocks per task id, per block age (Count)
system.l4cache.tags.ageTaskId_1024::4            6953                       # Occupied blocks per task id, per block age (Count)
system.l4cache.tags.ratioOccsTaskId::1024     0.026787                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l4cache.tags.tagAccesses                119374                       # Number of tag accesses (Count)
system.l4cache.tags.dataAccesses               119374                       # Number of data accesses (Count)
system.l4cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 345364104000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_cpu.inst::samples       862.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     13182.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000023300                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000142900                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               375986                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         7022                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      14044                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                  14044                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     7022                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     7022                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   449408                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1301258.56970938                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   345363853000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                    49183117.77                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        27584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       421824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 79869.331179826375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 1221389.238529548980                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          862                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        13182                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     21628800                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    335583400                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25091.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     25457.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        27584                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       421824                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          449408                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        27584                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        27584                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           431                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          6591                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             7022                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst           79869                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         1221389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total            1301259                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst        79869                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total          79869                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst          79869                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        1221389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total           1301259                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 14044                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1757                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1757                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1753                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1753                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1755                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1755                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1757                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1757                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                173235800                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               44940800                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           357212200                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12335.22                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3200.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            25435.22                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    0                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate              0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        14044                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean           32                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    32.000000                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::32-35        14044    100.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        14044                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 449408                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                 1.301259                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  10000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.01                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.01                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                 0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 345364104000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     1935511.200000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           969864                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    2007196.800000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1552207127.998425                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 261433327.200375                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 16357322611.175650                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   18175875638.379108                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower     52.628155                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 340071931500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   5235070000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT     57102500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     1931104.800000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           967656                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    2002627.200000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1552207127.998425                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 261427672.800375                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 16357327372.775650                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   18175863561.579105                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower     52.628120                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 340072061500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   5235070000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     56972500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.actEnergy     1933308.000000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.preEnergy           968760                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.readEnergy    2004912.000000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.refreshEnergy 1552207127.998425                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.actBackEnergy 261430500.000375                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.preBackEnergy 16357324991.975651                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.totalEnergy   18175869599.979107                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.averagePower     52.628138                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank2.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::IDLE 340071996500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::REF   5235070000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::ACT     57037500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.actEnergy     1935511.200000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.preEnergy           969864                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.readEnergy    2007196.800000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.refreshEnergy 1552207127.998425                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.actBackEnergy 261433327.200375                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.preBackEnergy 16357322611.175652                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.totalEnergy   18175875638.379120                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.averagePower     52.628155                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank3.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::IDLE 340071931500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::REF   5235070000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::ACT     57102500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 345364104000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 547                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               6475                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              6475                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            547                       # Transaction distribution (Count)
system.membus.pktCount_system.l4cache.mem_side_port::system.mem_ctrl.port        14044                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   14044                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l4cache.mem_side_port::system.mem_ctrl.port       449408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   449408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               7022                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     7022    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 7022                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 345364104000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             7022000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           38612700                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           7022                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
