{"sha": "4f7d854795b86031099e9292e8b74d0791186898", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NGY3ZDg1NDc5NWI4NjAzMTA5OWU5MjkyZThiNzRkMDc5MTE4Njg5OA==", "commit": {"author": {"name": "Richard Guenther", "email": "rguenther@suse.de", "date": "2006-11-18T20:03:52Z"}, "committer": {"name": "Richard Biener", "email": "rguenth@gcc.gnu.org", "date": "2006-11-18T20:03:52Z"}, "message": "i386.c (ix86_builtins): New array for ix86 builtin function decls.\n\n2006-11-18  Richard Guenther  <rguenther@suse.de>\n\n\t* config/i386/i386.c (ix86_builtins): New array for ix86\n\tbuiltin function decls.\n\t(def_builtin): New function.\n\t(def_builtin_const): Likewise.\n\t(ix86_init_mmx_sse_builtins): Mark sqrt and cvt builtins const.\n\nFrom-SVN: r118974", "tree": {"sha": "6b8f1584294c84f168c73292a9626d0edb93b359", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/6b8f1584294c84f168c73292a9626d0edb93b359"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/4f7d854795b86031099e9292e8b74d0791186898", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4f7d854795b86031099e9292e8b74d0791186898", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4f7d854795b86031099e9292e8b74d0791186898", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4f7d854795b86031099e9292e8b74d0791186898/comments", "author": {"login": "rguenth", "id": 2046526, "node_id": "MDQ6VXNlcjIwNDY1MjY=", "avatar_url": "https://avatars.githubusercontent.com/u/2046526?v=4", "gravatar_id": "", "url": "https://api.github.com/users/rguenth", "html_url": "https://github.com/rguenth", "followers_url": "https://api.github.com/users/rguenth/followers", "following_url": "https://api.github.com/users/rguenth/following{/other_user}", "gists_url": "https://api.github.com/users/rguenth/gists{/gist_id}", "starred_url": "https://api.github.com/users/rguenth/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/rguenth/subscriptions", "organizations_url": "https://api.github.com/users/rguenth/orgs", "repos_url": "https://api.github.com/users/rguenth/repos", "events_url": "https://api.github.com/users/rguenth/events{/privacy}", "received_events_url": "https://api.github.com/users/rguenth/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "05f85dbb6d432b042168f029d5da62f1d4672844", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/05f85dbb6d432b042168f029d5da62f1d4672844", "html_url": "https://github.com/Rust-GCC/gccrs/commit/05f85dbb6d432b042168f029d5da62f1d4672844"}], "stats": {"total": 114, "additions": 75, "deletions": 39}, "files": [{"sha": "e37276edb40fc25e69f06a8b973394a6e0c3f6bc", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4f7d854795b86031099e9292e8b74d0791186898/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4f7d854795b86031099e9292e8b74d0791186898/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=4f7d854795b86031099e9292e8b74d0791186898", "patch": "@@ -1,3 +1,11 @@\n+2006-11-18  Richard Guenther  <rguenther@suse.de>\n+\n+\t* config/i386/i386.c (ix86_builtins): New array for ix86\n+\tbuiltin function decls.\n+\t(def_builtin): New function.\n+\t(def_builtin_const): Likewise.\n+\t(ix86_init_mmx_sse_builtins): Mark sqrt and cvt builtins const.\n+\n 2006-11-18  Vladimir Makarov  <vmakarov@redhat.com>\n \n \t* doc/invoke.texi (core2): Add item."}, {"sha": "b6898a1302fb20d1bbc58aec202c9553e30e5de3", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 67, "deletions": 39, "changes": 106, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4f7d854795b86031099e9292e8b74d0791186898/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4f7d854795b86031099e9292e8b74d0791186898/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=4f7d854795b86031099e9292e8b74d0791186898", "patch": "@@ -14835,13 +14835,41 @@ enum ix86_builtins\n   IX86_BUILTIN_MAX\n };\n \n-#define def_builtin(MASK, NAME, TYPE, CODE)\t\t\t\t\\\n-do {\t\t\t\t\t\t\t\t\t\\\n-  if ((MASK) & target_flags\t\t\t\t\t\t\\\n-      && (!((MASK) & MASK_64BIT) || TARGET_64BIT))\t\t\t\\\n-    add_builtin_function ((NAME), (TYPE), (CODE), BUILT_IN_MD,\t\\\n-\t\t\t NULL, NULL_TREE);\t\t\t\\\n-} while (0)\n+/* Table for the ix86 builtin decls.  */\n+static GTY(()) tree ix86_builtins[(int) IX86_BUILTIN_MAX];\n+\n+/* Add a ix86 target builtin function with CODE, NAME and TYPE.  Do so,\n+ * if the target_flags include one of MASK.  Stores the function decl\n+ * in the ix86_builtins array.\n+ * Returns the function decl or NULL_TREE, if the builtin was not added.  */\n+\n+static inline tree\n+def_builtin (int mask, const char *name, tree type, enum ix86_builtins code)\n+{\n+  tree decl = NULL_TREE;\n+\n+  if (mask & target_flags\n+      && (!(mask & MASK_64BIT) || TARGET_64BIT))\n+    {\n+      decl = add_builtin_function (name, type, code, BUILT_IN_MD,\n+\t\t\t\t   NULL, NULL_TREE);\n+      ix86_builtins[(int) code] = decl;\n+    }\n+\n+  return decl;\n+}\n+\n+/* Like def_builtin, but also marks the function decl \"const\".  */\n+\n+static inline tree\n+def_builtin_const (int mask, const char *name, tree type,\n+\t\t   enum ix86_builtins code)\n+{\n+  tree decl = def_builtin (mask, name, type, code);\n+  if (decl)\n+    TREE_READONLY (decl) = 1;\n+  return decl;\n+}\n \n /* Bits for builtin_description.flag.  */\n \n@@ -15708,15 +15736,15 @@ ix86_init_mmx_sse_builtins (void)\n \n   def_builtin (MASK_SSE, \"__builtin_ia32_ldmxcsr\", void_ftype_unsigned, IX86_BUILTIN_LDMXCSR);\n   def_builtin (MASK_SSE, \"__builtin_ia32_stmxcsr\", unsigned_ftype_void, IX86_BUILTIN_STMXCSR);\n-  def_builtin (MASK_SSE, \"__builtin_ia32_cvtpi2ps\", v4sf_ftype_v4sf_v2si, IX86_BUILTIN_CVTPI2PS);\n-  def_builtin (MASK_SSE, \"__builtin_ia32_cvtps2pi\", v2si_ftype_v4sf, IX86_BUILTIN_CVTPS2PI);\n-  def_builtin (MASK_SSE, \"__builtin_ia32_cvtsi2ss\", v4sf_ftype_v4sf_int, IX86_BUILTIN_CVTSI2SS);\n-  def_builtin (MASK_SSE | MASK_64BIT, \"__builtin_ia32_cvtsi642ss\", v4sf_ftype_v4sf_int64, IX86_BUILTIN_CVTSI642SS);\n-  def_builtin (MASK_SSE, \"__builtin_ia32_cvtss2si\", int_ftype_v4sf, IX86_BUILTIN_CVTSS2SI);\n-  def_builtin (MASK_SSE | MASK_64BIT, \"__builtin_ia32_cvtss2si64\", int64_ftype_v4sf, IX86_BUILTIN_CVTSS2SI64);\n-  def_builtin (MASK_SSE, \"__builtin_ia32_cvttps2pi\", v2si_ftype_v4sf, IX86_BUILTIN_CVTTPS2PI);\n-  def_builtin (MASK_SSE, \"__builtin_ia32_cvttss2si\", int_ftype_v4sf, IX86_BUILTIN_CVTTSS2SI);\n-  def_builtin (MASK_SSE | MASK_64BIT, \"__builtin_ia32_cvttss2si64\", int64_ftype_v4sf, IX86_BUILTIN_CVTTSS2SI64);\n+  def_builtin_const (MASK_SSE, \"__builtin_ia32_cvtpi2ps\", v4sf_ftype_v4sf_v2si, IX86_BUILTIN_CVTPI2PS);\n+  def_builtin_const (MASK_SSE, \"__builtin_ia32_cvtps2pi\", v2si_ftype_v4sf, IX86_BUILTIN_CVTPS2PI);\n+  def_builtin_const (MASK_SSE, \"__builtin_ia32_cvtsi2ss\", v4sf_ftype_v4sf_int, IX86_BUILTIN_CVTSI2SS);\n+  def_builtin_const (MASK_SSE | MASK_64BIT, \"__builtin_ia32_cvtsi642ss\", v4sf_ftype_v4sf_int64, IX86_BUILTIN_CVTSI642SS);\n+  def_builtin_const (MASK_SSE, \"__builtin_ia32_cvtss2si\", int_ftype_v4sf, IX86_BUILTIN_CVTSS2SI);\n+  def_builtin_const (MASK_SSE | MASK_64BIT, \"__builtin_ia32_cvtss2si64\", int64_ftype_v4sf, IX86_BUILTIN_CVTSS2SI64);\n+  def_builtin_const (MASK_SSE, \"__builtin_ia32_cvttps2pi\", v2si_ftype_v4sf, IX86_BUILTIN_CVTTPS2PI);\n+  def_builtin_const (MASK_SSE, \"__builtin_ia32_cvttss2si\", int_ftype_v4sf, IX86_BUILTIN_CVTTSS2SI);\n+  def_builtin_const (MASK_SSE | MASK_64BIT, \"__builtin_ia32_cvttss2si64\", int64_ftype_v4sf, IX86_BUILTIN_CVTTSS2SI64);\n \n   def_builtin (MASK_SSE | MASK_3DNOW_A, \"__builtin_ia32_maskmovq\", void_ftype_v8qi_v8qi_pchar, IX86_BUILTIN_MASKMOVQ);\n \n@@ -15741,8 +15769,8 @@ ix86_init_mmx_sse_builtins (void)\n   def_builtin (MASK_SSE, \"__builtin_ia32_rcpss\", v4sf_ftype_v4sf, IX86_BUILTIN_RCPSS);\n   def_builtin (MASK_SSE, \"__builtin_ia32_rsqrtps\", v4sf_ftype_v4sf, IX86_BUILTIN_RSQRTPS);\n   def_builtin (MASK_SSE, \"__builtin_ia32_rsqrtss\", v4sf_ftype_v4sf, IX86_BUILTIN_RSQRTSS);\n-  def_builtin (MASK_SSE, \"__builtin_ia32_sqrtps\", v4sf_ftype_v4sf, IX86_BUILTIN_SQRTPS);\n-  def_builtin (MASK_SSE, \"__builtin_ia32_sqrtss\", v4sf_ftype_v4sf, IX86_BUILTIN_SQRTSS);\n+  def_builtin_const (MASK_SSE, \"__builtin_ia32_sqrtps\", v4sf_ftype_v4sf, IX86_BUILTIN_SQRTPS);\n+  def_builtin_const (MASK_SSE, \"__builtin_ia32_sqrtss\", v4sf_ftype_v4sf, IX86_BUILTIN_SQRTSS);\n \n   def_builtin (MASK_SSE, \"__builtin_ia32_shufps\", v4sf_ftype_v4sf_v4sf_int, IX86_BUILTIN_SHUFPS);\n \n@@ -15796,35 +15824,35 @@ ix86_init_mmx_sse_builtins (void)\n   def_builtin (MASK_SSE2, \"__builtin_ia32_pshufhw\", v8hi_ftype_v8hi_int, IX86_BUILTIN_PSHUFHW);\n   def_builtin (MASK_SSE2, \"__builtin_ia32_psadbw128\", v2di_ftype_v16qi_v16qi, IX86_BUILTIN_PSADBW128);\n \n-  def_builtin (MASK_SSE2, \"__builtin_ia32_sqrtpd\", v2df_ftype_v2df, IX86_BUILTIN_SQRTPD);\n-  def_builtin (MASK_SSE2, \"__builtin_ia32_sqrtsd\", v2df_ftype_v2df, IX86_BUILTIN_SQRTSD);\n+  def_builtin_const (MASK_SSE2, \"__builtin_ia32_sqrtpd\", v2df_ftype_v2df, IX86_BUILTIN_SQRTPD);\n+  def_builtin_const (MASK_SSE2, \"__builtin_ia32_sqrtsd\", v2df_ftype_v2df, IX86_BUILTIN_SQRTSD);\n \n   def_builtin (MASK_SSE2, \"__builtin_ia32_shufpd\", v2df_ftype_v2df_v2df_int, IX86_BUILTIN_SHUFPD);\n \n-  def_builtin (MASK_SSE2, \"__builtin_ia32_cvtdq2pd\", v2df_ftype_v4si, IX86_BUILTIN_CVTDQ2PD);\n-  def_builtin (MASK_SSE2, \"__builtin_ia32_cvtdq2ps\", v4sf_ftype_v4si, IX86_BUILTIN_CVTDQ2PS);\n+  def_builtin_const (MASK_SSE2, \"__builtin_ia32_cvtdq2pd\", v2df_ftype_v4si, IX86_BUILTIN_CVTDQ2PD);\n+  def_builtin_const (MASK_SSE2, \"__builtin_ia32_cvtdq2ps\", v4sf_ftype_v4si, IX86_BUILTIN_CVTDQ2PS);\n \n-  def_builtin (MASK_SSE2, \"__builtin_ia32_cvtpd2dq\", v4si_ftype_v2df, IX86_BUILTIN_CVTPD2DQ);\n-  def_builtin (MASK_SSE2, \"__builtin_ia32_cvtpd2pi\", v2si_ftype_v2df, IX86_BUILTIN_CVTPD2PI);\n-  def_builtin (MASK_SSE2, \"__builtin_ia32_cvtpd2ps\", v4sf_ftype_v2df, IX86_BUILTIN_CVTPD2PS);\n-  def_builtin (MASK_SSE2, \"__builtin_ia32_cvttpd2dq\", v4si_ftype_v2df, IX86_BUILTIN_CVTTPD2DQ);\n-  def_builtin (MASK_SSE2, \"__builtin_ia32_cvttpd2pi\", v2si_ftype_v2df, IX86_BUILTIN_CVTTPD2PI);\n+  def_builtin_const (MASK_SSE2, \"__builtin_ia32_cvtpd2dq\", v4si_ftype_v2df, IX86_BUILTIN_CVTPD2DQ);\n+  def_builtin_const (MASK_SSE2, \"__builtin_ia32_cvtpd2pi\", v2si_ftype_v2df, IX86_BUILTIN_CVTPD2PI);\n+  def_builtin_const (MASK_SSE2, \"__builtin_ia32_cvtpd2ps\", v4sf_ftype_v2df, IX86_BUILTIN_CVTPD2PS);\n+  def_builtin_const (MASK_SSE2, \"__builtin_ia32_cvttpd2dq\", v4si_ftype_v2df, IX86_BUILTIN_CVTTPD2DQ);\n+  def_builtin_const (MASK_SSE2, \"__builtin_ia32_cvttpd2pi\", v2si_ftype_v2df, IX86_BUILTIN_CVTTPD2PI);\n \n-  def_builtin (MASK_SSE2, \"__builtin_ia32_cvtpi2pd\", v2df_ftype_v2si, IX86_BUILTIN_CVTPI2PD);\n+  def_builtin_const (MASK_SSE2, \"__builtin_ia32_cvtpi2pd\", v2df_ftype_v2si, IX86_BUILTIN_CVTPI2PD);\n \n-  def_builtin (MASK_SSE2, \"__builtin_ia32_cvtsd2si\", int_ftype_v2df, IX86_BUILTIN_CVTSD2SI);\n-  def_builtin (MASK_SSE2, \"__builtin_ia32_cvttsd2si\", int_ftype_v2df, IX86_BUILTIN_CVTTSD2SI);\n-  def_builtin (MASK_SSE2 | MASK_64BIT, \"__builtin_ia32_cvtsd2si64\", int64_ftype_v2df, IX86_BUILTIN_CVTSD2SI64);\n-  def_builtin (MASK_SSE2 | MASK_64BIT, \"__builtin_ia32_cvttsd2si64\", int64_ftype_v2df, IX86_BUILTIN_CVTTSD2SI64);\n+  def_builtin_const (MASK_SSE2, \"__builtin_ia32_cvtsd2si\", int_ftype_v2df, IX86_BUILTIN_CVTSD2SI);\n+  def_builtin_const (MASK_SSE2, \"__builtin_ia32_cvttsd2si\", int_ftype_v2df, IX86_BUILTIN_CVTTSD2SI);\n+  def_builtin_const (MASK_SSE2 | MASK_64BIT, \"__builtin_ia32_cvtsd2si64\", int64_ftype_v2df, IX86_BUILTIN_CVTSD2SI64);\n+  def_builtin_const (MASK_SSE2 | MASK_64BIT, \"__builtin_ia32_cvttsd2si64\", int64_ftype_v2df, IX86_BUILTIN_CVTTSD2SI64);\n \n-  def_builtin (MASK_SSE2, \"__builtin_ia32_cvtps2dq\", v4si_ftype_v4sf, IX86_BUILTIN_CVTPS2DQ);\n-  def_builtin (MASK_SSE2, \"__builtin_ia32_cvtps2pd\", v2df_ftype_v4sf, IX86_BUILTIN_CVTPS2PD);\n-  def_builtin (MASK_SSE2, \"__builtin_ia32_cvttps2dq\", v4si_ftype_v4sf, IX86_BUILTIN_CVTTPS2DQ);\n+  def_builtin_const (MASK_SSE2, \"__builtin_ia32_cvtps2dq\", v4si_ftype_v4sf, IX86_BUILTIN_CVTPS2DQ);\n+  def_builtin_const (MASK_SSE2, \"__builtin_ia32_cvtps2pd\", v2df_ftype_v4sf, IX86_BUILTIN_CVTPS2PD);\n+  def_builtin_const (MASK_SSE2, \"__builtin_ia32_cvttps2dq\", v4si_ftype_v4sf, IX86_BUILTIN_CVTTPS2DQ);\n \n-  def_builtin (MASK_SSE2, \"__builtin_ia32_cvtsi2sd\", v2df_ftype_v2df_int, IX86_BUILTIN_CVTSI2SD);\n-  def_builtin (MASK_SSE2 | MASK_64BIT, \"__builtin_ia32_cvtsi642sd\", v2df_ftype_v2df_int64, IX86_BUILTIN_CVTSI642SD);\n-  def_builtin (MASK_SSE2, \"__builtin_ia32_cvtsd2ss\", v4sf_ftype_v4sf_v2df, IX86_BUILTIN_CVTSD2SS);\n-  def_builtin (MASK_SSE2, \"__builtin_ia32_cvtss2sd\", v2df_ftype_v2df_v4sf, IX86_BUILTIN_CVTSS2SD);\n+  def_builtin_const (MASK_SSE2, \"__builtin_ia32_cvtsi2sd\", v2df_ftype_v2df_int, IX86_BUILTIN_CVTSI2SD);\n+  def_builtin_const (MASK_SSE2 | MASK_64BIT, \"__builtin_ia32_cvtsi642sd\", v2df_ftype_v2df_int64, IX86_BUILTIN_CVTSI642SD);\n+  def_builtin_const (MASK_SSE2, \"__builtin_ia32_cvtsd2ss\", v4sf_ftype_v4sf_v2df, IX86_BUILTIN_CVTSD2SS);\n+  def_builtin_const (MASK_SSE2, \"__builtin_ia32_cvtss2sd\", v2df_ftype_v2df_v4sf, IX86_BUILTIN_CVTSS2SD);\n \n   def_builtin (MASK_SSE2, \"__builtin_ia32_clflush\", void_ftype_pcvoid, IX86_BUILTIN_CLFLUSH);\n   def_builtin (MASK_SSE2, \"__builtin_ia32_lfence\", void_ftype_void, IX86_BUILTIN_LFENCE);"}]}