
---------- Begin Simulation Statistics ----------
simSeconds                                          2                       # Number of seconds simulated (Second)
simTicks                                 2000000000000                       # Number of ticks simulated (Tick)
finalTick                                7408562716000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   6883.17                       # Real time elapsed on the host (Second)
hostTickRate                                290563657                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8608796                       # Number of bytes of host memory used (Byte)
simInsts                                   1602249691                       # Number of instructions simulated (Count)
simOps                                     1603495068                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   232778                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     232959                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.demandHits::processor.cores.core.mmu.dtb.walker       846128                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.demandHits::total       846128                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::processor.cores.core.mmu.dtb.walker       846128                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::total       846128                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.demandMisses::processor.cores.core.mmu.dtb.walker        13712                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.demandMisses::total        13712                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::processor.cores.core.mmu.dtb.walker        13712                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::total        13712                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.demandMissLatency::processor.cores.core.mmu.dtb.walker    247582000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMissLatency::total    247582000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::processor.cores.core.mmu.dtb.walker    247582000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::total    247582000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandAccesses::processor.cores.core.mmu.dtb.walker       859840                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandAccesses::total       859840                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::processor.cores.core.mmu.dtb.walker       859840                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::total       859840                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandMissRate::processor.cores.core.mmu.dtb.walker     0.015947                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMissRate::total     0.015947                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::processor.cores.core.mmu.dtb.walker     0.015947                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::total     0.015947                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.cores.core.mmu.dtb.walker 18055.863477                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::total 18055.863477                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.cores.core.mmu.dtb.walker 18055.863477                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::total 18055.863477                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.writebacks::writebacks          343                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.writebacks::total          343                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::processor.cores.core.mmu.dtb.walker        13712                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::total        13712                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::processor.cores.core.mmu.dtb.walker        13712                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::total        13712                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.cores.core.mmu.dtb.walker    233870000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::total    233870000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.cores.core.mmu.dtb.walker    233870000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::total    233870000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.cores.core.mmu.dtb.walker     0.015947                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.015947                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.cores.core.mmu.dtb.walker     0.015947                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.015947                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 17055.863477                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total 17055.863477                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 17055.863477                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total 17055.863477                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.replacements         4408                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::processor.cores.core.mmu.dtb.walker       845859                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::total       845859                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::processor.cores.core.mmu.dtb.walker        13584                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::total        13584                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.cores.core.mmu.dtb.walker    246776000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::total    246776000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.cores.core.mmu.dtb.walker       859443                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::total       859443                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.cores.core.mmu.dtb.walker     0.015806                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.015806                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.cores.core.mmu.dtb.walker 18166.666667                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total 18166.666667                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.cores.core.mmu.dtb.walker        13584                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total        13584                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker    233192000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total    233192000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.015806                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.015806                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker 17166.666667                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total 17166.666667                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.WriteReq.hits::processor.cores.core.mmu.dtb.walker          269                       # number of WriteReq hits (Count)
board.cache_hierarchy.dptw_caches.WriteReq.hits::total          269                       # number of WriteReq hits (Count)
board.cache_hierarchy.dptw_caches.WriteReq.misses::processor.cores.core.mmu.dtb.walker          128                       # number of WriteReq misses (Count)
board.cache_hierarchy.dptw_caches.WriteReq.misses::total          128                       # number of WriteReq misses (Count)
board.cache_hierarchy.dptw_caches.WriteReq.missLatency::processor.cores.core.mmu.dtb.walker       806000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.WriteReq.missLatency::total       806000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.WriteReq.accesses::processor.cores.core.mmu.dtb.walker          397                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.WriteReq.accesses::total          397                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.WriteReq.missRate::processor.cores.core.mmu.dtb.walker     0.322418                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.WriteReq.missRate::total     0.322418                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.WriteReq.avgMissLatency::processor.cores.core.mmu.dtb.walker  6296.875000                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.WriteReq.avgMissLatency::total  6296.875000                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.WriteReq.mshrMisses::processor.cores.core.mmu.dtb.walker          128                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.WriteReq.mshrMisses::total          128                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.WriteReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker       678000                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.WriteReq.mshrMissLatency::total       678000                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.WriteReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.322418                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.WriteReq.mshrMissRate::total     0.322418                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.WriteReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker  5296.875000                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.WriteReq.avgMshrMissLatency::total  5296.875000                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.tags.tagsInUse    59.917067                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches.tags.totalRefs       859840                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.sampledRefs        13584                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.avgRefs    63.297998                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches.tags.warmupTick 5408566014000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches.tags.occupancies::processor.cores.core.mmu.dtb.walker    59.917067                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::processor.cores.core.mmu.dtb.walker     0.468102                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::total     0.468102                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3           40                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4           87                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.dptw_caches.tags.tagAccesses      3452944                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches.tags.dataAccesses      3452944                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iocache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iocache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iocache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.demandHits::processor.cores.core.mmu.itb.walker        20487                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.demandHits::total        20487                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::processor.cores.core.mmu.itb.walker        20487                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::total        20487                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.demandMisses::processor.cores.core.mmu.itb.walker         2085                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iptw_caches.demandMisses::total         2085                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iptw_caches.overallMisses::processor.cores.core.mmu.itb.walker         2085                       # number of overall misses (Count)
board.cache_hierarchy.iptw_caches.overallMisses::total         2085                       # number of overall misses (Count)
board.cache_hierarchy.iptw_caches.demandMissLatency::processor.cores.core.mmu.itb.walker     92654000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iptw_caches.demandMissLatency::total     92654000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iptw_caches.overallMissLatency::processor.cores.core.mmu.itb.walker     92654000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iptw_caches.overallMissLatency::total     92654000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iptw_caches.demandAccesses::processor.cores.core.mmu.itb.walker        22572                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::total        22572                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::processor.cores.core.mmu.itb.walker        22572                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::total        22572                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.demandMissRate::processor.cores.core.mmu.itb.walker     0.092371                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches.demandMissRate::total     0.092371                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches.overallMissRate::processor.cores.core.mmu.itb.walker     0.092371                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches.overallMissRate::total     0.092371                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches.demandAvgMissLatency::processor.cores.core.mmu.itb.walker 44438.369305                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iptw_caches.demandAvgMissLatency::total 44438.369305                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iptw_caches.overallAvgMissLatency::processor.cores.core.mmu.itb.walker 44438.369305                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.overallAvgMissLatency::total 44438.369305                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.writebacks::writebacks           20                       # number of writebacks (Count)
board.cache_hierarchy.iptw_caches.writebacks::total           20                       # number of writebacks (Count)
board.cache_hierarchy.iptw_caches.demandMshrMisses::processor.cores.core.mmu.itb.walker         2085                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iptw_caches.demandMshrMisses::total         2085                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iptw_caches.overallMshrMisses::processor.cores.core.mmu.itb.walker         2085                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iptw_caches.overallMshrMisses::total         2085                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iptw_caches.demandMshrMissLatency::processor.cores.core.mmu.itb.walker     90569000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.demandMshrMissLatency::total     90569000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.overallMshrMissLatency::processor.cores.core.mmu.itb.walker     90569000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.overallMshrMissLatency::total     90569000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.demandMshrMissRate::processor.cores.core.mmu.itb.walker     0.092371                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches.demandMshrMissRate::total     0.092371                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches.overallMshrMissRate::processor.cores.core.mmu.itb.walker     0.092371                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches.overallMshrMissRate::total     0.092371                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 43438.369305                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::total 43438.369305                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 43438.369305                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::total 43438.369305                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.replacements          896                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::processor.cores.core.mmu.itb.walker        20487                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::total        20487                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.misses::processor.cores.core.mmu.itb.walker         2085                       # number of ReadReq misses (Count)
board.cache_hierarchy.iptw_caches.ReadReq.misses::total         2085                       # number of ReadReq misses (Count)
board.cache_hierarchy.iptw_caches.ReadReq.missLatency::processor.cores.core.mmu.itb.walker     92654000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iptw_caches.ReadReq.missLatency::total     92654000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.cores.core.mmu.itb.walker        22572                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::total        22572                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.ReadReq.missRate::processor.cores.core.mmu.itb.walker     0.092371                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches.ReadReq.missRate::total     0.092371                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::processor.cores.core.mmu.itb.walker 44438.369305                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::total 44438.369305                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::processor.cores.core.mmu.itb.walker         2085                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::total         2085                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::processor.cores.core.mmu.itb.walker     90569000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::total     90569000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::processor.cores.core.mmu.itb.walker     0.092371                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::total     0.092371                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::processor.cores.core.mmu.itb.walker 43438.369305                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::total 43438.369305                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.tags.tagsInUse    40.998285                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches.tags.totalRefs        22572                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.sampledRefs         2085                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.avgRefs    10.825899                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches.tags.warmupTick 5408563034000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches.tags.occupancies::processor.cores.core.mmu.itb.walker    40.998285                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::processor.cores.core.mmu.itb.walker     0.320299                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.320299                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           74                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.578125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iptw_caches.tags.tagAccesses        92373                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches.tags.dataAccesses        92373                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.demandHits::processor.cores.core.data    458359536                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.demandHits::total    458359536                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::processor.cores.core.data    458359536                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::total    458359536                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.demandMisses::processor.cores.core.data      2475723                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.demandMisses::total      2475723                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::processor.cores.core.data      2475723                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::total      2475723                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.demandMissLatency::processor.cores.core.data 168291672971                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMissLatency::total 168291672971                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::processor.cores.core.data 168291672971                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::total 168291672971                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandAccesses::processor.cores.core.data    460835259                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandAccesses::total    460835259                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::processor.cores.core.data    460835259                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::total    460835259                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandMissRate::processor.cores.core.data     0.005372                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMissRate::total     0.005372                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::processor.cores.core.data     0.005372                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::total     0.005372                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.cores.core.data 67976.778085                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 67976.778085                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.cores.core.data 67976.778085                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 67976.778085                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs         6841                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets         4854                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs         1215                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets          128                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs     5.630453                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets    37.921875                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.writebacks::writebacks       639104                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.writebacks::total       639104                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::processor.cores.core.data      1846818                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::total      1846818                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::processor.cores.core.data      1846818                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::total      1846818                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::processor.cores.core.data       628905                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::total       628905                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher       360056                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::processor.cores.core.data       628905                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::total       988961                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.cores.core.data         9815                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::total         9815                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.cores.core.data  42350258942                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::total  42350258942                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher  35650270648                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.cores.core.data  42350258942                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::total  78000529590                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::processor.cores.core.data    915574000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::total    915574000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.cores.core.data     0.001365                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.001365                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.cores.core.data     0.001365                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.002146                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.cores.core.data 67339.676011                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 67339.676011                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 99013.127536                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.cores.core.data 67339.676011                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 78871.188641                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::processor.cores.core.data 93283.138054                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::total 93283.138054                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.replacements       985333                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.CleanInvalidReq.missLatency::processor.cores.core.data    341635000                       # number of CleanInvalidReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.CleanInvalidReq.missLatency::total    341635000                       # number of CleanInvalidReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.CleanInvalidReq.avgMissLatency::processor.cores.core.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.CleanInvalidReq.mshrMisses::processor.cores.core.data      7431051                       # number of CleanInvalidReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.CleanInvalidReq.mshrMisses::total      7431051                       # number of CleanInvalidReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.CleanInvalidReq.mshrMissLatency::processor.cores.core.data 163485744000                       # number of CleanInvalidReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.CleanInvalidReq.mshrMissLatency::total 163485744000                       # number of CleanInvalidReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.CleanInvalidReq.mshrMissRate::processor.cores.core.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.CleanInvalidReq.avgMshrMissLatency::processor.cores.core.data 22000.352844                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.CleanInvalidReq.avgMshrMissLatency::total 22000.352844                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher       360056                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total       360056                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher  35650270648                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total  35650270648                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 99013.127536                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 99013.127536                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LoadLockedReq.hits::processor.cores.core.data      1061709                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches.LoadLockedReq.hits::total      1061709                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches.LoadLockedReq.misses::processor.cores.core.data         8146                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches.LoadLockedReq.misses::total         8146                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches.LoadLockedReq.missLatency::processor.cores.core.data    290783000                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LoadLockedReq.missLatency::total    290783000                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LoadLockedReq.accesses::processor.cores.core.data      1069855                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LoadLockedReq.accesses::total      1069855                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LoadLockedReq.missRate::processor.cores.core.data     0.007614                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.LoadLockedReq.missRate::total     0.007614                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.LoadLockedReq.avgMissLatency::processor.cores.core.data 35696.415419                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LoadLockedReq.avgMissLatency::total 35696.415419                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LoadLockedReq.mshrHits::processor.cores.core.data         1682                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.LoadLockedReq.mshrHits::total         1682                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.LoadLockedReq.mshrMisses::processor.cores.core.data         6464                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.LoadLockedReq.mshrMisses::total         6464                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.LoadLockedReq.mshrMissLatency::processor.cores.core.data    225116000                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LoadLockedReq.mshrMissLatency::total    225116000                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LoadLockedReq.mshrMissRate::processor.cores.core.data     0.006042                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.LoadLockedReq.mshrMissRate::total     0.006042                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.LoadLockedReq.avgMshrMissLatency::processor.cores.core.data 34826.113861                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LoadLockedReq.avgMshrMissLatency::total 34826.113861                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.hits::processor.cores.core.data    218367861                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::total    218367861                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::processor.cores.core.data       719574                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::total       719574                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.cores.core.data  42116941000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::total  42116941000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.cores.core.data    219087435                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::total    219087435                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.cores.core.data     0.003284                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.003284                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.cores.core.data 58530.381865                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 58530.381865                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.cores.core.data       317901                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total       317901                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.cores.core.data       401673                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total       401673                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::processor.cores.core.data         6451                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::total         6451                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.cores.core.data  26927910000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total  26927910000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::processor.cores.core.data    915574000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::total    915574000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.cores.core.data     0.001833                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.001833                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.cores.core.data 67039.382782                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 67039.382782                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::processor.cores.core.data 141927.453108                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::total 141927.453108                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.StoreCondReq.hits::processor.cores.core.data       544321                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches.StoreCondReq.hits::total       544321                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches.StoreCondReq.accesses::processor.cores.core.data       544321                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.StoreCondReq.accesses::total       544321                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SwapReq.hits::processor.cores.core.data       694332                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches.SwapReq.hits::total       694332                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches.SwapReq.misses::processor.cores.core.data        15137                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches.SwapReq.misses::total        15137                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches.SwapReq.missLatency::processor.cores.core.data    283761000                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SwapReq.missLatency::total    283761000                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SwapReq.accesses::processor.cores.core.data       709469                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SwapReq.accesses::total       709469                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SwapReq.missRate::processor.cores.core.data     0.021336                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SwapReq.missRate::total     0.021336                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SwapReq.avgMissLatency::processor.cores.core.data 18746.184845                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SwapReq.avgMissLatency::total 18746.184845                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SwapReq.mshrHits::processor.cores.core.data           14                       # number of SwapReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.SwapReq.mshrHits::total           14                       # number of SwapReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.SwapReq.mshrMisses::processor.cores.core.data        15123                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SwapReq.mshrMisses::total        15123                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SwapReq.mshrUncacheable::processor.cores.core.data          689                       # number of SwapReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.SwapReq.mshrUncacheable::total          689                       # number of SwapReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.SwapReq.mshrMissLatency::processor.cores.core.data    267632000                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SwapReq.mshrMissLatency::total    267632000                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SwapReq.mshrMissRate::processor.cores.core.data     0.021316                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SwapReq.mshrMissRate::total     0.021316                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SwapReq.avgMshrMissLatency::processor.cores.core.data 17697.017787                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SwapReq.avgMshrMissLatency::total 17697.017787                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.hits::processor.cores.core.data    239991675                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.hits::total    239991675                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::processor.cores.core.data      1756149                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::total      1756149                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.cores.core.data 126174731971                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::total 126174731971                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.cores.core.data    241747824                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::total    241747824                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.cores.core.data     0.007264                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.007264                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.cores.core.data 71847.395620                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 71847.395620                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.cores.core.data      1528917                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total      1528917                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.cores.core.data       227232                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total       227232                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.cores.core.data         3364                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total         3364                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.cores.core.data  15422348942                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total  15422348942                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.cores.core.data     0.000940                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.000940                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.cores.core.data 67870.497738                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 67870.497738                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses       628905                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued       748377                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUnused        19633                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful       308268                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss          717                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.411915                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage     0.328934                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache       167199                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR       221122                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate       388321                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified      1785283                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit       757808                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand         4538                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage       600397                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage          407                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse   511.569771                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs    461685714                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs      1000701                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs   461.362299                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick 5408562964000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher    87.265478                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.occupancies::processor.cores.core.data   424.304293                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.170440                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::processor.cores.core.data     0.828719                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::total     0.999160                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1022          286                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          226                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::2          122                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::3          164                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::2           74                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::3          148                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1022     0.558594                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024     0.441406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.tagAccesses   3765720341                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses   3765720341                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.demandHits::processor.cores.core.inst    227368035                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.demandHits::total    227368035                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.overallHits::processor.cores.core.inst    227368035                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.overallHits::total    227368035                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.demandMisses::processor.cores.core.inst       296351                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.demandMisses::total       296351                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::processor.cores.core.inst       296351                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::total       296351                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.demandMissLatency::processor.cores.core.inst  10118094000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMissLatency::total  10118094000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::processor.cores.core.inst  10118094000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::total  10118094000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandAccesses::processor.cores.core.inst    227664386                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandAccesses::total    227664386                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::processor.cores.core.inst    227664386                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::total    227664386                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandMissRate::processor.cores.core.inst     0.001302                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMissRate::total     0.001302                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::processor.cores.core.inst     0.001302                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::total     0.001302                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.cores.core.inst 34142.263735                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMissLatency::total 34142.263735                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.cores.core.inst 34142.263735                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::total 34142.263735                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.writebacks::writebacks            1                       # number of writebacks (Count)
board.cache_hierarchy.l1icaches.writebacks::total            1                       # number of writebacks (Count)
board.cache_hierarchy.l1icaches.demandMshrHits::processor.cores.core.inst        40670                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrHits::total        40670                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::processor.cores.core.inst        40670                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::total        40670                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::processor.cores.core.inst       255681                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::total       255681                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::processor.cores.core.inst       255681                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::total       255681                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.cores.core.inst   8399841000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::total   8399841000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.cores.core.inst   8399841000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::total   8399841000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissRate::processor.cores.core.inst     0.001123                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.001123                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::processor.cores.core.inst     0.001123                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.001123                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.cores.core.inst 32852.816596                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total 32852.816596                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.cores.core.inst 32852.816596                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total 32852.816596                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.replacements       255169                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::processor.cores.core.inst    227368035                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::total    227368035                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::processor.cores.core.inst       296351                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::total       296351                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.cores.core.inst  10118094000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::total  10118094000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.accesses::processor.cores.core.inst    227664386                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.accesses::total    227664386                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.missRate::processor.cores.core.inst     0.001302                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.001302                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.cores.core.inst 34142.263735                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total 34142.263735                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.cores.core.inst        40670                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::total        40670                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.cores.core.inst       255681                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total       255681                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.cores.core.inst   8399841000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total   8399841000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.cores.core.inst     0.001123                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.001123                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.cores.core.inst 32852.816596                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total 32852.816596                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.prefetcher.demandMshrMisses       255681                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse   511.986934                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs    227623716                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs       255681                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs   890.264494                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick 5408562795000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.occupancies::processor.cores.core.inst   511.986934                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::processor.cores.core.inst     0.999974                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::total     0.999974                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3          226                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::4          286                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches.tags.tagAccesses   1821570769                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses   1821570769                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2bus.transDist::ReadReq         6451                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadResp      1045162                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::WriteReq         3364                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::WriteResp         3364                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::WritebackDirty      1142880                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::WriteClean          941                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::CleanEvict       776820                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::HardPFReq       178351                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::UpgradeReq         9866                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::UpgradeResp         9866                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadExReq       208729                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadExResp       208729                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadSharedReq      1038813                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::SwapReq          689                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::SwapResp          689                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::CleanInvalidReq      7431051                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::CleanInvalidResp      7431051                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::BadAddressError          102                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::InvalidateReq        24632                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::InvalidateResp        24632                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port       766531                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port     17887812                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.iptw_caches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         4424                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port        23032                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount::total     18681799                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port     16363648                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port    103345039                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.iptw_caches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port        93632                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port       335552                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize::total    120137871                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.snoops             864383                       # Total snoops (Count)
board.cache_hierarchy.l2bus.snoopTraffic     32931200                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2bus.snoopFanout::samples      9577183                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::mean     0.005817                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::stdev     0.085402                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::0      9528691     99.49%     99.49% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::1        41284      0.43%     99.92% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::2         7196      0.08%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::3           12      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::max_value            3                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::total      9577183                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2bus.reqLayer0.occupancy  11300228280                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer0.occupancy    768099942                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer1.occupancy  10411803665                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer2.occupancy      6281973                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer3.occupancy     41060819                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.snoop_filter.totRequests      9960831                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitSingleRequests      1260528                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitMultiRequests        31136                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.totSnoops        18886                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitSingleSnoops        17295                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitMultiSnoops         1591                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches.prefetcher        68886                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores.core.mmu.dtb.walker         3163                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores.core.mmu.itb.walker          506                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores.core.inst       177700                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores.core.data       188529                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::total       438784                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches.prefetcher        68886                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores.core.mmu.dtb.walker         3163                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores.core.mmu.itb.walker          506                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores.core.inst       177700                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores.core.data       188529                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::total       438784                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.demandMisses::cache_hierarchy.l1dcaches.prefetcher       291000                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores.core.mmu.dtb.walker         1737                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores.core.mmu.itb.walker          937                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores.core.inst        77981                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores.core.data       426529                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::total       798184                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.overallMisses::cache_hierarchy.l1dcaches.prefetcher       291000                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores.core.mmu.dtb.walker         1737                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores.core.mmu.itb.walker          937                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores.core.inst        77981                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores.core.data       426529                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::total       798184                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher  33869705306                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores.core.mmu.dtb.walker    150081000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores.core.mmu.itb.walker     79062000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores.core.inst   5918276000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores.core.data  38676809880                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::total  78693934186                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher  33869705306                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores.core.mmu.dtb.walker    150081000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores.core.mmu.itb.walker     79062000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores.core.inst   5918276000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores.core.data  38676809880                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::total  78693934186                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches.prefetcher       359886                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores.core.mmu.dtb.walker         4900                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores.core.mmu.itb.walker         1443                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores.core.inst       255681                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores.core.data       615058                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::total      1236968                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches.prefetcher       359886                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores.core.mmu.dtb.walker         4900                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores.core.mmu.itb.walker         1443                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores.core.inst       255681                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores.core.data       615058                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::total      1236968                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.808589                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores.core.mmu.dtb.walker     0.354490                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores.core.mmu.itb.walker     0.649342                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores.core.inst     0.304993                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores.core.data     0.693478                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::total     0.645275                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.808589                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores.core.mmu.dtb.walker     0.354490                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores.core.mmu.itb.walker     0.649342                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores.core.inst     0.304993                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores.core.data     0.693478                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::total     0.645275                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 116390.739883                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores.core.mmu.dtb.walker 86402.417962                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores.core.mmu.itb.walker 84377.801494                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores.core.inst 75893.820290                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores.core.data 90678.030990                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::total 98591.219801                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 116390.739883                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores.core.mmu.dtb.walker 86402.417962                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores.core.mmu.itb.walker 84377.801494                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores.core.inst 75893.820290                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores.core.data 90678.030990                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::total 98591.219801                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.blockedCycles::no_mshrs        41054                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2cache.blockedCauses::no_mshrs         2865                       # number of times access was blocked (Count)
board.cache_hierarchy.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2cache.avgBlocked::no_mshrs    14.329494                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2cache.writebacks::writebacks       503412                       # number of writebacks (Count)
board.cache_hierarchy.l2cache.writebacks::total       503412                       # number of writebacks (Count)
board.cache_hierarchy.l2cache.demandMshrHits::cache_hierarchy.l1dcaches.prefetcher        21653                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores.core.mmu.dtb.walker          150                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores.core.mmu.itb.walker           18                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores.core.data          322                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::total        22143                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::cache_hierarchy.l1dcaches.prefetcher        21653                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores.core.mmu.dtb.walker          150                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores.core.mmu.itb.walker           18                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores.core.data          322                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::total        22143                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher       269347                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores.core.mmu.dtb.walker         1587                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores.core.mmu.itb.walker          919                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores.core.inst        77981                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores.core.data       426207                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::total       776041                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher       269347                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l2cache.prefetcher       101858                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores.core.mmu.dtb.walker         1587                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores.core.mmu.itb.walker          919                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores.core.inst        77981                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores.core.data       426207                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::total       877899                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrUncacheable::processor.cores.core.data         9815                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2cache.overallMshrUncacheable::total         9815                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2cache.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher  32020144486                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores.core.mmu.dtb.walker    135580000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores.core.mmu.itb.walker     77009000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores.core.inst   5840291004                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores.core.data  38239867892                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::total  76312892382                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher  32020144486                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l2cache.prefetcher  10040574753                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores.core.mmu.dtb.walker    135580000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores.core.mmu.itb.walker     77009000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores.core.inst   5840291004                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores.core.data  38239867892                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::total  86353467135                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrUncacheableLatency::processor.cores.core.data    889770000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrUncacheableLatency::total    889770000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.748423                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores.core.mmu.dtb.walker     0.323878                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores.core.mmu.itb.walker     0.636868                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores.core.inst     0.304993                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores.core.data     0.692954                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::total     0.627374                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.748423                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores.core.mmu.dtb.walker     0.323878                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores.core.mmu.itb.walker     0.636868                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores.core.inst     0.304993                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores.core.data     0.692954                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::total     0.709718                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 118880.642762                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 85431.632010                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 83796.517954                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores.core.inst 74893.769046                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores.core.data 89721.351109                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::total 98336.160566                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 118880.642762                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 98574.238185                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 85431.632010                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 83796.517954                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores.core.inst 74893.769046                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores.core.data 89721.351109                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::total 98363.783459                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrUncacheableLatency::processor.cores.core.data 90654.100866                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrUncacheableLatency::total 90654.100866                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2cache.replacements       673894                       # number of replacements (Count)
board.cache_hierarchy.l2cache.CleanEvict.mshrMisses::writebacks        10386                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2cache.CleanEvict.mshrMisses::total        10386                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2cache.CleanInvalidReq.missLatency::processor.cores.core.data   4374076000                       # number of CleanInvalidReq miss ticks (Tick)
board.cache_hierarchy.l2cache.CleanInvalidReq.missLatency::total   4374076000                       # number of CleanInvalidReq miss ticks (Tick)
board.cache_hierarchy.l2cache.CleanInvalidReq.avgMissLatency::processor.cores.core.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.CleanInvalidReq.mshrMisses::processor.cores.core.data      7431051                       # number of CleanInvalidReq MSHR misses (Count)
board.cache_hierarchy.l2cache.CleanInvalidReq.mshrMisses::total      7431051                       # number of CleanInvalidReq MSHR misses (Count)
board.cache_hierarchy.l2cache.CleanInvalidReq.mshrMissLatency::processor.cores.core.data 141192503000                       # number of CleanInvalidReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.CleanInvalidReq.mshrMissLatency::total 141192503000                       # number of CleanInvalidReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.CleanInvalidReq.mshrMissRate::processor.cores.core.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
board.cache_hierarchy.l2cache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
board.cache_hierarchy.l2cache.CleanInvalidReq.avgMshrMissLatency::processor.cores.core.data 19000.341002                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.CleanInvalidReq.avgMshrMissLatency::total 19000.341002                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.HardPFReq.mshrMisses::cache_hierarchy.l2cache.prefetcher       101858                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMisses::total       101858                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissLatency::cache_hierarchy.l2cache.prefetcher  10040574753                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissLatency::total  10040574753                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissRate::cache_hierarchy.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 98574.238185                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.HardPFReq.avgMshrMissLatency::total 98574.238185                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.InvalidateReq.hits::cache_hierarchy.l1dcaches.prefetcher            2                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2cache.InvalidateReq.hits::processor.cores.core.data         2652                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2cache.InvalidateReq.hits::total         2654                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2cache.InvalidateReq.misses::cache_hierarchy.l1dcaches.prefetcher            3                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2cache.InvalidateReq.misses::processor.cores.core.data        21969                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2cache.InvalidateReq.misses::total        21972                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2cache.InvalidateReq.missLatency::cache_hierarchy.l1dcaches.prefetcher        11999                       # number of InvalidateReq miss ticks (Tick)
board.cache_hierarchy.l2cache.InvalidateReq.missLatency::processor.cores.core.data       615000                       # number of InvalidateReq miss ticks (Tick)
board.cache_hierarchy.l2cache.InvalidateReq.missLatency::total       626999                       # number of InvalidateReq miss ticks (Tick)
board.cache_hierarchy.l2cache.InvalidateReq.accesses::cache_hierarchy.l1dcaches.prefetcher            5                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.InvalidateReq.accesses::processor.cores.core.data        24621                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.InvalidateReq.accesses::total        24626                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.InvalidateReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.600000                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2cache.InvalidateReq.missRate::processor.cores.core.data     0.892287                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2cache.InvalidateReq.missRate::total     0.892228                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2cache.InvalidateReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher  3999.666667                       # average InvalidateReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.InvalidateReq.avgMissLatency::processor.cores.core.data    27.993992                       # average InvalidateReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.InvalidateReq.avgMissLatency::total    28.536273                       # average InvalidateReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.InvalidateReq.mshrHits::cache_hierarchy.l1dcaches.prefetcher            1                       # number of InvalidateReq MSHR hits (Count)
board.cache_hierarchy.l2cache.InvalidateReq.mshrHits::processor.cores.core.data           19                       # number of InvalidateReq MSHR hits (Count)
board.cache_hierarchy.l2cache.InvalidateReq.mshrHits::total           20                       # number of InvalidateReq MSHR hits (Count)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher            2                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMisses::processor.cores.core.data        21950                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMisses::total        21952                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher        38000                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMissLatency::processor.cores.core.data    422837999                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMissLatency::total    422875999                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.400000                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMissRate::processor.cores.core.data     0.891515                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMissRate::total     0.891416                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2cache.InvalidateReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.InvalidateReq.avgMshrMissLatency::processor.cores.core.data 19263.690159                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.InvalidateReq.avgMshrMissLatency::total 19263.666135                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.hits::cache_hierarchy.l1dcaches.prefetcher           17                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::processor.cores.core.data        77379                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::total        77396                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::cache_hierarchy.l1dcaches.prefetcher            6                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores.core.data       131305                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::total       131311                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::cache_hierarchy.l1dcaches.prefetcher       534000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores.core.data  13694459890                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::total  13694993890                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.accesses::cache_hierarchy.l1dcaches.prefetcher           23                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores.core.data       208684                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::total       208707                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.260870                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores.core.data     0.629205                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::total     0.629164                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher        89000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores.core.data 104295.037432                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::total 104294.338555                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.mshrHits::processor.cores.core.data          271                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrHits::total          271                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher            6                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores.core.data       131034                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::total       131040                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher       528000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores.core.data  13542821893                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::total  13543349893                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.260870                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores.core.data     0.627906                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::total     0.627866                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher        88000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores.core.data 103353.495223                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::total 103352.792224                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadReq.mshrUncacheable::processor.cores.core.data         6451                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.ReadReq.mshrUncacheable::total         6451                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.ReadReq.mshrUncacheableLatency::processor.cores.core.data    889770000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2cache.ReadReq.mshrUncacheableLatency::total    889770000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2cache.ReadReq.avgMshrUncacheableLatency::processor.cores.core.data 137927.453108                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadReq.avgMshrUncacheableLatency::total 137927.453108                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher        68869                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores.core.mmu.dtb.walker         3163                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores.core.mmu.itb.walker          506                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores.core.inst       177700                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores.core.data       111150                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::total       361388                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher       290994                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores.core.mmu.dtb.walker         1737                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores.core.mmu.itb.walker          937                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores.core.inst        77981                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores.core.data       295224                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::total       666873                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher  33869171306                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores.core.mmu.dtb.walker    150081000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores.core.mmu.itb.walker     79062000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores.core.inst   5918276000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores.core.data  24982349990                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::total  64998940296                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher       359863                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores.core.mmu.dtb.walker         4900                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores.core.mmu.itb.walker         1443                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores.core.inst       255681                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores.core.data       406374                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::total      1028261                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.808624                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores.core.mmu.dtb.walker     0.354490                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores.core.mmu.itb.walker     0.649342                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores.core.inst     0.304993                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores.core.data     0.726483                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::total     0.648544                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 116391.304652                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores.core.mmu.dtb.walker 86402.417962                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores.core.mmu.itb.walker 84377.801494                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores.core.inst 75893.820290                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores.core.data 84621.677066                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::total 97468.244022                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches.prefetcher        21653                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores.core.mmu.dtb.walker          150                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores.core.mmu.itb.walker           18                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores.core.data           51                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::total        21872                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher       269341                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores.core.mmu.dtb.walker         1587                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores.core.mmu.itb.walker          919                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores.core.inst        77981                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores.core.data       295173                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::total       645001                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher  32019616486                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker    135580000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores.core.mmu.itb.walker     77009000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores.core.inst   5840291004                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores.core.data  24697045999                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::total  62769542489                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.748454                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.323878                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores.core.mmu.itb.walker     0.636868                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.304993                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.726358                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::total     0.627274                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 118881.330677                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker 85431.632010                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.mmu.itb.walker 83796.517954                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 74893.769046                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 83669.732662                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::total 97316.969259                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.SwapReq.mshrUncacheable::processor.cores.core.data          689                       # number of SwapReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.SwapReq.mshrUncacheable::total          689                       # number of SwapReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::processor.cores.core.mmu.dtb.walker           12                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::processor.cores.core.data         8595                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::total         8607                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.misses::processor.cores.core.data          265                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2cache.UpgradeReq.misses::total          265                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2cache.UpgradeReq.missLatency::processor.cores.core.data      5062000                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2cache.UpgradeReq.missLatency::total      5062000                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::processor.cores.core.mmu.dtb.walker           12                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::processor.cores.core.data         8860                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::total         8872                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.missRate::processor.cores.core.data     0.029910                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2cache.UpgradeReq.missRate::total     0.029869                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2cache.UpgradeReq.avgMissLatency::processor.cores.core.data 19101.886792                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.UpgradeReq.avgMissLatency::total 19101.886792                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.UpgradeReq.mshrMisses::processor.cores.core.data          265                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2cache.UpgradeReq.mshrMisses::total          265                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2cache.UpgradeReq.mshrMissLatency::processor.cores.core.data      5301000                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.UpgradeReq.mshrMissLatency::total      5301000                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.UpgradeReq.mshrMissRate::processor.cores.core.data     0.029910                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2cache.UpgradeReq.mshrMissRate::total     0.029869                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2cache.UpgradeReq.avgMshrMissLatency::processor.cores.core.data 20003.773585                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.UpgradeReq.avgMshrMissLatency::total 20003.773585                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.WriteClean.hits::writebacks          357                       # number of WriteClean hits (Count)
board.cache_hierarchy.l2cache.WriteClean.hits::total          357                       # number of WriteClean hits (Count)
board.cache_hierarchy.l2cache.WriteClean.accesses::writebacks          357                       # number of WriteClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.WriteClean.accesses::total          357                       # number of WriteClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.WriteReq.mshrUncacheable::processor.cores.core.data         3364                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.WriteReq.mshrUncacheable::total         3364                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.WritebackDirty.hits::writebacks       639468                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2cache.WritebackDirty.hits::total       639468                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2cache.WritebackDirty.accesses::writebacks       639468                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.WritebackDirty.accesses::total       639468                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2cache.prefetcher.demandMshrMisses       776041                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2cache.prefetcher.pfIssued       130063                       # number of hwpf issued (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUnused         4311                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUseful        75344                       # number of useful prefetch (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2cache.prefetcher.accuracy     0.579288                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2cache.prefetcher.coverage     0.088496                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInCache        13630                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInMSHR        14575                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2cache.prefetcher.pfLate        28205                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2cache.prefetcher.pfIdentified       194006                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2cache.prefetcher.pfBufferHit        33594                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2cache.prefetcher.pfRemovedDemand        17362                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2cache.prefetcher.pfSpanPage       108626                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2cache.tags.tagsInUse  6223.321836                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2cache.tags.totalRefs      2778371                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2cache.tags.sampledRefs       903353                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2cache.tags.avgRefs     3.075620                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2cache.tags.warmupTick 5408562793000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2cache.tags.occupancies::writebacks   115.033592                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  1162.165071                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l2cache.prefetcher   507.338944                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores.core.mmu.dtb.walker    34.366833                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores.core.mmu.itb.walker    24.076021                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores.core.inst  2477.043860                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores.core.data  1903.297515                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::writebacks     0.014042                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.141866                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l2cache.prefetcher     0.061931                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores.core.mmu.dtb.walker     0.004195                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores.core.mmu.itb.walker     0.002939                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores.core.inst     0.302374                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores.core.data     0.232336                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::total     0.759683                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.occupanciesTaskId::1022         5473                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2cache.tags.occupanciesTaskId::1024         2719                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1022::2          124                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1022::3         5345                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1022::4            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::2           63                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::3         2636                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::4           20                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ratioOccsTaskId::1022     0.668091                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2cache.tags.ratioOccsTaskId::1024     0.331909                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2cache.tags.tagAccesses    160004505                       # Number of tag accesses (Count)
board.cache_hierarchy.l2cache.tags.dataAccesses    160004505                       # Number of data accesses (Count)
board.cache_hierarchy.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadReq         6451                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadResp       753005                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteReq         3364                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteResp         3364                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty       503412                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteClean          941                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict       169351                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq         1260                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq       131042                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp       131039                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq       746656                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::SwapReq          689                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::SwapResp          689                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanInvalidReq      7431051                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::BadAddressError          102                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::InvalidateReq        21958                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.platform.clint.pio         6512                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.platform.plic.pio         1800                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.bridge.cpu_side_port        12696                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.memory.mem_ctrl.port      9883162                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.cache_hierarchy.membus.badaddr_responder.pio          204                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::total      9904374                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total      9904374                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::board.platform.clint.pio        17780                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::board.platform.plic.pio         3600                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::board.bridge.cpu_side_port         6987                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::board.memory.mem_ctrl.port     88444544                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::total     88472911                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total     88472911                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops              1003                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples      8342471                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0      8342471    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total      8342471                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy      5134000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer1.occupancy      1200000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer2.occupancy      8223000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer3.occupancy   9519614104                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer4.occupancy       102000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer2.occupancy   2164848580                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests      9004731                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests       893168                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                           1000                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.disk.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.ethernet.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
board.ethernet.EtherDevice.descDmaReads             0                       # Number of descriptors the device read w/ DMA (Count)
board.ethernet.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
board.ethernet.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
board.ethernet.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
board.ethernet.EtherDevice.postedSwi                0                       # Number of software interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalSwi                 0                       # Total number of Swi written to ISR (Count)
board.ethernet.EtherDevice.coalescedSwi           nan                       # Average number of Swi's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedRxIdle             0                       # Number of rxIdle interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalRxIdle              0                       # Total number of RxIdle written to ISR (Count)
board.ethernet.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedRxOk               0                       # Number of RxOk interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalRxOk                0                       # Total number of RxOk written to ISR (Count)
board.ethernet.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedRxDesc             0                       # Number of RxDesc interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalRxDesc              0                       # Total number of RxDesc written to ISR (Count)
board.ethernet.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedTxOk               0                       # Number of TxOk interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalTxOk                0                       # Total number of TxOk written to ISR (Count)
board.ethernet.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedTxIdle             0                       # Number of TxIdle interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalTxIdle              0                       # Total number of TxIdle written to ISR (Count)
board.ethernet.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedTxDesc             0                       # Number of TxDesc interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalTxDesc              0                       # Total number of TxDesc written to ISR (Count)
board.ethernet.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedRxOrn              0                       # Number of RxOrn posted to CPU (Count)
board.ethernet.EtherDevice.totalRxOrn               0                       # Total number of RxOrn written to ISR (Count)
board.ethernet.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
board.ethernet.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.transDist::ReadReq                   4473                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                  4473                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                  1875                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp                 1875                       # Transaction distribution (Count)
board.iobus.pktCount_board.bridge.mem_side_port::board.platform.uart.pio        12270                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.bridge.mem_side_port::board.disk.pio          426                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.bridge.mem_side_port::total        12696                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                     12696                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.bridge.mem_side_port::board.platform.uart.pio         6135                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.bridge.mem_side_port::board.disk.pio          852                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.bridge.mem_side_port::total         6987                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                       6987                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer2.occupancy               7868000                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer2.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer3.occupancy                355000                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer3.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer1.occupancy             10821000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer1.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl.avgPriority_writebacks::samples    503484.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples    271028.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2cache.prefetcher::samples     99892.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.mmu.dtb.walker::samples      1584.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.mmu.itb.walker::samples       917.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.inst::samples     77981.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.data::samples    424991.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 2.831384926750                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds        29780                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds        29780                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState        2250542                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState        475335                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                 877593                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                504353                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts               877593                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts              504353                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ              1200                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts              869                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.35                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 19.12                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                   16                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6           877593                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6          504353                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0             400091                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1              94722                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2              64707                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3              52079                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4              44953                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5              34910                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6              30775                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7              27259                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8              23398                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9              19662                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10             19135                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11             21015                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12             11318                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13              9434                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14              8283                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15              6602                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16              4664                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17              2740                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18               541                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19               105                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15              3345                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16              3759                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17              8334                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18             11543                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19             14401                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20             17210                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21             19582                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22             21349                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23             23571                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24             24628                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25             26472                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26             34227                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27             31784                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28             32952                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29             46836                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30             34242                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31             33285                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32             32748                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33              9058                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34              7851                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35              7190                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36              6632                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37              6145                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38              5694                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39              5281                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40              4879                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41              4211                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42              3823                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43              3374                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44              2847                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45              2708                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46              2653                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47              2075                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48              1760                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49              1347                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50              1375                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51               911                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52               686                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53               639                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54               490                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55               540                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56               539                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57               231                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58               118                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                41                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                41                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                19                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                19                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                24                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples        29780                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    29.428643                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev   266.524543                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-511        29746     99.89%     99.89% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::512-1023            2      0.01%     99.89% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1024-1535            2      0.01%     99.90% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1536-2047            3      0.01%     99.91% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::2560-3071            1      0.00%     99.91% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::3072-3583            2      0.01%     99.92% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::3584-4095            1      0.00%     99.92% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::4096-4607            1      0.00%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::5120-5631            1      0.00%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::5632-6143            1      0.00%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::6144-6655            2      0.01%     99.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::7168-7679            1      0.00%     99.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::7680-8191            1      0.00%     99.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::8704-9215            3      0.01%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::9216-9727            1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::10752-11263            9      0.03%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::11264-11775            3      0.01%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total        29780                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples        29780                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.905843                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.789391                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     5.048846                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16-31        29766     99.95%     99.95% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::32-47           12      0.04%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::112-127            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::816-831            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total        29780                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ              76800                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys           56165952                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys        32278592                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         28082976.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         16139296.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap             1999712479000                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap               1447026.50                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher     17345792                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2cache.prefetcher      6393088                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.mmu.dtb.walker       101376                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.mmu.itb.walker        58688                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.inst      4990784                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.data     27199424                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::writebacks     32221184                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 8672896.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2cache.prefetcher 3196544.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.mmu.dtb.walker 50688.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.mmu.itb.walker 29344.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.inst 2495392.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.data 13599712.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::writebacks 16110592.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher       271100                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2cache.prefetcher        99901                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.mmu.dtb.walker         1587                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.mmu.itb.walker          919                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.inst        77981                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.data       426105                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::writebacks       504353                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher  20705288887                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2cache.prefetcher   6908744842                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.mmu.dtb.walker     69591000                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.mmu.itb.walker     38759250                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.inst   2613588499                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.data  20542879192                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::writebacks 37313523642495                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     76375.10                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2cache.prefetcher     69155.91                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.mmu.dtb.walker     43850.66                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.mmu.itb.walker     42175.46                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.inst     33515.71                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.data     48210.84                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::writebacks  73982951.71                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher     17350400                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2cache.prefetcher      6393664                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.mmu.dtb.walker       101568                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.mmu.itb.walker        58816                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.inst      4990784                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.data     27270720                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total     56165952                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores.core.inst      4990784                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total      4990784                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::writebacks     32278592                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total     32278592                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches.prefetcher       271100                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2cache.prefetcher        99901                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.mmu.dtb.walker         1587                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.mmu.itb.walker          919                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.inst        77981                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.data       426105                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total       877593                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::writebacks       504353                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total       504353                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher      8675200                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2cache.prefetcher      3196832                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.mmu.dtb.walker        50784                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.mmu.itb.walker        29408                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.inst      2495392                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.data     13635360                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     28082976                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores.core.inst      2495392                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total      2495392                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::writebacks     16139296                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total     16139296                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::writebacks     16139296                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher      8675200                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2cache.prefetcher      3196832                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.mmu.dtb.walker        50784                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.mmu.itb.walker        29408                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.inst      2495392                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.data     13635360                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     44222272                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts          876393                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts         503456                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0        53690                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1        55999                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2        62779                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3        56282                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4        53747                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5        51403                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6        60714                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7        55534                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8        53136                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9        55906                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10        55116                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11        49304                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12        49733                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13        51671                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14        54992                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15        56387                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0        31821                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1        33665                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2        31657                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3        30990                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4        30489                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5        31324                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6        33226                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7        31880                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8        31999                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9        31088                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10        30535                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11        32746                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12        30148                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13        31378                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14        30101                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15        30409                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat        34446482920                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat       4381965000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat   50878851670                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           39304.84                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      58054.84                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits         571710                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits        392356                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        65.23                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        77.93                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples       415783                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   212.395254                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   120.176295                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   283.843258                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127       254243     61.15%     61.15% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255        68816     16.55%     77.70% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383        20672      4.97%     82.67% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511        13045      3.14%     85.81% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639         9649      2.32%     88.13% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767         7918      1.90%     90.03% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895         7060      1.70%     91.73% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023         6491      1.56%     93.29% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151        27889      6.71%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total       415783                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead     56089152                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten     32221184                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          28.044576                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW          16.110592                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.34                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.22                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.13                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          69.87                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy   1538662860                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy    817818705                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy   3214056720                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy   1331371440                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 157878274320.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy  68968736880                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy 709921063680                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 943669984605                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   471.834992                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE 1844906277358                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF  66784380000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT  88309342642                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy   1430027760                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy    760077780                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy   3043389300                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy   1296668880                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 157878274320.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy  68138119200                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy 710620531200                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 943167088440                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   471.583544                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1846734307579                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF  66784380000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT  86481312421                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.platform.clint.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.platform.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.platform.plic.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.platform.uart.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.numCycles        585480367                       # Number of cpu cycles simulated (Cycle)
board.processor.cores.core.cpi               0.365411                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores.core.ipc               2.736641                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores.core.instsAdded      1780090946                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores.core.nonSpecInstsAdded      4940775                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores.core.instsIssued     1700747254                       # Number of instructions issued (Count)
board.processor.cores.core.squashedInstsIssued      1086086                       # Number of squashed instructions issued (Count)
board.processor.cores.core.squashedInstsExamined    181536653                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores.core.squashedOperandsExamined    115593133                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores.core.squashedNonSpecRemoved      1535136                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores.core.numIssuedDist::samples    583048291                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::mean     2.916992                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::stdev     2.256832                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::0    113796592     19.52%     19.52% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::1     88599397     15.20%     34.71% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::2     70745348     12.13%     46.85% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::3     68135699     11.69%     58.53% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::4     78608928     13.48%     72.02% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::5     73403001     12.59%     84.61% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::6     53805995      9.23%     93.83% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::7     25663271      4.40%     98.24% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::8     10290060      1.76%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::total    583048291                       # Number of insts issued each cycle (Count)
board.processor.cores.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntAlu      1371761      2.91%      2.91% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntMult         2610      0.01%      2.92% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntDiv        13281      0.03%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatAdd            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatCmp            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatCvt            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMult            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMultAcc            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatDiv            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMisc            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatSqrt            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAdd            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAddAcc            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAlu            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdCmp            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdCvt            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMisc            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMult            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMultAcc            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMatMultAcc            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShift            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShiftAcc            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdDiv            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSqrt            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatAdd            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatAlu            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatCmp            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatCvt            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatDiv            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMisc            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMult            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMultAcc            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatSqrt            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceAdd            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceAlu            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceCmp            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAes            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAesMix            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha1Hash            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha1Hash2            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha256Hash            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha256Hash2            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShaSigma2            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShaSigma3            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdPredAlu            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::Matrix            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MatrixMov            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MatrixOP            0      0.00%      2.95% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MemRead     35019005     74.39%     77.34% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MemWrite     10666965     22.66%     99.99% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMemRead         1680      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMemWrite          695      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statIssuedInstType_0::No_OpClass      2143818      0.13%      0.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntAlu    920248794     54.11%     54.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntMult      4522804      0.27%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntDiv         8086      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatAdd            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatCmp            1      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatCvt            3      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMult            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatDiv            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMisc            2      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatSqrt            1      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAdd            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAlu            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdCmp            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdCvt            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMisc            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMult            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShift            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdDiv            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSqrt            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAes            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAesMix            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::Matrix            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MatrixMov            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MatrixOP            0      0.00%     54.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MemRead    515408396     30.30%     84.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MemWrite    258405172     15.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMemRead         8117      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMemWrite         2060      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::total   1700747254                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.issueRate         2.904875                       # Inst issue rate ((Count/Cycle))
board.processor.cores.core.fuBusy            47075997                       # FU busy when requested (Count)
board.processor.cores.core.fuBusyRate        0.027680                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores.core.intInstQueueReads   4032682121                       # Number of integer instruction queue reads (Count)
board.processor.cores.core.intInstQueueWrites   1967712046                       # Number of integer instruction queue writes (Count)
board.processor.cores.core.intInstQueueWakeupAccesses   1694503019                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores.core.fpInstQueueReads        22761                       # Number of floating instruction queue reads (Count)
board.processor.cores.core.fpInstQueueWrites        10353                       # Number of floating instruction queue writes (Count)
board.processor.cores.core.fpInstQueueWakeupAccesses        10138                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores.core.intAluAccesses   1745666874                       # Number of integer alu accesses (Count)
board.processor.cores.core.fpAluAccesses        12559                       # Number of floating point alu accesses (Count)
board.processor.cores.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.numSquashedInsts      5201715                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores.core.numSwp                   0                       # Number of swp insts executed (Count)
board.processor.cores.core.timesIdled           60909                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores.core.idleCycles         2432076                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores.core.quiesceCycles   1414519653                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores.core.MemDepUnit__0.insertedLoads    539883132                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__0.insertedStores    261671418                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__0.conflictingLoads    284593919                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__0.conflictingStores     69060787                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::Return     45355141     26.58%     26.58% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::CallDirect     46135910     27.04%     53.62% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::CallIndirect       324097      0.19%     53.81% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::DirectCond     77570406     45.46%     99.27% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::DirectUncond       930477      0.55%     99.82% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::IndirectCond            0      0.00%     99.82% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::IndirectUncond       312042      0.18%    100.00% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::total    170628073                       # Number of BP lookups (Count)
board.processor.cores.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::Return      2061935      5.00%      5.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::CallDirect      3036602      7.37%     12.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::CallIndirect       159342      0.39%     12.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::DirectCond     35330404     85.71%     98.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::DirectUncond       445967      1.08%     99.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::IndirectUncond       184978      0.45%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::total     41219228                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::Return        43033      0.55%      0.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::CallDirect        50178      0.64%      1.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::CallIndirect        31930      0.40%      1.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::DirectCond      7718592     97.86%     99.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::DirectUncond        31326      0.40%     99.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::IndirectCond            0      0.00%     99.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::IndirectUncond        12396      0.16%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::total      7887455                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::Return     43293206     33.45%     33.45% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::CallDirect     43099308     33.30%     66.76% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::CallIndirect       164755      0.13%     66.89% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::DirectCond     42240000     32.64%     99.53% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::DirectUncond       484510      0.37%     99.90% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::IndirectCond            0      0.00%     99.90% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::IndirectUncond       127064      0.10%    100.00% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::total    129408843                       # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::Return        41255      1.01%      1.01% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::CallDirect        31905      0.78%      1.79% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::CallIndirect        26014      0.64%      2.43% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::DirectCond      3956022     96.91%     99.34% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::DirectUncond        16611      0.41%     99.75% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.75% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::IndirectUncond        10296      0.25%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::total      4082103                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.targetProvider_0::NoTarget     15877979      9.31%      9.31% # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetProvider_0::BTB    109042883     63.91%     73.21% # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetProvider_0::RAS     45355136     26.58%     99.79% # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetProvider_0::Indirect       352075      0.21%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetProvider_0::total    170628073                       # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetWrong_0::NoBranch       852993     10.81%     10.81% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::Return      6990593     88.63%     99.44% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::CallDirect        43031      0.55%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::CallIndirect          838      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::total      7887455                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.condPredicted     77590248                       # Number of conditional branches predicted (Count)
board.processor.cores.core.branchPred.condPredictedTaken     62733660                       # Number of conditional branches predicted as taken (Count)
board.processor.cores.core.branchPred.condIncorrect      7887455                       # Number of conditional branches incorrect (Count)
board.processor.cores.core.branchPred.predTakenBTBMiss       100502                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores.core.branchPred.NotTakenMispredicted      7759316                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores.core.branchPred.TakenMispredicted       128139                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores.core.branchPred.BTBLookups    170628073                       # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.BTBUpdates      7671957                       # Number of BTB updates (Count)
board.processor.cores.core.branchPred.BTBHits    114074049                       # Number of BTB hits (Count)
board.processor.cores.core.branchPred.BTBHitRatio     0.668554                       # BTB Hit Ratio (Ratio)
board.processor.cores.core.branchPred.BTBMispredicted       128584                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores.core.branchPred.indirectLookups       636139                       # Number of indirect predictor lookups. (Count)
board.processor.cores.core.branchPred.indirectHits       352075                       # Number of indirect target hits. (Count)
board.processor.cores.core.branchPred.indirectMisses       284064                       # Number of indirect misses. (Count)
board.processor.cores.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::Return     45355141     26.58%     26.58% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::CallDirect     46135910     27.04%     53.62% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::CallIndirect       324097      0.19%     53.81% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::DirectCond     77570406     45.46%     99.27% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::DirectUncond       930477      0.55%     99.82% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::IndirectCond            0      0.00%     99.82% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::IndirectUncond       312042      0.18%    100.00% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::total    170628073                       # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::Return     45298578     80.10%     80.10% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::CallDirect        64224      0.11%     80.21% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::CallIndirect       317239      0.56%     80.77% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::DirectCond     10490892     18.55%     99.32% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::DirectUncond        71331      0.13%     99.45% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::IndirectCond            0      0.00%     99.45% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::IndirectUncond       311760      0.55%    100.00% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::total     56554024                       # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::CallDirect        50178      0.65%      0.65% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::CallIndirect            0      0.00%      0.65% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::DirectCond      7590453     98.94%     99.59% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::DirectUncond        31326      0.41%    100.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::total      7671957                       # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::CallDirect        50178      0.65%      0.65% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.65% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::DirectCond      7590453     98.94%     99.59% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::DirectUncond        31326      0.41%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::total      7671957                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.branchPred.indirectBranchPred.lookups       636139                       # Number of lookups (Count)
board.processor.cores.core.branchPred.indirectBranchPred.hits       352075                       # Number of hits of a tag (Count)
board.processor.cores.core.branchPred.indirectBranchPred.misses       284064                       # Number of misses (Count)
board.processor.cores.core.branchPred.indirectBranchPred.targetRecords        44326                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores.core.branchPred.indirectBranchPred.indirectRecords       680465                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores.core.branchPred.indirectBranchPred.speculativeOverflows            9                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores.core.branchPred.ras.pushes     48521942                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores.core.branchPred.ras.pops     48551085                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores.core.branchPred.ras.squashes      5257879                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores.core.branchPred.ras.used     43293206                       # Number of times the RAS is the provider (Count)
board.processor.cores.core.branchPred.ras.correct     43251951                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores.core.branchPred.ras.incorrect        41255                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores.core.commit.commitSquashedInsts    181503842                       # The number of squashed insts skipped by commit (Count)
board.processor.cores.core.commit.commitNonSpecStalls      3405639                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores.core.commit.branchMispredicts      4370338                       # The number of times a branch was mispredicted (Count)
board.processor.cores.core.commit.numCommittedDist::samples    557915577                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::mean     2.874082                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::stdev     3.129505                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::0    155130678     27.81%     27.81% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::1    152915755     27.41%     55.21% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::2     45750343      8.20%     63.41% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::3     17297448      3.10%     66.51% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::4     25103205      4.50%     71.01% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::5     18229402      3.27%     74.28% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::6     12341285      2.21%     76.49% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::7      7600945      1.36%     77.86% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::8    123546516     22.14%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::total    557915577                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.amos              0                       # Number of atomic instructions committed (Count)
board.processor.cores.core.commit.membars      1411698                       # Number of memory barriers committed (Count)
board.processor.cores.core.commit.functionCalls     43264063                       # Number of function calls committed. (Count)
board.processor.cores.core.commit.committedInstType_0::No_OpClass      2127221      0.13%      0.13% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntAlu    871565104     54.35%     54.49% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntMult      4516449      0.28%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntDiv         3871      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatAdd            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatCmp            1      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatCvt            3      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMult            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatDiv            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMisc            2      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatSqrt            1      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAdd            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAlu            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdCmp            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdCvt            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMisc            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMult            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShift            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdDiv            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSqrt            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAes            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAesMix            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::Matrix            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MatrixMov            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MatrixOP            0      0.00%     54.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MemRead    475537694     29.66%     84.42% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MemWrite    249734650     15.57%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMemRead         8088      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMemWrite         1984      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::total   1603495068                       # Class of committed instruction (Count)
board.processor.cores.core.commit.commitEligibleSamples    123546516                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores.core.commitStats0.numInsts   1602249691                       # Number of instructions committed (thread level) (Count)
board.processor.cores.core.commitStats0.numOps   1603495068                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores.core.commitStats0.numInstsNotNOP   1602249691                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores.core.commitStats0.numOpsNotNOP   1603495068                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores.core.commitStats0.cpi     0.365411                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores.core.commitStats0.ipc     2.736641                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores.core.commitStats0.numMemRefs    725282416                       # Number of memory references committed (Count)
board.processor.cores.core.commitStats0.numFpInsts        10079                       # Number of float instructions (Count)
board.processor.cores.core.commitStats0.numIntInsts   1601641107                       # Number of integer instructions (Count)
board.processor.cores.core.commitStats0.numLoadInsts    474835624                       # Number of load instructions (Count)
board.processor.cores.core.commitStats0.numStoreInsts    249736634                       # Number of store instructions (Count)
board.processor.cores.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores.core.commitStats0.committedInstType::No_OpClass      2127221      0.13%      0.13% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntAlu    871565104     54.35%     54.49% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntMult      4516449      0.28%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntDiv         3871      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatAdd            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCmp            1      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCvt            3      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMult            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatDiv            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMisc            2      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatSqrt            1      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAdd            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAlu            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCmp            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCvt            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMisc            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMult            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShift            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdDiv            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAes            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::Matrix            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixMov            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixOP            0      0.00%     54.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemRead    475537694     29.66%     84.42% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemWrite    249734650     15.57%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemRead         8088      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemWrite         1984      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::total   1603495068                       # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedControl::IsControl    129408844                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsDirectControl     85823819                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsIndirectControl     43573307                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCondControl     42240001                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsUncondControl     87157125                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCall     43264063                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsReturn     43293206                       # Class of control type instructions committed (Count)
board.processor.cores.core.decode.idleCycles     53973076                       # Number of cycles decode is idle (Cycle)
board.processor.cores.core.decode.blockedCycles    261839297                       # Number of cycles decode is blocked (Cycle)
board.processor.cores.core.decode.runCycles    183272504                       # Number of cycles decode is running (Cycle)
board.processor.cores.core.decode.unblockCycles     78441200                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores.core.decode.squashCycles      5522213                       # Number of cycles decode is squashing (Cycle)
board.processor.cores.core.decode.branchResolved    102774117                       # Number of times decode resolved a branch (Count)
board.processor.cores.core.decode.branchMispred      3533864                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores.core.decode.decodedInsts   1863097734                       # Number of instructions handled by decode (Count)
board.processor.cores.core.decode.squashedInsts     27137039                       # Number of squashed instructions handled by decode (Count)
board.processor.cores.core.executeStats0.numInsts   1695231667                       # Number of executed instructions (Count)
board.processor.cores.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores.core.executeStats0.numBranches    136256747                       # Number of branches executed (Count)
board.processor.cores.core.executeStats0.numLoadInsts    513261348                       # Number of load instructions executed (Count)
board.processor.cores.core.executeStats0.numStoreInsts    255865749                       # Number of stores executed (Count)
board.processor.cores.core.executeStats0.instRate     2.895454                       # Inst execution rate ((Count/Cycle))
board.processor.cores.core.executeStats0.numFpRegReads         2068                       # Number of times the floating registers were read (Count)
board.processor.cores.core.executeStats0.numFpRegWrites         8095                       # Number of times the floating registers were written (Count)
board.processor.cores.core.executeStats0.numIntRegReads   2059561517                       # Number of times the integer registers were read (Count)
board.processor.cores.core.executeStats0.numIntRegWrites   1339289818                       # Number of times the integer registers were written (Count)
board.processor.cores.core.executeStats0.numMemRefs    769127097                       # Number of memory refs (Count)
board.processor.cores.core.executeStats0.numMiscRegReads   9894974899                       # Number of times the Misc registers were read (Count)
board.processor.cores.core.executeStats0.numMiscRegWrites       242047                       # Number of times the Misc registers were written (Count)
board.processor.cores.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores.core.fetch.predictedBranches    154749763                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores.core.fetch.cycles     561271377                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores.core.fetch.squashCycles     18098122                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores.core.fetch.tlbCycles        54925                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores.core.fetch.miscStallCycles        29049                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores.core.fetch.pendingTrapStallCycles       761967                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores.core.fetch.pendingQuiesceStallCycles        13436                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores.core.fetch.cacheLines    227664386                       # Number of cache lines fetched (Count)
board.processor.cores.core.fetch.icacheSquashes       112849                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores.core.fetch.tlbSquashes          793                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores.core.fetch.nisnDist::samples    583048291                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::mean     3.439293                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::stdev     3.283884                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::0    214884798     36.86%     36.86% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::1     29886278      5.13%     41.98% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::2     36363309      6.24%     48.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::3     30543632      5.24%     53.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::4     41468652      7.11%     60.57% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::5     39877960      6.84%     67.41% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::6     14208719      2.44%     69.85% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::7     46006223      7.89%     77.74% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::8    129808720     22.26%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::total    583048291                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetchStats0.numInsts   2002543973                       # Number of instructions fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.fetchRate     3.420344                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores.core.fetchStats0.numBranches    170628073                       # Number of branches fetched (Count)
board.processor.cores.core.fetchStats0.branchRate     0.291433                       # Number of branch fetches per cycle (Ratio)
board.processor.cores.core.fetchStats0.icacheStallCycles     11862879                       # ICache total stall cycles (Cycle)
board.processor.cores.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores.core.iew.squashCycles      5522213                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores.core.iew.blockCycles     21286650                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores.core.iew.unblockCycles      1309408                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores.core.iew.dispatchedInsts   1785031721                       # Number of instructions dispatched to IQ (Count)
board.processor.cores.core.iew.dispSquashedInsts       476740                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores.core.iew.dispLoadInsts    539883132                       # Number of dispatched load instructions (Count)
board.processor.cores.core.iew.dispStoreInsts    261671418                       # Number of dispatched store instructions (Count)
board.processor.cores.core.iew.dispNonSpecInsts      2719942                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores.core.iew.iqFullEvents        77220                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores.core.iew.lsqFullEvents      1186847                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores.core.iew.memOrderViolationEvents      1156856                       # Number of memory order violations (Count)
board.processor.cores.core.iew.predictedTakenIncorrect      3612269                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores.core.iew.predictedNotTakenIncorrect       865301                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores.core.iew.branchMispredicts      4477570                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores.core.iew.instsToCommit   1694982611                       # Cumulative count of insts sent to commit (Count)
board.processor.cores.core.iew.writebackCount   1694513157                       # Cumulative count of insts written-back (Count)
board.processor.cores.core.iew.producerInst   1261362629                       # Number of instructions producing a value (Count)
board.processor.cores.core.iew.consumerInst   1626080241                       # Number of instructions consuming a value (Count)
board.processor.cores.core.iew.wbRate        2.894227                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores.core.iew.wbFanout      0.775707                       # Average fanout of values written-back ((Count/Count))
board.processor.cores.core.lsq0.forwLoads    293072362                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores.core.lsq0.squashedLoads     65047508                       # Number of loads squashed (Count)
board.processor.cores.core.lsq0.ignoredResponses        10398                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores.core.lsq0.memOrderViolation      1156856                       # Number of memory ordering violations (Count)
board.processor.cores.core.lsq0.squashedStores     11224626                       # Number of stores squashed (Count)
board.processor.cores.core.lsq0.rescheduledLoads         8947                       # Number of loads that were rescheduled (Count)
board.processor.cores.core.lsq0.blockedByCache         1231                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores.core.lsq0.loadToUse::samples    474835624                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::mean     2.241527                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::stdev     2.846339                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::0-9    474204256     99.87%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::10-19       182683      0.04%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::20-29        18721      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::30-39         8972      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::40-49        11336      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::50-59        18914      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::60-69        89470      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::70-79        56545      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::80-89        50194      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::90-99       155141      0.03%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::100-109         5398      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::110-119         3406      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::120-129         2980      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::130-139         4543      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::140-149         2148      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::150-159         3438      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::160-169         4882      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::170-179         1659      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::180-189         1239      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::190-199          741      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::200-209          719      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::210-219          453      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::220-229          461      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::230-239          441      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::240-249          997      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::250-259          478      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::260-269          458      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::270-279          373      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::280-289          430      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::290-299          696      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::overflows         3452      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::max_value          584                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::total    474835624                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.mmu.dtb.readHits    513199097                       # read hits (Count)
board.processor.cores.core.mmu.dtb.readMisses       182672                       # read misses (Count)
board.processor.cores.core.mmu.dtb.readAccesses    513381769                       # read accesses (Count)
board.processor.cores.core.mmu.dtb.writeHits    255812127                       # write hits (Count)
board.processor.cores.core.mmu.dtb.writeMisses       129639                       # write misses (Count)
board.processor.cores.core.mmu.dtb.writeAccesses    255941766                       # write accesses (Count)
board.processor.cores.core.mmu.dtb.hits     769011224                       # Total TLB (read and write) hits (Count)
board.processor.cores.core.mmu.dtb.misses       312311                       # Total TLB (read and write) misses (Count)
board.processor.cores.core.mmu.dtb.accesses    769323535                       # Total TLB (read and write) accesses (Count)
board.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.mmu.itb.readHits    227663416                       # read hits (Count)
board.processor.cores.core.mmu.itb.readMisses         9037                       # read misses (Count)
board.processor.cores.core.mmu.itb.readAccesses    227672453                       # read accesses (Count)
board.processor.cores.core.mmu.itb.writeHits            0                       # write hits (Count)
board.processor.cores.core.mmu.itb.writeMisses            0                       # write misses (Count)
board.processor.cores.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
board.processor.cores.core.mmu.itb.hits     227663416                       # Total TLB (read and write) hits (Count)
board.processor.cores.core.mmu.itb.misses         9037                       # Total TLB (read and write) misses (Count)
board.processor.cores.core.mmu.itb.accesses    227672453                       # Total TLB (read and write) accesses (Count)
board.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.power_state.numTransitions          710                       # Number of power state transitions (Count)
board.processor.cores.core.power_state.ticksClkGated::samples          355                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores.core.power_state.ticksClkGated::mean 3984563402.112676                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores.core.power_state.ticksClkGated::stdev 182144555.561737                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores.core.power_state.ticksClkGated::1000-5e+10          355    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores.core.power_state.ticksClkGated::min_value    973979000                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores.core.power_state.ticksClkGated::max_value   3997916000                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores.core.power_state.ticksClkGated::total          355                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores.core.power_state.pwrStateResidencyTicks::ON 587736825250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.power_state.pwrStateResidencyTicks::CLK_GATED 1414520007750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.rename.squashCycles      5522213                       # Number of cycles rename is squashing (Cycle)
board.processor.cores.core.rename.idleCycles     90530926                       # Number of cycles rename is idle (Cycle)
board.processor.cores.core.rename.blockCycles     48466833                       # Number of cycles rename is blocking (Cycle)
board.processor.cores.core.rename.serializeStallCycles     58972040                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores.core.rename.runCycles    225066920                       # Number of cycles rename is running (Cycle)
board.processor.cores.core.rename.unblockCycles    154489358                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores.core.rename.renamedInsts   1829783421                       # Number of instructions processed by rename (Count)
board.processor.cores.core.rename.ROBFullEvents        12830                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores.core.rename.IQFullEvents     63098104                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores.core.rename.LQFullEvents     58112644                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores.core.rename.SQFullEvents     17246558                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores.core.rename.renamedOperands   1456555852                       # Number of destination operands rename has renamed (Count)
board.processor.cores.core.rename.lookups   2260970840                       # Number of register rename lookups that rename has made (Count)
board.processor.cores.core.rename.intLookups   2233271929                       # Number of integer rename lookups (Count)
board.processor.cores.core.rename.fpLookups         2122                       # Number of floating rename lookups (Count)
board.processor.cores.core.rename.committedMaps   1266854722                       # Number of HB maps that are committed (Count)
board.processor.cores.core.rename.undoneMaps    189701129                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores.core.rename.serializing      1888822                       # count of serializing insts renamed (Count)
board.processor.cores.core.rename.tempSerializing      1888491                       # count of temporary serializing insts renamed (Count)
board.processor.cores.core.rename.skidInsts    388004971                       # count of insts added to the skid buffer (Count)
board.processor.cores.core.rob.reads       2219215060                       # The number of ROB reads (Count)
board.processor.cores.core.rob.writes      3595215090                       # The number of ROB writes (Count)
board.processor.cores.core.thread_0.numInsts   1602249691                       # Number of Instructions committed (Count)
board.processor.cores.core.thread_0.numOps   1603495068                       # Number of Ops committed (Count)
board.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.rng.power_state.pwrStateResidencyTicks::UNDEFINED 7408562716000                       # Cumulative time (in ticks) in various power states (Tick)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                       355                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
