// Seed: 1424105467
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd28,
    parameter id_8 = 32'd88
) (
    input  wor  id_0,
    input  tri0 _id_1,
    output wire id_2,
    output tri0 id_3,
    output wire id_4,
    input  tri1 id_5
);
  logic [-1 : -1 'b0] id_7;
  ;
  genvar _id_8;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9
  );
  assign id_7[1'd0 : id_1] = 1;
  assign id_3 = (1);
  xnor primCall (id_2, id_5, id_0, id_9);
  wire id_10;
  wire [-1 : id_8] id_11;
endmodule
