INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GITHUB/P1/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/data_extender.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GITHUB/P1/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sim_1/new/tb_data_extender.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_data_extender
