// Seed: 1287055276
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  wire id_9;
  wire id_10;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input supply0 id_2
    , id_8,
    input supply0 id_3,
    output wor id_4,
    input wor id_5,
    input wire id_6
);
  always @(posedge 1);
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
