///////////////////////////////////////////////////////////////////////////////
//             Copyright ///////////////////////////////////
//                        All Rights Reserved
///////////////////////////////////////////////////////////////////////////////
// $Author:  $
//
//
// Description :
//          This file was generated by SV TB Gen Beta 1.0
//            on 14 Jul 2014 10:38:58
//////////////////////////////////////////////////////////////////////////////
// This software contains concepts confidential to ////////////////
// /////////. and is only made available within the terms of a written
// agreement.
///////////////////////////////////////////////////////////////////////////////

interface dut_if();

  logic rst_n;
  logic clk;
  logic w_n;
  logic [31:0] addr;
  logic [31:0] datao;
  logic [31:0] datai;
  logic ack;

  modport dut_conn(
    input rst_n,
    input clk,
    output w_n,
    output addr,
    output datao,
    input datai,
    input ack
  );

  modport tb_conn(
    output   rst_n,
    output   clk,
    input    w_n,
    input    addr,
    input    datao,
    output   datai,
    output   ack
  );

endinterface
