<Results/membwl/dimm4/tcp_tx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: d5c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    38.64 --||-- Mem Ch  0: Reads (MB/s):  6493.61 --|
|--            Writes(MB/s):    10.38 --||--            Writes(MB/s):  3208.52 --|
|-- Mem Ch  1: Reads (MB/s):    29.78 --||-- Mem Ch  1: Reads (MB/s):  6490.60 --|
|--            Writes(MB/s):     6.41 --||--            Writes(MB/s):  3204.31 --|
|-- Mem Ch  2: Reads (MB/s):    33.07 --||-- Mem Ch  2: Reads (MB/s):  6490.64 --|
|--            Writes(MB/s):    10.17 --||--            Writes(MB/s):  3208.54 --|
|-- Mem Ch  3: Reads (MB/s):    34.84 --||-- Mem Ch  3: Reads (MB/s):  6488.11 --|
|--            Writes(MB/s):     6.04 --||--            Writes(MB/s):  3204.61 --|
|-- NODE 0 Mem Read (MB/s) :   136.33 --||-- NODE 1 Mem Read (MB/s) : 25962.96 --|
|-- NODE 0 Mem Write(MB/s) :    33.01 --||-- NODE 1 Mem Write(MB/s) : 12825.98 --|
|-- NODE 0 P. Write (T/s):     124322 --||-- NODE 1 P. Write (T/s):     211651 --|
|-- NODE 0 Memory (MB/s):      169.34 --||-- NODE 1 Memory (MB/s):    38788.94 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      26099.29                --|
            |--                System Write Throughput(MB/s):      12858.99                --|
            |--               System Memory Throughput(MB/s):      38958.27                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: e31
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9120          48    1039 K   430 K     24       0      36  
 1     197 M        24      33 M   241 M    921 K     0    1211 K
-----------------------------------------------------------------------
 *     197 M        72      34 M   241 M    921 K     0    1211 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.59        Core1: 29.35        
Core2: 27.70        Core3: 28.93        
Core4: 26.64        Core5: 27.33        
Core6: 27.89        Core7: 27.46        
Core8: 28.20        Core9: 25.02        
Core10: 27.26        Core11: 27.04        
Core12: 28.40        Core13: 25.92        
Core14: 27.85        Core15: 24.75        
Core16: 35.80        Core17: 26.57        
Core18: 26.56        Core19: 26.93        
Core20: 29.50        Core21: 27.43        
Core22: 29.00        Core23: 31.69        
Core24: 29.90        Core25: 28.11        
Core26: 33.39        Core27: 26.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.00
Socket1: 27.21
DDR read Latency(ns)
Socket0: 86206.67
Socket1: 396.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.66        Core1: 28.66        
Core2: 28.15        Core3: 28.28        
Core4: 28.12        Core5: 27.62        
Core6: 29.49        Core7: 28.67        
Core8: 26.94        Core9: 23.60        
Core10: 26.51        Core11: 28.24        
Core12: 26.71        Core13: 26.59        
Core14: 28.61        Core15: 26.75        
Core16: 27.06        Core17: 26.55        
Core18: 26.99        Core19: 27.88        
Core20: 27.73        Core21: 26.58        
Core22: 29.18        Core23: 29.60        
Core24: 29.17        Core25: 28.62        
Core26: 24.87        Core27: 26.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.16
Socket1: 27.65
DDR read Latency(ns)
Socket0: 84231.56
Socket1: 390.26
irq_total: 267187.605591967
cpu_total: 19.29
cpu_0: 1.00
cpu_1: 40.96
cpu_2: 0.07
cpu_3: 42.95
cpu_4: 0.07
cpu_5: 46.34
cpu_6: 0.07
cpu_7: 39.49
cpu_8: 0.13
cpu_9: 13.10
cpu_10: 0.07
cpu_11: 40.09
cpu_12: 0.07
cpu_13: 43.09
cpu_14: 0.07
cpu_15: 42.75
cpu_16: 0.07
cpu_17: 36.84
cpu_18: 0.07
cpu_19: 41.89
cpu_20: 0.07
cpu_21: 43.02
cpu_22: 0.13
cpu_23: 26.99
cpu_24: 0.07
cpu_25: 36.97
cpu_26: 0.13
cpu_27: 43.42
enp130s0f0_rx_bytes_phy: 5174393
enp130s0f1_rx_bytes_phy: 5930150
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 11104543
enp130s0f0_tx_bytes_phy: 6233550933
enp130s0f1_tx_bytes_phy: 6235367284
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12468918217
enp130s0f0_rx_bytes: 4878797
enp130s0f1_rx_bytes: 5590653
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 10469450
enp130s0f0_rx_packets_phy: 73919
enp130s0f1_rx_packets_phy: 84717
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 158636
enp130s0f0_tx_bytes: 6230851450
enp130s0f1_tx_bytes: 6232815984
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12463667434
enp130s0f0_tx_packets: 691241
enp130s0f1_tx_packets: 691459
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1382700
enp130s0f0_rx_packets: 73921
enp130s0f1_rx_packets: 84706
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 158627
enp130s0f0_tx_packets_phy: 691234
enp130s0f1_tx_packets_phy: 691435
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1382669


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.86        Core1: 29.49        
Core2: 29.62        Core3: 28.46        
Core4: 29.12        Core5: 26.91        
Core6: 28.80        Core7: 27.60        
Core8: 30.00        Core9: 23.78        
Core10: 21.39        Core11: 29.31        
Core12: 29.63        Core13: 26.28        
Core14: 20.53        Core15: 25.19        
Core16: 19.30        Core17: 27.19        
Core18: 25.50        Core19: 25.90        
Core20: 27.85        Core21: 26.63        
Core22: 27.57        Core23: 28.06        
Core24: 28.75        Core25: 28.18        
Core26: 26.66        Core27: 25.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.63
Socket1: 27.09
DDR read Latency(ns)
Socket0: 79498.46
Socket1: 398.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.87        Core1: 29.20        
Core2: 30.67        Core3: 28.24        
Core4: 27.17        Core5: 27.09        
Core6: 27.97        Core7: 27.56        
Core8: 26.76        Core9: 23.88        
Core10: 27.42        Core11: 27.90        
Core12: 27.05        Core13: 26.69        
Core14: 27.23        Core15: 24.86        
Core16: 25.60        Core17: 26.56        
Core18: 28.01        Core19: 26.68        
Core20: 27.01        Core21: 26.69        
Core22: 27.37        Core23: 30.04        
Core24: 28.24        Core25: 28.32        
Core26: 25.15        Core27: 26.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.52
Socket1: 27.20
DDR read Latency(ns)
Socket0: 85330.78
Socket1: 397.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.29        Core1: 29.02        
Core2: 29.97        Core3: 28.30        
Core4: 30.59        Core5: 27.54        
Core6: 30.11        Core7: 28.34        
Core8: 28.62        Core9: 24.11        
Core10: 28.35        Core11: 28.12        
Core12: 27.84        Core13: 26.79        
Core14: 29.08        Core15: 26.65        
Core16: 29.29        Core17: 26.61        
Core18: 29.42        Core19: 28.61        
Core20: 28.00        Core21: 27.02        
Core22: 27.69        Core23: 29.95        
Core24: 29.26        Core25: 28.41        
Core26: 27.30        Core27: 27.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.44
Socket1: 27.82
DDR read Latency(ns)
Socket0: 85684.49
Socket1: 390.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.60        Core1: 29.59        
Core2: 25.90        Core3: 28.19        
Core4: 26.89        Core5: 27.28        
Core6: 27.80        Core7: 28.59        
Core8: 28.08        Core9: 24.04        
Core10: 27.08        Core11: 27.89        
Core12: 29.35        Core13: 26.52        
Core14: 29.79        Core15: 27.16        
Core16: 26.27        Core17: 27.59        
Core18: 26.46        Core19: 28.44        
Core20: 27.99        Core21: 27.38        
Core22: 28.06        Core23: 28.98        
Core24: 27.25        Core25: 28.26        
Core26: 24.63        Core27: 27.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.40
Socket1: 27.90
DDR read Latency(ns)
Socket0: 85291.59
Socket1: 388.19
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4067
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409424502; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409427722; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204778728; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204778728; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204782333; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204782333; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204785357; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204785357; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204788442; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204788442; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004029551; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4101411; Consumed Joules: 250.33; Watts: 41.69; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2316002; Consumed DRAM Joules: 35.43; DRAM Watts: 5.90
S1P0; QPIClocks: 14409529638; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409531602; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204845948; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204845948; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204845962; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204845962; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204846431; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204846431; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204846524; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204846524; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004059282; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6200579; Consumed Joules: 378.45; Watts: 63.03; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5663374; Consumed DRAM Joules: 86.65; DRAM Watts: 14.43
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10bc
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     314 K    839 K    0.63    0.08    0.01    0.02     8792        0       10     70
   1    1     0.08   0.21   0.36    0.84      74 M     84 M    0.12    0.22    0.10    0.11     3304    12802       34     59
   2    0     0.00   0.32   0.00    0.60    6514       31 K    0.79    0.11    0.00    0.02        0        0        0     69
   3    1     0.12   0.35   0.33    0.81      59 M     69 M    0.15    0.24    0.05    0.06     4088     9606       28     58
   4    0     0.00   0.27   0.00    0.60    4687       25 K    0.82    0.12    0.00    0.02     1792        0        0     70
   5    1     0.15   0.30   0.51    1.03      75 M     89 M    0.16    0.23    0.05    0.06     3248    13052       32     58
   6    0     0.00   0.64   0.00    0.60      24 K     47 K    0.47    0.16    0.01    0.01     1288        0        1     69
   7    1     0.11   0.29   0.36    0.84      63 M     74 M    0.14    0.25    0.06    0.07     1008    12323       46     58
   8    0     0.00   0.28   0.00    0.61    4985       22 K    0.77    0.12    0.00    0.02     2240        0        0     69
   9    1     0.10   0.82   0.12    0.60    3791 K   5929 K    0.36    0.42    0.00    0.01      168      273       14     59
  10    0     0.00   0.29   0.00    0.60    3892       23 K    0.83    0.14    0.00    0.02      280        0        0     68
  11    1     0.11   0.30   0.37    0.85      66 M     77 M    0.14    0.25    0.06    0.07     2240    10096       25     57
  12    0     0.00   0.33   0.00    0.60      19 K     42 K    0.54    0.23    0.01    0.02     2016        1        0     70
  13    1     0.12   0.29   0.43    0.92      67 M     79 M    0.15    0.26    0.05    0.06     4536    12064       31     57
  14    0     0.00   0.29   0.00    0.60    4897       21 K    0.77    0.16    0.00    0.02      504        0        0     70
  15    1     0.18   0.33   0.54    1.08      67 M     82 M    0.18    0.26    0.04    0.05     2968    10512       39     57
  16    0     0.00   0.29   0.00    0.60    4263       23 K    0.82    0.15    0.00    0.02      392        0        0     69
  17    1     0.04   0.16   0.28    0.74      70 M     78 M    0.11    0.24    0.16    0.18     4536    13885      166     58
  18    0     0.00   0.26   0.00    0.60    3809       18 K    0.80    0.12    0.00    0.02      336        0        0     70
  19    1     0.13   0.31   0.41    0.90      64 M     76 M    0.16    0.25    0.05    0.06     1904    10538       24     60
  20    0     0.00   0.27   0.00    0.60    4244       18 K    0.77    0.11    0.00    0.02       56        0        0     70
  21    1     0.12   0.30   0.39    0.87      63 M     74 M    0.15    0.25    0.05    0.06     1288    11263       19     60
  22    0     0.00   0.29   0.00    0.60    4544       21 K    0.79    0.12    0.00    0.02      224        0        0     70
  23    1     0.07   0.34   0.20    0.67      39 M     45 M    0.12    0.24    0.06    0.07     3864     7486        8     60
  24    0     0.00   0.29   0.00    0.60    4600       22 K    0.79    0.11    0.00    0.02      168        0        0     71
  25    1     0.09   0.27   0.33    0.81      61 M     70 M    0.13    0.24    0.07    0.08     3136    11750       16     59
  26    0     0.00   0.30   0.00    0.60    3794       24 K    0.84    0.11    0.00    0.02      392        0        0     70
  27    1     0.16   0.36   0.45    0.95      63 M     76 M    0.17    0.26    0.04    0.05     2352    11364       24     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     408 K   1180 K    0.65    0.10    0.01    0.02    18480        1       11     62
 SKT    1     0.11   0.31   0.36    0.87     841 M    986 M    0.15    0.25    0.05    0.06    38640   147014      506     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.31   0.18    0.87     841 M    987 M    0.15    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   51 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.93 %

 C1 core residency: 27.65 %; C3 core residency: 0.07 %; C6 core residency: 51.35 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.74 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.41 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       11 G     11 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   46 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.70     0.16     208.99      29.56         136.83
 SKT   1    129.23    64.19     317.12      72.02         120.97
---------------------------------------------------------------------------------------------------------------
       *    129.92    64.35     526.11     101.58         120.98
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11b5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    47.38 --||-- Mem Ch  0: Reads (MB/s):  6395.10 --|
|--            Writes(MB/s):    14.04 --||--            Writes(MB/s):  3199.73 --|
|-- Mem Ch  1: Reads (MB/s):    39.28 --||-- Mem Ch  1: Reads (MB/s):  6391.83 --|
|--            Writes(MB/s):    10.38 --||--            Writes(MB/s):  3195.42 --|
|-- Mem Ch  2: Reads (MB/s):    41.03 --||-- Mem Ch  2: Reads (MB/s):  6393.22 --|
|--            Writes(MB/s):    13.84 --||--            Writes(MB/s):  3199.87 --|
|-- Mem Ch  3: Reads (MB/s):    42.17 --||-- Mem Ch  3: Reads (MB/s):  6389.12 --|
|--            Writes(MB/s):     9.95 --||--            Writes(MB/s):  3196.16 --|
|-- NODE 0 Mem Read (MB/s) :   169.85 --||-- NODE 1 Mem Read (MB/s) : 25569.27 --|
|-- NODE 0 Mem Write(MB/s) :    48.21 --||-- NODE 1 Mem Write(MB/s) : 12791.18 --|
|-- NODE 0 P. Write (T/s):     124350 --||-- NODE 1 P. Write (T/s):     210043 --|
|-- NODE 0 Memory (MB/s):      218.06 --||-- NODE 1 Memory (MB/s):    38360.45 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      25739.12                --|
            |--                System Write Throughput(MB/s):      12839.39                --|
            |--               System Memory Throughput(MB/s):      38578.52                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1292
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9120          24     942 K   439 K      0       0      72  
 1     197 M        12      33 M   242 M   1167 K     0    1273 K
-----------------------------------------------------------------------
 *     197 M        36      34 M   243 M   1167 K     0    1273 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.88        Core1: 27.71        
Core2: 30.41        Core3: 28.23        
Core4: 28.94        Core5: 27.64        
Core6: 27.25        Core7: 22.99        
Core8: 27.30        Core9: 24.56        
Core10: 25.67        Core11: 31.04        
Core12: 26.21        Core13: 26.46        
Core14: 28.74        Core15: 24.75        
Core16: 25.62        Core17: 25.18        
Core18: 30.85        Core19: 28.26        
Core20: 29.96        Core21: 25.13        
Core22: 33.80        Core23: 25.30        
Core24: 27.72        Core25: 28.58        
Core26: 28.97        Core27: 29.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.09
Socket1: 26.53
DDR read Latency(ns)
Socket0: 71833.28
Socket1: 411.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.03        Core1: 28.01        
Core2: 31.17        Core3: 29.21        
Core4: 31.75        Core5: 27.41        
Core6: 28.12        Core7: 24.13        
Core8: 25.66        Core9: 24.00        
Core10: 25.23        Core11: 31.72        
Core12: 27.56        Core13: 27.29        
Core14: 29.18        Core15: 25.39        
Core16: 31.48        Core17: 25.91        
Core18: 28.64        Core19: 26.35        
Core20: 28.73        Core21: 26.03        
Core22: 29.16        Core23: 27.27        
Core24: 26.36        Core25: 27.80        
Core26: 26.34        Core27: 29.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.14
Socket1: 27.05
DDR read Latency(ns)
Socket0: 73396.94
Socket1: 403.69
irq_total: 285898.454098783
cpu_total: 19.72
cpu_0: 1.06
cpu_1: 45.74
cpu_2: 0.07
cpu_3: 41.56
cpu_4: 0.07
cpu_5: 45.01
cpu_6: 0.07
cpu_7: 49.27
cpu_8: 0.07
cpu_9: 20.21
cpu_10: 0.07
cpu_11: 35.37
cpu_12: 0.07
cpu_13: 41.29
cpu_14: 0.07
cpu_15: 42.02
cpu_16: 0.07
cpu_17: 37.90
cpu_18: 0.07
cpu_19: 37.63
cpu_20: 0.07
cpu_21: 43.48
cpu_22: 0.07
cpu_23: 38.70
cpu_24: 0.07
cpu_25: 35.11
cpu_26: 0.13
cpu_27: 36.64
enp130s0f0_tx_packets: 691908
enp130s0f1_tx_packets: 692558
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1384466
enp130s0f0_rx_packets: 96895
enp130s0f1_rx_packets: 123146
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 220041
enp130s0f0_tx_bytes_phy: 6239631741
enp130s0f1_tx_bytes_phy: 6245479785
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12485111526
enp130s0f0_rx_packets_phy: 96893
enp130s0f1_rx_packets_phy: 123159
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 220052
enp130s0f0_tx_packets_phy: 691908
enp130s0f1_tx_packets_phy: 692557
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1384465
enp130s0f0_rx_bytes_phy: 6782520
enp130s0f1_rx_bytes_phy: 8621152
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 15403672
enp130s0f0_rx_bytes: 6395070
enp130s0f1_rx_bytes: 8127669
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 14522739
enp130s0f0_tx_bytes: 6236866924
enp130s0f1_tx_bytes: 6242724872
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12479591796


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.11        Core1: 27.38        
Core2: 23.79        Core3: 28.90        
Core4: 29.07        Core5: 27.93        
Core6: 22.05        Core7: 23.96        
Core8: 27.08        Core9: 24.14        
Core10: 20.91        Core11: 28.80        
Core12: 26.52        Core13: 25.79        
Core14: 21.74        Core15: 25.22        
Core16: 25.98        Core17: 24.72        
Core18: 29.02        Core19: 28.22        
Core20: 28.66        Core21: 24.80        
Core22: 28.52        Core23: 26.11        
Core24: 27.76        Core25: 29.39        
Core26: 25.97        Core27: 29.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.92
Socket1: 26.69
DDR read Latency(ns)
Socket0: 68122.16
Socket1: 409.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.80        Core1: 28.56        
Core2: 30.25        Core3: 28.85        
Core4: 28.63        Core5: 27.48        
Core6: 29.69        Core7: 24.88        
Core8: 28.34        Core9: 23.79        
Core10: 29.21        Core11: 29.67        
Core12: 28.40        Core13: 25.75        
Core14: 27.63        Core15: 26.37        
Core16: 27.79        Core17: 25.34        
Core18: 27.60        Core19: 27.17        
Core20: 30.52        Core21: 26.07        
Core22: 30.76        Core23: 26.79        
Core24: 27.09        Core25: 27.66        
Core26: 27.20        Core27: 28.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.70
Socket1: 27.04
DDR read Latency(ns)
Socket0: 73043.69
Socket1: 405.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.08        Core1: 27.90        
Core2: 31.04        Core3: 27.89        
Core4: 28.54        Core5: 27.16        
Core6: 30.59        Core7: 22.65        
Core8: 27.08        Core9: 23.61        
Core10: 24.56        Core11: 30.95        
Core12: 26.91        Core13: 25.65        
Core14: 28.30        Core15: 24.12        
Core16: 26.63        Core17: 23.83        
Core18: 28.62        Core19: 28.34        
Core20: 28.91        Core21: 25.13        
Core22: 25.31        Core23: 25.15        
Core24: 27.99        Core25: 28.26        
Core26: 26.03        Core27: 29.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.59
Socket1: 26.18
DDR read Latency(ns)
Socket0: 74441.57
Socket1: 420.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.14        Core1: 26.50        
Core2: 29.66        Core3: 28.31        
Core4: 28.91        Core5: 28.25        
Core6: 29.98        Core7: 22.97        
Core8: 28.11        Core9: 23.36        
Core10: 24.68        Core11: 26.11        
Core12: 28.33        Core13: 21.02        
Core14: 28.18        Core15: 26.03        
Core16: 26.98        Core17: 28.31        
Core18: 27.58        Core19: 25.06        
Core20: 28.63        Core21: 20.91        
Core22: 31.61        Core23: 25.79        
Core24: 27.11        Core25: 28.99        
Core26: 25.79        Core27: 28.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.61
Socket1: 25.34
DDR read Latency(ns)
Socket0: 75760.00
Socket1: 431.36
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5199
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412645726; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412648858; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206392352; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206392352; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206395830; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206395830; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206398862; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206398862; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206401671; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206401671; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005369542; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4130366; Consumed Joules: 252.10; Watts: 41.99; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2331444; Consumed DRAM Joules: 35.67; DRAM Watts: 5.94
S1P0; QPIClocks: 14412746150; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412748818; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206456187; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206456187; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206456275; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206456275; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206456224; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206456224; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206456188; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206456188; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004677452; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6255424; Consumed Joules: 381.80; Watts: 63.59; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5620523; Consumed DRAM Joules: 85.99; DRAM Watts: 14.32
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1520
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     326 K    928 K    0.65    0.08    0.01    0.02     8232        0       13     70
   1    1     0.12   0.23   0.51    1.04      80 M     94 M    0.15    0.22    0.07    0.08     1680    13377       41     59
   2    0     0.00   0.32   0.00    0.60    5140       30 K    0.83    0.12    0.00    0.02      112        0        0     68
   3    1     0.08   0.22   0.37    0.85      74 M     85 M    0.12    0.22    0.09    0.11     3472    12513       31     58
   4    0     0.00   0.30   0.00    0.60    5774       37 K    0.85    0.13    0.00    0.02      504        0        0     70
   5    1     0.14   0.29   0.47    0.99      72 M     86 M    0.16    0.23    0.05    0.06     4144    12379       35     59
   6    0     0.00   0.32   0.00    0.60    4980       28 K    0.82    0.13    0.00    0.02     1456        0        0     69
   7    1     0.19   0.40   0.47    1.01      55 M     68 M    0.19    0.27    0.03    0.04     3752    10578      270     58
   8    0     0.00   0.30   0.00    0.60    5284       31 K    0.83    0.16    0.00    0.01      392        0        0     68
   9    1     0.15   0.88   0.17    0.60    5389 K   9521 K    0.43    0.44    0.00    0.01      280      384       15     58
  10    0     0.00   0.32   0.00    0.60    4471       30 K    0.85    0.17    0.00    0.01      672        0        0     68
  11    1     0.10   0.28   0.36    0.84      64 M     75 M    0.14    0.25    0.07    0.08     2408     9841       25     58
  12    0     0.00   0.33   0.00    0.60    6851       32 K    0.79    0.20    0.00    0.01     2240        0        0     69
  13    1     0.11   0.28   0.41    0.90      67 M     79 M    0.15    0.26    0.06    0.07     1960    12172       29     57
  14    0     0.00   0.31   0.00    0.60    5511       26 K    0.79    0.17    0.00    0.01      616        0        0     69
  15    1     0.13   0.30   0.43    0.93      66 M     79 M    0.16    0.25    0.05    0.06     4536    10477       51     57
  16    0     0.00   0.30   0.00    0.60    4294       24 K    0.82    0.18    0.00    0.02      224        0        0     70
  17    1     0.04   0.15   0.29    0.75      69 M     78 M    0.11    0.25    0.15    0.17     3192    13216      161     58
  18    0     0.00   0.28   0.00    0.60    4026       23 K    0.83    0.13    0.00    0.02      448        0        0     70
  19    1     0.17   0.48   0.36    0.85      47 M     57 M    0.17    0.26    0.03    0.03      448     7214       59     59
  20    0     0.00   0.26   0.00    0.62    4269       23 K    0.82    0.13    0.00    0.02     1344        0        0     70
  21    1     0.15   0.30   0.48    1.00      63 M     77 M    0.18    0.27    0.04    0.05     3584    10920       56     59
  22    0     0.00   0.26   0.00    0.60    3762       20 K    0.82    0.12    0.00    0.02       56        0        0     70
  23    1     0.09   0.28   0.33    0.81      59 M     69 M    0.14    0.26    0.06    0.08     2688    11581       21     59
  24    0     0.00   0.28   0.00    0.60    5284       25 K    0.80    0.11    0.00    0.02      112        0        1     71
  25    1     0.09   0.29   0.29    0.78      54 M     63 M    0.13    0.25    0.06    0.07     2072    10228       16     59
  26    0     0.00   0.30   0.00    0.60    5138       26 K    0.80    0.12    0.00    0.02     2520        0        0     70
  27    1     0.15   0.43   0.34    0.83      51 M     61 M    0.16    0.25    0.04    0.04     1568     9105       16     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.60     390 K   1290 K    0.70    0.10    0.01    0.02    18928        0       14     62
 SKT    1     0.12   0.32   0.38    0.88     833 M    985 M    0.15    0.25    0.05    0.06    35784   143985      826     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.32   0.19    0.88     834 M    986 M    0.15    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   53 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.46 %

 C1 core residency: 27.39 %; C3 core residency: 0.12 %; C6 core residency: 51.04 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 8.05 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.52 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   46 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.84     0.23     210.43      29.69         134.18
 SKT   1    127.53    64.10     320.33      71.76         120.86
---------------------------------------------------------------------------------------------------------------
       *    128.36    64.34     530.76     101.45         120.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1605
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    38.81 --||-- Mem Ch  0: Reads (MB/s):  6462.48 --|
|--            Writes(MB/s):    11.01 --||--            Writes(MB/s):  3205.74 --|
|-- Mem Ch  1: Reads (MB/s):    29.12 --||-- Mem Ch  1: Reads (MB/s):  6459.75 --|
|--            Writes(MB/s):     7.06 --||--            Writes(MB/s):  3201.61 --|
|-- Mem Ch  2: Reads (MB/s):    32.31 --||-- Mem Ch  2: Reads (MB/s):  6461.27 --|
|--            Writes(MB/s):    10.65 --||--            Writes(MB/s):  3206.40 --|
|-- Mem Ch  3: Reads (MB/s):    33.15 --||-- Mem Ch  3: Reads (MB/s):  6457.87 --|
|--            Writes(MB/s):     6.55 --||--            Writes(MB/s):  3202.63 --|
|-- NODE 0 Mem Read (MB/s) :   133.39 --||-- NODE 1 Mem Read (MB/s) : 25841.38 --|
|-- NODE 0 Mem Write(MB/s) :    35.27 --||-- NODE 1 Mem Write(MB/s) : 12816.38 --|
|-- NODE 0 P. Write (T/s):     124335 --||-- NODE 1 P. Write (T/s):     211617 --|
|-- NODE 0 Memory (MB/s):      168.66 --||-- NODE 1 Memory (MB/s):    38657.76 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      25974.77                --|
            |--                System Write Throughput(MB/s):      12851.64                --|
            |--               System Memory Throughput(MB/s):      38826.41                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16da
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9336         156     748 K   463 K     48       0     144  
 1     197 M         0      32 M   242 M    986 K     0    1439 K
-----------------------------------------------------------------------
 *     197 M       156      33 M   243 M    986 K     0    1439 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.97        Core1: 28.12        
Core2: 28.95        Core3: 29.76        
Core4: 27.87        Core5: 29.36        
Core6: 27.92        Core7: 27.91        
Core8: 30.96        Core9: 22.52        
Core10: 26.52        Core11: 26.75        
Core12: 26.81        Core13: 24.57        
Core14: 26.36        Core15: 25.89        
Core16: 25.10        Core17: 23.05        
Core18: 26.37        Core19: 25.83        
Core20: 29.48        Core21: 26.07        
Core22: 29.86        Core23: 30.33        
Core24: 29.09        Core25: 27.04        
Core26: 30.84        Core27: 26.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.85
Socket1: 26.75
DDR read Latency(ns)
Socket0: 91202.25
Socket1: 406.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.95        Core1: 28.42        
Core2: 27.15        Core3: 27.94        
Core4: 32.33        Core5: 28.52        
Core6: 27.45        Core7: 29.52        
Core8: 30.13        Core9: 22.25        
Core10: 25.87        Core11: 27.37        
Core12: 28.04        Core13: 26.14        
Core14: 27.40        Core15: 28.58        
Core16: 25.65        Core17: 25.45        
Core18: 28.10        Core19: 26.01        
Core20: 28.31        Core21: 25.83        
Core22: 27.99        Core23: 26.57        
Core24: 29.17        Core25: 25.71        
Core26: 29.91        Core27: 26.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.61
Socket1: 27.01
DDR read Latency(ns)
Socket0: 95645.05
Socket1: 397.94
irq_total: 292766.468207594
cpu_total: 19.42
cpu_0: 1.00
cpu_1: 42.82
cpu_2: 0.07
cpu_3: 39.76
cpu_4: 0.07
cpu_5: 43.09
cpu_6: 0.07
cpu_7: 34.04
cpu_8: 0.07
cpu_9: 18.42
cpu_10: 0.07
cpu_11: 40.36
cpu_12: 0.07
cpu_13: 40.69
cpu_14: 0.13
cpu_15: 37.43
cpu_16: 0.07
cpu_17: 41.09
cpu_18: 0.07
cpu_19: 43.82
cpu_20: 0.07
cpu_21: 42.82
cpu_22: 0.00
cpu_23: 33.98
cpu_24: 0.07
cpu_25: 43.42
cpu_26: 0.07
cpu_27: 39.96
enp130s0f0_tx_packets: 691872
enp130s0f1_tx_packets: 692020
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1383892
enp130s0f0_tx_bytes_phy: 6239302990
enp130s0f1_tx_bytes_phy: 6240645953
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12479948943
enp130s0f0_tx_bytes: 6236535905
enp130s0f1_tx_bytes: 6237869074
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12474404979
enp130s0f0_rx_bytes_phy: 4865481
enp130s0f1_rx_bytes_phy: 5672506
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 10537987
enp130s0f0_rx_bytes: 4587388
enp130s0f1_rx_bytes: 5347607
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 9934995
enp130s0f0_rx_packets_phy: 69506
enp130s0f1_rx_packets_phy: 81036
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 150542
enp130s0f0_tx_packets_phy: 691872
enp130s0f1_tx_packets_phy: 692021
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1383893
enp130s0f0_rx_packets: 69505
enp130s0f1_rx_packets: 81024
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 150529


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.18        Core1: 28.87        
Core2: 29.35        Core3: 28.94        
Core4: 29.30        Core5: 28.99        
Core6: 29.50        Core7: 29.02        
Core8: 29.99        Core9: 23.18        
Core10: 21.21        Core11: 28.30        
Core12: 28.16        Core13: 27.00        
Core14: 21.33        Core15: 27.33        
Core16: 26.13        Core17: 26.15        
Core18: 21.81        Core19: 26.54        
Core20: 24.69        Core21: 26.22        
Core22: 20.00        Core23: 28.31        
Core24: 30.53        Core25: 25.96        
Core26: 27.89        Core27: 28.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.51
Socket1: 27.60
DDR read Latency(ns)
Socket0: 89781.57
Socket1: 393.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.82        Core1: 27.80        
Core2: 31.15        Core3: 29.29        
Core4: 27.79        Core5: 29.10        
Core6: 28.71        Core7: 29.36        
Core8: 29.63        Core9: 22.93        
Core10: 30.94        Core11: 27.16        
Core12: 30.47        Core13: 27.08        
Core14: 29.90        Core15: 28.01        
Core16: 25.68        Core17: 27.15        
Core18: 28.21        Core19: 25.66        
Core20: 28.09        Core21: 25.60        
Core22: 28.43        Core23: 28.97        
Core24: 28.79        Core25: 26.85        
Core26: 28.78        Core27: 26.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.04
Socket1: 27.47
DDR read Latency(ns)
Socket0: 96461.93
Socket1: 394.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.20        Core1: 28.36        
Core2: 31.20        Core3: 28.94        
Core4: 29.90        Core5: 29.07        
Core6: 31.81        Core7: 28.51        
Core8: 28.57        Core9: 21.60        
Core10: 30.63        Core11: 27.67        
Core12: 29.04        Core13: 27.66        
Core14: 30.18        Core15: 27.21        
Core16: 31.06        Core17: 26.20        
Core18: 27.78        Core19: 26.17        
Core20: 28.78        Core21: 25.94        
Core22: 28.28        Core23: 28.54        
Core24: 27.86        Core25: 26.22        
Core26: 29.46        Core27: 27.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.58
Socket1: 27.41
DDR read Latency(ns)
Socket0: 97326.91
Socket1: 395.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.29        Core1: 28.60        
Core2: 30.39        Core3: 29.83        
Core4: 28.34        Core5: 29.20        
Core6: 28.60        Core7: 27.72        
Core8: 28.35        Core9: 22.12        
Core10: 28.98        Core11: 27.00        
Core12: 27.93        Core13: 27.00        
Core14: 27.73        Core15: 26.13        
Core16: 27.09        Core17: 26.41        
Core18: 26.21        Core19: 25.37        
Core20: 27.93        Core21: 25.63        
Core22: 28.73        Core23: 30.07        
Core24: 29.77        Core25: 26.17        
Core26: 28.58        Core27: 26.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.08
Socket1: 27.13
DDR read Latency(ns)
Socket0: 96990.13
Socket1: 398.98
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6265
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410955090; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410958894; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205540288; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205540288; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205545261; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205545261; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205549226; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205549226; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205553477; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205553477; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004648312; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4111004; Consumed Joules: 250.92; Watts: 41.79; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2313916; Consumed DRAM Joules: 35.40; DRAM Watts: 5.90
S1P0; QPIClocks: 14411009874; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411012234; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205586764; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205586764; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205586692; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205586692; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205586696; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205586696; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205586693; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205586693; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004667124; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6260883; Consumed Joules: 382.13; Watts: 63.65; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5645839; Consumed DRAM Joules: 86.38; DRAM Watts: 14.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 194b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     320 K    875 K    0.63    0.08    0.01    0.02    10080        0       13     70
   1    1     0.11   0.25   0.44    0.95      76 M     88 M    0.14    0.22    0.07    0.08     1232    13283       43     60
   2    0     0.00   0.35   0.00    0.60    7578       31 K    0.76    0.13    0.00    0.02     2352        0        0     69
   3    1     0.10   0.26   0.39    0.88      70 M     81 M    0.14    0.23    0.07    0.08     2464    11441       46     59
   4    0     0.00   0.30   0.00    0.60    4934       26 K    0.82    0.13    0.00    0.02     1400        1        0     70
   5    1     0.08   0.22   0.39    0.87      77 M     88 M    0.12    0.22    0.09    0.10     2520    13807       52     59
   6    0     0.00   0.61   0.00    0.60      38 K     64 K    0.41    0.19    0.01    0.01     3640        0        2     69
   7    1     0.08   0.30   0.26    0.71      52 M     59 M    0.12    0.24    0.07    0.08     4144     9983       18     59
   8    0     0.00   0.27   0.00    0.60    2838       18 K    0.85    0.15    0.00    0.01      392        0        0     68
   9    1     0.13   0.80   0.16    0.60    4704 K   7858 K    0.40    0.52    0.00    0.01      168      381       11     59
  10    0     0.00   0.28   0.00    0.60    3162       20 K    0.85    0.15    0.00    0.02      336        0        0     67
  11    1     0.12   0.31   0.39    0.87      65 M     77 M    0.15    0.25    0.05    0.06     2632     9929       31     57
  12    0     0.00   0.37   0.00    0.60    5293       26 K    0.80    0.21    0.00    0.01      112        0        0     69
  13    1     0.10   0.27   0.35    0.82      65 M     75 M    0.13    0.24    0.07    0.08     2800    11234       23     57
  14    0     0.00   0.29   0.00    0.60    5074       22 K    0.78    0.18    0.00    0.01      560        0        0     70
  15    1     0.12   0.37   0.32    0.79      52 M     62 M    0.16    0.25    0.05    0.05     3920     7740       32     57
  16    0     0.00   0.32   0.00    0.60    5441       25 K    0.78    0.18    0.00    0.01      840        0        0     70
  17    1     0.11   0.29   0.36    0.84      66 M     78 M    0.15    0.25    0.06    0.07     2688    12918       66     57
  18    0     0.00   0.28   0.00    0.60    4583       21 K    0.79    0.13    0.00    0.02      280        0        0     69
  19    1     0.18   0.35   0.51    1.03      64 M     78 M    0.18    0.26    0.04    0.04     1624    10743       28     59
  20    0     0.00   0.28   0.00    0.60    4696       25 K    0.82    0.12    0.00    0.02      280        0        0     70
  21    1     0.16   0.32   0.48    0.99      65 M     78 M    0.17    0.27    0.04    0.05     2576    10998       25     60
  22    0     0.00   0.28   0.00    0.60    4429       21 K    0.80    0.13    0.00    0.02      112        0        0     70
  23    1     0.09   0.29   0.31    0.80      55 M     64 M    0.14    0.25    0.06    0.07     3696    10300       15     59
  24    0     0.00   0.26   0.00    0.60    4799       22 K    0.79    0.13    0.00    0.02      168        0        0     71
  25    1     0.14   0.31   0.45    0.94      64 M     77 M    0.17    0.25    0.05    0.06     2744    12201       25     59
  26    0     0.00   0.28   0.00    0.60    4435       19 K    0.78    0.13    0.00    0.02     2016        0        0     70
  27    1     0.08   0.25   0.33    0.80      66 M     75 M    0.13    0.24    0.08    0.09     3024    12208       26     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.60     416 K   1224 K    0.66    0.10    0.01    0.02    22568        1       14     61
 SKT    1     0.11   0.31   0.37    0.86     846 M    994 M    0.15    0.25    0.05    0.06    36232   147166      441     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.31   0.18    0.86     847 M    995 M    0.15    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   51 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.33 %

 C1 core residency: 31.23 %; C3 core residency: 0.07 %; C6 core residency: 47.37 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.76 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.43 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       11 G     11 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   46 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.64     0.17     211.56      29.53         136.63
 SKT   1    129.86    64.19     319.12      72.03         121.28
---------------------------------------------------------------------------------------------------------------
       *    130.50    64.36     530.68     101.56         121.30
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1a2e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    39.34 --||-- Mem Ch  0: Reads (MB/s):  6425.27 --|
|--            Writes(MB/s):    12.31 --||--            Writes(MB/s):  3196.37 --|
|-- Mem Ch  1: Reads (MB/s):    30.08 --||-- Mem Ch  1: Reads (MB/s):  6422.10 --|
|--            Writes(MB/s):     8.53 --||--            Writes(MB/s):  3192.68 --|
|-- Mem Ch  2: Reads (MB/s):    33.29 --||-- Mem Ch  2: Reads (MB/s):  6424.89 --|
|--            Writes(MB/s):    12.05 --||--            Writes(MB/s):  3197.07 --|
|-- Mem Ch  3: Reads (MB/s):    33.37 --||-- Mem Ch  3: Reads (MB/s):  6419.10 --|
|--            Writes(MB/s):     8.10 --||--            Writes(MB/s):  3193.12 --|
|-- NODE 0 Mem Read (MB/s) :   136.09 --||-- NODE 1 Mem Read (MB/s) : 25691.35 --|
|-- NODE 0 Mem Write(MB/s) :    40.98 --||-- NODE 1 Mem Write(MB/s) : 12779.24 --|
|-- NODE 0 P. Write (T/s):     124333 --||-- NODE 1 P. Write (T/s):     210476 --|
|-- NODE 0 Memory (MB/s):      177.07 --||-- NODE 1 Memory (MB/s):    38470.59 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      25827.44                --|
            |--                System Write Throughput(MB/s):      12820.23                --|
            |--               System Memory Throughput(MB/s):      38647.66                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1b03
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8616          84    1023 K   478 K      0       0     108  
 1     198 M         0      32 M   241 M    880 K     0    1214 K
-----------------------------------------------------------------------
 *     198 M        84      33 M   241 M    880 K     0    1214 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.26        Core1: 28.05        
Core2: 29.05        Core3: 28.58        
Core4: 28.61        Core5: 26.82        
Core6: 24.78        Core7: 27.36        
Core8: 26.30        Core9: 23.26        
Core10: 26.24        Core11: 25.61        
Core12: 31.68        Core13: 26.44        
Core14: 25.86        Core15: 27.08        
Core16: 26.56        Core17: 24.93        
Core18: 28.77        Core19: 27.79        
Core20: 25.98        Core21: 29.90        
Core22: 26.88        Core23: 27.81        
Core24: 27.80        Core25: 25.37        
Core26: 25.49        Core27: 27.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.51
Socket1: 27.01
DDR read Latency(ns)
Socket0: 90950.57
Socket1: 402.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.31        Core1: 27.35        
Core2: 27.19        Core3: 29.80        
Core4: 27.42        Core5: 29.21        
Core6: 26.72        Core7: 27.80        
Core8: 26.70        Core9: 24.42        
Core10: 23.87        Core11: 26.84        
Core12: 25.64        Core13: 26.51        
Core14: 25.60        Core15: 26.86        
Core16: 26.42        Core17: 26.93        
Core18: 29.13        Core19: 27.91        
Core20: 26.39        Core21: 28.25        
Core22: 27.69        Core23: 28.48        
Core24: 27.07        Core25: 27.84        
Core26: 25.76        Core27: 27.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.42
Socket1: 27.73
DDR read Latency(ns)
Socket0: 97016.01
Socket1: 394.89
irq_total: 261084.549667582
cpu_total: 19.26
cpu_0: 1.00
cpu_1: 45.15
cpu_2: 0.07
cpu_3: 39.23
cpu_4: 0.13
cpu_5: 43.42
cpu_6: 0.07
cpu_7: 38.23
cpu_8: 0.07
cpu_9: 13.76
cpu_10: 0.00
cpu_11: 42.22
cpu_12: 0.07
cpu_13: 43.55
cpu_14: 0.07
cpu_15: 38.36
cpu_16: 0.07
cpu_17: 39.89
cpu_18: 0.07
cpu_19: 37.90
cpu_20: 0.07
cpu_21: 34.97
cpu_22: 0.00
cpu_23: 40.09
cpu_24: 0.07
cpu_25: 41.89
cpu_26: 0.07
cpu_27: 38.50
enp130s0f0_tx_bytes_phy: 6231654875
enp130s0f1_tx_bytes_phy: 6237089862
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12468744737
enp130s0f0_rx_bytes_phy: 4676741
enp130s0f1_rx_bytes_phy: 5906546
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 10583287
enp130s0f0_tx_bytes: 6229125618
enp130s0f1_tx_bytes: 6234359612
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12463485230
enp130s0f0_rx_packets: 66812
enp130s0f1_rx_packets: 84365
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 151177
enp130s0f0_rx_bytes: 4409608
enp130s0f1_rx_bytes: 5568090
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 9977698
enp130s0f0_tx_packets_phy: 691024
enp130s0f1_tx_packets_phy: 691626
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1382650
enp130s0f0_tx_packets: 691050
enp130s0f1_tx_packets: 691630
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1382680
enp130s0f0_rx_packets_phy: 66810
enp130s0f1_rx_packets_phy: 84380
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 151190


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.95        Core1: 27.99        
Core2: 23.77        Core3: 28.43        
Core4: 23.59        Core5: 28.45        
Core6: 26.82        Core7: 28.82        
Core8: 29.29        Core9: 24.09        
Core10: 27.62        Core11: 26.03        
Core12: 28.80        Core13: 24.85        
Core14: 22.85        Core15: 28.61        
Core16: 21.98        Core17: 24.90        
Core18: 26.61        Core19: 26.97        
Core20: 24.42        Core21: 29.99        
Core22: 27.05        Core23: 26.68        
Core24: 26.44        Core25: 25.49        
Core26: 27.62        Core27: 27.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.84
Socket1: 27.03
DDR read Latency(ns)
Socket0: 87577.95
Socket1: 403.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.83        Core1: 27.73        
Core2: 31.23        Core3: 28.32        
Core4: 27.94        Core5: 27.87        
Core6: 28.87        Core7: 29.75        
Core8: 28.05        Core9: 24.65        
Core10: 28.41        Core11: 25.99        
Core12: 28.38        Core13: 25.40        
Core14: 30.20        Core15: 29.20        
Core16: 28.88        Core17: 25.57        
Core18: 28.99        Core19: 27.05        
Core20: 28.90        Core21: 29.01        
Core22: 28.32        Core23: 26.38        
Core24: 27.13        Core25: 26.44        
Core26: 25.91        Core27: 27.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.97
Socket1: 27.20
DDR read Latency(ns)
Socket0: 94332.36
Socket1: 402.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.93        Core1: 27.20        
Core2: 27.82        Core3: 28.81        
Core4: 29.82        Core5: 28.84        
Core6: 28.45        Core7: 29.29        
Core8: 28.18        Core9: 25.21        
Core10: 29.64        Core11: 27.04        
Core12: 26.09        Core13: 25.60        
Core14: 25.78        Core15: 28.50        
Core16: 28.16        Core17: 25.41        
Core18: 30.69        Core19: 28.12        
Core20: 29.83        Core21: 28.04        
Core22: 29.25        Core23: 26.39        
Core24: 28.54        Core25: 27.08        
Core26: 27.68        Core27: 27.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.99
Socket1: 27.45
DDR read Latency(ns)
Socket0: 90773.69
Socket1: 398.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.44        Core1: 27.55        
Core2: 28.90        Core3: 28.73        
Core4: 30.51        Core5: 28.93        
Core6: 26.99        Core7: 28.63        
Core8: 28.36        Core9: 24.65        
Core10: 27.17        Core11: 25.25        
Core12: 27.37        Core13: 25.90        
Core14: 28.56        Core15: 27.83        
Core16: 26.12        Core17: 25.91        
Core18: 27.98        Core19: 26.63        
Core20: 27.50        Core21: 28.81        
Core22: 27.17        Core23: 27.51        
Core24: 27.28        Core25: 26.73        
Core26: 29.79        Core27: 26.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.53
Socket1: 27.17
DDR read Latency(ns)
Socket0: 94329.93
Socket1: 402.76
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7330
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409377226; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409382122; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204755477; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204755477; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204760412; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204760412; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204764885; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204764885; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204764291; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204764291; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004009468; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4105364; Consumed Joules: 250.57; Watts: 41.73; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2315102; Consumed DRAM Joules: 35.42; DRAM Watts: 5.90
S1P0; QPIClocks: 14409463406; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409465438; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204834949; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204834949; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204835017; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204835017; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204826396; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204826396; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204826384; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204826384; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004035825; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6192179; Consumed Joules: 377.94; Watts: 62.95; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5629573; Consumed DRAM Joules: 86.13; DRAM Watts: 14.35
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1d73
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     328 K    915 K    0.64    0.07    0.01    0.02     9912        0       15     70
   1    1     0.15   0.29   0.52    1.04      75 M     89 M    0.16    0.23    0.05    0.06     2632    13133      184     59
   2    0     0.00   0.60   0.00    0.60      11 K     48 K    0.76    0.29    0.00    0.01      896        0        0     69
   3    1     0.10   0.27   0.37    0.86      67 M     78 M    0.14    0.23    0.07    0.08     3416    11071       44     58
   4    0     0.00   0.53   0.00    0.60      13 K     40 K    0.66    0.19    0.00    0.01     1792        1        0     69
   5    1     0.09   0.22   0.41    0.90      79 M     90 M    0.13    0.22    0.09    0.10     2968    13598       79     60
   6    0     0.00   0.30   0.00    0.60    3380       19 K    0.83    0.12    0.00    0.02      840        0        1     69
   7    1     0.13   0.36   0.36    0.84      56 M     67 M    0.15    0.26    0.04    0.05     3080    10572       17     59
   8    0     0.00   0.31   0.00    0.60    3344       23 K    0.86    0.15    0.00    0.01      504        0        0     68
   9    1     0.10   0.80   0.12    0.60    3880 K   5944 K    0.35    0.44    0.00    0.01        0      355       19     58
  10    0     0.00   0.31   0.00    0.60    2680       22 K    0.88    0.15    0.00    0.01       56        0        0     67
  11    1     0.13   0.31   0.42    0.91      66 M     78 M    0.16    0.25    0.05    0.06      168    10009       37     58
  12    0     0.00   0.35   0.00    0.60    5338       31 K    0.83    0.22    0.00    0.01     1512        0        0     70
  13    1     0.12   0.29   0.42    0.90      66 M     78 M    0.15    0.26    0.05    0.06     4312    11498       38     57
  14    0     0.00   0.35   0.00    0.60    5130       30 K    0.83    0.19    0.00    0.01     2856        0        0     70
  15    1     0.14   0.37   0.38    0.88      56 M     68 M    0.17    0.26    0.04    0.05     2408     8493       74     58
  16    0     0.00   0.32   0.00    0.61    5879       27 K    0.79    0.18    0.00    0.01      504        0        0     70
  17    1     0.08   0.25   0.32    0.78      65 M     76 M    0.14    0.23    0.08    0.10     2800    12515      100     58
  18    0     0.00   0.33   0.00    0.60    5426       29 K    0.82    0.21    0.00    0.01     1792        1        0     69
  19    1     0.08   0.26   0.32    0.79      62 M     71 M    0.13    0.24    0.08    0.09     2688    10564       71     59
  20    0     0.00   0.36   0.00    0.60    5535       33 K    0.83    0.18    0.00    0.01        0        0        0     70
  21    1     0.09   0.26   0.33    0.80      61 M     70 M    0.13    0.24    0.07    0.08     1624    10569       30     59
  22    0     0.00   0.33   0.00    0.60    5503       30 K    0.82    0.18    0.00    0.01       56        0        0     70
  23    1     0.15   0.41   0.35    0.85      52 M     62 M    0.16    0.25    0.04    0.04     3864     8930       19     59
  24    0     0.00   0.32   0.00    0.60    5429       30 K    0.82    0.19    0.00    0.01      336        0        0     70
  25    1     0.11   0.28   0.39    0.87      64 M     76 M    0.15    0.25    0.06    0.07     4256    12031       24     59
  26    0     0.00   0.32   0.00    0.60    4001       29 K    0.86    0.14    0.00    0.01      952        0        0     70
  27    1     0.08   0.26   0.32    0.79      63 M     72 M    0.13    0.24    0.08    0.09     2296    10946       55     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     405 K   1313 K    0.69    0.11    0.01    0.02    22008        2       14     61
 SKT    1     0.11   0.31   0.36    0.86     841 M    987 M    0.15    0.24    0.05    0.06    36512   144284      791     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.31   0.18    0.86     842 M    988 M    0.15    0.24    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   50 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.03 %

 C1 core residency: 29.69 %; C3 core residency: 0.48 %; C6 core residency: 48.80 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.70 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.39 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       11 G     11 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   46 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.66     0.20     210.38      29.50         135.59
 SKT   1    129.41    63.98     316.61      72.14         122.01
---------------------------------------------------------------------------------------------------------------
       *    130.07    64.19     527.00     101.65         122.03
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1e57
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    46.03 --||-- Mem Ch  0: Reads (MB/s):  6487.58 --|
|--            Writes(MB/s):    11.95 --||--            Writes(MB/s):  3202.83 --|
|-- Mem Ch  1: Reads (MB/s):    38.31 --||-- Mem Ch  1: Reads (MB/s):  6485.25 --|
|--            Writes(MB/s):     8.05 --||--            Writes(MB/s):  3198.02 --|
|-- Mem Ch  2: Reads (MB/s):    41.42 --||-- Mem Ch  2: Reads (MB/s):  6487.04 --|
|--            Writes(MB/s):    11.88 --||--            Writes(MB/s):  3203.07 --|
|-- Mem Ch  3: Reads (MB/s):    42.56 --||-- Mem Ch  3: Reads (MB/s):  6483.03 --|
|--            Writes(MB/s):     7.72 --||--            Writes(MB/s):  3198.76 --|
|-- NODE 0 Mem Read (MB/s) :   168.32 --||-- NODE 1 Mem Read (MB/s) : 25942.90 --|
|-- NODE 0 Mem Write(MB/s) :    39.61 --||-- NODE 1 Mem Write(MB/s) : 12802.68 --|
|-- NODE 0 P. Write (T/s):     124349 --||-- NODE 1 P. Write (T/s):     211527 --|
|-- NODE 0 Memory (MB/s):      207.93 --||-- NODE 1 Memory (MB/s):    38745.58 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      26111.21                --|
            |--                System Write Throughput(MB/s):      12842.29                --|
            |--               System Memory Throughput(MB/s):      38953.50                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1f2c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8304          84     600 K   524 K      0       0     108  
 1     198 M         0      32 M   240 M    864 K     0    1357 K
-----------------------------------------------------------------------
 *     198 M        84      33 M   240 M    864 K     0    1357 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.95        Core1: 28.90        
Core2: 28.99        Core3: 29.92        
Core4: 28.56        Core5: 27.62        
Core6: 27.64        Core7: 28.81        
Core8: 26.76        Core9: 28.29        
Core10: 26.13        Core11: 26.93        
Core12: 28.04        Core13: 27.73        
Core14: 26.73        Core15: 28.12        
Core16: 26.26        Core17: 25.63        
Core18: 28.13        Core19: 27.13        
Core20: 27.37        Core21: 24.16        
Core22: 28.31        Core23: 28.56        
Core24: 27.38        Core25: 27.58        
Core26: 28.70        Core27: 28.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.61
Socket1: 27.54
DDR read Latency(ns)
Socket0: 74578.85
Socket1: 393.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.74        Core1: 29.26        
Core2: 27.51        Core3: 28.37        
Core4: 30.06        Core5: 27.55        
Core6: 30.73        Core7: 28.88        
Core8: 27.71        Core9: 26.32        
Core10: 25.84        Core11: 27.54        
Core12: 24.82        Core13: 27.50        
Core14: 25.49        Core15: 27.83        
Core16: 27.38        Core17: 26.50        
Core18: 29.28        Core19: 26.61        
Core20: 29.56        Core21: 24.22        
Core22: 28.95        Core23: 28.34        
Core24: 29.70        Core25: 26.78        
Core26: 30.96        Core27: 28.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.92
Socket1: 27.45
DDR read Latency(ns)
Socket0: 74514.12
Socket1: 392.85
irq_total: 272731.68005924
cpu_total: 19.12
cpu_0: 0.86
cpu_1: 42.95
cpu_2: 0.13
cpu_3: 39.10
cpu_4: 0.07
cpu_5: 44.68
cpu_6: 0.07
cpu_7: 36.37
cpu_8: 0.07
cpu_9: 8.71
cpu_10: 0.07
cpu_11: 40.69
cpu_12: 0.13
cpu_13: 39.49
cpu_14: 0.07
cpu_15: 38.03
cpu_16: 0.07
cpu_17: 37.50
cpu_18: 0.07
cpu_19: 41.69
cpu_20: 0.00
cpu_21: 51.06
cpu_22: 0.07
cpu_23: 36.70
cpu_24: 0.07
cpu_25: 38.10
cpu_26: 0.07
cpu_27: 38.63
enp130s0f0_tx_bytes: 6230636260
enp130s0f1_tx_bytes: 6239646546
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12470282806
enp130s0f0_rx_packets: 66011
enp130s0f1_rx_packets: 65649
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 131660
enp130s0f0_rx_bytes_phy: 4620766
enp130s0f1_rx_bytes_phy: 4595784
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 9216550
enp130s0f0_tx_bytes_phy: 6233411078
enp130s0f1_tx_bytes_phy: 6242407320
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12475818398
enp130s0f0_tx_packets_phy: 691218
enp130s0f1_tx_packets_phy: 692216
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1383434
enp130s0f0_rx_bytes: 4356749
enp130s0f1_rx_bytes: 4332841
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 8689590
enp130s0f0_rx_packets_phy: 66010
enp130s0f1_rx_packets_phy: 65654
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 131664
enp130s0f0_tx_packets: 691217
enp130s0f1_tx_packets: 692217
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1383434


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.19        Core1: 28.75        
Core2: 22.44        Core3: 29.38        
Core4: 27.14        Core5: 27.69        
Core6: 28.62        Core7: 28.24        
Core8: 28.12        Core9: 25.54        
Core10: 29.52        Core11: 26.99        
Core12: 29.08        Core13: 27.01        
Core14: 20.22        Core15: 27.32        
Core16: 21.75        Core17: 25.26        
Core18: 28.06        Core19: 26.96        
Core20: 30.71        Core21: 23.76        
Core22: 29.35        Core23: 28.41        
Core24: 28.11        Core25: 27.22        
Core26: 34.55        Core27: 28.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.53
Socket1: 27.25
DDR read Latency(ns)
Socket0: 69801.47
Socket1: 396.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.84        Core1: 29.54        
Core2: 28.08        Core3: 29.72        
Core4: 30.01        Core5: 27.18        
Core6: 28.96        Core7: 28.46        
Core8: 28.72        Core9: 26.09        
Core10: 28.62        Core11: 27.61        
Core12: 27.29        Core13: 26.11        
Core14: 27.88        Core15: 27.65        
Core16: 28.64        Core17: 25.59        
Core18: 29.50        Core19: 27.97        
Core20: 31.38        Core21: 25.32        
Core22: 28.01        Core23: 28.64        
Core24: 27.56        Core25: 26.14        
Core26: 30.57        Core27: 27.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.74
Socket1: 27.46
DDR read Latency(ns)
Socket0: 76253.06
Socket1: 396.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.67        Core1: 28.09        
Core2: 27.24        Core3: 29.44        
Core4: 29.06        Core5: 28.12        
Core6: 28.87        Core7: 26.97        
Core8: 33.77        Core9: 25.60        
Core10: 28.42        Core11: 25.98        
Core12: 26.62        Core13: 26.18        
Core14: 28.31        Core15: 27.03        
Core16: 31.62        Core17: 24.74        
Core18: 30.36        Core19: 26.02        
Core20: 28.94        Core21: 23.73        
Core22: 27.47        Core23: 28.92        
Core24: 32.47        Core25: 28.71        
Core26: 31.49        Core27: 25.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.96
Socket1: 26.74
DDR read Latency(ns)
Socket0: 79318.83
Socket1: 404.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.25        Core1: 29.13        
Core2: 27.65        Core3: 29.85        
Core4: 29.34        Core5: 27.27        
Core6: 27.75        Core7: 28.01        
Core8: 26.61        Core9: 26.38        
Core10: 29.18        Core11: 25.80        
Core12: 29.58        Core13: 27.05        
Core14: 27.67        Core15: 26.48        
Core16: 27.80        Core17: 25.89        
Core18: 25.96        Core19: 25.84        
Core20: 27.02        Core21: 23.81        
Core22: 28.76        Core23: 29.29        
Core24: 30.56        Core25: 26.42        
Core26: 28.37        Core27: 28.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.01
Socket1: 26.98
DDR read Latency(ns)
Socket0: 77847.54
Socket1: 398.11
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8397
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14408652814; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14408656542; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204392934; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204392934; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204398070; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204398070; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204402447; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204402447; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204406789; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204406789; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003694068; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4107289; Consumed Joules: 250.69; Watts: 41.76; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2319441; Consumed DRAM Joules: 35.49; DRAM Watts: 5.91
S1P0; QPIClocks: 14408721798; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14408724414; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204442867; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204442867; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204442869; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204442869; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204442825; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204442825; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204442797; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204442797; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003819347; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6183230; Consumed Joules: 377.39; Watts: 62.87; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5623811; Consumed DRAM Joules: 86.04; DRAM Watts: 14.33
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21a0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     313 K    861 K    0.64    0.08    0.01    0.02     9576        0       13     70
   1    1     0.09   0.21   0.41    0.90      78 M     89 M    0.13    0.22    0.09    0.10     4648    13708       35     59
   2    0     0.00   0.32   0.00    0.60    5162       31 K    0.84    0.12    0.00    0.02      336        0        0     69
   3    1     0.08   0.21   0.39    0.89      76 M     88 M    0.13    0.22    0.09    0.10     4200    13339       28     58
   4    0     0.00   0.34   0.00    0.60    6057       34 K    0.82    0.16    0.00    0.01     2968        0        0     70
   5    1     0.13   0.27   0.49    1.01      75 M     89 M    0.15    0.23    0.06    0.07     3024    12991       39     59
   6    0     0.00   0.36   0.00    0.60    5753       29 K    0.80    0.22    0.00    0.01      560        0        0     69
   7    1     0.09   0.30   0.30    0.77      57 M     66 M    0.14    0.24    0.06    0.07     4480    11622       20     58
   8    0     0.00   0.35   0.00    0.60    4460       27 K    0.84    0.19    0.00    0.01      224        0        0     68
   9    1     0.07   0.76   0.09    0.60    2669 K   3799 K    0.30    0.33    0.00    0.01       56      208       32     59
  10    0     0.00   0.33   0.00    0.60      18 K     47 K    0.60    0.22    0.01    0.02     1680        1        1     68
  11    1     0.13   0.38   0.34    0.83      51 M     61 M    0.16    0.27    0.04    0.05      560     7473       31     58
  12    0     0.00   0.30   0.00    0.60    4772       28 K    0.83    0.17    0.00    0.02      560        0        0     70
  13    1     0.10   0.28   0.35    0.82      64 M     74 M    0.13    0.25    0.07    0.08     2240    11327       42     58
  14    0     0.00   0.27   0.00    0.60    2988       18 K    0.84    0.16    0.00    0.02      952        0        0     70
  15    1     0.11   0.30   0.37    0.84      64 M     75 M    0.15    0.24    0.06    0.07     1400     9763       57     58
  16    0     0.00   0.30   0.00    0.61    4622       22 K    0.80    0.16    0.00    0.02      728        0        0     70
  17    1     0.04   0.15   0.28    0.73      68 M     77 M    0.11    0.24    0.16    0.18     1848    12726      179     58
  18    0     0.00   0.29   0.00    0.60    4520       23 K    0.81    0.11    0.00    0.02     2184        0        0     70
  19    1     0.16   0.38   0.42    0.91      59 M     72 M    0.17    0.26    0.04    0.05     3192     9986       25     59
  20    0     0.00   0.30   0.00    0.60    5285       24 K    0.79    0.10    0.00    0.02       56        0        0     70
  21    1     0.23   0.37   0.62    1.15      66 M     84 M    0.20    0.28    0.03    0.04     2464    11629       67     59
  22    0     0.00   0.30   0.00    0.60    4822       25 K    0.81    0.11    0.00    0.02      504        0        0     71
  23    1     0.08   0.25   0.31    0.78      64 M     73 M    0.12    0.24    0.08    0.09     2688    10761       16     60
  24    0     0.00   0.31   0.00    0.60    5706       27 K    0.80    0.11    0.00    0.02      224        0        0     70
  25    1     0.12   0.31   0.38    0.86      60 M     70 M    0.15    0.26    0.05    0.06     3864    11485       25     59
  26    0     0.00   0.32   0.00    0.60    7182       30 K    0.76    0.14    0.00    0.01      560        0        0     70
  27    1     0.10   0.32   0.32    0.79      56 M     65 M    0.14    0.25    0.06    0.07     3584     9529       19     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.60     393 K   1233 K    0.68    0.10    0.01    0.02    21112        1       14     61
 SKT    1     0.11   0.30   0.36    0.87     846 M    991 M    0.15    0.25    0.06    0.06    38248   146547      615     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.30   0.18    0.87     847 M    993 M    0.15    0.25    0.06    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   50 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.87 %

 C1 core residency: 28.30 %; C3 core residency: 0.20 %; C6 core residency: 50.64 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.30 => corresponds to 7.54 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.37 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       11 G     11 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   47 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.81     0.19     209.65      29.60         135.21
 SKT   1    129.79    64.07     317.03      71.93         121.44
---------------------------------------------------------------------------------------------------------------
       *    130.60    64.26     526.67     101.53         121.45
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2284
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    37.99 --||-- Mem Ch  0: Reads (MB/s):  6509.32 --|
|--            Writes(MB/s):    11.38 --||--            Writes(MB/s):  3202.58 --|
|-- Mem Ch  1: Reads (MB/s):    28.86 --||-- Mem Ch  1: Reads (MB/s):  6506.75 --|
|--            Writes(MB/s):     7.48 --||--            Writes(MB/s):  3198.07 --|
|-- Mem Ch  2: Reads (MB/s):    31.14 --||-- Mem Ch  2: Reads (MB/s):  6507.12 --|
|--            Writes(MB/s):    11.17 --||--            Writes(MB/s):  3202.68 --|
|-- Mem Ch  3: Reads (MB/s):    31.90 --||-- Mem Ch  3: Reads (MB/s):  6503.81 --|
|--            Writes(MB/s):     7.12 --||--            Writes(MB/s):  3198.79 --|
|-- NODE 0 Mem Read (MB/s) :   129.90 --||-- NODE 1 Mem Read (MB/s) : 26027.01 --|
|-- NODE 0 Mem Write(MB/s) :    37.15 --||-- NODE 1 Mem Write(MB/s) : 12802.12 --|
|-- NODE 0 P. Write (T/s):     124359 --||-- NODE 1 P. Write (T/s):     212584 --|
|-- NODE 0 Memory (MB/s):      167.04 --||-- NODE 1 Memory (MB/s):    38829.13 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      26156.90                --|
            |--                System Write Throughput(MB/s):      12839.27                --|
            |--               System Memory Throughput(MB/s):      38996.17                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2359
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8136          12     955 K   452 K    264       0     144  
 1     198 M         0      32 M   242 M    954 K     0    1263 K
-----------------------------------------------------------------------
 *     198 M        12      33 M   242 M    954 K     0    1263 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.49        Core1: 29.13        
Core2: 26.13        Core3: 29.24        
Core4: 28.34        Core5: 27.45        
Core6: 27.23        Core7: 27.34        
Core8: 26.45        Core9: 30.10        
Core10: 24.08        Core11: 28.80        
Core12: 24.20        Core13: 27.38        
Core14: 25.69        Core15: 28.45        
Core16: 27.73        Core17: 25.65        
Core18: 29.47        Core19: 27.39        
Core20: 27.88        Core21: 25.22        
Core22: 25.94        Core23: 27.54        
Core24: 25.90        Core25: 27.42        
Core26: 29.01        Core27: 29.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.61
Socket1: 27.67
DDR read Latency(ns)
Socket0: 100099.24
Socket1: 390.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.78        Core1: 29.09        
Core2: 30.15        Core3: 29.24        
Core4: 28.78        Core5: 27.19        
Core6: 30.41        Core7: 25.65        
Core8: 29.02        Core9: 26.56        
Core10: 26.13        Core11: 27.68        
Core12: 29.49        Core13: 28.24        
Core14: 27.14        Core15: 28.31        
Core16: 26.27        Core17: 25.89        
Core18: 29.00        Core19: 27.00        
Core20: 29.67        Core21: 25.06        
Core22: 27.26        Core23: 28.00        
Core24: 30.04        Core25: 26.63        
Core26: 30.51        Core27: 28.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.98
Socket1: 27.37
DDR read Latency(ns)
Socket0: 96878.70
Socket1: 394.41
irq_total: 270414.627435557
cpu_total: 19.26
cpu_0: 0.93
cpu_1: 41.95
cpu_2: 0.13
cpu_3: 37.03
cpu_4: 0.07
cpu_5: 48.60
cpu_6: 0.07
cpu_7: 42.42
cpu_8: 0.07
cpu_9: 8.71
cpu_10: 0.07
cpu_11: 37.63
cpu_12: 0.07
cpu_13: 40.23
cpu_14: 0.07
cpu_15: 40.23
cpu_16: 0.07
cpu_17: 39.56
cpu_18: 0.07
cpu_19: 40.29
cpu_20: 0.07
cpu_21: 45.41
cpu_22: 0.07
cpu_23: 39.36
cpu_24: 0.07
cpu_25: 39.63
cpu_26: 0.13
cpu_27: 36.30
enp130s0f0_tx_bytes_phy: 6225588445
enp130s0f1_tx_bytes_phy: 6233214753
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12458803198
enp130s0f0_tx_bytes: 6222870178
enp130s0f1_tx_bytes: 6230448640
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12453318818
enp130s0f0_tx_packets: 690356
enp130s0f1_tx_packets: 691196
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1381552
enp130s0f0_rx_packets: 68577
enp130s0f1_rx_packets: 93103
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 161680
enp130s0f0_rx_bytes: 4526110
enp130s0f1_rx_bytes: 6144843
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 10670953
enp130s0f0_tx_packets_phy: 690351
enp130s0f1_tx_packets_phy: 691197
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1381548
enp130s0f0_rx_packets_phy: 68577
enp130s0f1_rx_packets_phy: 93109
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 161686
enp130s0f0_rx_bytes_phy: 4800401
enp130s0f1_rx_bytes_phy: 6517594
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 11317995


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.57        Core1: 28.68        
Core2: 27.91        Core3: 30.86        
Core4: 28.57        Core5: 26.88        
Core6: 29.30        Core7: 25.70        
Core8: 27.21        Core9: 26.16        
Core10: 21.59        Core11: 27.03        
Core12: 24.05        Core13: 26.59        
Core14: 19.66        Core15: 26.67        
Core16: 21.65        Core17: 27.01        
Core18: 22.16        Core19: 26.15        
Core20: 26.88        Core21: 24.59        
Core22: 29.95        Core23: 29.20        
Core24: 27.50        Core25: 27.53        
Core26: 29.00        Core27: 27.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.89
Socket1: 27.09
DDR read Latency(ns)
Socket0: 79360.22
Socket1: 397.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.15        Core1: 29.64        
Core2: 26.36        Core3: 29.44        
Core4: 27.55        Core5: 27.37        
Core6: 28.60        Core7: 26.55        
Core8: 26.59        Core9: 27.02        
Core10: 23.81        Core11: 28.04        
Core12: 25.58        Core13: 27.40        
Core14: 26.54        Core15: 28.48        
Core16: 25.81        Core17: 25.98        
Core18: 27.03        Core19: 27.93        
Core20: 26.46        Core21: 25.32        
Core22: 24.40        Core23: 26.93        
Core24: 27.64        Core25: 27.23        
Core26: 29.74        Core27: 28.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.23
Socket1: 27.57
DDR read Latency(ns)
Socket0: 97749.59
Socket1: 392.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.99        Core1: 28.75        
Core2: 29.71        Core3: 29.90        
Core4: 30.89        Core5: 27.57        
Core6: 29.69        Core7: 27.33        
Core8: 28.77        Core9: 26.68        
Core10: 27.64        Core11: 28.48        
Core12: 28.46        Core13: 27.31        
Core14: 29.78        Core15: 28.41        
Core16: 28.26        Core17: 27.38        
Core18: 28.62        Core19: 27.08        
Core20: 30.77        Core21: 24.92        
Core22: 28.38        Core23: 27.53        
Core24: 26.69        Core25: 28.14        
Core26: 28.61        Core27: 29.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.23
Socket1: 27.82
DDR read Latency(ns)
Socket0: 98298.39
Socket1: 388.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.87        Core1: 28.74        
Core2: 25.89        Core3: 29.94        
Core4: 30.12        Core5: 27.41        
Core6: 25.93        Core7: 27.38        
Core8: 27.24        Core9: 26.74        
Core10: 26.64        Core11: 28.06        
Core12: 26.17        Core13: 26.64        
Core14: 27.47        Core15: 27.84        
Core16: 25.41        Core17: 25.64        
Core18: 26.31        Core19: 27.48        
Core20: 26.94        Core21: 24.99        
Core22: 28.80        Core23: 27.26        
Core24: 26.28        Core25: 27.67        
Core26: 31.27        Core27: 29.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.43
Socket1: 27.50
DDR read Latency(ns)
Socket0: 96588.65
Socket1: 393.62
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9465
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410944994; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410947554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205550056; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205550056; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205551087; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205551087; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205551516; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205551516; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205552006; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205552006; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004652598; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4118373; Consumed Joules: 251.37; Watts: 41.87; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2313380; Consumed DRAM Joules: 35.39; DRAM Watts: 5.90
S1P0; QPIClocks: 14411023850; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411025742; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205593077; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205593077; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205593096; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205593096; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205593143; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205593143; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205593164; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205593164; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004672454; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6245295; Consumed Joules: 381.18; Watts: 63.49; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5653008; Consumed DRAM Joules: 86.49; DRAM Watts: 14.41
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25ca
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     321 K    861 K    0.63    0.08    0.01    0.02    10864        1       13     70
   1    1     0.08   0.22   0.39    0.88      77 M     88 M    0.12    0.22    0.09    0.10     2352    13532       31     59
   2    0     0.00   0.54   0.00    0.60      12 K     44 K    0.71    0.19    0.00    0.01     1176        1        0     69
   3    1     0.05   0.20   0.25    0.71      61 M     69 M    0.11    0.21    0.12    0.14     1792    10360      107     59
   4    0     0.00   0.26   0.00    0.60    5375       30 K    0.82    0.12    0.00    0.02      168        0        0     69
   5    1     0.18   0.32   0.55    1.07      78 M     93 M    0.16    0.22    0.04    0.05     2296    13879      151     59
   6    0     0.00   0.26   0.00    0.60    4101       19 K    0.79    0.11    0.00    0.02      392        0        0     69
   7    1     0.14   0.31   0.44    0.94      64 M     77 M    0.17    0.26    0.05    0.06     4872    13162       70     58
   8    0     0.00   0.64   0.00    0.60      11 K     43 K    0.73    0.29    0.00    0.01     2688        2        0     69
   9    1     0.07   0.75   0.09    0.60    2586 K   3867 K    0.33    0.33    0.00    0.01      336      204       10     59
  10    0     0.00   0.29   0.00    0.60    3606       21 K    0.84    0.14    0.00    0.02     1288        0        0     68
  11    1     0.12   0.31   0.38    0.85      62 M     74 M    0.15    0.25    0.05    0.06     1568     9933       33     58
  12    0     0.00   0.28   0.00    0.60    4990       24 K    0.80    0.17    0.00    0.02     2912        0        0     69
  13    1     0.10   0.27   0.36    0.83      65 M     75 M    0.14    0.25    0.07    0.08     3360    11517       21     58
  14    0     0.00   0.29   0.00    0.60    4294       21 K    0.80    0.16    0.00    0.02      112        0        0     70
  15    1     0.12   0.31   0.38    0.86      64 M     75 M    0.15    0.25    0.05    0.06     3696    10190       25     57
  16    0     0.00   0.29   0.00    0.60    4754       19 K    0.76    0.18    0.00    0.02      392        0        1     69
  17    1     0.09   0.26   0.33    0.81      65 M     76 M    0.14    0.25    0.08    0.09     2576    12779       87     58
  18    0     0.00   0.35   0.00    0.60    6788       30 K    0.78    0.15    0.00    0.01      840        0        0     69
  19    1     0.14   0.33   0.42    0.91      61 M     74 M    0.17    0.27    0.04    0.05     2744    10617       32     59
  20    0     0.00   0.35   0.00    0.60    5739       30 K    0.81    0.13    0.00    0.02      224        0        0     69
  21    1     0.18   0.34   0.53    1.05      65 M     79 M    0.18    0.28    0.04    0.05     3080    11198       66     59
  22    0     0.00   0.38   0.00    0.60    6694       30 K    0.78    0.17    0.00    0.01      336        0        0     70
  23    1     0.13   0.44   0.31    0.77      45 M     53 M    0.16    0.27    0.03    0.04      616     7302       15     59
  24    0     0.00   0.33   0.00    0.60    6611       30 K    0.78    0.13    0.00    0.02        0        0        0     71
  25    1     0.11   0.30   0.36    0.84      61 M     71 M    0.15    0.25    0.06    0.07     4200    12152       15     59
  26    0     0.00   0.28   0.00    0.60    4559       24 K    0.82    0.12    0.00    0.02     2296        0        0     70
  27    1     0.08   0.26   0.32    0.79      64 M     74 M    0.13    0.24    0.08    0.09     3584    11421       99     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     403 K   1234 K    0.67    0.11    0.01    0.02    23688        4       14     61
 SKT    1     0.11   0.31   0.36    0.87     840 M    988 M    0.15    0.25    0.05    0.06    37072   148246      762     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.31   0.18    0.87     841 M    989 M    0.15    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   51 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.99 %

 C1 core residency: 30.86 %; C3 core residency: 0.41 %; C6 core residency: 47.74 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.71 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.41 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       11 G     11 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   46 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.70     0.19     211.97      29.53         134.26
 SKT   1    129.28    64.07     318.19      72.07         121.62
---------------------------------------------------------------------------------------------------------------
       *    129.98    64.25     530.17     101.60         121.63
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26ae
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    37.50 --||-- Mem Ch  0: Reads (MB/s):  6484.74 --|
|--            Writes(MB/s):    11.82 --||--            Writes(MB/s):  3203.59 --|
|-- Mem Ch  1: Reads (MB/s):    28.67 --||-- Mem Ch  1: Reads (MB/s):  6483.64 --|
|--            Writes(MB/s):     7.74 --||--            Writes(MB/s):  3199.68 --|
|-- Mem Ch  2: Reads (MB/s):    30.89 --||-- Mem Ch  2: Reads (MB/s):  6482.85 --|
|--            Writes(MB/s):    11.55 --||--            Writes(MB/s):  3203.38 --|
|-- Mem Ch  3: Reads (MB/s):    32.33 --||-- Mem Ch  3: Reads (MB/s):  6480.65 --|
|--            Writes(MB/s):     7.37 --||--            Writes(MB/s):  3199.67 --|
|-- NODE 0 Mem Read (MB/s) :   129.39 --||-- NODE 1 Mem Read (MB/s) : 25931.88 --|
|-- NODE 0 Mem Write(MB/s) :    38.48 --||-- NODE 1 Mem Write(MB/s) : 12806.32 --|
|-- NODE 0 P. Write (T/s):     124334 --||-- NODE 1 P. Write (T/s):     213084 --|
|-- NODE 0 Memory (MB/s):      167.87 --||-- NODE 1 Memory (MB/s):    38738.21 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      26061.27                --|
            |--                System Write Throughput(MB/s):      12844.80                --|
            |--               System Memory Throughput(MB/s):      38906.08                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2783
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8088          24     920 K   467 K    648      36      72  
 1     197 M         0      31 M   242 M    934 K    36    1274 K
-----------------------------------------------------------------------
 *     197 M        24      32 M   242 M    935 K    72    1274 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.05        Core1: 30.21        
Core2: 29.16        Core3: 28.89        
Core4: 25.94        Core5: 28.12        
Core6: 25.50        Core7: 26.77        
Core8: 27.40        Core9: 29.21        
Core10: 28.22        Core11: 27.40        
Core12: 29.93        Core13: 22.77        
Core14: 26.77        Core15: 28.69        
Core16: 27.44        Core17: 23.42        
Core18: 25.98        Core19: 28.81        
Core20: 26.24        Core21: 30.45        
Core22: 28.21        Core23: 30.08        
Core24: 27.82        Core25: 23.29        
Core26: 29.34        Core27: 29.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.72
Socket1: 27.01
DDR read Latency(ns)
Socket0: 84587.04
Socket1: 399.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.60        Core1: 30.41        
Core2: 29.09        Core3: 29.24        
Core4: 27.37        Core5: 28.55        
Core6: 26.21        Core7: 26.91        
Core8: 27.60        Core9: 26.56        
Core10: 26.10        Core11: 26.93        
Core12: 26.84        Core13: 23.99        
Core14: 30.45        Core15: 29.21        
Core16: 30.80        Core17: 24.44        
Core18: 29.77        Core19: 29.46        
Core20: 30.47        Core21: 30.75        
Core22: 28.73        Core23: 29.85        
Core24: 28.23        Core25: 23.33        
Core26: 30.12        Core27: 29.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.45
Socket1: 27.47
DDR read Latency(ns)
Socket0: 88289.55
Socket1: 396.46
irq_total: 270349.86823343
cpu_total: 19.15
cpu_0: 1.00
cpu_1: 38.90
cpu_2: 0.07
cpu_3: 38.90
cpu_4: 0.07
cpu_5: 41.62
cpu_6: 0.07
cpu_7: 44.88
cpu_8: 0.07
cpu_9: 8.91
cpu_10: 0.07
cpu_11: 40.09
cpu_12: 0.07
cpu_13: 45.61
cpu_14: 0.07
cpu_15: 38.23
cpu_16: 0.07
cpu_17: 44.81
cpu_18: 0.00
cpu_19: 36.90
cpu_20: 0.07
cpu_21: 38.70
cpu_22: 0.07
cpu_23: 30.72
cpu_24: 0.07
cpu_25: 50.40
cpu_26: 0.13
cpu_27: 35.37
enp130s0f0_rx_packets: 70943
enp130s0f1_rx_packets: 88735
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 159678
enp130s0f0_tx_packets: 690206
enp130s0f1_tx_packets: 690984
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1381190
enp130s0f0_tx_bytes_phy: 6224323565
enp130s0f1_tx_bytes_phy: 6231579873
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12455903438
enp130s0f0_tx_bytes: 6221521711
enp130s0f1_tx_bytes: 6228536427
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12450058138
enp130s0f0_tx_packets_phy: 690211
enp130s0f1_tx_packets_phy: 691015
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1381226
enp130s0f0_rx_packets_phy: 70940
enp130s0f1_rx_packets_phy: 88749
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 159689
enp130s0f0_rx_bytes_phy: 4965831
enp130s0f1_rx_bytes_phy: 6212414
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 11178245
enp130s0f0_rx_bytes: 4682253
enp130s0f1_rx_bytes: 5856564
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 10538817


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.91        Core1: 29.76        
Core2: 29.70        Core3: 30.17        
Core4: 30.90        Core5: 29.26        
Core6: 28.43        Core7: 26.13        
Core8: 27.08        Core9: 25.64        
Core10: 22.96        Core11: 25.38        
Core12: 21.83        Core13: 26.46        
Core14: 25.62        Core15: 27.80        
Core16: 20.77        Core17: 25.73        
Core18: 26.41        Core19: 28.13        
Core20: 29.43        Core21: 27.19        
Core22: 27.58        Core23: 31.19        
Core24: 31.79        Core25: 24.51        
Core26: 30.72        Core27: 28.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.22
Socket1: 27.39
DDR read Latency(ns)
Socket0: 92060.72
Socket1: 394.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.13        Core1: 28.97        
Core2: 28.51        Core3: 29.53        
Core4: 27.24        Core5: 29.72        
Core6: 27.05        Core7: 26.36        
Core8: 27.48        Core9: 26.57        
Core10: 27.80        Core11: 26.30        
Core12: 28.70        Core13: 25.39        
Core14: 30.07        Core15: 28.77        
Core16: 26.10        Core17: 25.15        
Core18: 29.58        Core19: 28.80        
Core20: 29.72        Core21: 26.26        
Core22: 28.30        Core23: 30.68        
Core24: 30.21        Core25: 25.40        
Core26: 30.01        Core27: 29.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.13
Socket1: 27.54
DDR read Latency(ns)
Socket0: 96488.85
Socket1: 393.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.23        Core1: 29.16        
Core2: 28.12        Core3: 30.24        
Core4: 29.78        Core5: 29.36        
Core6: 27.92        Core7: 26.18        
Core8: 25.97        Core9: 26.84        
Core10: 26.45        Core11: 24.62        
Core12: 30.10        Core13: 26.31        
Core14: 29.01        Core15: 27.18        
Core16: 26.93        Core17: 24.85        
Core18: 28.42        Core19: 27.31        
Core20: 28.75        Core21: 26.95        
Core22: 33.10        Core23: 31.02        
Core24: 32.40        Core25: 24.65        
Core26: 29.14        Core27: 28.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.27
Socket1: 27.12
DDR read Latency(ns)
Socket0: 98286.29
Socket1: 398.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.89        Core1: 29.27        
Core2: 26.47        Core3: 28.85        
Core4: 29.22        Core5: 29.75        
Core6: 25.78        Core7: 27.03        
Core8: 29.38        Core9: 26.98        
Core10: 26.61        Core11: 27.30        
Core12: 26.71        Core13: 25.93        
Core14: 26.39        Core15: 28.61        
Core16: 26.47        Core17: 25.54        
Core18: 28.89        Core19: 29.82        
Core20: 29.44        Core21: 26.46        
Core22: 27.59        Core23: 29.19        
Core24: 33.11        Core25: 25.44        
Core26: 28.91        Core27: 29.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.75
Socket1: 27.78
DDR read Latency(ns)
Socket0: 101101.55
Socket1: 390.32
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10535
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409451918; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409455546; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204792121; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204792121; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204797015; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204797015; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204797362; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204797362; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204801208; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204801208; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004040654; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4110918; Consumed Joules: 250.91; Watts: 41.79; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2312513; Consumed DRAM Joules: 35.38; DRAM Watts: 5.89
S1P0; QPIClocks: 14409556590; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409558306; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204859017; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204859017; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204859017; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204859017; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204858982; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204858982; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204859088; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204859088; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004636459; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6242352; Consumed Joules: 381.00; Watts: 63.46; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5640148; Consumed DRAM Joules: 86.29; DRAM Watts: 14.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29fe
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     316 K    904 K    0.65    0.08    0.01    0.02    11984        1       12     70
   1    1     0.08   0.22   0.36    0.83      73 M     83 M    0.12    0.22    0.09    0.11     1400    12516      108     59
   2    0     0.00   0.33   0.00    0.60    5966       31 K    0.81    0.16    0.00    0.01     1512        1        0     69
   3    1     0.09   0.25   0.38    0.90      68 M     79 M    0.14    0.23    0.07    0.09     5880    11357       48     58
   4    0     0.00   0.34   0.00    0.60    7032       36 K    0.81    0.15    0.00    0.02     1120        0        0     70
   5    1     0.08   0.22   0.39    0.87      77 M     88 M    0.12    0.22    0.09    0.10     3248    13507       23     59
   6    0     0.00   0.33   0.00    0.60    4763       29 K    0.84    0.14    0.00    0.01      728        0        0     69
   7    1     0.17   0.36   0.48    0.99      62 M     76 M    0.18    0.27    0.04    0.04     3024    12276      293     58
   8    0     0.00   0.28   0.00    0.60    4619       30 K    0.85    0.14    0.00    0.01      336        0        0     69
   9    1     0.06   0.74   0.09    0.60    2578 K   3807 K    0.32    0.32    0.00    0.01      112      201       27     59
  10    0     0.00   0.28   0.00    0.60    4089       22 K    0.82    0.14    0.00    0.02      392        0        0     68
  11    1     0.14   0.37   0.38    0.88      56 M     67 M    0.16    0.26    0.04    0.05     1120     8524       29     58
  12    0     0.00   0.59   0.00    0.60      26 K     58 K    0.56    0.17    0.01    0.01     2632        0        2     69
  13    1     0.15   0.32   0.45    0.95      67 M     80 M    0.16    0.26    0.05    0.06     4648    12372       28     58
  14    0     0.00   0.30   0.00    0.60    4237       25 K    0.83    0.16    0.00    0.02      112        0        0     70
  15    1     0.09   0.26   0.33    0.80      65 M     75 M    0.13    0.24    0.08    0.09     3024     9987       26     57
  16    0     0.00   0.32   0.00    0.60    7576       30 K    0.75    0.28    0.00    0.01      616        0        0     70
  17    1     0.14   0.34   0.42    0.90      65 M     79 M    0.17    0.25    0.05    0.05     4648    12080      110     58
  18    0     0.00   0.28   0.00    0.60    4254       25 K    0.83    0.11    0.00    0.02      448        0        1     70
  19    1     0.08   0.26   0.31    0.78      62 M     72 M    0.13    0.24    0.08    0.09     1960    10930       16     60
  20    0     0.00   0.27   0.00    0.60    2899       19 K    0.85    0.11    0.00    0.02      168        0        0     70
  21    1     0.11   0.28   0.39    0.88      64 M     76 M    0.15    0.25    0.06    0.07     2408    11436       47     59
  22    0     0.00   0.29   0.00    0.60    4335       24 K    0.83    0.14    0.00    0.02      728        0        0     71
  23    1     0.07   0.30   0.24    0.72      49 M     56 M    0.12    0.24    0.07    0.08     1400     8259       12     59
  24    0     0.00   0.30   0.00    0.60    4270       28 K    0.85    0.14    0.00    0.02        0        0        0     70
  25    1     0.23   0.36   0.63    1.18      68 M     85 M    0.20    0.26    0.03    0.04     3304    12425      113     58
  26    0     0.00   0.39   0.00    0.60    6809       28 K    0.76    0.20    0.00    0.01     1848        0        0     70
  27    1     0.07   0.26   0.28    0.75      59 M     67 M    0.12    0.24    0.08    0.09     1960    10506       40     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     403 K   1296 K    0.69    0.11    0.01    0.02    22624        2       14     61
 SKT    1     0.11   0.31   0.37    0.88     844 M    992 M    0.15    0.24    0.05    0.06    38136   146376      920     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.31   0.18    0.88     845 M    994 M    0.15    0.24    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   51 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.91 %

 C1 core residency: 30.51 %; C3 core residency: 0.14 %; C6 core residency: 48.45 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.67 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.41 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       11 G     11 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   46 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.62     0.18     210.40      29.55         134.97
 SKT   1    130.19    64.15     319.98      71.84         122.31
---------------------------------------------------------------------------------------------------------------
       *    130.80    64.33     530.38     101.39         122.36
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2ae4
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    40.43 --||-- Mem Ch  0: Reads (MB/s):  6408.40 --|
|--            Writes(MB/s):    11.10 --||--            Writes(MB/s):  3204.40 --|
|-- Mem Ch  1: Reads (MB/s):    31.07 --||-- Mem Ch  1: Reads (MB/s):  6407.53 --|
|--            Writes(MB/s):     7.04 --||--            Writes(MB/s):  3200.16 --|
|-- Mem Ch  2: Reads (MB/s):    34.87 --||-- Mem Ch  2: Reads (MB/s):  6407.25 --|
|--            Writes(MB/s):    10.99 --||--            Writes(MB/s):  3204.55 --|
|-- Mem Ch  3: Reads (MB/s):    34.98 --||-- Mem Ch  3: Reads (MB/s):  6404.59 --|
|--            Writes(MB/s):     6.63 --||--            Writes(MB/s):  3200.74 --|
|-- NODE 0 Mem Read (MB/s) :   141.36 --||-- NODE 1 Mem Read (MB/s) : 25627.76 --|
|-- NODE 0 Mem Write(MB/s) :    35.75 --||-- NODE 1 Mem Write(MB/s) : 12809.85 --|
|-- NODE 0 P. Write (T/s):     124336 --||-- NODE 1 P. Write (T/s):     209427 --|
|-- NODE 0 Memory (MB/s):      177.11 --||-- NODE 1 Memory (MB/s):    38437.61 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      25769.12                --|
            |--                System Write Throughput(MB/s):      12845.60                --|
            |--               System Memory Throughput(MB/s):      38614.71                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2bb9
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8316          48     710 K   450 K    516       0      36  
 1     197 M         0      36 M   243 M   1012 K     0    1331 K
-----------------------------------------------------------------------
 *     197 M        48      37 M   244 M   1013 K     0    1331 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.83        Core1: 28.23        
Core2: 27.66        Core3: 28.04        
Core4: 27.70        Core5: 29.17        
Core6: 29.93        Core7: 28.76        
Core8: 25.31        Core9: 24.74        
Core10: 27.64        Core11: 26.25        
Core12: 26.81        Core13: 23.80        
Core14: 29.56        Core15: 28.93        
Core16: 26.04        Core17: 24.24        
Core18: 29.21        Core19: 27.91        
Core20: 30.78        Core21: 25.86        
Core22: 28.58        Core23: 27.07        
Core24: 31.10        Core25: 27.80        
Core26: 29.67        Core27: 27.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.95
Socket1: 26.94
DDR read Latency(ns)
Socket0: 88159.15
Socket1: 400.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.97        Core1: 28.52        
Core2: 28.22        Core3: 28.29        
Core4: 28.96        Core5: 28.82        
Core6: 31.09        Core7: 27.92        
Core8: 28.08        Core9: 23.56        
Core10: 29.04        Core11: 27.03        
Core12: 25.69        Core13: 25.39        
Core14: 27.47        Core15: 28.49        
Core16: 27.81        Core17: 25.72        
Core18: 29.28        Core19: 28.29        
Core20: 29.36        Core21: 26.81        
Core22: 29.64        Core23: 27.44        
Core24: 29.37        Core25: 26.30        
Core26: 30.50        Core27: 26.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.73
Socket1: 27.29
DDR read Latency(ns)
Socket0: 93501.83
Socket1: 395.27
irq_total: 278796.735130624
cpu_total: 19.54
cpu_0: 0.86
cpu_1: 43.28
cpu_2: 0.13
cpu_3: 43.68
cpu_4: 0.07
cpu_5: 42.55
cpu_6: 0.07
cpu_7: 40.03
cpu_8: 0.07
cpu_9: 16.49
cpu_10: 0.00
cpu_11: 40.82
cpu_12: 0.07
cpu_13: 43.88
cpu_14: 0.07
cpu_15: 34.64
cpu_16: 0.07
cpu_17: 43.15
cpu_18: 0.00
cpu_19: 37.70
cpu_20: 0.00
cpu_21: 37.23
cpu_22: 0.07
cpu_23: 36.30
cpu_24: 0.07
cpu_25: 42.49
cpu_26: 0.07
cpu_27: 43.22
enp130s0f0_tx_bytes_phy: 6242115967
enp130s0f1_tx_bytes_phy: 6247186501
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12489302468
enp130s0f0_tx_bytes: 6239327458
enp130s0f1_tx_bytes: 6244457449
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12483784907
enp130s0f0_tx_packets_phy: 692184
enp130s0f1_tx_packets_phy: 692746
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1384930
enp130s0f0_rx_packets: 75185
enp130s0f1_rx_packets: 113398
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 188583
enp130s0f0_rx_bytes: 4962255
enp130s0f1_rx_bytes: 7484308
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12446563
enp130s0f0_tx_packets: 692181
enp130s0f1_tx_packets: 692751
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1384932
enp130s0f0_rx_bytes_phy: 5262914
enp130s0f1_rx_bytes_phy: 7938252
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13201166
enp130s0f0_rx_packets_phy: 75184
enp130s0f1_rx_packets_phy: 113404
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 188588


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.63        Core1: 28.48        
Core2: 24.10        Core3: 28.60        
Core4: 22.77        Core5: 29.31        
Core6: 21.52        Core7: 26.85        
Core8: 26.92        Core9: 23.44        
Core10: 26.45        Core11: 26.77        
Core12: 29.87        Core13: 24.67        
Core14: 29.98        Core15: 26.78        
Core16: 28.34        Core17: 24.12        
Core18: 28.96        Core19: 28.35        
Core20: 31.07        Core21: 25.95        
Core22: 29.34        Core23: 28.20        
Core24: 28.91        Core25: 26.58        
Core26: 30.87        Core27: 28.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.72
Socket1: 27.01
DDR read Latency(ns)
Socket0: 83269.13
Socket1: 402.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.57        Core1: 29.23        
Core2: 27.92        Core3: 28.65        
Core4: 27.61        Core5: 28.34        
Core6: 28.49        Core7: 28.42        
Core8: 28.92        Core9: 23.82        
Core10: 25.13        Core11: 26.06        
Core12: 28.94        Core13: 26.88        
Core14: 26.85        Core15: 28.24        
Core16: 28.37        Core17: 25.41        
Core18: 30.55        Core19: 28.03        
Core20: 28.80        Core21: 27.27        
Core22: 28.12        Core23: 27.90        
Core24: 28.24        Core25: 25.61        
Core26: 30.58        Core27: 27.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.44
Socket1: 27.43
DDR read Latency(ns)
Socket0: 90926.03
Socket1: 395.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.07        Core1: 28.92        
Core2: 29.26        Core3: 29.98        
Core4: 29.54        Core5: 28.53        
Core6: 28.08        Core7: 26.86        
Core8: 30.32        Core9: 23.79        
Core10: 29.66        Core11: 24.71        
Core12: 28.32        Core13: 26.77        
Core14: 29.54        Core15: 27.11        
Core16: 26.92        Core17: 26.12        
Core18: 31.19        Core19: 26.46        
Core20: 33.09        Core21: 27.58        
Core22: 29.26        Core23: 30.38        
Core24: 29.85        Core25: 25.59        
Core26: 29.26        Core27: 26.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.19
Socket1: 27.06
DDR read Latency(ns)
Socket0: 91731.88
Socket1: 402.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.47        Core1: 28.89        
Core2: 25.08        Core3: 29.33        
Core4: 28.96        Core5: 28.98        
Core6: 27.66        Core7: 26.83        
Core8: 29.07        Core9: 23.58        
Core10: 27.40        Core11: 26.09        
Core12: 27.35        Core13: 24.73        
Core14: 28.56        Core15: 26.93        
Core16: 28.38        Core17: 24.87        
Core18: 27.47        Core19: 27.65        
Core20: 29.06        Core21: 26.06        
Core22: 27.09        Core23: 30.01        
Core24: 28.80        Core25: 27.48        
Core26: 29.96        Core27: 28.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.74
Socket1: 27.20
DDR read Latency(ns)
Socket0: 91093.05
Socket1: 402.31
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11608
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409681226; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409683578; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204915062; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204915062; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204917746; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204917746; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204919953; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204919953; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204922077; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204922077; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004102244; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4101019; Consumed Joules: 250.31; Watts: 41.70; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2320192; Consumed DRAM Joules: 35.50; DRAM Watts: 5.91
S1P0; QPIClocks: 14409686806; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409688750; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204924851; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204924851; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204924924; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204924924; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204925053; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204925053; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204924949; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204924949; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004122665; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6260140; Consumed Joules: 382.09; Watts: 63.65; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5625087; Consumed DRAM Joules: 86.06; DRAM Watts: 14.34
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2e29
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.62     338 K    932 K    0.64    0.11    0.01    0.02    12992        3       12     70
   1    1     0.08   0.22   0.37    0.85      75 M     85 M    0.12    0.22    0.09    0.11     2128    12485       34     58
   2    0     0.00   0.28   0.00    0.60    5557       33 K    0.83    0.14    0.00    0.02      336        0        0     68
   3    1     0.13   0.23   0.54    1.07      82 M     97 M    0.15    0.23    0.07    0.08     5880    14491      115     58
   4    0     0.00   0.28   0.00    0.60    4796       27 K    0.83    0.12    0.00    0.02     4368        0        0     70
   5    1     0.11   0.25   0.45    0.95      77 M     89 M    0.14    0.23    0.07    0.08     4032    13403       30     59
   6    0     0.00   0.30   0.00    0.60    5934       28 K    0.79    0.12    0.00    0.02     1904        0        0     69
   7    1     0.16   0.39   0.42    0.91      61 M     73 M    0.17    0.26    0.04    0.04     1176    11962       22     58
   8    0     0.00   0.30   0.00    0.60    5934       31 K    0.81    0.14    0.00    0.02      224        0        0     69
   9    1     0.12   0.84   0.14    0.60    4633 K   6933 K    0.33    0.47    0.00    0.01      224      323       19     58
  10    0     0.00   0.29   0.00    0.60    4325       26 K    0.84    0.15    0.00    0.02      224        0        0     68
  11    1     0.12   0.40   0.31    0.78      47 M     56 M    0.16    0.27    0.04    0.05     2856     7462       29     58
  12    0     0.00   0.29   0.00    0.60    4448       24 K    0.82    0.17    0.00    0.02      784        0        0     70
  13    1     0.13   0.29   0.44    0.94      65 M     78 M    0.16    0.27    0.05    0.06     3416    12203       30     57
  14    0     0.00   0.28   0.00    0.60    3628       18 K    0.81    0.17    0.00    0.02      112        0        0     69
  15    1     0.10   0.34   0.30    0.77      53 M     62 M    0.15    0.25    0.05    0.06     2744     8246       29     57
  16    0     0.00   0.27   0.00    0.60    3407       18 K    0.81    0.16    0.00    0.02      504        0        0     70
  17    1     0.12   0.31   0.38    0.86      65 M     77 M    0.16    0.25    0.05    0.06     3248    12528       73     57
  18    0     0.00   0.30   0.00    0.60    4418       21 K    0.80    0.11    0.00    0.02      504        0        0     69
  19    1     0.11   0.30   0.37    0.85      64 M     75 M    0.15    0.25    0.06    0.07     2576    11245       86     59
  20    0     0.00   0.27   0.00    0.60    3024       17 K    0.83    0.12    0.00    0.02       56        0        0     70
  21    1     0.08   0.25   0.34    0.82      63 M     73 M    0.14    0.24    0.08    0.09     2296    11374       22     59
  22    0     0.00   0.64   0.00    0.60      25 K     53 K    0.52    0.16    0.01    0.01     1568        0        2     70
  23    1     0.10   0.33   0.30    0.77      52 M     61 M    0.14    0.25    0.05    0.06     1008     8872       21     60
  24    0     0.00   0.29   0.00    0.60    4802       25 K    0.81    0.12    0.00    0.02        0        0        0     71
  25    1     0.18   0.35   0.51    1.04      62 M     76 M    0.18    0.28    0.04    0.04     3472    12074       98     58
  26    0     0.00   0.30   0.00    0.60    5662       27 K    0.79    0.11    0.00    0.02     1008        0        0     70
  27    1     0.12   0.30   0.39    0.86      66 M     77 M    0.15    0.25    0.06    0.07     1400    11949       59     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.61     419 K   1287 K    0.67    0.11    0.01    0.02    24584        3       14     61
 SKT    1     0.12   0.32   0.38    0.88     841 M    992 M    0.15    0.25    0.05    0.06    36456   148617      667     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.32   0.19    0.88     841 M    994 M    0.15    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   52 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.49 %

 C1 core residency: 28.46 %; C3 core residency: 0.35 %; C6 core residency: 49.70 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 7.92 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.49 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       11 G     11 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   46 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.68     0.18     210.08      29.59         134.72
 SKT   1    129.48    64.19     320.48      72.06         121.15
---------------------------------------------------------------------------------------------------------------
       *    130.16    64.37     530.56     101.65         121.16
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2f0d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    39.30 --||-- Mem Ch  0: Reads (MB/s):  6452.46 --|
|--            Writes(MB/s):    11.57 --||--            Writes(MB/s):  3201.56 --|
|-- Mem Ch  1: Reads (MB/s):    30.45 --||-- Mem Ch  1: Reads (MB/s):  6451.91 --|
|--            Writes(MB/s):     7.69 --||--            Writes(MB/s):  3197.84 --|
|-- Mem Ch  2: Reads (MB/s):    33.61 --||-- Mem Ch  2: Reads (MB/s):  6451.21 --|
|--            Writes(MB/s):    11.32 --||--            Writes(MB/s):  3201.86 --|
|-- Mem Ch  3: Reads (MB/s):    34.66 --||-- Mem Ch  3: Reads (MB/s):  6449.63 --|
|--            Writes(MB/s):     7.33 --||--            Writes(MB/s):  3198.48 --|
|-- NODE 0 Mem Read (MB/s) :   138.02 --||-- NODE 1 Mem Read (MB/s) : 25805.21 --|
|-- NODE 0 Mem Write(MB/s) :    37.91 --||-- NODE 1 Mem Write(MB/s) : 12799.74 --|
|-- NODE 0 P. Write (T/s):     124355 --||-- NODE 1 P. Write (T/s):     212228 --|
|-- NODE 0 Memory (MB/s):      175.94 --||-- NODE 1 Memory (MB/s):    38604.96 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      25943.24                --|
            |--                System Write Throughput(MB/s):      12837.66                --|
            |--               System Memory Throughput(MB/s):      38780.89                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2fe2
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8172         276     984 K   467 K    528      12     108  
 1     196 M        12      32 M   242 M    943 K     0    1343 K
-----------------------------------------------------------------------
 *     196 M       288      33 M   242 M    943 K    12    1343 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.84        Core1: 29.11        
Core2: 28.18        Core3: 27.47        
Core4: 30.54        Core5: 29.89        
Core6: 26.72        Core7: 27.12        
Core8: 28.27        Core9: 22.54        
Core10: 25.05        Core11: 26.33        
Core12: 26.98        Core13: 25.94        
Core14: 28.91        Core15: 26.75        
Core16: 27.32        Core17: 25.63        
Core18: 28.31        Core19: 27.74        
Core20: 30.92        Core21: 26.18        
Core22: 28.25        Core23: 28.34        
Core24: 27.87        Core25: 28.96        
Core26: 29.60        Core27: 28.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.28
Socket1: 27.41
DDR read Latency(ns)
Socket0: 87941.70
Socket1: 398.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.19        Core1: 29.77        
Core2: 26.53        Core3: 27.65        
Core4: 31.24        Core5: 29.48        
Core6: 29.92        Core7: 28.43        
Core8: 29.37        Core9: 21.70        
Core10: 26.18        Core11: 27.15        
Core12: 26.99        Core13: 26.60        
Core14: 27.83        Core15: 27.49        
Core16: 26.57        Core17: 26.26        
Core18: 27.69        Core19: 27.65        
Core20: 29.10        Core21: 27.10        
Core22: 29.45        Core23: 27.56        
Core24: 29.17        Core25: 27.68        
Core26: 28.66        Core27: 27.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.11
Socket1: 27.66
DDR read Latency(ns)
Socket0: 94282.85
Socket1: 394.55
irq_total: 275473.407621405
cpu_total: 19.49
cpu_0: 1.00
cpu_1: 41.49
cpu_2: 0.07
cpu_3: 46.81
cpu_4: 0.13
cpu_5: 40.49
cpu_6: 0.00
cpu_7: 35.51
cpu_8: 0.07
cpu_9: 16.36
cpu_10: 0.13
cpu_11: 42.42
cpu_12: 0.07
cpu_13: 41.02
cpu_14: 0.07
cpu_15: 40.29
cpu_16: 0.07
cpu_17: 42.75
cpu_18: 0.07
cpu_19: 38.56
cpu_20: 0.07
cpu_21: 43.55
cpu_22: 0.07
cpu_23: 40.16
cpu_24: 0.07
cpu_25: 38.16
cpu_26: 0.13
cpu_27: 36.37
enp130s0f0_tx_packets: 690481
enp130s0f1_tx_packets: 690912
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1381393
enp130s0f0_tx_packets_phy: 690477
enp130s0f1_tx_packets_phy: 690902
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1381379
enp130s0f0_rx_bytes_phy: 5068469
enp130s0f1_rx_bytes_phy: 6224646
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 11293115
enp130s0f0_rx_packets: 72406
enp130s0f1_rx_packets: 88916
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 161322
enp130s0f0_rx_bytes: 4778846
enp130s0f1_rx_bytes: 5868506
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 10647352
enp130s0f0_tx_bytes_phy: 6226722587
enp130s0f1_tx_bytes_phy: 6230558890
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12457281477
enp130s0f0_rx_packets_phy: 72406
enp130s0f1_rx_packets_phy: 88924
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 161330
enp130s0f0_tx_bytes: 6223998422
enp130s0f1_tx_bytes: 6227885655
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12451884077


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.42        Core1: 29.79        
Core2: 22.57        Core3: 27.04        
Core4: 27.06        Core5: 29.53        
Core6: 21.41        Core7: 29.07        
Core8: 25.35        Core9: 20.88        
Core10: 22.13        Core11: 26.86        
Core12: 21.79        Core13: 26.74        
Core14: 27.46        Core15: 27.57        
Core16: 26.28        Core17: 26.44        
Core18: 27.85        Core19: 27.39        
Core20: 27.35        Core21: 27.47        
Core22: 30.22        Core23: 27.17        
Core24: 27.75        Core25: 28.29        
Core26: 30.63        Core27: 29.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.73
Socket1: 27.74
DDR read Latency(ns)
Socket0: 83999.18
Socket1: 393.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.59        Core1: 28.67        
Core2: 31.81        Core3: 27.31        
Core4: 32.33        Core5: 30.18        
Core6: 29.06        Core7: 28.65        
Core8: 26.51        Core9: 21.29        
Core10: 27.16        Core11: 27.88        
Core12: 26.57        Core13: 25.03        
Core14: 26.90        Core15: 27.58        
Core16: 24.37        Core17: 24.72        
Core18: 29.30        Core19: 28.66        
Core20: 27.24        Core21: 25.67        
Core22: 28.51        Core23: 27.58        
Core24: 27.92        Core25: 29.78        
Core26: 29.19        Core27: 29.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.27
Socket1: 27.50
DDR read Latency(ns)
Socket0: 85468.03
Socket1: 397.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.13        Core1: 29.15        
Core2: 27.82        Core3: 27.33        
Core4: 31.14        Core5: 29.38        
Core6: 29.70        Core7: 30.06        
Core8: 31.38        Core9: 21.32        
Core10: 23.92        Core11: 25.09        
Core12: 28.73        Core13: 26.13        
Core14: 27.05        Core15: 24.97        
Core16: 28.91        Core17: 25.99        
Core18: 26.96        Core19: 26.06        
Core20: 28.52        Core21: 26.91        
Core22: 28.47        Core23: 27.67        
Core24: 27.23        Core25: 27.94        
Core26: 30.58        Core27: 29.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.08
Socket1: 27.13
DDR read Latency(ns)
Socket0: 91778.24
Socket1: 402.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.53        Core1: 29.46        
Core2: 33.84        Core3: 27.23        
Core4: 27.72        Core5: 29.55        
Core6: 29.68        Core7: 28.89        
Core8: 27.41        Core9: 21.58        
Core10: 30.20        Core11: 27.27        
Core12: 26.57        Core13: 25.94        
Core14: 27.45        Core15: 28.09        
Core16: 27.21        Core17: 26.73        
Core18: 28.43        Core19: 27.68        
Core20: 27.87        Core21: 26.89        
Core22: 28.16        Core23: 27.64        
Core24: 30.05        Core25: 28.40        
Core26: 28.10        Core27: 29.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.68
Socket1: 27.78
DDR read Latency(ns)
Socket0: 92667.60
Socket1: 392.89
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12673
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412517502; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412520866; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206320971; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206320971; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206325994; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206325994; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206330420; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206330420; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206334621; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206334621; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005318848; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4106228; Consumed Joules: 250.62; Watts: 41.74; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2316261; Consumed DRAM Joules: 35.44; DRAM Watts: 5.90
S1P0; QPIClocks: 14412622394; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412624338; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206392028; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206392028; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206392018; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206392018; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206392062; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206392062; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206392075; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206392075; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005344961; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6218735; Consumed Joules: 379.56; Watts: 63.21; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5628847; Consumed DRAM Joules: 86.12; DRAM Watts: 14.34
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3254
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.61     339 K    930 K    0.64    0.08    0.01    0.02    12712        0       12     70
   1    1     0.09   0.22   0.39    0.88      76 M     87 M    0.13    0.22    0.09    0.10     3416    12761       26     59
   2    0     0.00   0.31   0.00    0.60    4676       27 K    0.83    0.14    0.00    0.02      840        0        0     68
   3    1     0.17   0.37   0.46    0.96      64 M     78 M    0.17    0.24    0.04    0.05     1232    10815      193     58
   4    0     0.00   0.31   0.00    0.60    4490       30 K    0.85    0.14    0.00    0.02     4312        1        0     70
   5    1     0.08   0.21   0.37    0.87      75 M     86 M    0.12    0.22    0.10    0.11     3808    12962      104     60
   6    0     0.00   0.30   0.00    0.60    3530       22 K    0.84    0.15    0.00    0.01      504        0        0     69
   7    1     0.12   0.32   0.39    0.87      61 M     73 M    0.16    0.25    0.05    0.06     3808    12234      153     59
   8    0     0.00   0.32   0.00    0.60    3371       29 K    0.89    0.16    0.00    0.01      224        0        0     68
   9    1     0.12   0.79   0.15    0.60    4305 K   6360 K    0.32    0.57    0.00    0.01      168      282       62     59
  10    0     0.00   0.35   0.00    0.60    5717       38 K    0.85    0.19    0.00    0.01      112        0        0     68
  11    1     0.12   0.31   0.40    0.88      64 M     76 M    0.16    0.25    0.05    0.06     3584    10428       28     58
  12    0     0.00   0.33   0.00    0.60    6751       39 K    0.83    0.18    0.00    0.02      224        0        0     69
  13    1     0.12   0.30   0.41    0.90      63 M     75 M    0.16    0.26    0.05    0.06     3472    11867       32     58
  14    0     0.00   0.32   0.00    0.60    5286       30 K    0.83    0.18    0.00    0.01      168        0        0     70
  15    1     0.11   0.32   0.34    0.82      57 M     67 M    0.15    0.26    0.05    0.06     2128     8991       62     57
  16    0     0.00   0.35   0.00    0.60    4924       35 K    0.86    0.20    0.00    0.01      392        0        0     69
  17    1     0.11   0.30   0.37    0.85      65 M     77 M    0.15    0.25    0.06    0.07     4648    12028      151     58
  18    0     0.00   0.32   0.00    0.60    4297       30 K    0.86    0.13    0.00    0.02      392        0        0     70
  19    1     0.08   0.26   0.32    0.79      63 M     72 M    0.13    0.24    0.08    0.09     2408    11248       13     59
  20    0     0.00   0.29   0.00    0.60    4404       29 K    0.85    0.12    0.00    0.02        0        0        0     70
  21    1     0.12   0.28   0.43    0.91      67 M     80 M    0.16    0.25    0.06    0.07     3640    11935       84     59
  22    0     0.00   0.28   0.00    0.60    3900       21 K    0.82    0.13    0.00    0.02      112        0        0     70
  23    1     0.14   0.39   0.36    0.84      53 M     63 M    0.17    0.27    0.04    0.05     1344     9314       21     60
  24    0     0.00   0.29   0.00    0.60    1966       19 K    0.90    0.13    0.00    0.02      280        0        0     70
  25    1     0.08   0.26   0.31    0.79      59 M     67 M    0.13    0.24    0.07    0.08     1792    11637       28     59
  26    0     0.00   0.29   0.00    0.60    4440       24 K    0.82    0.12    0.00    0.02     2016        0        0     70
  27    1     0.12   0.32   0.36    0.83      62 M     72 M    0.15    0.24    0.05    0.06     3696    11177       18     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     396 K   1311 K    0.70    0.10    0.01    0.02    22288        1       11     61
 SKT    1     0.11   0.31   0.36    0.85     841 M    987 M    0.15    0.25    0.05    0.06    39144   147679      975     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.31   0.18    0.85     841 M    988 M    0.15    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   50 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.35 %

 C1 core residency: 29.21 %; C3 core residency: 0.14 %; C6 core residency: 49.30 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.83 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.42 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       11 G     11 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   46 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.67     0.18     209.93      29.44         135.97
 SKT   1    129.33    63.97     317.45      71.78         123.13
---------------------------------------------------------------------------------------------------------------
       *    130.00    64.15     527.37     101.22         123.13
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3337
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    39.51 --||-- Mem Ch  0: Reads (MB/s):  6367.49 --|
|--            Writes(MB/s):    11.83 --||--            Writes(MB/s):  3196.16 --|
|-- Mem Ch  1: Reads (MB/s):    31.59 --||-- Mem Ch  1: Reads (MB/s):  6364.74 --|
|--            Writes(MB/s):     8.02 --||--            Writes(MB/s):  3192.08 --|
|-- Mem Ch  2: Reads (MB/s):    33.69 --||-- Mem Ch  2: Reads (MB/s):  6365.95 --|
|--            Writes(MB/s):    11.55 --||--            Writes(MB/s):  3196.29 --|
|-- Mem Ch  3: Reads (MB/s):    34.98 --||-- Mem Ch  3: Reads (MB/s):  6363.23 --|
|--            Writes(MB/s):     7.57 --||--            Writes(MB/s):  3192.63 --|
|-- NODE 0 Mem Read (MB/s) :   139.78 --||-- NODE 1 Mem Read (MB/s) : 25461.42 --|
|-- NODE 0 Mem Write(MB/s) :    38.97 --||-- NODE 1 Mem Write(MB/s) : 12777.16 --|
|-- NODE 0 P. Write (T/s):     124328 --||-- NODE 1 P. Write (T/s):     208728 --|
|-- NODE 0 Memory (MB/s):      178.75 --||-- NODE 1 Memory (MB/s):    38238.58 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      25601.20                --|
            |--                System Write Throughput(MB/s):      12816.13                --|
            |--               System Memory Throughput(MB/s):      38417.33                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 340d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8076          60    1212 K   420 K    576      12       0  
 1     197 M        12      32 M   240 M    902 K   372    1250 K
-----------------------------------------------------------------------
 *     197 M        72      34 M   241 M    902 K   384    1250 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.06        Core1: 29.01        
Core2: 26.76        Core3: 27.55        
Core4: 25.73        Core5: 27.62        
Core6: 27.97        Core7: 28.42        
Core8: 28.80        Core9: 23.99        
Core10: 27.02        Core11: 27.30        
Core12: 27.66        Core13: 25.86        
Core14: 28.75        Core15: 28.84        
Core16: 28.72        Core17: 26.26        
Core18: 27.96        Core19: 28.23        
Core20: 29.82        Core21: 26.38        
Core22: 27.47        Core23: 27.37        
Core24: 27.44        Core25: 26.12        
Core26: 29.20        Core27: 30.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.74
Socket1: 27.52
DDR read Latency(ns)
Socket0: 90413.30
Socket1: 393.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.97        Core1: 29.32        
Core2: 27.28        Core3: 29.18        
Core4: 29.56        Core5: 26.92        
Core6: 29.30        Core7: 27.99        
Core8: 27.57        Core9: 24.24        
Core10: 31.33        Core11: 25.91        
Core12: 28.19        Core13: 26.79        
Core14: 27.51        Core15: 27.93        
Core16: 25.96        Core17: 26.60        
Core18: 27.21        Core19: 26.28        
Core20: 27.51        Core21: 26.64        
Core22: 28.33        Core23: 29.16        
Core24: 27.71        Core25: 25.35        
Core26: 29.02        Core27: 27.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.99
Socket1: 27.22
DDR read Latency(ns)
Socket0: 92143.70
Socket1: 401.11
irq_total: 269911.301812775
cpu_total: 19.27
cpu_0: 1.00
cpu_1: 42.35
cpu_2: 0.07
cpu_3: 39.30
cpu_4: 0.13
cpu_5: 47.47
cpu_6: 0.13
cpu_7: 39.56
cpu_8: 0.07
cpu_9: 13.36
cpu_10: 0.07
cpu_11: 41.76
cpu_12: 0.13
cpu_13: 42.62
cpu_14: 0.07
cpu_15: 37.23
cpu_16: 0.07
cpu_17: 37.70
cpu_18: 0.07
cpu_19: 41.29
cpu_20: 0.13
cpu_21: 40.62
cpu_22: 0.07
cpu_23: 32.31
cpu_24: 0.13
cpu_25: 43.88
cpu_26: 0.13
cpu_27: 38.16
enp130s0f0_rx_packets_phy: 70847
enp130s0f1_rx_packets_phy: 78410
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 149257
enp130s0f0_rx_packets: 70844
enp130s0f1_rx_packets: 78397
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 149241
enp130s0f0_tx_packets: 691420
enp130s0f1_tx_packets: 691918
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1383338
enp130s0f0_tx_bytes_phy: 6235426225
enp130s0f1_tx_bytes_phy: 6239709891
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12475136116
enp130s0f0_tx_packets_phy: 691442
enp130s0f1_tx_packets_phy: 691917
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1383359
enp130s0f0_rx_bytes: 4675741
enp130s0f1_rx_bytes: 5174210
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 9849951
enp130s0f0_tx_bytes: 6232468113
enp130s0f1_tx_bytes: 6236951211
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12469419324
enp130s0f0_rx_bytes_phy: 4959343
enp130s0f1_rx_bytes_phy: 5488690
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 10448033


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.86        Core1: 29.14        
Core2: 22.03        Core3: 28.60        
Core4: 24.97        Core5: 27.24        
Core6: 20.82        Core7: 27.64        
Core8: 28.28        Core9: 24.27        
Core10: 27.89        Core11: 26.34        
Core12: 28.97        Core13: 26.44        
Core14: 27.74        Core15: 28.24        
Core16: 27.50        Core17: 26.74        
Core18: 21.67        Core19: 27.03        
Core20: 25.12        Core21: 26.87        
Core22: 21.15        Core23: 29.47        
Core24: 14.35        Core25: 25.63        
Core26: 31.60        Core27: 27.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.83
Socket1: 27.35
DDR read Latency(ns)
Socket0: 88468.69
Socket1: 400.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.23        Core1: 28.53        
Core2: 28.45        Core3: 28.01        
Core4: 31.37        Core5: 27.57        
Core6: 30.94        Core7: 28.54        
Core8: 28.73        Core9: 23.60        
Core10: 30.32        Core11: 26.56        
Core12: 29.73        Core13: 25.24        
Core14: 28.98        Core15: 28.16        
Core16: 27.47        Core17: 25.47        
Core18: 29.15        Core19: 26.57        
Core20: 30.34        Core21: 25.84        
Core22: 29.94        Core23: 27.75        
Core24: 29.27        Core25: 26.57        
Core26: 30.72        Core27: 27.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.71
Socket1: 26.98
DDR read Latency(ns)
Socket0: 85098.30
Socket1: 404.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.28        Core1: 28.15        
Core2: 26.97        Core3: 28.69        
Core4: 29.80        Core5: 27.48        
Core6: 29.01        Core7: 27.82        
Core8: 32.68        Core9: 23.41        
Core10: 24.82        Core11: 26.47        
Core12: 27.00        Core13: 25.22        
Core14: 30.23        Core15: 27.74        
Core16: 29.26        Core17: 25.48        
Core18: 30.73        Core19: 26.83        
Core20: 33.81        Core21: 25.83        
Core22: 26.68        Core23: 28.76        
Core24: 27.22        Core25: 26.92        
Core26: 30.63        Core27: 27.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.45
Socket1: 27.02
DDR read Latency(ns)
Socket0: 90401.42
Socket1: 405.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.67        Core1: 29.22        
Core2: 25.92        Core3: 29.31        
Core4: 26.61        Core5: 26.99        
Core6: 27.24        Core7: 27.30        
Core8: 28.08        Core9: 24.28        
Core10: 24.45        Core11: 25.81        
Core12: 29.32        Core13: 27.02        
Core14: 28.04        Core15: 27.58        
Core16: 26.29        Core17: 26.87        
Core18: 25.38        Core19: 26.80        
Core20: 26.91        Core21: 27.04        
Core22: 26.60        Core23: 29.36        
Core24: 25.95        Core25: 25.71        
Core26: 29.23        Core27: 27.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.34
Socket1: 27.29
DDR read Latency(ns)
Socket0: 93817.54
Socket1: 400.11
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds


Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13740
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409242846; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409246238; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204684756; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204684756; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204689767; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204689767; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204692326; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204692326; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204696429; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204696429; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003953546; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4118419; Consumed Joules: 251.37; Watts: 41.87; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2317993; Consumed DRAM Joules: 35.47; DRAM Watts: 5.91
S1P0; QPIClocks: 14409345910; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409348294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204754538; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204754538; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204754460; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204754460; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204754453; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204754453; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204754508; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204754508; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003972205; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6199069; Consumed Joules: 378.36; Watts: 63.02; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5630562; Consumed DRAM Joules: 86.15; DRAM Watts: 14.35
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 367e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.89   0.02    0.66     315 K   1327 K    0.76    0.35    0.00    0.01     1288       15       13     70
   1    1     0.09   0.21   0.43    0.92      82 M     94 M    0.13    0.22    0.09    0.10     2912    13393       36     58
   2    0     0.02   1.06   0.02    0.63      42 K    580 K    0.93    0.51    0.00    0.00      896        5        1     68
   3    1     0.12   0.37   0.34    0.82      59 M     70 M    0.15    0.23    0.05    0.06     2968     9746       45     58
   4    0     0.02   1.10   0.02    0.63      41 K    527 K    0.92    0.50    0.00    0.00      840        5        1     70
   5    1     0.15   0.29   0.50    1.02      74 M     88 M    0.15    0.24    0.05    0.06     3360    12862      167     59
   6    0     0.03   0.97   0.03    0.63     165 K   1098 K    0.85    0.45    0.00    0.00      896       95        2     69
   7    1     0.11   0.29   0.38    0.85      64 M     75 M    0.15    0.25    0.06    0.07     3416    12626       53     58
   8    0     0.14   2.02   0.07    1.10     102 K   2700 K    0.96    0.49    0.00    0.00     2520       56        0     69
   9    1     0.10   0.78   0.13    0.61    4094 K   6367 K    0.36    0.44    0.00    0.01      336      318       70     59
  10    0     0.02   1.14   0.02    0.64      40 K    656 K    0.94    0.53    0.00    0.00      616        4        0     68
  11    1     0.12   0.31   0.40    0.88      64 M     75 M    0.15    0.26    0.05    0.06     2576    10357       26     58
  12    0     0.04   1.30   0.03    0.77      50 K    801 K    0.94    0.56    0.00    0.00      504        5        1     69
  13    1     0.13   0.29   0.45    0.93      67 M     80 M    0.16    0.26    0.05    0.06     3920    12092       30     58
  14    0     0.02   1.14   0.02    0.66      41 K    587 K    0.93    0.52    0.00    0.00      392        4        1     70
  15    1     0.08   0.25   0.32    0.79      63 M     72 M    0.13    0.24    0.08    0.09     2520     9884       37     58
  16    0     0.02   1.19   0.02    0.66      40 K    611 K    0.93    0.54    0.00    0.00     1176        9        1     70
  17    1     0.07   0.24   0.29    0.76      61 M     71 M    0.14    0.24    0.09    0.10      224    11228       38     58
  18    0     0.02   0.75   0.02    0.63     180 K   1123 K    0.84    0.43    0.00    0.01    18424       87        1     70
  19    1     0.11   0.29   0.38    0.86      63 M     74 M    0.15    0.25    0.06    0.07     3304    10985       22     59
  20    0     0.04   1.43   0.03    0.78      76 K    775 K    0.90    0.61    0.00    0.00     3864        9        2     70
  21    1     0.09   0.25   0.38    0.85      66 M     77 M    0.14    0.25    0.07    0.08     2744    12184       23     59
  22    0     0.03   1.13   0.02    0.70      53 K    798 K    0.93    0.52    0.00    0.00      952        6        1     71
  23    1     0.13   0.48   0.27    0.73      38 M     46 M    0.16    0.29    0.03    0.04     2296     6619       15     59
  24    0     0.04   1.55   0.02    0.76      45 K    599 K    0.92    0.59    0.00    0.00      224       10        0     71
  25    1     0.18   0.39   0.46    0.98      55 M     68 M    0.18    0.27    0.03    0.04     3304    10280       47     59
  26    0     0.03   1.35   0.02    0.68      64 K    580 K    0.89    0.51    0.00    0.00     1400        9        1     70
  27    1     0.09   0.26   0.34    0.82      64 M     74 M    0.13    0.25    0.07    0.09     3920    12080       29     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.03   1.32   0.03    0.73    1261 K     12 M    0.90    0.50    0.00    0.00    33992      319       25     61
 SKT    1     0.11   0.31   0.36    0.86     831 M    977 M    0.15    0.25    0.05    0.06    37800   144654      638     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.38   0.19    0.85     832 M    989 M    0.16    0.26    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   54 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.75 %

 C1 core residency: 30.22 %; C3 core residency: 0.43 %; C6 core residency: 46.59 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.38 => corresponds to 9.43 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.83 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       11 G     11 G   |   12%    12%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   46 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.74     0.38     213.77      29.65         128.79
 SKT   1    127.45    63.93     316.72      71.86         121.18
---------------------------------------------------------------------------------------------------------------
       *    128.19    64.31     530.49     101.51         121.19
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
