
*** Running vivado
    with args -log top_student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_student.tcl -notrace
Command: synth_design -top top_student -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15172 
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:34]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:34]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:36]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:36]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:38]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:38]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:40]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:40]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:42]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:42]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:44]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:44]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:46]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:46]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:48]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:48]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:50]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:50]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:52]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:52]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:54]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:54]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:56]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:56]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:58]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:58]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:60]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:60]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:62]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:62]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:64]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:64]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:66]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:66]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:68]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:68]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:70]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:70]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:72]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:72]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:74]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:74]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:76]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:76]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:78]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:78]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:80]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:80]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:82]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:82]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:84]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:84]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:86]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:86]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:88]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:88]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:90]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:90]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:92]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:92]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:94]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:94]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:96]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:96]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:98]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:98]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:100]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:100]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:102]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:102]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:104]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:104]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:106]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:106]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:108]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:108]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:110]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:110]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:112]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:112]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:114]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:114]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:116]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:116]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:118]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:118]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:120]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:120]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:122]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:122]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:124]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:124]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:126]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:126]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:128]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:128]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:130]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:130]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:132]
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:132]
INFO: [Common 17-14] Message 'Synth 8-2292' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 368.539 ; gain = 111.488
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_student' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/top_student.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk20k' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/SoundDisplay/SoundDisplay.srcs/sources_1/new/clk20k.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk20k' (1#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/SoundDisplay/SoundDisplay.srcs/sources_1/new/clk20k.v:23]
INFO: [Synth 8-6157] synthesizing module 'precise_clk' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/precise_clk.v:23]
INFO: [Synth 8-6155] done synthesizing module 'precise_clk' (2#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/precise_clk.v:23]
INFO: [Synth 8-6157] synthesizing module 'Debounced_Signal' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Debounced_Signal.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_dff' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/my_dff.v:22]
INFO: [Synth 8-6155] done synthesizing module 'my_dff' (3#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/my_dff.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Debounced_Signal' (4#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Debounced_Signal.v:23]
INFO: [Synth 8-6157] synthesizing module 'return' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/SoundDisplay/SoundDisplay.srcs/sources_1/new/return.v:23]
INFO: [Synth 8-6155] done synthesizing module 'return' (5#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/SoundDisplay/SoundDisplay.srcs/sources_1/new/return.v:23]
INFO: [Synth 8-6157] synthesizing module 'tuning1' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/tuning1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tuning1' (6#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/tuning1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Audio_Capture' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/SoundDisplay/SoundDisplay.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Capture' (7#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/SoundDisplay/SoundDisplay.srcs/sources_1/new/Audio_Capture.v:25]
WARNING: [Synth 8-689] width (16) of port connection 'sample' does not match port width (12) of module 'Audio_Capture' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/top_student.v:110]
INFO: [Synth 8-6157] synthesizing module 'display_val' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/display_val.v:23]
INFO: [Synth 8-6157] synthesizing module 'convert_to_seg' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/convert_to_seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'convert_to_seg' (8#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/convert_to_seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_val' (9#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/display_val.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_plexer' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/display_plexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'convert_to_seg_decimal' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/convert_to_seg_decimal.v:23]
INFO: [Synth 8-6155] done synthesizing module 'convert_to_seg_decimal' (10#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/convert_to_seg_decimal.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_plexer' (11#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/display_plexer.v:23]
WARNING: [Synth 8-689] width (7) of port connection 'max' does not match port width (16) of module 'display_plexer' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/top_student.v:113]
INFO: [Synth 8-6157] synthesizing module 'seg_assign' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/seg_assign.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg_assign' (12#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/seg_assign.v:23]
INFO: [Synth 8-6157] synthesizing module 'segments_display' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/SoundDisplay/SoundDisplay.srcs/sources_1/new/segments_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'segments_display' (13#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/SoundDisplay/SoundDisplay.srcs/sources_1/new/segments_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'simulate_led' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/simulate_led.v:23]
INFO: [Synth 8-6155] done synthesizing module 'simulate_led' (14#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/simulate_led.v:23]
INFO: [Synth 8-6157] synthesizing module 'volume_display_two' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/EE2026/volume_display_two.v:22]
INFO: [Synth 8-6155] done synthesizing module 'volume_display_two' (15#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/EE2026/volume_display_two.v:22]
INFO: [Synth 8-6157] synthesizing module 'show_speed' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/show_speed.v:23]
INFO: [Synth 8-6155] done synthesizing module 'show_speed' (16#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/show_speed.v:23]
INFO: [Synth 8-6157] synthesizing module 'btn_status' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/btn_status.v:23]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register presses_reg in module btn_status. [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/btn_status.v:36]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register presses_reg in module btn_status. [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/btn_status.v:36]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register countdown_reg in module btn_status. [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/btn_status.v:37]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register countdown_reg in module btn_status. [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/btn_status.v:37]
INFO: [Synth 8-6155] done synthesizing module 'btn_status' (17#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/btn_status.v:23]
INFO: [Synth 8-6157] synthesizing module 'count5_1' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/count5_1.v:23]
WARNING: [Synth 8-5788] Register counter_reg in module count5_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/count5_1.v:37]
WARNING: [Synth 8-5788] Register stop_reg in module count5_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/count5_1.v:42]
INFO: [Synth 8-6155] done synthesizing module 'count5_1' (18#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/count5_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'count5_2' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/count5_2.v:23]
WARNING: [Synth 8-5788] Register counter_reg in module count5_2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/count5_2.v:37]
WARNING: [Synth 8-5788] Register stop_reg in module count5_2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/count5_2.v:43]
INFO: [Synth 8-6155] done synthesizing module 'count5_2' (19#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/count5_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'count5_3' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/count5_3.v:23]
WARNING: [Synth 8-5788] Register counter_reg in module count5_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/count5_3.v:37]
WARNING: [Synth 8-5788] Register stop_reg in module count5_3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/count5_3.v:42]
INFO: [Synth 8-6155] done synthesizing module 'count5_3' (20#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/count5_3.v:23]
INFO: [Synth 8-6157] synthesizing module 'count5_4' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/count5_4.v:23]
WARNING: [Synth 8-5788] Register counter_reg in module count5_4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/count5_4.v:37]
WARNING: [Synth 8-5788] Register stop_reg in module count5_4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/count5_4.v:43]
INFO: [Synth 8-6155] done synthesizing module 'count5_4' (21#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/count5_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'calibrations' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/calibrations.v:23]
WARNING: [Synth 8-5788] Register counter_reg in module calibrations is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/calibrations.v:42]
WARNING: [Synth 8-5788] Register find_largest_reg in module calibrations is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/calibrations.v:43]
WARNING: [Synth 8-5788] Register max_reg in module calibrations is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/calibrations.v:44]
INFO: [Synth 8-6155] done synthesizing module 'calibrations' (22#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/calibrations.v:23]
WARNING: [Synth 8-689] width (22) of port connection 'max' does not match port width (16) of module 'display_val' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/top_student.v:142]
INFO: [Synth 8-6157] synthesizing module 'callibrate2' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/callibrate2.v:23]
WARNING: [Synth 8-5788] Register counter_reg in module callibrate2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/callibrate2.v:42]
WARNING: [Synth 8-5788] Register find_largest_reg in module callibrate2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/callibrate2.v:43]
WARNING: [Synth 8-5788] Register max_reg in module callibrate2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/callibrate2.v:44]
INFO: [Synth 8-6155] done synthesizing module 'callibrate2' (23#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/callibrate2.v:23]
WARNING: [Synth 8-689] width (22) of port connection 'max' does not match port width (16) of module 'display_val' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/top_student.v:144]
INFO: [Synth 8-6157] synthesizing module 'callibrate3' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/callibrate3.v:23]
WARNING: [Synth 8-5788] Register counter_reg in module callibrate3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/callibrate3.v:42]
WARNING: [Synth 8-5788] Register find_largest_reg in module callibrate3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/callibrate3.v:43]
WARNING: [Synth 8-5788] Register max_reg in module callibrate3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/callibrate3.v:44]
INFO: [Synth 8-6155] done synthesizing module 'callibrate3' (24#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/callibrate3.v:23]
WARNING: [Synth 8-689] width (22) of port connection 'max' does not match port width (16) of module 'display_val' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/top_student.v:146]
INFO: [Synth 8-6157] synthesizing module 'callibrate4' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/callibrate4.v:23]
WARNING: [Synth 8-5788] Register counter_reg in module callibrate4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/callibrate4.v:42]
WARNING: [Synth 8-5788] Register find_largest_reg in module callibrate4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/callibrate4.v:43]
WARNING: [Synth 8-5788] Register max_reg in module callibrate4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/callibrate4.v:44]
INFO: [Synth 8-6155] done synthesizing module 'callibrate4' (25#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/callibrate4.v:23]
WARNING: [Synth 8-689] width (22) of port connection 'max' does not match port width (16) of module 'display_val' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/top_student.v:148]
INFO: [Synth 8-6157] synthesizing module 'assign_cm' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/assign_cm.v:23]
WARNING: [Synth 8-6014] Unused sequential element diff1_reg was removed.  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/assign_cm.v:37]
WARNING: [Synth 8-6014] Unused sequential element diff2_reg was removed.  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/assign_cm.v:38]
WARNING: [Synth 8-6014] Unused sequential element diff3_reg was removed.  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/assign_cm.v:39]
INFO: [Synth 8-6155] done synthesizing module 'assign_cm' (26#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/assign_cm.v:23]
INFO: [Synth 8-6157] synthesizing module 'slow_clock' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/slow_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'slow_clock' (27#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/slow_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'Precise_Clock' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Precise_Clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Precise_Clock' (28#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Precise_Clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_one_sec' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/clk_one_sec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_one_sec' (29#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/clk_one_sec.v:23]
INFO: [Synth 8-6157] synthesizing module 'game_best_logic' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/game_best_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'game_best_logic' (30#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/game_best_logic.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'High_position' does not match port width (12) of module 'game_best_logic' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/top_student.v:333]
WARNING: [Synth 8-689] width (11) of port connection 'Mid_position' does not match port width (12) of module 'game_best_logic' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/top_student.v:333]
WARNING: [Synth 8-689] width (11) of port connection 'Low_position' does not match port width (12) of module 'game_best_logic' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/top_student.v:333]
INFO: [Synth 8-6157] synthesizing module 'draw_game_screen' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/draw_game_screen.v:23]
WARNING: [Synth 8-567] referenced signal 'PixelIndex' should be on the sensitivity list [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/draw_game_screen.v:73]
WARNING: [Synth 8-567] referenced signal 'Low_position' should be on the sensitivity list [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/draw_game_screen.v:73]
WARNING: [Synth 8-567] referenced signal 'UBtn' should be on the sensitivity list [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/draw_game_screen.v:73]
WARNING: [Synth 8-567] referenced signal 'Mid_position' should be on the sensitivity list [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/draw_game_screen.v:73]
WARNING: [Synth 8-567] referenced signal 'CBtn' should be on the sensitivity list [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/draw_game_screen.v:73]
WARNING: [Synth 8-567] referenced signal 'High_position' should be on the sensitivity list [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/draw_game_screen.v:73]
WARNING: [Synth 8-567] referenced signal 'DBtn' should be on the sensitivity list [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/draw_game_screen.v:73]
INFO: [Synth 8-4471] merging register 'Mid_Rating_reg[1:0]' into 'High_Rating_reg[1:0]' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/draw_game_screen.v:54]
INFO: [Synth 8-4471] merging register 'Low_Rating_reg[1:0]' into 'High_Rating_reg[1:0]' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/draw_game_screen.v:55]
WARNING: [Synth 8-6014] Unused sequential element Mid_Rating_reg was removed.  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/draw_game_screen.v:54]
WARNING: [Synth 8-6014] Unused sequential element Low_Rating_reg was removed.  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/draw_game_screen.v:55]
WARNING: [Synth 8-3848] Net counter in module/entity draw_game_screen does not have driver. [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/draw_game_screen.v:36]
INFO: [Synth 8-6155] done synthesizing module 'draw_game_screen' (31#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/draw_game_screen.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_menu' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/draw_menu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'draw_menu' (32#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/draw_menu.v:23]
INFO: [Synth 8-6157] synthesizing module 'Shifting_Oled' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Shifting_Oled.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Shifting_Oled' (33#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Shifting_Oled.v:23]
INFO: [Synth 8-6157] synthesizing module 'score_generator' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/score_generator.v:23]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register counter_reg in module score_generator. [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/score_generator.v:45]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register counter_reg in module score_generator. [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/score_generator.v:45]
INFO: [Synth 8-6155] done synthesizing module 'score_generator' (34#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/score_generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'Draw_Pixel' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Draw_Pixel.v:23]
WARNING: [Synth 8-6090] variable 'pixel_colored' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Draw_Pixel.v:162]
INFO: [Synth 8-6155] done synthesizing module 'Draw_Pixel' (35#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Draw_Pixel.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'level' does not match port width (4) of module 'Draw_Pixel' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/top_student.v:342]
INFO: [Synth 8-6157] synthesizing module 'Manual_Display' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Manual_Display' (36#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Manual_Display.v:23]
INFO: [Synth 8-6157] synthesizing module 'sonar_display' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/sonar_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sonar_display' (37#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/imports/Project/yz/EE2026_Project.srcs/sources_1/new/sonar_display.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'length' does not match port width (4) of module 'sonar_display' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/top_student.v:347]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Oled_Display.v:124]
INFO: [Synth 8-226] default block is never used [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Oled_Display.v:201]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Oled_Display.v:349]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (38#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/Oled_Display.v:36]
INFO: [Synth 8-6157] synthesizing module 'show_ratings' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/show_ratings.v:23]
INFO: [Synth 8-6155] done synthesizing module 'show_ratings' (39#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/show_ratings.v:23]
INFO: [Synth 8-6157] synthesizing module 'led_tap_score' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/led_tap_score.v:23]
WARNING: [Synth 8-567] referenced signal 'score' should be on the sensitivity list [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/led_tap_score.v:31]
INFO: [Synth 8-6155] done synthesizing module 'led_tap_score' (40#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/led_tap_score.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_student' (41#1) [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/top_student.v:23]
WARNING: [Synth 8-3331] design led_tap_score has unconnected port fast
WARNING: [Synth 8-3331] design led_tap_score has unconnected port tap
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[13]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[12]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[11]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[10]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[9]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[8]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[7]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[6]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[5]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[4]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[3]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[2]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[1]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[0]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port switch12
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 565.812 ; gain = 308.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 565.812 ; gain = 308.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 565.812 ; gain = 308.762
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 906.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 906.582 ; gain = 649.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 906.582 ; gain = 649.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 906.582 ; gain = 649.531
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "find_largest0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "find_largest0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "find_largest0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element b4value_reg was removed.  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/tuning1.v:48]
INFO: [Synth 8-5546] ROM "find_largest0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "max0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "AN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Z0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Z1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Z2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Z3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stop" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stop" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stop" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stop" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "max1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "max1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "max1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "max1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "msb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "slow0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PCLK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "one_sec_signal0" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "High_position" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "High_position" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mid_position" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "RGB0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RGB0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RGB0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RGB0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RGB" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/led_tap_score.v:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 906.582 ; gain = 649.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |volume_display_two__GB0 |           1|     32928|
|2     |volume_display_two__GB1 |           1|     30691|
|3     |volume_display_two__GB2 |           1|     17625|
|4     |top_student__GCB0       |           1|     30359|
|5     |top_student__GCB1       |           1|     29641|
|6     |top_student__GCB2       |           1|     35553|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 4     
	   2 Input     22 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     14 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	               22 Bit    Registers := 4     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 30    
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 29    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 42    
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2063  
	  40 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 100   
	  51 Input     16 Bit        Muxes := 1     
	  81 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 4     
	  38 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 4     
	  58 Input     16 Bit        Muxes := 1     
	  32 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 20    
	  11 Input     16 Bit        Muxes := 4     
	   8 Input     16 Bit        Muxes := 11    
	  20 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 11    
	  13 Input     16 Bit        Muxes := 2     
	  10 Input     16 Bit        Muxes := 3     
	  12 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 5     
	   5 Input     16 Bit        Muxes := 10    
	  14 Input     16 Bit        Muxes := 2     
	   9 Input     16 Bit        Muxes := 4     
	 104 Input     16 Bit        Muxes := 1     
	  30 Input     16 Bit        Muxes := 2     
	  35 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	  42 Input     16 Bit        Muxes := 1     
	   5 Input     13 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 4     
	  12 Input      8 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 1     
	  15 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 66    
	   4 Input      8 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   3 Input      7 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  32 Input      5 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	  34 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	  28 Input      4 Bit        Muxes := 3     
	  16 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 23    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   9 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 540   
	  19 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 24    
	  10 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	  35 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	  30 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_student 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
Module volume_display_two 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1522  
	  40 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 57    
	  51 Input     16 Bit        Muxes := 1     
	  81 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 2     
	  38 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	  58 Input     16 Bit        Muxes := 1     
	  32 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 3     
	   5 Input     13 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 2     
	  34 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	  28 Input      4 Bit        Muxes := 3     
	  14 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module Manual_Display 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 13    
	   2 Input     16 Bit        Muxes := 272   
	   3 Input     16 Bit        Muxes := 29    
	  20 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 6     
	   6 Input     16 Bit        Muxes := 8     
	  13 Input     16 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 2     
	  12 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 4     
	   5 Input     16 Bit        Muxes := 9     
	  15 Input     16 Bit        Muxes := 2     
	  14 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 2     
	 104 Input     16 Bit        Muxes := 1     
	  30 Input     16 Bit        Muxes := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sonar_display 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	  13 Input     16 Bit        Muxes := 1     
Module Draw_Pixel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 18    
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module draw_menu 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 235   
	   3 Input     16 Bit        Muxes := 10    
	   5 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 6     
	   9 Input     16 Bit        Muxes := 2     
	  11 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 2     
	  35 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	  30 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 465   
	   4 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	  35 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  30 Input      1 Bit        Muxes := 1     
Module draw_game_screen 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  10 Input     16 Bit        Muxes := 1     
	  42 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module game_best_logic 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module show_speed 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module return 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 1     
	  15 Input      8 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module tuning1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 1     
Module Audio_Capture 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module convert_to_seg__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module convert_to_seg__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module convert_to_seg__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module convert_to_seg__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module display_val__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
Module convert_to_seg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module display_plexer 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module seg_assign 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 27    
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module segments_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
Module simulate_led__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module simulate_led__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module simulate_led 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module my_dff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module btn_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module count5_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module count5_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module count5_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module count5_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module calibrations 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module convert_to_seg__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module convert_to_seg__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module convert_to_seg__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module convert_to_seg__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module display_val__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
Module callibrate2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module convert_to_seg__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module convert_to_seg__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module convert_to_seg__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module convert_to_seg__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module display_val__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
Module callibrate3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module convert_to_seg__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module convert_to_seg__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module convert_to_seg__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module convert_to_seg__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module display_val__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
Module callibrate4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module convert_to_seg__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module convert_to_seg__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module convert_to_seg__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module convert_to_seg__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module display_val 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
Module assign_cm 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input     22 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 38    
	   5 Input      8 Bit        Muxes := 3     
	  15 Input      8 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module slow_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Precise_Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module my_dff__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clk_one_sec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module my_dff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module precise_clk__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module precise_clk__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Shifting_Oled 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module score_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 3     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
Module precise_clk__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module precise_clk__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module precise_clk__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module precise_clk__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module show_ratings 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module led_tap_score 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module precise_clk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clk20k 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "OD/fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "OD/fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "PIXEL_DATA" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "gbl/High_position" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gbl/Mid_position" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[13]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[12]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[11]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[10]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[9]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[8]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[7]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[6]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[5]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[4]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[3]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[2]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[1]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port counter[0]
WARNING: [Synth 8-3331] design draw_game_screen has unconnected port switch12
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DP/pixel_colored_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\speed_seg/Z2_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\speed_seg/Z0_reg[7] )
WARNING: [Synth 8-3332] Sequential element (row_reg[0]) is unused and will be removed from module draw_menu.
INFO: [Synth 8-5546] ROM "find_largest0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "find_largest0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element b4value_reg was removed.  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/tuning1.v:48]
DSP Report: Generating DSP max1, operation Mode is: A2*B.
DSP Report: register b4value_reg is absorbed into DSP max1.
DSP Report: operator max1 is absorbed into DSP max1.
INFO: [Synth 8-4471] merging register 'dff_one/Q_reg' into 'button_onbottom/dut1/Q_reg' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/my_dff.v:29]
INFO: [Synth 8-4471] merging register 'dff_three/Q_reg' into 'D/dut1/Q_reg' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/my_dff.v:29]
INFO: [Synth 8-4471] merging register 'dff_two/Q_reg' into 'button_ontop/dut1/Q_reg' [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/my_dff.v:29]
WARNING: [Synth 8-6014] Unused sequential element dff_one/Q_reg was removed.  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/my_dff.v:29]
WARNING: [Synth 8-6014] Unused sequential element dff_two/Q_reg was removed.  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/my_dff.v:29]
WARNING: [Synth 8-6014] Unused sequential element dff_three/Q_reg was removed.  [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/my_dff.v:29]
INFO: [Synth 8-5546] ROM "dut3/slow0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "PC/counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PC/PCLK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ck/one_sec_signal0" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design led_tap_score has unconnected port fast
WARNING: [Synth 8-3331] design led_tap_score has unconnected port tap
INFO: [Synth 8-3886] merging instance 'set_for0/find_largest_reg[12]' (FDCE) to 'set_for0/find_largest_reg[13]'
INFO: [Synth 8-3886] merging instance 'set_for0/find_largest_reg[13]' (FDCE) to 'set_for0/find_largest_reg[14]'
INFO: [Synth 8-3886] merging instance 'set_for0/find_largest_reg[14]' (FDCE) to 'set_for0/find_largest_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (set_for0/\find_largest_reg[15] )
INFO: [Synth 8-3886] merging instance 'set_for5/find_largest_reg[12]' (FDCE) to 'set_for5/find_largest_reg[13]'
INFO: [Synth 8-3886] merging instance 'set_for5/find_largest_reg[13]' (FDCE) to 'set_for5/find_largest_reg[14]'
INFO: [Synth 8-3886] merging instance 'set_for5/find_largest_reg[14]' (FDCE) to 'set_for5/find_largest_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (set_for5/\find_largest_reg[15] )
INFO: [Synth 8-3886] merging instance 'set_for10/find_largest_reg[12]' (FDCE) to 'set_for10/find_largest_reg[13]'
INFO: [Synth 8-3886] merging instance 'set_for10/find_largest_reg[13]' (FDCE) to 'set_for10/find_largest_reg[14]'
INFO: [Synth 8-3886] merging instance 'set_for10/find_largest_reg[14]' (FDCE) to 'set_for10/find_largest_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (set_for10/\find_largest_reg[15] )
INFO: [Synth 8-3886] merging instance 'set_for15/find_largest_reg[12]' (FDCE) to 'set_for15/find_largest_reg[13]'
INFO: [Synth 8-3886] merging instance 'set_for15/find_largest_reg[13]' (FDCE) to 'set_for15/find_largest_reg[14]'
INFO: [Synth 8-3886] merging instance 'set_for15/find_largest_reg[14]' (FDCE) to 'set_for15/find_largest_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (set_for15/\find_largest_reg[15] )
INFO: [Synth 8-3886] merging instance 'return4tune/find_largest_reg[12]' (FDRE) to 'return4tune/find_largest_reg[13]'
INFO: [Synth 8-3886] merging instance 'return4tune/find_largest_reg[13]' (FDRE) to 'return4tune/find_largest_reg[14]'
INFO: [Synth 8-3886] merging instance 'return4tune/find_largest_reg[14]' (FDRE) to 'return4tune/find_largest_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (return4tune/\find_largest_reg[15] )
INFO: [Synth 8-3886] merging instance 'set_for0/max_reg[12]' (FDCE) to 'set_for0/max_reg[15]'
INFO: [Synth 8-3886] merging instance 'set_for0/max_reg[13]' (FDCE) to 'set_for0/max_reg[15]'
INFO: [Synth 8-3886] merging instance 'set_for0/max_reg[14]' (FDCE) to 'set_for0/max_reg[15]'
INFO: [Synth 8-3886] merging instance 'set_for5/max_reg[12]' (FDCE) to 'set_for5/max_reg[15]'
INFO: [Synth 8-3886] merging instance 'set_for5/max_reg[13]' (FDCE) to 'set_for5/max_reg[15]'
INFO: [Synth 8-3886] merging instance 'set_for5/max_reg[14]' (FDCE) to 'set_for5/max_reg[15]'
INFO: [Synth 8-3886] merging instance 'set_for10/max_reg[12]' (FDCE) to 'set_for10/max_reg[15]'
INFO: [Synth 8-3886] merging instance 'set_for10/max_reg[13]' (FDCE) to 'set_for10/max_reg[15]'
INFO: [Synth 8-3886] merging instance 'set_for10/max_reg[14]' (FDCE) to 'set_for10/max_reg[15]'
INFO: [Synth 8-3886] merging instance 'set_for15/max_reg[12]' (FDCE) to 'set_for15/max_reg[15]'
INFO: [Synth 8-3886] merging instance 'set_for15/max_reg[13]' (FDCE) to 'set_for15/max_reg[15]'
INFO: [Synth 8-3886] merging instance 'set_for15/max_reg[14]' (FDCE) to 'set_for15/max_reg[15]'
INFO: [Synth 8-3886] merging instance 'levelX_segments/find_largest_reg[14]' (FDRE) to 'levelX_segments/find_largest_reg[12]'
INFO: [Synth 8-3886] merging instance 'levelX_segments/find_largest_reg[15]' (FDRE) to 'levelX_segments/find_largest_reg[12]'
INFO: [Synth 8-3886] merging instance 'levelX_segments/find_largest_reg[13]' (FDRE) to 'levelX_segments/find_largest_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (levelX_segments/\find_largest_reg[12] )
INFO: [Synth 8-3886] merging instance 'return4tune/max_reg[28]' (FDR) to 'return4tune/max_reg[21]'
INFO: [Synth 8-3886] merging instance 'return4tune/max_reg[29]' (FDR) to 'return4tune/max_reg[21]'
INFO: [Synth 8-3886] merging instance 'return4tune/max_reg[31]' (FDR) to 'return4tune/max_reg[21]'
INFO: [Synth 8-3886] merging instance 'return4tune/max_reg[30]' (FDR) to 'return4tune/max_reg[21]'
INFO: [Synth 8-3886] merging instance 'return4tune/max_reg[23]' (FDR) to 'return4tune/max_reg[21]'
INFO: [Synth 8-3886] merging instance 'return4tune/max_reg[24]' (FDR) to 'return4tune/max_reg[21]'
INFO: [Synth 8-3886] merging instance 'return4tune/max_reg[25]' (FDR) to 'return4tune/max_reg[21]'
INFO: [Synth 8-3886] merging instance 'return4tune/max_reg[26]' (FDR) to 'return4tune/max_reg[21]'
INFO: [Synth 8-3886] merging instance 'return4tune/max_reg[27]' (FDR) to 'return4tune/max_reg[21]'
INFO: [Synth 8-3886] merging instance 'return4tune/max_reg[21]' (FDR) to 'return4tune/max_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (return4tune/\max_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (return4tune/\max_reg[20] )
INFO: [Synth 8-3886] merging instance 'levelX_segments/max_reg[14]' (FDE) to 'levelX_segments/max_reg[12]'
INFO: [Synth 8-3886] merging instance 'levelX_segments/max_reg[15]' (FDE) to 'levelX_segments/max_reg[12]'
INFO: [Synth 8-3886] merging instance 'levelX_segments/max_reg[13]' (FDE) to 'levelX_segments/max_reg[12]'
INFO: [Synth 8-3886] merging instance 'gd_or_bad_segs/Z3_reg[0]' (FDS) to 'gd_or_bad_segs/Z0_reg[7]'
INFO: [Synth 8-3886] merging instance 'levelX_segments/Zleft_reg[0]' (FDSE) to 'levelX_segments/Zleft_reg[3]'
INFO: [Synth 8-3886] merging instance 'gd_or_bad_segs/Z2_reg[0]' (FD) to 'gd_or_bad_segs/Z2_reg[1]'
INFO: [Synth 8-3886] merging instance 'map_cm/msb_reg[0]' (FDSE) to 'map_cm/msb_reg[3]'
INFO: [Synth 8-3886] merging instance 'gd_or_bad_segs/Z1_reg[0]' (FDR) to 'gd_or_bad_segs/Z1_reg[2]'
INFO: [Synth 8-3886] merging instance 'gd_or_bad_segs/Z0_reg[0]' (FDS) to 'gd_or_bad_segs/Z0_reg[1]'
INFO: [Synth 8-3886] merging instance 'gd_or_bad_segs/Z3_reg[1]' (FDR) to 'gd_or_bad_segs/Z3_reg[3]'
INFO: [Synth 8-3886] merging instance 'levelX_segments/Zleft_reg[1]' (FDSE) to 'levelX_segments/Zleft_reg[2]'
INFO: [Synth 8-3886] merging instance 'gd_or_bad_segs/Z2_reg[1]' (FD) to 'gd_or_bad_segs/Z2_reg[2]'
INFO: [Synth 8-3886] merging instance 'map_cm/msb_reg[1]' (FDSE) to 'map_cm/msb_reg[2]'
INFO: [Synth 8-3886] merging instance 'levelX_segments/Zmode_reg[1]' (FDE) to 'levelX_segments/Zmode_reg[6]'
INFO: [Synth 8-3886] merging instance 'gd_or_bad_segs/Z1_reg[1]' (FDR) to 'gd_or_bad_segs/Z1_reg[3]'
INFO: [Synth 8-3886] merging instance 'gd_or_bad_segs/Z0_reg[1]' (FDS) to 'gd_or_bad_segs/Z0_reg[2]'
INFO: [Synth 8-3886] merging instance 'gd_or_bad_segs/Z3_reg[2]' (FDR) to 'gd_or_bad_segs/Z3_reg[4]'
INFO: [Synth 8-3886] merging instance 'gd_or_bad_segs/Z1_reg[2]' (FDR) to 'gd_or_bad_segs/Z1_reg[4]'
INFO: [Synth 8-3886] merging instance 'gd_or_bad_segs/Z0_reg[2]' (FDS) to 'gd_or_bad_segs/Z0_reg[3]'
INFO: [Synth 8-3886] merging instance 'levelX_segments/Zleft_reg[3]' (FDSE) to 'levelX_segments/Zleft_reg[4]'
INFO: [Synth 8-3886] merging instance 'map_cm/msb_reg[3]' (FDSE) to 'map_cm/msb_reg[4]'
INFO: [Synth 8-3886] merging instance 'gd_or_bad_segs/Z1_reg[3]' (FDR) to 'gd_or_bad_segs/Z1_reg[5]'
INFO: [Synth 8-3886] merging instance 'gd_or_bad_segs/Z0_reg[3]' (FDS) to 'gd_or_bad_segs/Z0_reg[5]'
INFO: [Synth 8-3886] merging instance 'gd_or_bad_segs/Z3_reg[4]' (FDR) to 'gd_or_bad_segs/Z3_reg[6]'
INFO: [Synth 8-3886] merging instance 'levelX_segments/Zleft_reg[4]' (FDSE) to 'levelX_segments/Zleft_reg[5]'
INFO: [Synth 8-3886] merging instance 'gd_or_bad_segs/Z2_reg[4]' (FD) to 'gd_or_bad_segs/Z2_reg[5]'
INFO: [Synth 8-3886] merging instance 'map_cm/msb_reg[4]' (FDSE) to 'map_cm/msb_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (levelX_segments/\Zmode_reg[4] )
INFO: [Synth 8-3886] merging instance 'gd_or_bad_segs/Z0_reg[4]' (FDS) to 'gd_or_bad_segs/Z0_reg[7]'
INFO: [Synth 8-3886] merging instance 'gd_or_bad_segs/Z3_reg[5]' (FDS) to 'gd_or_bad_segs/Z0_reg[7]'
INFO: [Synth 8-3886] merging instance 'levelX_segments/Zleft_reg[5]' (FDSE) to 'levelX_segments/Zleft_reg[6]'
INFO: [Synth 8-3886] merging instance 'map_cm/msb_reg[5]' (FDSE) to 'map_cm/msb_reg[6]'
INFO: [Synth 8-3886] merging instance 'gd_or_bad_segs/Z0_reg[5]' (FDS) to 'gd_or_bad_segs/Z0_reg[6]'
INFO: [Synth 8-3886] merging instance 'levelX_segments/Zleft_reg[6]' (FDSE) to 'levelX_segments/Zleft_reg[7]'
INFO: [Synth 8-3886] merging instance 'map_cm/msb_reg[6]' (FDSE) to 'map_cm/msb_reg[7]'
INFO: [Synth 8-3886] merging instance 'gd_or_bad_segs/Z3_reg[7]' (FDS) to 'gd_or_bad_segs/Z0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (map_cm/\lsb_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gd_or_bad_segs/\Z2_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (map_cm/\msb_reg[7] )
INFO: [Synth 8-3886] merging instance 'gd_or_bad_segs/Z1_reg[7]' (FDS) to 'gd_or_bad_segs/Z0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gd_or_bad_segs/\Z0_reg[7] )
INFO: [Synth 8-3886] merging instance 'for_slow/led_reg[0]' (FD) to 'for_slow/led_reg[2]'
INFO: [Synth 8-3886] merging instance 'for_medium/led_reg[0]' (FD) to 'for_medium/led_reg[2]'
INFO: [Synth 8-3886] merging instance 'for_fast/led_reg[0]' (FD) to 'for_fast/led_reg[2]'
INFO: [Synth 8-3886] merging instance 'for_slow/led_reg[1]' (FD) to 'for_slow/led_reg[3]'
INFO: [Synth 8-3886] merging instance 'for_medium/led_reg[1]' (FD) to 'for_medium/led_reg[3]'
INFO: [Synth 8-3886] merging instance 'for_fast/led_reg[1]' (FD) to 'for_fast/led_reg[3]'
INFO: [Synth 8-3886] merging instance 'for_slow/led_reg[2]' (FD) to 'for_slow/led_reg[4]'
INFO: [Synth 8-3886] merging instance 'for_medium/led_reg[2]' (FD) to 'for_medium/led_reg[4]'
INFO: [Synth 8-3886] merging instance 'for_fast/led_reg[2]' (FD) to 'for_fast/led_reg[4]'
INFO: [Synth 8-3886] merging instance 'for_slow/led_reg[3]' (FD) to 'for_slow/led_reg[5]'
INFO: [Synth 8-3886] merging instance 'for_medium/led_reg[3]' (FD) to 'for_medium/led_reg[5]'
INFO: [Synth 8-3886] merging instance 'for_fast/led_reg[3]' (FD) to 'for_fast/led_reg[5]'
INFO: [Synth 8-3886] merging instance 'for_slow/led_reg[4]' (FD) to 'for_slow/led_reg[6]'
INFO: [Synth 8-3886] merging instance 'for_medium/led_reg[4]' (FD) to 'for_medium/led_reg[6]'
INFO: [Synth 8-3886] merging instance 'for_fast/led_reg[4]' (FD) to 'for_fast/led_reg[6]'
INFO: [Synth 8-3886] merging instance 'for_slow/led_reg[5]' (FD) to 'for_slow/led_reg[7]'
INFO: [Synth 8-3886] merging instance 'for_medium/led_reg[5]' (FD) to 'for_medium/led_reg[7]'
INFO: [Synth 8-3886] merging instance 'for_fast/led_reg[5]' (FD) to 'for_fast/led_reg[7]'
INFO: [Synth 8-3886] merging instance 'for_slow/led_reg[6]' (FD) to 'for_slow/led_reg[8]'
INFO: [Synth 8-3886] merging instance 'for_medium/led_reg[6]' (FD) to 'for_medium/led_reg[8]'
INFO: [Synth 8-3886] merging instance 'for_fast/led_reg[6]' (FD) to 'for_fast/led_reg[8]'
INFO: [Synth 8-3886] merging instance 'for_slow/led_reg[7]' (FD) to 'for_slow/led_reg[9]'
INFO: [Synth 8-3886] merging instance 'for_medium/led_reg[7]' (FD) to 'for_medium/led_reg[9]'
INFO: [Synth 8-3886] merging instance 'for_fast/led_reg[7]' (FD) to 'for_fast/led_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_send_final_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (levelX_segments/\max_reg[12] )
WARNING: [Synth 8-3332] Sequential element (find_largest_reg[12]) is unused and will be removed from module return.
WARNING: [Synth 8-3332] Sequential element (max_reg[12]) is unused and will be removed from module return.
WARNING: [Synth 8-3332] Sequential element (Zmode_reg[4]) is unused and will be removed from module return.
WARNING: [Synth 8-3332] Sequential element (find_largest_reg[15]) is unused and will be removed from module tuning1.
WARNING: [Synth 8-3332] Sequential element (max_reg[22]) is unused and will be removed from module tuning1.
WARNING: [Synth 8-3332] Sequential element (max_reg[20]) is unused and will be removed from module tuning1.
WARNING: [Synth 8-3332] Sequential element (max_reg[7]) is unused and will be removed from module tuning1.
WARNING: [Synth 8-3332] Sequential element (max_reg[6]) is unused and will be removed from module tuning1.
WARNING: [Synth 8-3332] Sequential element (max_reg[5]) is unused and will be removed from module tuning1.
WARNING: [Synth 8-3332] Sequential element (max_reg[4]) is unused and will be removed from module tuning1.
WARNING: [Synth 8-3332] Sequential element (max_reg[3]) is unused and will be removed from module tuning1.
WARNING: [Synth 8-3332] Sequential element (max_reg[2]) is unused and will be removed from module tuning1.
WARNING: [Synth 8-3332] Sequential element (max_reg[1]) is unused and will be removed from module tuning1.
WARNING: [Synth 8-3332] Sequential element (max_reg[0]) is unused and will be removed from module tuning1.
WARNING: [Synth 8-3332] Sequential element (find_largest_reg[15]) is unused and will be removed from module calibrations.
WARNING: [Synth 8-3332] Sequential element (max_reg[15]) is unused and will be removed from module calibrations.
WARNING: [Synth 8-3332] Sequential element (temp_reg[21]) is unused and will be removed from module calibrations.
WARNING: [Synth 8-3332] Sequential element (temp_reg[20]) is unused and will be removed from module calibrations.
WARNING: [Synth 8-3332] Sequential element (temp_reg[19]) is unused and will be removed from module calibrations.
WARNING: [Synth 8-3332] Sequential element (temp_reg[18]) is unused and will be removed from module calibrations.
WARNING: [Synth 8-3332] Sequential element (temp_reg[17]) is unused and will be removed from module calibrations.
WARNING: [Synth 8-3332] Sequential element (temp_reg[16]) is unused and will be removed from module calibrations.
WARNING: [Synth 8-3332] Sequential element (temp_reg[15]) is unused and will be removed from module calibrations.
WARNING: [Synth 8-3332] Sequential element (temp_reg[14]) is unused and will be removed from module calibrations.
WARNING: [Synth 8-3332] Sequential element (temp_reg[13]) is unused and will be removed from module calibrations.
WARNING: [Synth 8-3332] Sequential element (temp_reg[12]) is unused and will be removed from module calibrations.
WARNING: [Synth 8-3332] Sequential element (find_largest_reg[15]) is unused and will be removed from module callibrate2.
WARNING: [Synth 8-3332] Sequential element (max_reg[15]) is unused and will be removed from module callibrate2.
WARNING: [Synth 8-3332] Sequential element (temp_reg[21]) is unused and will be removed from module callibrate2.
WARNING: [Synth 8-3332] Sequential element (temp_reg[20]) is unused and will be removed from module callibrate2.
WARNING: [Synth 8-3332] Sequential element (temp_reg[19]) is unused and will be removed from module callibrate2.
WARNING: [Synth 8-3332] Sequential element (temp_reg[18]) is unused and will be removed from module callibrate2.
WARNING: [Synth 8-3332] Sequential element (temp_reg[17]) is unused and will be removed from module callibrate2.
WARNING: [Synth 8-3332] Sequential element (temp_reg[16]) is unused and will be removed from module callibrate2.
WARNING: [Synth 8-3332] Sequential element (temp_reg[15]) is unused and will be removed from module callibrate2.
WARNING: [Synth 8-3332] Sequential element (temp_reg[14]) is unused and will be removed from module callibrate2.
WARNING: [Synth 8-3332] Sequential element (temp_reg[13]) is unused and will be removed from module callibrate2.
WARNING: [Synth 8-3332] Sequential element (temp_reg[12]) is unused and will be removed from module callibrate2.
WARNING: [Synth 8-3332] Sequential element (find_largest_reg[15]) is unused and will be removed from module callibrate3.
WARNING: [Synth 8-3332] Sequential element (max_reg[15]) is unused and will be removed from module callibrate3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[21]) is unused and will be removed from module callibrate3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[20]) is unused and will be removed from module callibrate3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[19]) is unused and will be removed from module callibrate3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[18]) is unused and will be removed from module callibrate3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[17]) is unused and will be removed from module callibrate3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[16]) is unused and will be removed from module callibrate3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[15]) is unused and will be removed from module callibrate3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[14]) is unused and will be removed from module callibrate3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[13]) is unused and will be removed from module callibrate3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[12]) is unused and will be removed from module callibrate3.
WARNING: [Synth 8-3332] Sequential element (find_largest_reg[15]) is unused and will be removed from module callibrate4.
WARNING: [Synth 8-3332] Sequential element (max_reg[15]) is unused and will be removed from module callibrate4.
WARNING: [Synth 8-3332] Sequential element (temp_reg[21]) is unused and will be removed from module callibrate4.
WARNING: [Synth 8-3332] Sequential element (temp_reg[20]) is unused and will be removed from module callibrate4.
WARNING: [Synth 8-3332] Sequential element (temp_reg[19]) is unused and will be removed from module callibrate4.
WARNING: [Synth 8-3332] Sequential element (temp_reg[18]) is unused and will be removed from module callibrate4.
WARNING: [Synth 8-3332] Sequential element (temp_reg[17]) is unused and will be removed from module callibrate4.
WARNING: [Synth 8-3332] Sequential element (temp_reg[16]) is unused and will be removed from module callibrate4.
WARNING: [Synth 8-3332] Sequential element (temp_reg[15]) is unused and will be removed from module callibrate4.
WARNING: [Synth 8-3332] Sequential element (temp_reg[14]) is unused and will be removed from module callibrate4.
WARNING: [Synth 8-3332] Sequential element (temp_reg[13]) is unused and will be removed from module callibrate4.
WARNING: [Synth 8-3332] Sequential element (temp_reg[12]) is unused and will be removed from module callibrate4.
WARNING: [Synth 8-3332] Sequential element (msb_reg[7]) is unused and will be removed from module assign_cm.
WARNING: [Synth 8-3332] Sequential element (lsb_reg[7]) is unused and will be removed from module assign_cm.
WARNING: [Synth 8-3332] Sequential element (Z2_reg[7]) is unused and will be removed from module show_ratings.
WARNING: [Synth 8-3332] Sequential element (Z0_reg[7]) is unused and will be removed from module show_ratings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:02:49 . Memory (MB): peak = 906.582 ; gain = 649.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|tuning1     | A2*B        | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/tuning1.v:55]

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |volume_display_two__GB0 |           1|      3769|
|2     |volume_display_two__GB1 |           1|      1992|
|3     |volume_display_two__GB2 |           1|      2376|
|4     |top_student__GCB0       |           1|      1435|
|5     |top_student__GCB1       |           1|      2575|
|6     |top_student__GCB2       |           1|     16170|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:19 ; elapsed = 00:03:02 . Memory (MB): peak = 906.582 ; gain = 649.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:28 ; elapsed = 00:03:11 . Memory (MB): peak = 943.762 ; gain = 686.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |volume_display_two__GB0 |           1|      3769|
|2     |volume_display_two__GB1 |           1|      1948|
|3     |volume_display_two__GB2 |           1|      2264|
|4     |top_student__GCB0       |           1|      1435|
|5     |top_student__GCB1       |           1|      2457|
|6     |top_student__GCB2       |           1|     16144|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/\segment_decider/Z_padded_reg[7] )
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/tuning1.v:55]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:30 ; elapsed = 00:03:14 . Memory (MB): peak = 968.355 ; gain = 711.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |volume_display_two__GB0 |           1|      1431|
|2     |volume_display_two__GB1 |           1|       946|
|3     |volume_display_two__GB2 |           1|       649|
|4     |top_student__GCB0       |           1|       514|
|5     |top_student__GCB1       |           1|      1045|
|6     |top_student__GCB2       |           1|      5881|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.srcs/sources_1/new/tuning1.v:55]
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:33 ; elapsed = 00:03:18 . Memory (MB): peak = 968.355 ; gain = 711.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:33 ; elapsed = 00:03:18 . Memory (MB): peak = 968.355 ; gain = 711.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:34 ; elapsed = 00:03:19 . Memory (MB): peak = 968.355 ; gain = 711.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:34 ; elapsed = 00:03:19 . Memory (MB): peak = 968.355 ; gain = 711.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:34 ; elapsed = 00:03:19 . Memory (MB): peak = 968.355 ; gain = 711.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:34 ; elapsed = 00:03:19 . Memory (MB): peak = 968.355 ; gain = 711.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     6|
|2     |CARRY4  |   788|
|3     |DSP48E1 |     1|
|4     |LUT1    |   194|
|5     |LUT2    |  1466|
|6     |LUT3    |   947|
|7     |LUT4    |  1295|
|8     |LUT5    |  1157|
|9     |LUT6    |  3373|
|10    |MUXF7   |   128|
|11    |MUXF8   |    21|
|12    |FDCE    |   225|
|13    |FDPE    |     6|
|14    |FDRE    |   948|
|15    |FDRE_1  |    31|
|16    |FDSE    |    24|
|17    |FDSE_1  |     1|
|18    |LDCP    |    14|
|19    |LDP     |     2|
|20    |IBUF    |    20|
|21    |OBUF    |    37|
+------+--------+------+

Report Instance Areas: 
+------+-------------------+-------------------+------+
|      |Instance           |Module             |Cells |
+------+-------------------+-------------------+------+
|1     |top                |                   | 10684|
|2     |  MD               |Manual_Display     |     2|
|3     |  D                |Debounced_Signal   |    12|
|4     |    dut1           |my_dff_23          |     8|
|5     |    dut2           |my_dff_24          |     4|
|6     |  D3               |Debounced_Signal_0 |     6|
|7     |    dut1           |my_dff_21          |     3|
|8     |    dut2           |my_dff_22          |     3|
|9     |  D4               |Debounced_Signal_1 |     4|
|10    |    dut1           |my_dff_19          |     2|
|11    |    dut2           |my_dff_20          |     2|
|12    |  DP               |Draw_Pixel         |   100|
|13    |  OD               |Oled_Display       |  4213|
|14    |  PC               |Precise_Clock      |    52|
|15    |  SO               |Shifting_Oled      |    19|
|16    |  button_onbottom  |Debounced_Signal_2 |     4|
|17    |    dut1           |my_dff_17          |     3|
|18    |    dut2           |my_dff_18          |     1|
|19    |  button_ontop     |Debounced_Signal_3 |     6|
|20    |    dut1           |my_dff             |     3|
|21    |    dut2           |my_dff_16          |     3|
|22    |  ck               |clk_one_sec        |    43|
|23    |  clk11hz          |precise_clk        |    50|
|24    |  counts_btn_press |btn_status         |    62|
|25    |  dgs              |draw_game_screen   |    69|
|26    |  dm               |draw_menu          |    91|
|27    |  dut3             |slow_clock         |    34|
|28    |  fastest          |precise_clk_4      |    50|
|29    |  fifteen          |count5_4           |    19|
|30    |  five             |count5_2           |    19|
|31    |  fivesecond       |precise_clk_5      |    50|
|32    |  for_fast         |simulate_led       |    10|
|33    |  for_medium       |simulate_led_6     |     8|
|34    |  for_slow         |simulate_led_7     |     8|
|35    |  gbl              |game_best_logic    |    50|
|36    |  gd_or_bad_segs   |show_ratings       |    15|
|37    |  halfsecond       |precise_clk_8      |    50|
|38    |  levelX_segments  |return             |   790|
|39    |  lit_led_score    |led_tap_score      |    27|
|40    |  map_cm           |assign_cm          |  1644|
|41    |  mic              |Audio_Capture      |   111|
|42    |  mode             |segments_display   |    31|
|43    |  onesecond        |precise_clk_9      |    50|
|44    |  return4tune      |tuning1            |   166|
|45    |  sample           |clk20k             |    57|
|46    |  sd               |sonar_display      |   102|
|47    |  segment_decider  |seg_assign         |    55|
|48    |  segments_clk_381 |precise_clk_10     |    50|
|49    |  set_for0         |calibrations       |   381|
|50    |  set_for10        |callibrate3        |   407|
|51    |  set_for15        |callibrate4        |   317|
|52    |  set_for5         |callibrate2        |   407|
|53    |  sg               |score_generator    |   109|
|54    |  show_0           |display_val        |    70|
|55    |  show_10          |display_val_11     |    69|
|56    |  show_15          |display_val_12     |    69|
|57    |  show_5           |display_val_13     |    77|
|58    |  show_multiply_by |display_plexer     |    25|
|59    |  show_raw_data    |display_val_14     |    82|
|60    |  speed_seg        |show_speed         |    45|
|61    |  ten              |count5_3           |    19|
|62    |  threesecond      |precise_clk_15     |    50|
|63    |  vdt              |volume_display_two |    29|
|64    |  zero             |count5_1           |    19|
+------+-------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:34 ; elapsed = 00:03:19 . Memory (MB): peak = 968.355 ; gain = 711.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 90 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:12 ; elapsed = 00:03:09 . Memory (MB): peak = 968.355 ; gain = 370.535
Synthesis Optimization Complete : Time (s): cpu = 00:02:34 ; elapsed = 00:03:20 . Memory (MB): peak = 968.355 ; gain = 711.305
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1006 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  FDRE_1 => FDRE (inverted pins: C): 31 instances
  FDSE_1 => FDSE (inverted pins: C): 1 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 14 instances
  LDP => LDPE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
285 Infos, 254 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:38 ; elapsed = 00:03:24 . Memory (MB): peak = 968.355 ; gain = 724.035
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Falicia Ong/Documents/EE2026_Project/EE2026_Project.runs/synth_1/top_student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_student_utilization_synth.rpt -pb top_student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 968.355 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr  3 15:52:57 2021...
