// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _duplicateMat_1_HH_
#define _duplicateMat_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "duplicateMat_Loop_Re_2.h"
#include "xFDuplicate637.h"
#include "duplicateMat_Loop_2_2.h"
#include "fifo_w8_d2_A.h"
#include "fifo_w9_d2_A_x.h"
#include "fifo_w10_d2_A_x1.h"
#include "start_for_xFDuplizec.h"
#include "start_for_duplicaAem.h"

namespace ap_rtl {

struct duplicateMat_1 : public sc_module {
    // Port declarations 23
    sc_in< sc_lv<8> > p_src_data_V_dout;
    sc_in< sc_logic > p_src_data_V_empty_n;
    sc_out< sc_logic > p_src_data_V_read;
    sc_out< sc_lv<16> > p_dst1_data_V_address0;
    sc_out< sc_logic > p_dst1_data_V_ce0;
    sc_out< sc_lv<8> > p_dst1_data_V_d0;
    sc_in< sc_lv<8> > p_dst1_data_V_q0;
    sc_out< sc_logic > p_dst1_data_V_we0;
    sc_out< sc_lv<16> > p_dst1_data_V_address1;
    sc_out< sc_logic > p_dst1_data_V_ce1;
    sc_out< sc_lv<8> > p_dst1_data_V_d1;
    sc_in< sc_lv<8> > p_dst1_data_V_q1;
    sc_out< sc_logic > p_dst1_data_V_we1;
    sc_out< sc_lv<8> > p_dst2_data_V_din;
    sc_in< sc_logic > p_dst2_data_V_full_n;
    sc_out< sc_logic > p_dst2_data_V_write;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    duplicateMat_1(sc_module_name name);
    SC_HAS_PROCESS(duplicateMat_1);

    ~duplicateMat_1();

    sc_trace_file* mVcdFile;

    duplicateMat_Loop_Re_2* duplicateMat_Loop_Re_2_U0;
    xFDuplicate637* xFDuplicate637_U0;
    duplicateMat_Loop_2_2* duplicateMat_Loop_2_2_U0;
    fifo_w8_d2_A* src_V_V_U;
    fifo_w9_d2_A_x* p_src_rows_read_c_U;
    fifo_w10_d2_A_x1* p_src_cols_read_c_U;
    fifo_w8_d2_A* dst_V_V_U;
    fifo_w8_d2_A* dst1_V_V_U;
    start_for_xFDuplizec* start_for_xFDuplizec_U;
    start_for_duplicaAem* start_for_duplicaAem_U;
    sc_signal< sc_logic > duplicateMat_Loop_Re_2_U0_ap_start;
    sc_signal< sc_logic > duplicateMat_Loop_Re_2_U0_ap_done;
    sc_signal< sc_logic > duplicateMat_Loop_Re_2_U0_ap_continue;
    sc_signal< sc_logic > duplicateMat_Loop_Re_2_U0_ap_idle;
    sc_signal< sc_logic > duplicateMat_Loop_Re_2_U0_ap_ready;
    sc_signal< sc_logic > duplicateMat_Loop_Re_2_U0_start_out;
    sc_signal< sc_logic > duplicateMat_Loop_Re_2_U0_start_write;
    sc_signal< sc_logic > duplicateMat_Loop_Re_2_U0_p_src_data_V_read;
    sc_signal< sc_lv<8> > duplicateMat_Loop_Re_2_U0_src_V_V_din;
    sc_signal< sc_logic > duplicateMat_Loop_Re_2_U0_src_V_V_write;
    sc_signal< sc_lv<9> > duplicateMat_Loop_Re_2_U0_p_src_rows_read_out_din;
    sc_signal< sc_logic > duplicateMat_Loop_Re_2_U0_p_src_rows_read_out_write;
    sc_signal< sc_lv<10> > duplicateMat_Loop_Re_2_U0_p_src_cols_read_out_din;
    sc_signal< sc_logic > duplicateMat_Loop_Re_2_U0_p_src_cols_read_out_write;
    sc_signal< sc_lv<10> > duplicateMat_Loop_Re_2_U0_p_dst2_cols_read_out_din;
    sc_signal< sc_logic > duplicateMat_Loop_Re_2_U0_p_dst2_cols_read_out_write;
    sc_signal< sc_logic > xFDuplicate637_U0_ap_start;
    sc_signal< sc_logic > xFDuplicate637_U0_ap_done;
    sc_signal< sc_logic > xFDuplicate637_U0_ap_continue;
    sc_signal< sc_logic > xFDuplicate637_U0_ap_idle;
    sc_signal< sc_logic > xFDuplicate637_U0_ap_ready;
    sc_signal< sc_logic > xFDuplicate637_U0_start_out;
    sc_signal< sc_logic > xFDuplicate637_U0_start_write;
    sc_signal< sc_logic > xFDuplicate637_U0_src_V_V_read;
    sc_signal< sc_lv<8> > xFDuplicate637_U0_dst_V_V_din;
    sc_signal< sc_logic > xFDuplicate637_U0_dst_V_V_write;
    sc_signal< sc_lv<8> > xFDuplicate637_U0_dst1_V_V_din;
    sc_signal< sc_logic > xFDuplicate637_U0_dst1_V_V_write;
    sc_signal< sc_logic > xFDuplicate637_U0_p_src_rows_read_read;
    sc_signal< sc_logic > xFDuplicate637_U0_p_src_cols_read_read;
    sc_signal< sc_logic > duplicateMat_Loop_2_2_U0_ap_start;
    sc_signal< sc_logic > duplicateMat_Loop_2_2_U0_ap_done;
    sc_signal< sc_logic > duplicateMat_Loop_2_2_U0_ap_continue;
    sc_signal< sc_logic > duplicateMat_Loop_2_2_U0_ap_idle;
    sc_signal< sc_logic > duplicateMat_Loop_2_2_U0_ap_ready;
    sc_signal< sc_logic > duplicateMat_Loop_2_2_U0_dst_V_V_read;
    sc_signal< sc_lv<16> > duplicateMat_Loop_2_2_U0_p_dst1_data_V_address0;
    sc_signal< sc_logic > duplicateMat_Loop_2_2_U0_p_dst1_data_V_ce0;
    sc_signal< sc_logic > duplicateMat_Loop_2_2_U0_p_dst1_data_V_we0;
    sc_signal< sc_lv<8> > duplicateMat_Loop_2_2_U0_p_dst1_data_V_d0;
    sc_signal< sc_logic > duplicateMat_Loop_2_2_U0_dst1_V_V_read;
    sc_signal< sc_lv<8> > duplicateMat_Loop_2_2_U0_p_dst2_data_V_din;
    sc_signal< sc_logic > duplicateMat_Loop_2_2_U0_p_dst2_data_V_write;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > src_V_V_full_n;
    sc_signal< sc_lv<8> > src_V_V_dout;
    sc_signal< sc_logic > src_V_V_empty_n;
    sc_signal< sc_logic > p_src_rows_read_c_full_n;
    sc_signal< sc_lv<9> > p_src_rows_read_c_dout;
    sc_signal< sc_logic > p_src_rows_read_c_empty_n;
    sc_signal< sc_logic > p_src_cols_read_c_full_n;
    sc_signal< sc_lv<10> > p_src_cols_read_c_dout;
    sc_signal< sc_logic > p_src_cols_read_c_empty_n;
    sc_signal< sc_logic > dst_V_V_full_n;
    sc_signal< sc_lv<8> > dst_V_V_dout;
    sc_signal< sc_logic > dst_V_V_empty_n;
    sc_signal< sc_logic > dst1_V_V_full_n;
    sc_signal< sc_lv<8> > dst1_V_V_dout;
    sc_signal< sc_logic > dst1_V_V_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<1> > start_for_xFDuplicate637_U0_din;
    sc_signal< sc_logic > start_for_xFDuplicate637_U0_full_n;
    sc_signal< sc_lv<1> > start_for_xFDuplicate637_U0_dout;
    sc_signal< sc_logic > start_for_xFDuplicate637_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_duplicateMat_Loop_2_2_U0_din;
    sc_signal< sc_logic > start_for_duplicateMat_Loop_2_2_U0_full_n;
    sc_signal< sc_lv<1> > start_for_duplicateMat_Loop_2_2_U0_dout;
    sc_signal< sc_logic > start_for_duplicateMat_Loop_2_2_U0_empty_n;
    sc_signal< sc_logic > duplicateMat_Loop_2_2_U0_start_full_n;
    sc_signal< sc_logic > duplicateMat_Loop_2_2_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_logic ap_const_logic_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_duplicateMat_Loop_2_2_U0_ap_continue();
    void thread_duplicateMat_Loop_2_2_U0_ap_start();
    void thread_duplicateMat_Loop_2_2_U0_start_full_n();
    void thread_duplicateMat_Loop_2_2_U0_start_write();
    void thread_duplicateMat_Loop_Re_2_U0_ap_continue();
    void thread_duplicateMat_Loop_Re_2_U0_ap_start();
    void thread_p_dst1_data_V_address0();
    void thread_p_dst1_data_V_address1();
    void thread_p_dst1_data_V_ce0();
    void thread_p_dst1_data_V_ce1();
    void thread_p_dst1_data_V_d0();
    void thread_p_dst1_data_V_d1();
    void thread_p_dst1_data_V_we0();
    void thread_p_dst1_data_V_we1();
    void thread_p_dst2_data_V_din();
    void thread_p_dst2_data_V_write();
    void thread_p_src_data_V_read();
    void thread_start_for_duplicateMat_Loop_2_2_U0_din();
    void thread_start_for_xFDuplicate637_U0_din();
    void thread_xFDuplicate637_U0_ap_continue();
    void thread_xFDuplicate637_U0_ap_start();
};

}

using namespace ap_rtl;

#endif
