- ğŸ‘‹ Hi, Iâ€™m @KanikeThulasi
- ğŸ‘€ Iâ€™m interested in VLSI Design and Verification.
- ğŸŒ± Iâ€™m currently learning Universal Verification Methodology
- ğŸ’ï¸ Iâ€™m looking to collaborate on Semiconductor industry
- ğŸ“« How to reach me kanikethulasi05@gmail.com or https://www.linkedin.com/in/kanike-thulasi-6ab488256/
  

<!---
KanikeThulasi/KanikeThulasi is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
