<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::AllocationOrder Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1AllocationOrder-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::AllocationOrder Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="AllocationOrder_8h_source.html">CodeGen/AllocationOrder.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a7fd670c65badfa3763dd1d15ed63f02c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AllocationOrder.html#a7fd670c65badfa3763dd1d15ed63f02c">AllocationOrder</a> (<a class="el" href="classunsigned.html">unsigned</a> VirtReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> &amp;VRM, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> &amp;RegClassInfo, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> *<a class="el" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>)</td></tr>
<tr class="memdesc:a7fd670c65badfa3763dd1d15ed63f02c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a new <a class="el" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> for VirtReg.  <a href="#a7fd670c65badfa3763dd1d15ed63f02c">More...</a><br /></td></tr>
<tr class="separator:a7fd670c65badfa3763dd1d15ed63f02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dcc73f27f421493a8ffc14d9e2cd4f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AllocationOrder.html#a7dcc73f27f421493a8ffc14d9e2cd4f9">getOrder</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7dcc73f27f421493a8ffc14d9e2cd4f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the allocation order without reordered hints.  <a href="#a7dcc73f27f421493a8ffc14d9e2cd4f9">More...</a><br /></td></tr>
<tr class="separator:a7dcc73f27f421493a8ffc14d9e2cd4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac593b0cc4a826344cec32ebd8818ef4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AllocationOrder.html#ac593b0cc4a826344cec32ebd8818ef4a">next</a> (<a class="el" href="classunsigned.html">unsigned</a> Limit=0)</td></tr>
<tr class="memdesc:ac593b0cc4a826344cec32ebd8818ef4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the next physical register in the allocation order, or 0.  <a href="#ac593b0cc4a826344cec32ebd8818ef4a">More...</a><br /></td></tr>
<tr class="separator:ac593b0cc4a826344cec32ebd8818ef4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf8c36f17d2ef4cb1f731499318b5fad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AllocationOrder.html#adf8c36f17d2ef4cb1f731499318b5fad">nextWithDups</a> (<a class="el" href="classunsigned.html">unsigned</a> Limit)</td></tr>
<tr class="memdesc:adf8c36f17d2ef4cb1f731499318b5fad"><td class="mdescLeft">&#160;</td><td class="mdescRight">As <a class="el" href="classllvm_1_1AllocationOrder.html#ac593b0cc4a826344cec32ebd8818ef4a" title="Return the next physical register in the allocation order, or 0. ">next()</a>, but allow duplicates to be returned, and stop before the Limit'th register in the <a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> allocation order.  <a href="#adf8c36f17d2ef4cb1f731499318b5fad">More...</a><br /></td></tr>
<tr class="separator:adf8c36f17d2ef4cb1f731499318b5fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab421e1f5c9e90bb8dd6ad25b13f35ac7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AllocationOrder.html#ab421e1f5c9e90bb8dd6ad25b13f35ac7">rewind</a> ()</td></tr>
<tr class="memdesc:ab421e1f5c9e90bb8dd6ad25b13f35ac7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start over from the beginning.  <a href="#ab421e1f5c9e90bb8dd6ad25b13f35ac7">More...</a><br /></td></tr>
<tr class="separator:ab421e1f5c9e90bb8dd6ad25b13f35ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ed74db9aaf7e001cf35aa33a07a356"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AllocationOrder.html#a05ed74db9aaf7e001cf35aa33a07a356">isHint</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a05ed74db9aaf7e001cf35aa33a07a356"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the last register returned from <a class="el" href="classllvm_1_1AllocationOrder.html#ac593b0cc4a826344cec32ebd8818ef4a" title="Return the next physical register in the allocation order, or 0. ">next()</a> was a preferred register.  <a href="#a05ed74db9aaf7e001cf35aa33a07a356">More...</a><br /></td></tr>
<tr class="separator:a05ed74db9aaf7e001cf35aa33a07a356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaccf978b818fdd40055a7fef122e049e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AllocationOrder.html#aaccf978b818fdd40055a7fef122e049e">isHint</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aaccf978b818fdd40055a7fef122e049e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if PhysReg is a preferred register.  <a href="#aaccf978b818fdd40055a7fef122e049e">More...</a><br /></td></tr>
<tr class="separator:aaccf978b818fdd40055a7fef122e049e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="AllocationOrder_8h_source.html#l00029">29</a> of file <a class="el" href="AllocationOrder_8h_source.html">AllocationOrder.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a7fd670c65badfa3763dd1d15ed63f02c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fd670c65badfa3763dd1d15ed63f02c">&#9670;&nbsp;</a></span>AllocationOrder()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">AllocationOrder::AllocationOrder </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VirtReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> &amp;&#160;</td>
          <td class="paramname"><em>VRM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>RegClassInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> *&#160;</td>
          <td class="paramname"><em>Matrix</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create a new <a class="el" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a> for VirtReg. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">VirtReg</td><td>Virtual register to allocate for. </td></tr>
    <tr><td class="paramname">VRM</td><td>Virtual register map for function. </td></tr>
    <tr><td class="paramname">RegClassInfo</td><td>Information about reserved and allocatable registers. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AllocationOrder_8cpp_source.html#l00029">29</a> of file <a class="el" href="AllocationOrder_8cpp_source.html">AllocationOrder.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="VirtRegMap_8h_source.html#l00084">llvm::VirtRegMap::getMachineFunction()</a>, <a class="el" href="RegisterClassInfo_8h_source.html#l00096">llvm::RegisterClassInfo::getOrder()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00383">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00631">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00090">llvm::VirtRegMap::getTargetRegInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="STLExtras_8h_source.html#l01241">llvm::is_contained()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00089">llvm::printReg()</a>, <a class="el" href="AllocationOrder_8h_source.html#l00084">rewind()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a7dcc73f27f421493a8ffc14d9e2cd4f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dcc73f27f421493a8ffc14d9e2cd4f9">&#9670;&nbsp;</a></span>getOrder()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a>&gt; llvm::AllocationOrder::getOrder </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the allocation order without reordered hints. </p>

<p class="definition">Definition at line <a class="el" href="AllocationOrder_8h_source.html#l00049">49</a> of file <a class="el" href="AllocationOrder_8h_source.html">AllocationOrder.h</a>.</p>

</div>
</div>
<a id="a05ed74db9aaf7e001cf35aa33a07a356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05ed74db9aaf7e001cf35aa33a07a356">&#9670;&nbsp;</a></span>isHint() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AllocationOrder::isHint </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the last register returned from <a class="el" href="classllvm_1_1AllocationOrder.html#ac593b0cc4a826344cec32ebd8818ef4a" title="Return the next physical register in the allocation order, or 0. ">next()</a> was a preferred register. </p>

<p class="definition">Definition at line <a class="el" href="AllocationOrder_8h_source.html#l00087">87</a> of file <a class="el" href="AllocationOrder_8h_source.html">AllocationOrder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocGreedy_8cpp_source.html#l00597">llvm::createGreedyRegisterAllocator()</a>.</p>

</div>
</div>
<a id="aaccf978b818fdd40055a7fef122e049e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaccf978b818fdd40055a7fef122e049e">&#9670;&nbsp;</a></span>isHint() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AllocationOrder::isHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if PhysReg is a preferred register. </p>

<p class="definition">Definition at line <a class="el" href="AllocationOrder_8h_source.html#l00090">90</a> of file <a class="el" href="AllocationOrder_8h_source.html">AllocationOrder.h</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01241">llvm::is_contained()</a>.</p>

</div>
</div>
<a id="ac593b0cc4a826344cec32ebd8818ef4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac593b0cc4a826344cec32ebd8818ef4a">&#9670;&nbsp;</a></span>next()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AllocationOrder::next </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Limit</em> = <code>0</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the next physical register in the allocation order, or 0. </p>
<p>It is safe to call <a class="el" href="classllvm_1_1AllocationOrder.html#ac593b0cc4a826344cec32ebd8818ef4a" title="Return the next physical register in the allocation order, or 0. ">next()</a> again after it returned 0, it will keep returning 0 until <a class="el" href="classllvm_1_1AllocationOrder.html#ab421e1f5c9e90bb8dd6ad25b13f35ac7" title="Start over from the beginning. ">rewind()</a> is called. </p>

<p class="definition">Definition at line <a class="el" href="AllocationOrder_8h_source.html#l00054">54</a> of file <a class="el" href="AllocationOrder_8h_source.html">AllocationOrder.h</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocGreedy_8cpp_source.html#l00597">llvm::createGreedyRegisterAllocator()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l02064">getNumAllocatableRegsForConstraints()</a>, and <a class="el" href="RegAllocGreedy_8cpp_source.html#l02512">hasTiedDef()</a>.</p>

</div>
</div>
<a id="adf8c36f17d2ef4cb1f731499318b5fad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf8c36f17d2ef4cb1f731499318b5fad">&#9670;&nbsp;</a></span>nextWithDups()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AllocationOrder::nextWithDups </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Limit</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>As <a class="el" href="classllvm_1_1AllocationOrder.html#ac593b0cc4a826344cec32ebd8818ef4a" title="Return the next physical register in the allocation order, or 0. ">next()</a>, but allow duplicates to be returned, and stop before the Limit'th register in the <a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> allocation order. </p>
<p>This can produce more than Limit registers if there are hints. </p>

<p class="definition">Definition at line <a class="el" href="AllocationOrder_8h_source.html#l00073">73</a> of file <a class="el" href="AllocationOrder_8h_source.html">AllocationOrder.h</a>.</p>

</div>
</div>
<a id="ab421e1f5c9e90bb8dd6ad25b13f35ac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab421e1f5c9e90bb8dd6ad25b13f35ac7">&#9670;&nbsp;</a></span>rewind()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::AllocationOrder::rewind </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Start over from the beginning. </p>

<p class="definition">Definition at line <a class="el" href="AllocationOrder_8h_source.html#l00084">84</a> of file <a class="el" href="AllocationOrder_8h_source.html">AllocationOrder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AllocationOrder_8cpp_source.html#l00029">AllocationOrder()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l00597">llvm::createGreedyRegisterAllocator()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l02064">getNumAllocatableRegsForConstraints()</a>, and <a class="el" href="RegAllocGreedy_8cpp_source.html#l02512">hasTiedDef()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/CodeGen/<a class="el" href="AllocationOrder_8h_source.html">AllocationOrder.h</a></li>
<li>lib/CodeGen/<a class="el" href="AllocationOrder_8cpp_source.html">AllocationOrder.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:16:18 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
