{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525354495368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525354495368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 16:34:55 2018 " "Processing started: Thu May 03 16:34:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525354495368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525354495368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM_ver -c PWM_ver " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM_ver -c PWM_ver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525354495368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1525354495555 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "pwm_ver.v(25) " "Verilog HDL Event Control warning at pwm_ver.v(25): Event Control contains a complex event expression" {  } { { "pwm_ver.v" "" { Text "D:/work/RADIONIX/KOORDINATOR/ALTERA_13/PWM_ver/pwm_ver.v" 25 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1525354495587 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwm_ver.v(25) " "Verilog HDL information at pwm_ver.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "pwm_ver.v" "" { Text "D:/work/RADIONIX/KOORDINATOR/ALTERA_13/PWM_ver/pwm_ver.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1525354495587 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "pwm_ver.v(41) " "Verilog HDL Event Control warning at pwm_ver.v(41): Event Control contains a complex event expression" {  } { { "pwm_ver.v" "" { Text "D:/work/RADIONIX/KOORDINATOR/ALTERA_13/PWM_ver/pwm_ver.v" 41 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1525354495587 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwm_ver.v(57) " "Verilog HDL information at pwm_ver.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "pwm_ver.v" "" { Text "D:/work/RADIONIX/KOORDINATOR/ALTERA_13/PWM_ver/pwm_ver.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1525354495587 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "pwm_ver.v(76) " "Verilog HDL Event Control warning at pwm_ver.v(76): Event Control contains a complex event expression" {  } { { "pwm_ver.v" "" { Text "D:/work/RADIONIX/KOORDINATOR/ALTERA_13/PWM_ver/pwm_ver.v" 76 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1525354495587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_ver.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_ver.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_ver " "Found entity 1: pwm_ver" {  } { { "pwm_ver.v" "" { Text "D:/work/RADIONIX/KOORDINATOR/ALTERA_13/PWM_ver/pwm_ver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525354495587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525354495587 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm_ver " "Elaborating entity \"pwm_ver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525354495618 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_pwm pwm_ver.v(22) " "Verilog HDL or VHDL warning at pwm_ver.v(22): object \"t_pwm\" assigned a value but never read" {  } { { "pwm_ver.v" "" { Text "D:/work/RADIONIX/KOORDINATOR/ALTERA_13/PWM_ver/pwm_ver.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525354495618 "|pwm_ver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pwm_ver.v(31) " "Verilog HDL assignment warning at pwm_ver.v(31): truncated value with size 32 to match size of target (11)" {  } { { "pwm_ver.v" "" { Text "D:/work/RADIONIX/KOORDINATOR/ALTERA_13/PWM_ver/pwm_ver.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525354495618 "|pwm_ver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pwm_ver.v(46) " "Verilog HDL assignment warning at pwm_ver.v(46): truncated value with size 32 to match size of target (11)" {  } { { "pwm_ver.v" "" { Text "D:/work/RADIONIX/KOORDINATOR/ALTERA_13/PWM_ver/pwm_ver.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525354495618 "|pwm_ver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 pwm_ver.v(64) " "Verilog HDL assignment warning at pwm_ver.v(64): truncated value with size 32 to match size of target (15)" {  } { { "pwm_ver.v" "" { Text "D:/work/RADIONIX/KOORDINATOR/ALTERA_13/PWM_ver/pwm_ver.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525354495618 "|pwm_ver"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1525354495977 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/work/RADIONIX/KOORDINATOR/ALTERA_13/PWM_ver/output_files/PWM_ver.map.smsg " "Generated suppressed messages file D:/work/RADIONIX/KOORDINATOR/ALTERA_13/PWM_ver/output_files/PWM_ver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1525354496087 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1525354496165 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525354496165 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "46 " "Implemented 46 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1525354496180 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1525354496180 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1525354496180 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1525354496180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525354496196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 16:34:56 2018 " "Processing ended: Thu May 03 16:34:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525354496196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525354496196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525354496196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525354496196 ""}
