/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/microblaze_mcs_v2_3_6
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap microblaze_mcs_v2_3_6 /home/feilong/Storages/fpga/000_vivado_sim_linux32/microblaze_mcs_v2_3_6
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work microblaze_mcs_v2_3_6 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/microblaze_mcs_v2_3_6/.cxl.vhdl.microblaze_mcs_v2_3_6.microblaze_mcs_v2_3_6.lin64.cmf
