Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 03e9bdd1b0d2463d82a210dc812971bd --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim1_behav xil_defaultlib.cpu_sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sources_1/new/mem.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.opj_extend
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.mux2
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.ins_split
Compiling module xil_defaultlib.mdr
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.alu_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.BCD27
Compiling module xil_defaultlib.segout
Compiling module xil_defaultlib.ddu
Compiling module xil_defaultlib.cpu_sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim1_behav
