Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: data_ram.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "data_ram.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "data_ram"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg676

---- Source Options
Top Module Name                    : data_ram
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\FTN\III semestar\ISE\Procesor\data_ram.vhd" into library work
Parsing entity <data_ram>.
Parsing architecture <Behavioral> of entity <data_ram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <data_ram> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <data_ram>.
    Related source file is "D:\FTN\III semestar\ISE\Procesor\data_ram.vhd".
    Found 16-bit register for signal <sRAM<1>>.
    Found 16-bit register for signal <sRAM<2>>.
    Found 16-bit register for signal <sRAM<3>>.
    Found 16-bit register for signal <sRAM<4>>.
    Found 16-bit register for signal <sRAM<5>>.
    Found 16-bit register for signal <sRAM<6>>.
    Found 16-bit register for signal <sRAM<7>>.
    Found 16-bit register for signal <sRAM<8>>.
    Found 16-bit register for signal <sRAM<9>>.
    Found 16-bit register for signal <sRAM<10>>.
    Found 16-bit register for signal <sRAM<11>>.
    Found 16-bit register for signal <sRAM<12>>.
    Found 16-bit register for signal <sRAM<13>>.
    Found 16-bit register for signal <sRAM<14>>.
    Found 16-bit register for signal <sRAM<15>>.
    Found 16-bit register for signal <sRAM<16>>.
    Found 16-bit register for signal <sRAM<17>>.
    Found 16-bit register for signal <sRAM<18>>.
    Found 16-bit register for signal <sRAM<19>>.
    Found 16-bit register for signal <sRAM<20>>.
    Found 16-bit register for signal <sRAM<21>>.
    Found 16-bit register for signal <sRAM<22>>.
    Found 16-bit register for signal <sRAM<23>>.
    Found 16-bit register for signal <sRAM<24>>.
    Found 16-bit register for signal <sRAM<25>>.
    Found 16-bit register for signal <sRAM<26>>.
    Found 16-bit register for signal <sRAM<27>>.
    Found 16-bit register for signal <sRAM<28>>.
    Found 16-bit register for signal <sRAM<29>>.
    Found 16-bit register for signal <sRAM<30>>.
    Found 16-bit register for signal <sRAM<31>>.
    Found 16-bit register for signal <sRAM<0>>.
INFO:Xst:3019 - HDL ADVISOR - 512 flip-flops were inferred for signal <sRAM>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 16-bit 32-to-1 multiplexer for signal <oQ> created at line 63.
    Summary:
	inferred 512 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <data_ram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 32
 16-bit register                                       : 32
# Multiplexers                                         : 1
 16-bit 32-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 512
 Flip-Flops                                            : 512
# Multiplexers                                         : 1
 16-bit 32-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <data_ram> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block data_ram, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 512
 Flip-Flops                                            : 512

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : data_ram.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 209
#      INV                         : 1
#      LUT6                        : 192
#      MUXF7                       : 16
# FlipFlops/Latches                : 512
#      FDRE                        : 512
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 39
#      IBUF                        : 23
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:             512  out of  54576     0%  
 Number of Slice LUTs:                  193  out of  27288     0%  
    Number used as Logic:               193  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    569
   Number with an unused Flip Flop:      57  out of    569    10%  
   Number with an unused LUT:           376  out of    569    66%  
   Number of fully used LUT-FF pairs:   136  out of    569    23%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                          40
 Number of bonded IOBs:                  40  out of    358    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
iCLK                               | BUFGP                  | 512   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 5.894ns
   Maximum output required time after clock: 6.717ns
   Maximum combinational path delay: 9.391ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iCLK'
  Total number of paths / destination ports: 4096 / 1536
-------------------------------------------------------------------------
Offset:              5.894ns (Levels of Logic = 2)
  Source:            iA<1> (PAD)
  Destination:       sRAM_3_0 (FF)
  Destination Clock: iCLK rising

  Data Path: iA<1> to sRAM_3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           160   1.328   2.829  iA_1_IBUF (iA_1_IBUF)
     LUT6:I0->O           16   0.254   1.181  _n0286_inv1 (_n0286_inv)
     FDRE:CE                   0.302          sRAM_6_0
    ----------------------------------------
    Total                      5.894ns (1.884ns logic, 4.010ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iCLK'
  Total number of paths / destination ports: 512 / 16
-------------------------------------------------------------------------
Offset:              6.717ns (Levels of Logic = 4)
  Source:            sRAM_26_15 (FF)
  Destination:       oQ<15> (PAD)
  Source Clock:      iCLK rising

  Data Path: sRAM_26_15 to oQ<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.958  sRAM_26_15 (sRAM_26_15)
     LUT6:I2->O            1   0.254   0.958  Mmux_oQ_819 (Mmux_oQ_819)
     LUT6:I2->O            1   0.254   0.000  Mmux_oQ_36 (Mmux_oQ_36)
     MUXF7:I1->O           1   0.175   0.681  Mmux_oQ_2_f7_5 (oQ_15_OBUF)
     OBUF:I->O                 2.912          oQ_15_OBUF (oQ<15>)
    ----------------------------------------
    Total                      6.717ns (4.120ns logic, 2.597ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 336 / 16
-------------------------------------------------------------------------
Delay:               9.391ns (Levels of Logic = 5)
  Source:            iA<1> (PAD)
  Destination:       oQ<15> (PAD)

  Data Path: iA<1> to oQ<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           160   1.328   2.829  iA_1_IBUF (iA_1_IBUF)
     LUT6:I0->O            1   0.254   0.958  Mmux_oQ_81 (Mmux_oQ_81)
     LUT6:I2->O            1   0.254   0.000  Mmux_oQ_3 (Mmux_oQ_3)
     MUXF7:I1->O           1   0.175   0.681  Mmux_oQ_2_f7 (oQ_0_OBUF)
     OBUF:I->O                 2.912          oQ_0_OBUF (oQ<0>)
    ----------------------------------------
    Total                      9.391ns (4.923ns logic, 4.468ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.03 secs
 
--> 

Total memory usage is 236292 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

