#add_file options
add_file -lib COREAPB3_LIB -verilog "E:/Julio/Projetos/IPs/AES/src/SoC/aes_ip_apb/aes_ip_apb/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core/coreapb3.v"
add_file -lib COREAPB3_LIB -verilog "E:/Julio/Projetos/IPs/AES/src/SoC/aes_ip_apb/aes_ip_apb/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core/coreapb3_iaddr_reg.v"
add_file -lib COREAPB3_LIB -verilog "E:/Julio/Projetos/IPs/AES/src/SoC/aes_ip_apb/aes_ip_apb/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core/coreapb3_muxptob3.v"
add_file -verilog "E:/Julio/Projetos/IPs/AES/src/SoC/aes_ip_apb/aes_ip_apb/component/Actel/SmartFusionMSS/MSS/2.5.106/mss_comps.v"
add_file -verilog "E:/Julio/Projetos/IPs/AES/src/SoC/aes_ip_apb/aes_ip_apb/component/work/aes_ip_apb/aes_ip_apb.v"
add_file -verilog "E:/Julio/Projetos/IPs/AES/src/SoC/aes_ip_apb/aes_ip_apb/component/work/aes_ip_apb_MSS/aes_ip_apb_MSS.v"
add_file -verilog "E:/Julio/Projetos/IPs/AES/src/SoC/aes_ip_apb/aes_ip_apb/component/work/aes_ip_apb_MSS/MSS_CCC_0/aes_ip_apb_MSS_tmp_MSS_CCC_0_MSS_CCC.v"
add_file -verilog "E:/Julio/Projetos/IPs/AES/src/SoC/aes_ip_apb/aes_ip_apb/component/work/aes_ip_apb_MSS/mss_tshell.v"
add_file -verilog "E:/Julio/Projetos/IPs/AES/src/SoC/aes_ip_apb/aes_ip_apb/hdl/aes_core.v"
add_file -verilog "E:/Julio/Projetos/IPs/AES/src/SoC/aes_ip_apb/aes_ip_apb/hdl/aes_ip.v"
add_file -verilog "E:/Julio/Projetos/IPs/AES/src/SoC/aes_ip_apb/aes_ip_apb/hdl/control_unit.v"
add_file -verilog "E:/Julio/Projetos/IPs/AES/src/SoC/aes_ip_apb/aes_ip_apb/hdl/datapath.v"
add_file -verilog "E:/Julio/Projetos/IPs/AES/src/SoC/aes_ip_apb/aes_ip_apb/hdl/data_swap.v"
add_file -verilog "E:/Julio/Projetos/IPs/AES/src/SoC/aes_ip_apb/aes_ip_apb/hdl/host_interface.v"
add_file -verilog "E:/Julio/Projetos/IPs/AES/src/SoC/aes_ip_apb/aes_ip_apb/hdl/key_expander.v"
add_file -verilog "E:/Julio/Projetos/IPs/AES/src/SoC/aes_ip_apb/aes_ip_apb/hdl/mix_columns.v"
add_file -verilog "E:/Julio/Projetos/IPs/AES/src/SoC/aes_ip_apb/aes_ip_apb/hdl/sBox.v"
add_file -verilog "E:/Julio/Projetos/IPs/AES/src/SoC/aes_ip_apb/aes_ip_apb/hdl/shift_rows.v"
add_file -verilog "E:/Julio/Projetos/IPs/AES/src/SoC/aes_ip_apb/aes_ip_apb/hdl/sBox_8.v"
add_file -constraint "E:/Julio/Projetos/IPs/AES/src/SoC/aes_ip_apb/aes_ip_apb/component/work/aes_ip_apb_MSS/mss_tshell_syn.sdc"
set_option -top_module aes_ip_apb

#device options
set_option -technology SmartFusion
set_option -part A2F200M3F
set_option -package FBGA484
set_option -speed_grade -1
set_option -vlog_std v2001
set_option -write_verilog 0

#compilation/mapping options
set_option -symbolic_fsm_compiler true

#compilation/mapping options
set_option -frequency 100.000

#simulation options
impl -active "synthesis"
project -result_file "E:/Julio/Projetos/IPs/AES/src/SoC/aes_ip_apb/aes_ip_apb/synthesis/aes_ip_apb.edn"
