# TCL File Generated by Component Editor 16.1
# Tue Mar 21 08:45:43 CET 2017
# DO NOT MODIFY


# 
# AudioSignalProcessingBlock "audio_signal_processing_block" v1.0
# Franz Steinbacher 2017.03.21.08:45:43
# template for a ASP-Block
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module AudioSignalProcessingBlock
# 
set_module_property DESCRIPTION "template for a ASP-Block"
set_module_property NAME AudioSignalProcessingBlock
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "My Own IP Cores"
set_module_property AUTHOR "Franz Steinbacher"
set_module_property DISPLAY_NAME audio_signal_processing_block
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL AudioSignalProcessingBlock
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file AudioSignalProcessingBlock-e.vhd VHDL PATH ../../unitAudioSignalProcessingBlock/src/AudioSignalProcessingBlock-e.vhd TOP_LEVEL_FILE
add_fileset_file AudioSignalProcessingBlock-Struct-a.vhd VHDL PATH ../../unitAudioSignalProcessingBlock/src/AudioSignalProcessingBlock-Struct-a.vhd
add_fileset_file Global-p.vhd VHDL PATH ../../../grpPackages/pkgGlobal/src/Global-p.vhd
add_fileset_file Flanger-Rtl-a.vhd VHDL PATH ../../../grpAudio/unitFlanger/src/Flanger-Rtl-a.vhd
add_fileset_file Flanger-e.vhd VHDL PATH ../../../grpAudio/unitFlanger/src/Flanger-e.vhd
add_fileset_file fixed_pkg_c.vhdl VHDL PATH ../../../grpPackages/pkgFixed/fixed_pkg_c.vhdl

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL AudioSignalProcessingBlock
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file AudioSignalProcessingBlock-Struct-a.vhd VHDL PATH ../../unitAudioSignalProcessingBlock/src/AudioSignalProcessingBlock-Struct-a.vhd
add_fileset_file AudioSignalProcessingBlock-e.vhd VHDL PATH ../../unitAudioSignalProcessingBlock/src/AudioSignalProcessingBlock-e.vhd
add_fileset_file Global-p.vhd VHDL PATH ../../../grpPackages/pkgGlobal/src/Global-p.vhd
add_fileset_file ShiftReg-Rtl-a.vhd VHDL PATH ../../../grpUtils/unitShiftReg/src/ShiftReg-Rtl-a.vhd
add_fileset_file ShiftReg-e.vhd VHDL PATH ../../../grpUtils/unitShiftReg/src/ShiftReg-e.vhd


# 
# parameters
# 


# 
# display items
# 


# 
# connection point audio_source
# 
add_interface audio_source avalon_streaming start
set_interface_property audio_source associatedClock clk
set_interface_property audio_source associatedReset reset_n
set_interface_property audio_source dataBitsPerSymbol 8
set_interface_property audio_source errorDescriptor ""
set_interface_property audio_source firstSymbolInHighOrderBits true
set_interface_property audio_source maxChannel 0
set_interface_property audio_source readyLatency 0
set_interface_property audio_source ENABLED true
set_interface_property audio_source EXPORT_OF ""
set_interface_property audio_source PORT_NAME_MAP ""
set_interface_property audio_source CMSIS_SVD_VARIABLES ""
set_interface_property audio_source SVD_ADDRESS_GROUP ""

add_interface_port audio_source audio_source_data data Output 48
add_interface_port audio_source audio_source_valid valid Output 1
add_interface_port audio_source audio_source_ready ready Input 1


# 
# connection point reset_n
# 
add_interface reset_n reset end
set_interface_property reset_n associatedClock ""
set_interface_property reset_n synchronousEdges NONE
set_interface_property reset_n ENABLED true
set_interface_property reset_n EXPORT_OF ""
set_interface_property reset_n PORT_NAME_MAP ""
set_interface_property reset_n CMSIS_SVD_VARIABLES ""
set_interface_property reset_n SVD_ADDRESS_GROUP ""

add_interface_port reset_n reset_n reset_n Input 1


# 
# connection point clk
# 
add_interface clk clock end
set_interface_property clk clockRate 0
set_interface_property clk ENABLED true
set_interface_property clk EXPORT_OF ""
set_interface_property clk PORT_NAME_MAP ""
set_interface_property clk CMSIS_SVD_VARIABLES ""
set_interface_property clk SVD_ADDRESS_GROUP ""

add_interface_port clk clk clk Input 1


# 
# connection point audio_sink
# 
add_interface audio_sink avalon_streaming end
set_interface_property audio_sink associatedClock clk
set_interface_property audio_sink associatedReset reset_n
set_interface_property audio_sink dataBitsPerSymbol 8
set_interface_property audio_sink errorDescriptor ""
set_interface_property audio_sink firstSymbolInHighOrderBits true
set_interface_property audio_sink maxChannel 0
set_interface_property audio_sink readyLatency 0
set_interface_property audio_sink ENABLED true
set_interface_property audio_sink EXPORT_OF ""
set_interface_property audio_sink PORT_NAME_MAP ""
set_interface_property audio_sink CMSIS_SVD_VARIABLES ""
set_interface_property audio_sink SVD_ADDRESS_GROUP ""

add_interface_port audio_sink audio_sink_data data Input 48
add_interface_port audio_sink audio_sink_valid valid Input 1
add_interface_port audio_sink audio_sink_ready ready Output 1


# 
# connection point avalon
# 
add_interface avalon avalon end
set_interface_property avalon addressUnits WORDS
set_interface_property avalon associatedClock clk
set_interface_property avalon associatedReset reset_n
set_interface_property avalon bitsPerSymbol 8
set_interface_property avalon burstOnBurstBoundariesOnly false
set_interface_property avalon burstcountUnits WORDS
set_interface_property avalon explicitAddressSpan 0
set_interface_property avalon holdTime 0
set_interface_property avalon linewrapBursts false
set_interface_property avalon maximumPendingReadTransactions 0
set_interface_property avalon maximumPendingWriteTransactions 0
set_interface_property avalon readLatency 0
set_interface_property avalon readWaitTime 1
set_interface_property avalon setupTime 0
set_interface_property avalon timingUnits Cycles
set_interface_property avalon writeWaitTime 0
set_interface_property avalon ENABLED true
set_interface_property avalon EXPORT_OF ""
set_interface_property avalon PORT_NAME_MAP ""
set_interface_property avalon CMSIS_SVD_VARIABLES ""
set_interface_property avalon SVD_ADDRESS_GROUP ""

add_interface_port avalon avalon_read read Input 1
add_interface_port avalon avalon_write write Input 1
add_interface_port avalon avalon_chipselect chipselect Input 1
add_interface_port avalon avalon_writedata writedata Input 32
add_interface_port avalon avalon_byteenable byteenable Input 4
add_interface_port avalon avalon_readdata readdata Output 32
set_interface_assignment avalon embeddedsw.configuration.isFlash 0
set_interface_assignment avalon embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon embeddedsw.configuration.isPrintableDevice 0

