[Inputs]
CLK
=inst_in[31:0]=
[Outputs]
READ_MEM
WRITE_MEM
PC_BUS
BUS_MAR
PC_LA
MDR_BUS
BUS_IR
Result_BUS
BUS_LB
BUS_RF
R_LB
IR_BUS
BUS_PC
R_LA
BUS_MDR
=ALU_OP[5:0]=
[BiDir]
